setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/vinays/.synopsys_dv_prefs.tcl
dc_shell> set top_design fifo1_srama
fifo1_srama
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32hvt_"
saed32hvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_hvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/vinays/ECE581-2024/lab2-Vinaysshetty/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_srama.sv }. (AUTOREAD-303)
Compiling source file /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sramlp_ss0p75v125c_i0p75v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_clock_transition 0.33 {rclk wclk}
1
set_clock_latency 0.05 {rclk wclk}
1
set_clock_uncertainty 0.2 {rclk wclk}
1
# set_load
set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports wdata*]
1
set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports wdata*]
1
set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports winc]
1
set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports winc]
1
set_input_delay 0.00001 -max -clock rclk -add_delay [get_ports rinc]
1
set_input_delay 0.00001 -min -clock rclk -add_delay [get_ports rinc]
1
set_output_delay 0.00001 -max -clock rclk -add_delay [get_ports rdata*]
1
set_output_delay 0.00001 -min -clock rclk -add_delay [get_ports rdata*]
1
set_output_delay 0.00001 -max -clock rclk -add_delay [get_ports rempty]
1
set_output_delay 0.00001 -min -clock rclk -add_delay [get_ports rempty]
1
set_output_delay 0.00001 -max -clock wclk -add_delay [get_ports wfull]
1
set_output_delay 0.00001 -min -clock wclk -add_delay [get_ports wfull]
1
set_drive 0.000001 [get_ports wdata*]
1
set_drive 0.000001 [get_ports winc]
1
set_drive 0.000001 [get_ports rinc]
1
set_load 0.00001 [get_ports rdata*]
1
set_load 0.00001 [get_ports rempty]
1
set_load 0.00001 [get_ports wfull]
1
#set_input_delay 0.00001 -max -clock rclk -add_delay {winc}
#set_input_delay 0.00001 -max -clock wclk -add_delay {winc}
#set_input_delay 0.00001 -max -clock rclk -add_delay [all_inputs]
#set_input_delay 0.00001 -max -clock wclk -add_delay [all_inputs]
#set_input_delay 0.00001 -min -clock rclk -add_delay [all_inputs]
#set_input_delay 0.00001 -min -clock wclk -add_delay [all_inputs]
#set_output_delay 0.00001 -min -clock wclk -add_delay [all_outputs]
#set_output_delay 0.00001 -min -clock rclk -add_delay [all_outputs]
#set_output_delay 0.00001 -max -clock wclk -add_delay [all_outputs]
#set_output_delay 0.00001 -max -clock rclk -add_delay [all_outputs]
#set_drive 0.00001 [all_inputs]
#set_load 0.000001 [all_outputs]
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_hvt 92.16%, saed32cell_svt 7.84%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:34  511270.8      0.07       0.6      32.7                           1067503040.0000
    0:00:34  511270.8      0.07       0.6      32.7                           1067503040.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 92.75%, saed32cell_svt 7.25%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 92.75%, saed32cell_svt 7.25%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_hvt 92.21%, saed32cell_svt 7.79%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 92.21%, saed32cell_svt 7.79%

  Beginning Delay Optimization
  ----------------------------
    0:00:35  511220.2      0.07       0.6      32.7                           1063542464.0000
    0:00:35  511221.5      0.07       0.6      32.7                           1063784448.0000
    0:00:35  511221.5      0.07       0.6      32.7                           1063784448.0000
    0:00:35  511221.5      0.07       0.6      32.7                           1063784448.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 92.24%, saed32cell_svt 7.76%
    0:00:35  511219.5      0.07       0.6      32.7                           1063752512.0000
    0:00:35  511219.5      0.07       0.6      32.7                           1063752512.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:35  511215.9      0.07       0.6      32.7                           1063486400.0000
    0:00:35  511215.9      0.07       0.6      32.7                           1063486400.0000
    0:00:35  511215.9      0.07       0.6      32.7                           1063486400.0000
    0:00:35  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:35  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:36  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:36  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:36  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:36  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:36  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:36  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:36  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:36  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:37  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:37  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:37  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:37  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:37  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:37  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:37  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:37  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:37  511214.9      0.07       0.6      32.7                           1063221184.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:37  511214.9      0.07       0.6      32.7                           1063221184.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:38  511231.2      0.15       1.2      27.2                           1063518784.0000
    0:00:38  511214.9      0.07       0.6      32.7                           1063221184.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 92.19%, saed32cell_svt 7.81%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:38  511214.9      0.07       0.6      32.7                           1063221184.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:38  511228.4      0.15       1.2      27.2                           1062901696.0000
    0:00:39  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:39  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:39  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:39  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:39  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:39  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:39  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:39  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:39  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:39  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:40  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:40  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:40  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:40  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:40  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:40  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:40  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:40  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:40  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:40  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:41  511212.1      0.07       0.6      32.7                           1062604096.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:41  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:41  511210.1      0.07       0.6      32.7                           1062451264.0000
    0:00:41  511210.1      0.07       0.6      32.7                           1062451264.0000
    0:00:41  511210.1      0.07       0.6      32.7                           1062451264.0000
    0:00:41  511210.1      0.07       0.6      32.7                           1062451264.0000
    0:00:41  511226.1      0.15       1.3      27.2                           1062733952.0000
    0:00:41  511209.8      0.07       0.6      32.7                           1062436352.0000
    0:00:41  511209.8      0.07       0.6      32.7                           1062436352.0000
    0:00:41  511209.8      0.07       0.6      32.7                           1062436352.0000
    0:00:42  511209.8      0.07       0.6      32.7                           1062436352.0000
    0:00:42  511209.8      0.07       0.6      32.7                           1062436352.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> report_timing -path_type INTERNAL
Error: value 'INTERNAL' for option '-path_type' is not valid.  Specify one of:
        full, end, only, short, start, full_clock, full_clock_expanded (CMD-031)
dc_shell> report_timing -from rclk
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 10:21:38 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rclk (clock source 'rclk')
  Endpoint: sync_w2r/rq2_wptr_reg_0_/CLK (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  rclk (in)                                               0.00       0.00 r
  io_b_rclk/DOUT (I1025_NS)                               0.42       0.42 r
  sync_w2r/rclk (sync_w2r)                                0.00       0.42 r
  sync_w2r/rq2_wptr_reg_0_/CLK (DFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work
dc_shell> ls -lrt
total 4054
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them  255266 Jan 21 14:48 dc_shell.log.2024-01-20_20-02
-rw-------. 1 vinays them 1690290 Jan 21 14:48 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them   95396 Jan 21 14:51 dc_shell.log.2024-01-21_14-49
-rw-------. 1 vinays them  310948 Jan 21 14:51 dc_shell.cmd.2024-01-21_14-49
-rw-------. 1 vinays them   83818 Jan 21 14:57 dc_shell.log.2024-01-21_14-55
-rw-------. 1 vinays them  304560 Jan 21 14:57 dc_shell.cmd.2024-01-21_14-55
-rw-------. 1 vinays them 1686261 Jan 21 22:51 dc_shell.cmd.2024-01-21_14-59
-rw-------. 1 vinays them  216235 Jan 21 22:51 dc_shell.log.2024-01-21_14-59
-rw-------. 1 vinays them  194963 Jan 22 01:23 dc_shell.log.2024-01-21_22-51
-rw-------. 1 vinays them  305260 Jan 22 01:23 dc_shell.cmd.2024-01-21_22-51
-rw-------. 1 vinays them  100491 Jan 22 01:28 dc_shell.log.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:28 dc_shell.cmd.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:29 dc_shell.cmd.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them  100491 Jan 22 01:29 dc_shell.log.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them 1687777 Jan 22 03:05 dc_shell.cmd.2024-01-22_02-19
-rw-------. 1 vinays them  980933 Jan 22 03:05 dc_shell.log.2024-01-22_02-19
-rw-------. 1 vinays them   76089 Jan 22 05:06 dc_shell.log.2024-01-22_03-05
-rw-------. 1 vinays them  306461 Jan 22 05:06 dc_shell.cmd.2024-01-22_03-05
-rw-------. 1 vinays them   88458 Jan 22 05:13 dc_shell.log.2024-01-22_05-06
-rw-------. 1 vinays them  304490 Jan 22 05:13 dc_shell.cmd.2024-01-22_05-06
drwx------. 2 vinays them      23 Jan 22 10:20 WORK_autoread
-rw-------. 1 vinays them    8448 Jan 22 10:20 default.svf
drwx------. 4 vinays them      43 Jan 22 10:20 .
-rw-------. 1 vinays them     356 Jan 22 10:20 .fifo1_srama_25986.cmvd
-rw-------. 1 vinays them    9706 Jan 22 10:21 filenames.log
-rw-------. 1 vinays them   47428 Jan 22 10:22 dc_shell.log.2024-01-22_10-19
-rw-------. 1 vinays them  306356 Jan 22 10:22 dc_shell.cmd.2024-01-22_10-19
dc_shell> 
dc_shell> 
dc_shell> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work
dc_shell> 
dc_shell> 
dc_shell> report_timing -from [all_clocks] -to [get_pins *D*]
Warning: Can't find objects matching '*D*' in design 'fifo1_srama'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
dc_shell> report_timing -from [all_clocks] -to
Error: value not specified for option '-to' (CMD-008)
dc_shell> report_timing -from [all_clocks]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 10:26:06 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  input external delay                                    0.00       0.05 r
  rinc (in)                                               0.00       0.05 r
  io_b_rinc/DOUT (I1025_NS)                               0.39       0.45 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                 0.00       0.45 r
  rptr_empty/U23/Y (NAND3X0_HVT)                          0.14       0.59 f
  rptr_empty/U24/Y (OR2X1_HVT)                            0.12       0.71 f
  rptr_empty/U25/Y (OR2X1_HVT)                            0.09       0.79 f
  rptr_empty/U26/Y (OR2X1_HVT)                            0.08       0.87 f
  rptr_empty/U3/Y (OR2X1_HVT)                             0.09       0.96 f
  rptr_empty/U6/Y (OR2X1_HVT)                             0.08       1.04 f
  rptr_empty/U27/Y (NOR2X0_HVT)                           0.09       1.14 r
  rptr_empty/U28/Y (NAND2X0_HVT)                          0.05       1.19 f
  rptr_empty/U17/Y (XOR2X1_HVT)                           0.12       1.31 f
  rptr_empty/U46/Y (NAND2X0_HVT)                          0.06       1.37 r
  rptr_empty/U48/Y (NAND2X0_HVT)                          0.08       1.45 f
  rptr_empty/U5/Y (XOR2X2_HVT)                            0.15       1.60 r
  rptr_empty/U18/Y (NOR3X0_HVT)                           0.14       1.74 f
  rptr_empty/rempty_reg/D (SDFFASX2_HVT)                  0.00       1.74 f
  data arrival time                                                  1.74

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  rptr_empty/rempty_reg/CLK (SDFFASX2_HVT)                0.00       1.85 r
  library setup time                                     -0.11       1.74
  data required time                                                 1.74
  --------------------------------------------------------------------------
  data required time                                                 1.74
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: fifomem/genblk1_7__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  fifomem/genblk1_7__U/CE2 (SRAMLP2RW128x8)               0.00       0.05 r
  fifomem/genblk1_7__U/O2[7] (SRAMLP2RW128x8)             0.24       0.29 r
  fifomem/U11/Y (NAND4X0_HVT)                             0.12       0.41 f
  fifomem/U26/Y (OR2X2_HVT)                               0.14       0.55 f
  fifomem/U40/Y (INVX8_HVT)                               0.05       0.59 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.59 r
  io_l_rdata_7_/PADIO (D8I1025_NS)                        1.32       1.92 r
  rdata[7] (out)                                          0.00       1.92 r
  data arrival time                                                  1.92

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  output external delay                                   0.00       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_HVT)               0.00       0.05 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_HVT)                 0.36       0.41 r
  rptr_empty/U23/Y (NAND3X0_HVT)                          0.12       0.53 f
  rptr_empty/U24/Y (OR2X1_HVT)                            0.12       0.65 f
  rptr_empty/U25/Y (OR2X1_HVT)                            0.09       0.73 f
  rptr_empty/U26/Y (OR2X1_HVT)                            0.08       0.81 f
  rptr_empty/U3/Y (OR2X1_HVT)                             0.09       0.90 f
  rptr_empty/U6/Y (OR2X1_HVT)                             0.08       0.98 f
  rptr_empty/U27/Y (NOR2X0_HVT)                           0.09       1.08 r
  rptr_empty/U28/Y (NAND2X0_HVT)                          0.05       1.13 f
  rptr_empty/U17/Y (XOR2X1_HVT)                           0.12       1.25 f
  rptr_empty/U46/Y (NAND2X0_HVT)                          0.06       1.31 r
  rptr_empty/U48/Y (NAND2X0_HVT)                          0.08       1.39 f
  rptr_empty/U5/Y (XOR2X2_HVT)                            0.15       1.54 r
  rptr_empty/U18/Y (NOR3X0_HVT)                           0.14       1.68 f
  rptr_empty/rempty_reg/D (SDFFASX2_HVT)                  0.00       1.68 f
  data arrival time                                                  1.68

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  rptr_empty/rempty_reg/CLK (SDFFASX2_HVT)                0.00       1.85 r
  library setup time                                     -0.11       1.74
  data required time                                                 1.74
  --------------------------------------------------------------------------
  data required time                                                 1.74
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_HVT)                0.00       0.05 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_HVT)                  0.36       0.41 r
  wptr_full/U3/Y (NAND3X0_HVT)                            0.12       0.53 f
  wptr_full/U4/Y (OR2X2_HVT)                              0.12       0.65 f
  wptr_full/U24/Y (OR2X1_HVT)                             0.10       0.75 f
  wptr_full/U9/Y (OR2X1_HVT)                              0.08       0.82 f
  wptr_full/U6/Y (INVX0_HVT)                              0.03       0.86 r
  wptr_full/U25/Y (AND2X1_HVT)                            0.08       0.94 r
  wptr_full/U26/Y (AND2X1_HVT)                            0.09       1.02 r
  wptr_full/U27/Y (NAND2X0_HVT)                           0.06       1.08 f
  wptr_full/U17/Y (XOR2X1_HVT)                            0.17       1.26 r
  wptr_full/U45/Y (MUX21X1_HVT)                           0.14       1.39 r
  wptr_full/U8/Y (INVX0_HVT)                              0.05       1.44 f
  wptr_full/U12/Y (XOR2X1_HVT)                            0.15       1.59 r
  wptr_full/U73/Y (NOR3X0_HVT)                            0.12       1.70 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.70 f
  data arrival time                                                  1.70

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       1.85 r
  library setup time                                     -0.08       1.77
  data required time                                                 1.77
  --------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


1
dc_shell> 
dc_shell> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work
dc_shell> ls -lrt
total 4054
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them  255266 Jan 21 14:48 dc_shell.log.2024-01-20_20-02
-rw-------. 1 vinays them 1690290 Jan 21 14:48 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them   95396 Jan 21 14:51 dc_shell.log.2024-01-21_14-49
-rw-------. 1 vinays them  310948 Jan 21 14:51 dc_shell.cmd.2024-01-21_14-49
-rw-------. 1 vinays them   83818 Jan 21 14:57 dc_shell.log.2024-01-21_14-55
-rw-------. 1 vinays them  304560 Jan 21 14:57 dc_shell.cmd.2024-01-21_14-55
-rw-------. 1 vinays them 1686261 Jan 21 22:51 dc_shell.cmd.2024-01-21_14-59
-rw-------. 1 vinays them  216235 Jan 21 22:51 dc_shell.log.2024-01-21_14-59
-rw-------. 1 vinays them  194963 Jan 22 01:23 dc_shell.log.2024-01-21_22-51
-rw-------. 1 vinays them  305260 Jan 22 01:23 dc_shell.cmd.2024-01-21_22-51
-rw-------. 1 vinays them  100491 Jan 22 01:28 dc_shell.log.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:28 dc_shell.cmd.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:29 dc_shell.cmd.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them  100491 Jan 22 01:29 dc_shell.log.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them 1687777 Jan 22 03:05 dc_shell.cmd.2024-01-22_02-19
-rw-------. 1 vinays them  980933 Jan 22 03:05 dc_shell.log.2024-01-22_02-19
-rw-------. 1 vinays them   76089 Jan 22 05:06 dc_shell.log.2024-01-22_03-05
-rw-------. 1 vinays them  306461 Jan 22 05:06 dc_shell.cmd.2024-01-22_03-05
-rw-------. 1 vinays them   88458 Jan 22 05:13 dc_shell.log.2024-01-22_05-06
-rw-------. 1 vinays them  304490 Jan 22 05:13 dc_shell.cmd.2024-01-22_05-06
drwx------. 2 vinays them      23 Jan 22 10:20 WORK_autoread
-rw-------. 1 vinays them    8448 Jan 22 10:20 default.svf
drwx------. 4 vinays them      43 Jan 22 10:20 .
-rw-------. 1 vinays them     356 Jan 22 10:20 .fifo1_srama_25986.cmvd
-rw-------. 1 vinays them    9706 Jan 22 10:21 filenames.log
-rw-------. 1 vinays them   62493 Jan 22 10:27 dc_shell.log.2024-01-22_10-19
-rw-------. 1 vinays them  306494 Jan 22 10:27 dc_shell.cmd.2024-01-22_10-19
dc_shell> ls -lrt
total 4054
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them  255266 Jan 21 14:48 dc_shell.log.2024-01-20_20-02
-rw-------. 1 vinays them 1690290 Jan 21 14:48 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them   95396 Jan 21 14:51 dc_shell.log.2024-01-21_14-49
-rw-------. 1 vinays them  310948 Jan 21 14:51 dc_shell.cmd.2024-01-21_14-49
-rw-------. 1 vinays them   83818 Jan 21 14:57 dc_shell.log.2024-01-21_14-55
-rw-------. 1 vinays them  304560 Jan 21 14:57 dc_shell.cmd.2024-01-21_14-55
-rw-------. 1 vinays them 1686261 Jan 21 22:51 dc_shell.cmd.2024-01-21_14-59
-rw-------. 1 vinays them  216235 Jan 21 22:51 dc_shell.log.2024-01-21_14-59
-rw-------. 1 vinays them  194963 Jan 22 01:23 dc_shell.log.2024-01-21_22-51
-rw-------. 1 vinays them  305260 Jan 22 01:23 dc_shell.cmd.2024-01-21_22-51
-rw-------. 1 vinays them  100491 Jan 22 01:28 dc_shell.log.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:28 dc_shell.cmd.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:29 dc_shell.cmd.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them  100491 Jan 22 01:29 dc_shell.log.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them 1687777 Jan 22 03:05 dc_shell.cmd.2024-01-22_02-19
-rw-------. 1 vinays them  980933 Jan 22 03:05 dc_shell.log.2024-01-22_02-19
-rw-------. 1 vinays them   76089 Jan 22 05:06 dc_shell.log.2024-01-22_03-05
-rw-------. 1 vinays them  306461 Jan 22 05:06 dc_shell.cmd.2024-01-22_03-05
-rw-------. 1 vinays them   88458 Jan 22 05:13 dc_shell.log.2024-01-22_05-06
-rw-------. 1 vinays them  304490 Jan 22 05:13 dc_shell.cmd.2024-01-22_05-06
drwx------. 2 vinays them      23 Jan 22 10:20 WORK_autoread
-rw-------. 1 vinays them    8448 Jan 22 10:20 default.svf
drwx------. 4 vinays them      43 Jan 22 10:20 .
-rw-------. 1 vinays them     356 Jan 22 10:20 .fifo1_srama_25986.cmvd
-rw-------. 1 vinays them    9706 Jan 22 10:21 filenames.log
-rw-------. 1 vinays them  306502 Jan 22 10:27 dc_shell.cmd.2024-01-22_10-19
-rw-------. 1 vinays them   65697 Jan 22 10:27 dc_shell.log.2024-01-22_10-19
dc_shell> 
dc_shell> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work
dc_shell> ls -lrt
total 4054
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them  255266 Jan 21 14:48 dc_shell.log.2024-01-20_20-02
-rw-------. 1 vinays them 1690290 Jan 21 14:48 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them   95396 Jan 21 14:51 dc_shell.log.2024-01-21_14-49
-rw-------. 1 vinays them  310948 Jan 21 14:51 dc_shell.cmd.2024-01-21_14-49
-rw-------. 1 vinays them   83818 Jan 21 14:57 dc_shell.log.2024-01-21_14-55
-rw-------. 1 vinays them  304560 Jan 21 14:57 dc_shell.cmd.2024-01-21_14-55
-rw-------. 1 vinays them 1686261 Jan 21 22:51 dc_shell.cmd.2024-01-21_14-59
-rw-------. 1 vinays them  216235 Jan 21 22:51 dc_shell.log.2024-01-21_14-59
-rw-------. 1 vinays them  194963 Jan 22 01:23 dc_shell.log.2024-01-21_22-51
-rw-------. 1 vinays them  305260 Jan 22 01:23 dc_shell.cmd.2024-01-21_22-51
-rw-------. 1 vinays them  100491 Jan 22 01:28 dc_shell.log.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:28 dc_shell.cmd.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:29 dc_shell.cmd.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them  100491 Jan 22 01:29 dc_shell.log.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them 1687777 Jan 22 03:05 dc_shell.cmd.2024-01-22_02-19
-rw-------. 1 vinays them  980933 Jan 22 03:05 dc_shell.log.2024-01-22_02-19
-rw-------. 1 vinays them   76089 Jan 22 05:06 dc_shell.log.2024-01-22_03-05
-rw-------. 1 vinays them  306461 Jan 22 05:06 dc_shell.cmd.2024-01-22_03-05
-rw-------. 1 vinays them   88458 Jan 22 05:13 dc_shell.log.2024-01-22_05-06
-rw-------. 1 vinays them  304490 Jan 22 05:13 dc_shell.cmd.2024-01-22_05-06
drwx------. 2 vinays them      23 Jan 22 10:20 WORK_autoread
-rw-------. 1 vinays them    8448 Jan 22 10:20 default.svf
drwx------. 4 vinays them      43 Jan 22 10:20 .
-rw-------. 1 vinays them     356 Jan 22 10:20 .fifo1_srama_25986.cmvd
-rw-------. 1 vinays them    9706 Jan 22 10:21 filenames.log
-rw-------. 1 vinays them  306514 Jan 22 10:28 dc_shell.cmd.2024-01-22_10-19
-rw-------. 1 vinays them   68975 Jan 22 10:28 dc_shell.log.2024-01-22_10-19
dc_shell> ls -lrt
total 4054
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them  255266 Jan 21 14:48 dc_shell.log.2024-01-20_20-02
-rw-------. 1 vinays them 1690290 Jan 21 14:48 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them   95396 Jan 21 14:51 dc_shell.log.2024-01-21_14-49
-rw-------. 1 vinays them  310948 Jan 21 14:51 dc_shell.cmd.2024-01-21_14-49
-rw-------. 1 vinays them   83818 Jan 21 14:57 dc_shell.log.2024-01-21_14-55
-rw-------. 1 vinays them  304560 Jan 21 14:57 dc_shell.cmd.2024-01-21_14-55
-rw-------. 1 vinays them 1686261 Jan 21 22:51 dc_shell.cmd.2024-01-21_14-59
-rw-------. 1 vinays them  216235 Jan 21 22:51 dc_shell.log.2024-01-21_14-59
-rw-------. 1 vinays them  194963 Jan 22 01:23 dc_shell.log.2024-01-21_22-51
-rw-------. 1 vinays them  305260 Jan 22 01:23 dc_shell.cmd.2024-01-21_22-51
-rw-------. 1 vinays them  100491 Jan 22 01:28 dc_shell.log.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:28 dc_shell.cmd.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:29 dc_shell.cmd.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them  100491 Jan 22 01:29 dc_shell.log.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them 1687777 Jan 22 03:05 dc_shell.cmd.2024-01-22_02-19
-rw-------. 1 vinays them  980933 Jan 22 03:05 dc_shell.log.2024-01-22_02-19
-rw-------. 1 vinays them   76089 Jan 22 05:06 dc_shell.log.2024-01-22_03-05
-rw-------. 1 vinays them  306461 Jan 22 05:06 dc_shell.cmd.2024-01-22_03-05
-rw-------. 1 vinays them   88458 Jan 22 05:13 dc_shell.log.2024-01-22_05-06
-rw-------. 1 vinays them  304490 Jan 22 05:13 dc_shell.cmd.2024-01-22_05-06
drwx------. 2 vinays them      23 Jan 22 10:20 WORK_autoread
-rw-------. 1 vinays them    8448 Jan 22 10:20 default.svf
drwx------. 4 vinays them      43 Jan 22 10:20 .
-rw-------. 1 vinays them     356 Jan 22 10:20 .fifo1_srama_25986.cmvd
-rw-------. 1 vinays them    9706 Jan 22 10:21 filenames.log
-rw-------. 1 vinays them   72179 Jan 22 10:28 dc_shell.log.2024-01-22_10-19
-rw-------. 1 vinays them  306522 Jan 22 10:28 dc_shell.cmd.2024-01-22_10-19
dc_shell> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work
dc_shell> ls -lrt
total 4054
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them  255266 Jan 21 14:48 dc_shell.log.2024-01-20_20-02
-rw-------. 1 vinays them 1690290 Jan 21 14:48 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them   95396 Jan 21 14:51 dc_shell.log.2024-01-21_14-49
-rw-------. 1 vinays them  310948 Jan 21 14:51 dc_shell.cmd.2024-01-21_14-49
-rw-------. 1 vinays them   83818 Jan 21 14:57 dc_shell.log.2024-01-21_14-55
-rw-------. 1 vinays them  304560 Jan 21 14:57 dc_shell.cmd.2024-01-21_14-55
-rw-------. 1 vinays them 1686261 Jan 21 22:51 dc_shell.cmd.2024-01-21_14-59
-rw-------. 1 vinays them  216235 Jan 21 22:51 dc_shell.log.2024-01-21_14-59
-rw-------. 1 vinays them  194963 Jan 22 01:23 dc_shell.log.2024-01-21_22-51
-rw-------. 1 vinays them  305260 Jan 22 01:23 dc_shell.cmd.2024-01-21_22-51
-rw-------. 1 vinays them  100491 Jan 22 01:28 dc_shell.log.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:28 dc_shell.cmd.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:29 dc_shell.cmd.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them  100491 Jan 22 01:29 dc_shell.log.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them 1687777 Jan 22 03:05 dc_shell.cmd.2024-01-22_02-19
-rw-------. 1 vinays them  980933 Jan 22 03:05 dc_shell.log.2024-01-22_02-19
-rw-------. 1 vinays them   76089 Jan 22 05:06 dc_shell.log.2024-01-22_03-05
-rw-------. 1 vinays them  306461 Jan 22 05:06 dc_shell.cmd.2024-01-22_03-05
-rw-------. 1 vinays them   88458 Jan 22 05:13 dc_shell.log.2024-01-22_05-06
-rw-------. 1 vinays them  304490 Jan 22 05:13 dc_shell.cmd.2024-01-22_05-06
drwx------. 2 vinays them      23 Jan 22 10:20 WORK_autoread
-rw-------. 1 vinays them    8448 Jan 22 10:20 default.svf
drwx------. 4 vinays them      43 Jan 22 10:20 .
-rw-------. 1 vinays them     356 Jan 22 10:20 .fifo1_srama_25986.cmvd
-rw-------. 1 vinays them    9706 Jan 22 10:21 filenames.log
-rw-------. 1 vinays them  306534 Jan 22 10:29 dc_shell.cmd.2024-01-22_10-19
-rw-------. 1 vinays them   75446 Jan 22 10:29 dc_shell.log.2024-01-22_10-19
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> report_timing -group INTERNAL
 
****************************************
Report : timing
        -path full
        -delay max
        -group INTERNAL
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 10:29:50 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed
Error: Invalid path group name INTERNAL supplied with -group option. (UID-423)
No paths.

1
dc_shell> report_timing -group INPUTS
 
****************************************
Report : timing
        -path full
        -delay max
        -group INPUTS
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 10:30:03 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  input external delay                                    0.00       0.05 r
  rinc (in)                                               0.00       0.05 r
  io_b_rinc/DOUT (I1025_NS)                               0.39       0.45 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                 0.00       0.45 r
  rptr_empty/U23/Y (NAND3X0_HVT)                          0.14       0.59 f
  rptr_empty/U24/Y (OR2X1_HVT)                            0.12       0.71 f
  rptr_empty/U25/Y (OR2X1_HVT)                            0.09       0.79 f
  rptr_empty/U26/Y (OR2X1_HVT)                            0.08       0.87 f
  rptr_empty/U3/Y (OR2X1_HVT)                             0.09       0.96 f
  rptr_empty/U6/Y (OR2X1_HVT)                             0.08       1.04 f
  rptr_empty/U27/Y (NOR2X0_HVT)                           0.09       1.14 r
  rptr_empty/U28/Y (NAND2X0_HVT)                          0.05       1.19 f
  rptr_empty/U17/Y (XOR2X1_HVT)                           0.12       1.31 f
  rptr_empty/U46/Y (NAND2X0_HVT)                          0.06       1.37 r
  rptr_empty/U48/Y (NAND2X0_HVT)                          0.08       1.45 f
  rptr_empty/U5/Y (XOR2X2_HVT)                            0.15       1.60 r
  rptr_empty/U18/Y (NOR3X0_HVT)                           0.14       1.74 f
  rptr_empty/rempty_reg/D (SDFFASX2_HVT)                  0.00       1.74 f
  data arrival time                                                  1.74

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  rptr_empty/rempty_reg/CLK (SDFFASX2_HVT)                0.00       1.85 r
  library setup time                                     -0.11       1.74
  data required time                                                 1.74
  --------------------------------------------------------------------------
  data required time                                                 1.74
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
dc_shell> report_timing -group INTERNAL
 
****************************************
Report : timing
        -path full
        -delay max
        -group INTERNAL
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 10:30:11 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed
Error: Invalid path group name INTERNAL supplied with -group option. (UID-423)
No paths.

1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> report_timing -group rclk
 
****************************************
Report : timing
        -path full
        -delay max
        -group rclk
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 10:31:41 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_HVT)               0.00       0.05 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_HVT)                 0.36       0.41 r
  rptr_empty/U23/Y (NAND3X0_HVT)                          0.12       0.53 f
  rptr_empty/U24/Y (OR2X1_HVT)                            0.12       0.65 f
  rptr_empty/U25/Y (OR2X1_HVT)                            0.09       0.73 f
  rptr_empty/U26/Y (OR2X1_HVT)                            0.08       0.81 f
  rptr_empty/U3/Y (OR2X1_HVT)                             0.09       0.90 f
  rptr_empty/U6/Y (OR2X1_HVT)                             0.08       0.98 f
  rptr_empty/U27/Y (NOR2X0_HVT)                           0.09       1.08 r
  rptr_empty/U28/Y (NAND2X0_HVT)                          0.05       1.13 f
  rptr_empty/U17/Y (XOR2X1_HVT)                           0.12       1.25 f
  rptr_empty/U46/Y (NAND2X0_HVT)                          0.06       1.31 r
  rptr_empty/U48/Y (NAND2X0_HVT)                          0.08       1.39 f
  rptr_empty/U5/Y (XOR2X2_HVT)                            0.15       1.54 r
  rptr_empty/U18/Y (NOR3X0_HVT)                           0.14       1.68 f
  rptr_empty/rempty_reg/D (SDFFASX2_HVT)                  0.00       1.68 f
  data arrival time                                                  1.68

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  rptr_empty/rempty_reg/CLK (SDFFASX2_HVT)                0.00       1.85 r
  library setup time                                     -0.11       1.74
  data required time                                                 1.74
  --------------------------------------------------------------------------
  data required time                                                 1.74
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
dc_shell> 
dc_shell> report_qor
 
****************************************
Report : qor
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 19:08:30 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.69
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.87
  Critical Path Slack:          -0.07
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.57
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          1.63
  Critical Path Slack:           0.06
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.23
  Total Hold Violation:        -12.52
  No. of Hold Violations:       56.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          1.65
  Critical Path Slack:           0.07
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.40
  Total Hold Violation:        -37.71
  No. of Hold Violations:      120.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                328
  Buf/Inv Cell Count:              40
  Buf Cell Count:                   0
  Inv Cell Count:                  40
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       224
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180467.370821
  Noncombinational Area:
                        120835.117204
  Buf/Inv Area:             66.585728
  Total Buffer Area:             0.00
  Total Inverter Area:          66.59
  Macro/Black Box Area: 209907.328125
  Net Area:               1029.883017
  -----------------------------------
  Cell Area:            511209.816149
  Design Area:          512239.699166


  Design Rules
  -----------------------------------
  Total Number of Nets:           456
  Nets With Violations:            74
  Max Trans Violations:            10
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.99
  Mapping Optimization:                6.34
  -----------------------------------------
  Overall Compile Time:               14.65
  Overall Compile Wall Clock Time:    15.57

  --------------------------------------------------------------------

  Design  WNS: 0.07  TNS: 0.57  Number of Violating Paths: 10


  Design (Hold)  WNS: 0.40  TNS: 50.23  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
dc_shell> get_ports -filter direction==in
{wdata_in[7] wdata_in[6] wdata_in[5] wdata_in[4] wdata_in[3] wdata_in[2] wdata_in[1] wdata_in[0] winc wclk wclk2x wrst_n rinc rclk rrst_n}
dc_shell> get_ports -filter direction==out
{rdata[7] rdata[6] rdata[5] rdata[4] rdata[3] rdata[2] rdata[1] rdata[0] wfull rempty}
dc_shell> report_timing -to wfull
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 20:01:03 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wfull (output port clocked by wclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       0.05 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)                   0.32       0.37 r
  wptr_full/wfull_BAR (wptr_full_ADDRSIZE10)              0.00       0.37 r
  U14/Y (INVX4_HVT)                                       0.09       0.46 f
  io_t_wfull/PADIO (D8I1025_NS)                           1.40       1.86 f
  wfull (out)                                             0.00       1.86 f
  data arrival time                                                  1.86

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  output external delay                                   0.00       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
dc_shell> 
dc_shell> report_timing -to *rst*
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 23 04:12:39 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to *rst* -max_paths 10
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 23 04:13:03 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to *rst* -max_paths 1100
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1100
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 23 04:13:33 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_7_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_6_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_5_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_4_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_3_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_2_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_1_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_0_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_10_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wfull_reg/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wfull_reg/RSTB (SDFFARX1_HVT)                 0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rempty_reg/SETB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rempty_reg/SETB (SDFFASX2_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> pwd
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work
dc_shell> ls -lrt
total 4075
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them  255266 Jan 21 14:48 dc_shell.log.2024-01-20_20-02
-rw-------. 1 vinays them 1690290 Jan 21 14:48 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them   95396 Jan 21 14:51 dc_shell.log.2024-01-21_14-49
-rw-------. 1 vinays them  310948 Jan 21 14:51 dc_shell.cmd.2024-01-21_14-49
-rw-------. 1 vinays them   83818 Jan 21 14:57 dc_shell.log.2024-01-21_14-55
-rw-------. 1 vinays them  304560 Jan 21 14:57 dc_shell.cmd.2024-01-21_14-55
-rw-------. 1 vinays them 1686261 Jan 21 22:51 dc_shell.cmd.2024-01-21_14-59
-rw-------. 1 vinays them  216235 Jan 21 22:51 dc_shell.log.2024-01-21_14-59
-rw-------. 1 vinays them  194963 Jan 22 01:23 dc_shell.log.2024-01-21_22-51
-rw-------. 1 vinays them  305260 Jan 22 01:23 dc_shell.cmd.2024-01-21_22-51
-rw-------. 1 vinays them  100491 Jan 22 01:28 dc_shell.log.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:28 dc_shell.cmd.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:29 dc_shell.cmd.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them  100491 Jan 22 01:29 dc_shell.log.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them 1687777 Jan 22 03:05 dc_shell.cmd.2024-01-22_02-19
-rw-------. 1 vinays them  980933 Jan 22 03:05 dc_shell.log.2024-01-22_02-19
-rw-------. 1 vinays them   76089 Jan 22 05:06 dc_shell.log.2024-01-22_03-05
-rw-------. 1 vinays them  306461 Jan 22 05:06 dc_shell.cmd.2024-01-22_03-05
-rw-------. 1 vinays them   88458 Jan 22 05:13 dc_shell.log.2024-01-22_05-06
-rw-------. 1 vinays them  304490 Jan 22 05:13 dc_shell.cmd.2024-01-22_05-06
drwx------. 2 vinays them      23 Jan 22 10:20 WORK_autoread
-rw-------. 1 vinays them    8448 Jan 22 10:20 default.svf
drwx------. 4 vinays them      43 Jan 22 10:20 .
-rw-------. 1 vinays them     356 Jan 22 10:20 .fifo1_srama_25986.cmvd
-rw-------. 1 vinays them    9706 Jan 22 10:21 filenames.log
-rw-------. 1 vinays them  200200 Jan 23 14:13 dc_shell.log.2024-01-22_10-19
-rw-------. 1 vinays them  306862 Jan 23 14:13 dc_shell.cmd.2024-01-22_10-19
dc_shell> 
dc_shell> realpath dc_shell.log.2024-01-22_10-19
Error: unknown command 'realpath' (CMD-005)
dc_shell> sh realpath dc_shell.log.2024-01-22_10-19
/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work/dc_shell.log.2024-01-22_10-19
dc_shell> 
dc_shell> 
dc_shell> report_timing -to *rst*
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 23 14:21:26 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> report_timing -to *rst* -max_paths 100
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 23 14:21:38 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_7_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_6_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_5_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_4_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_3_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_2_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_1_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_0_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_10_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wfull_reg/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wfull_reg/RSTB (SDFFARX1_HVT)                 0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rempty_reg/SETB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rempty_reg/SETB (SDFFASX2_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> #set_false_path -
dc_shell> #report_timing -to *rst* -max_paths 100
dc_shell> set_false_path -to *rst*
Error: Cannot specify input port wrst_n as a path endpoint. (UID-11)
0
dc_shell> set_false_path -to *rst* -from *rst_n
Error: Cannot specify input port wrst_n as a path endpoint. (UID-11)
0
dc_shell> set_false_path -to RSTB -from *rst_n
Warning: Can't find object 'RSTB' in design 'fifo1_srama'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
dc_shell> set_false_path -to RSTB -from *rst_n
Warning: Can't find object 'RSTB' in design 'fifo1_srama'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
dc_shell> set_false_path -to [get_pins RSTB] -from *rst_n
Warning: Can't find object 'RSTB' in design 'fifo1_srama'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
dc_shell> get_pins -hierarchical RSTB
Warning: Can't find object 'RSTB' in design 'fifo1_srama'. (UID-95)
dc_shell> get_pins -hierarchical *RSTB
{wdata_reg_7_/RSTB wdata_reg_6_/RSTB wdata_reg_5_/RSTB wdata_reg_4_/RSTB wdata_reg_3_/RSTB wdata_reg_2_/RSTB wdata_reg_1_/RSTB wdata_reg_0_/RSTB sync_r2w/wq1_rptr_reg_10_/RSTB sync_r2w/wq1_rptr_reg_9_/RSTB sync_r2w/wq1_rptr_reg_8_/RSTB sync_r2w/wq1_rptr_reg_7_/RSTB sync_r2w/wq1_rptr_reg_6_/RSTB sync_r2w/wq1_rptr_reg_5_/RSTB sync_r2w/wq1_rptr_reg_4_/RSTB sync_r2w/wq1_rptr_reg_3_/RSTB sync_r2w/wq1_rptr_reg_2_/RSTB sync_r2w/wq1_rptr_reg_1_/RSTB sync_r2w/wq1_rptr_reg_0_/RSTB sync_r2w/wq2_rptr_reg_0_/RSTB sync_r2w/wq2_rptr_reg_1_/RSTB sync_r2w/wq2_rptr_reg_2_/RSTB sync_r2w/wq2_rptr_reg_3_/RSTB sync_r2w/wq2_rptr_reg_4_/RSTB sync_r2w/wq2_rptr_reg_5_/RSTB sync_r2w/wq2_rptr_reg_6_/RSTB sync_r2w/wq2_rptr_reg_7_/RSTB sync_r2w/wq2_rptr_reg_8_/RSTB sync_r2w/wq2_rptr_reg_9_/RSTB sync_r2w/wq2_rptr_reg_10_/RSTB sync_w2r/rq1_wptr_reg_10_/RSTB sync_w2r/rq1_wptr_reg_9_/RSTB sync_w2r/rq1_wptr_reg_8_/RSTB sync_w2r/rq1_wptr_reg_7_/RSTB sync_w2r/rq1_wptr_reg_6_/RSTB sync_w2r/rq1_wptr_reg_5_/RSTB sync_w2r/rq1_wptr_reg_4_/RSTB sync_w2r/rq1_wptr_reg_3_/RSTB sync_w2r/rq1_wptr_reg_2_/RSTB sync_w2r/rq1_wptr_reg_1_/RSTB sync_w2r/rq1_wptr_reg_0_/RSTB sync_w2r/rq2_wptr_reg_0_/RSTB sync_w2r/rq2_wptr_reg_1_/RSTB sync_w2r/rq2_wptr_reg_2_/RSTB sync_w2r/rq2_wptr_reg_3_/RSTB sync_w2r/rq2_wptr_reg_4_/RSTB sync_w2r/rq2_wptr_reg_5_/RSTB sync_w2r/rq2_wptr_reg_6_/RSTB sync_w2r/rq2_wptr_reg_7_/RSTB sync_w2r/rq2_wptr_reg_8_/RSTB sync_w2r/rq2_wptr_reg_9_/RSTB sync_w2r/rq2_wptr_reg_10_/RSTB rptr_empty/rbin_reg_10_/RSTB rptr_empty/rbin_reg_9_/RSTB rptr_empty/rbin_reg_8_/RSTB rptr_empty/rbin_reg_7_/RSTB rptr_empty/rbin_reg_6_/RSTB rptr_empty/rbin_reg_5_/RSTB rptr_empty/rbin_reg_4_/RSTB rptr_empty/rbin_reg_3_/RSTB rptr_empty/rbin_reg_2_/RSTB rptr_empty/rbin_reg_1_/RSTB rptr_empty/rbin_reg_0_/RSTB rptr_empty/rptr_reg_9_/RSTB rptr_empty/rptr_reg_8_/RSTB rptr_empty/rptr_reg_7_/RSTB rptr_empty/rptr_reg_6_/RSTB rptr_empty/rptr_reg_5_/RSTB rptr_empty/rptr_reg_4_/RSTB rptr_empty/rptr_reg_3_/RSTB rptr_empty/rptr_reg_1_/RSTB rptr_empty/rptr_reg_0_/RSTB rptr_empty/rptr_reg_2_/RSTB wptr_full/wbin_reg_10_/RSTB wptr_full/wbin_reg_9_/RSTB wptr_full/wbin_reg_7_/RSTB wptr_full/wbin_reg_6_/RSTB wptr_full/wbin_reg_5_/RSTB wptr_full/wbin_reg_4_/RSTB wptr_full/wbin_reg_3_/RSTB wptr_full/wbin_reg_2_/RSTB wptr_full/wbin_reg_1_/RSTB wptr_full/wbin_reg_0_/RSTB wptr_full/wptr_reg_9_/RSTB wptr_full/wptr_reg_8_/RSTB wptr_full/wptr_reg_6_/RSTB wptr_full/wptr_reg_5_/RSTB wptr_full/wptr_reg_4_/RSTB wptr_full/wptr_reg_3_/RSTB wptr_full/wptr_reg_2_/RSTB wptr_full/wptr_reg_1_/RSTB wptr_full/wptr_reg_0_/RSTB wptr_full/wptr_reg_7_/RSTB wptr_full/wbin_reg_8_/RSTB wptr_full/wfull_reg/RSTB}
dc_shell> set_false_path -to [get_pins -hierarchical *RSTB] -from *rst_n
1
dc_shell> #set_false_path -to [get_pins -hierarchical *RSTB] -from *rst_n
dc_shell> report_timing -to *rst* -max_paths 100
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 23 14:26:28 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_7_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_6_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_5_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_4_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_3_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_2_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_1_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_0_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_10_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wfull_reg/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wfull_reg/RSTB (SDFFARX1_HVT)                 0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rempty_reg/SETB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rempty_reg/SETB (SDFFASX2_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> set_false_path -to [get_pins -hierarchical *RSTB] -from *rst_n
1
dc_shell> report_timing -to *rst* -max_paths 100
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 23 14:27:27 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_7_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_6_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_5_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_4_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_3_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_2_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_1_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_0_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_10_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wfull_reg/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wfull_reg/RSTB (SDFFARX1_HVT)                 0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rempty_reg/SETB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rempty_reg/SETB (SDFFASX2_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> set_false_path -to [get_pins -hierarchical *RSTB] -from rrst_n
1
dc_shell> report_timing -to *rst* -max_paths 100
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 23 14:27:47 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_7_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_6_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_5_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_4_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_3_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_2_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_1_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_0_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_10_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wfull_reg/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wfull_reg/RSTB (SDFFARX1_HVT)                 0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rempty_reg/SETB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rempty_reg/SETB (SDFFASX2_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> set_false_path -to [get_pins -hierarchical *RSTB] -from [get_ports rrst_n]
1
dc_shell> report_timing -to *rst* -max_paths 100
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 23 14:28:16 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_7_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_6_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_5_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_4_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_3_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_2_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_1_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_0_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_10_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wfull_reg/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wfull_reg/RSTB (SDFFARX1_HVT)                 0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rempty_reg/SETB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rempty_reg/SETB (SDFFASX2_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> man set_false_path
2.  Synopsys Commands                                        Command Reference
                                set_false_path

NAME
       set_false_path
              Removes timing constraints from particular paths.

SYNTAX
       status set_false_path
               [-rise | -fall] [-setup | -hold]
               [-from from_list
                | -rise_from rise_from_list
                | -fall_from fall_from_list]
               [-through through_list]
               [-rise_through rise_through_list]
               [-fall_through fall_through_list]
               [-to to_list
                | -rise_to rise_to_list
                | -fall_to fall_to_list]
               [-reset_path]
               [-comment comment_string]

   Data Types
       from_list             list
       rise_from_list        list
       fall_from_list        list
       through_list          list
       rise_through_list     list
       fall_through_list     list
       to_list               list
       rise_to_list          list
       fall_to_list          list
       comment_string        string

ARGUMENTS
       -rise  Marks  rising delays false, as measured on the path endpoint. If
              you do not specify either -rise or -fall,  both  rise  and  fall
              timing are marked false.

       -fall  Marks falling delays false, as measured on the path endpoint. If
              you do not specify either -rise or -fall,  both  rise  and  fall
              timing are marked false.

       -setup Marks  setup (maximum) paths false. -setup disables setup check-
              ing for specified paths. If you do not specify either -setup  or
              -hold, both setup and hold timing are marked false.

       -hold  Marks  hold  (minimum) paths false. -hold disables hold checking
              for specified paths. If you do  not  specify  either  -setup  or
              -hold, both setup and hold timing are marked false.

       -from from_list
              Specifies  start  points (clocks, ports, pins, or cells) of dis-
              abled paths. If you do not specify a from_list, all paths to end
              points  in  to_list  are disabled. from_list can include clocks,
              pins, or ports. If you specify a  clock,  all  path  startpoints
              related  to  the specified clock are affected. If you specify an
              internal pin, the pin must be a path startpoint (the  clock  pin
              of  a  flip-flop, for example). If a cell is specified, one path
              startpoint on that cell is affected.

       -rise_from rise_from_list
              Same as the -from option, except that the path  must  rise  from
              the  objects  specified.  If  a  clock object is specified, this
              option selects startpoints clocked by the named clock, but  only
              the  paths  launched  by  rising  edge of the clock at the clock
              source, taking into account any  logical  inversions  along  the
              clock  path.   You  can  use  only one of -from, -rise_from, and
              -fall_from.

       -fall_from fall_from_list
              Same as the -from option, except that the path  must  fall  from
              the  objects  specified.  If  a  clock object is specified, this
              option selects startpoints clocked by the named clock, but  only
              the  paths  launched  by  falling edge of the clock at the clock
              source, taking into account any  logical  inversions  along  the
              clock  path.   You  can  use  only one of -from, -rise_from, and
              -fall_from.

       -through through_list
              A list of path throughpoints (port, pin, or leaf cell names)  of
              the  current  design.  The false path applies only to paths that
              pass through one of the points in the through_list. If more than
              one  object  is included, you must enclose the objects in quotes
              or in '{}' braces. If you specify the -through  option  multiple
              times, the false path setting applies to paths that pass through
              a member of each through_list in the order the lists were given.
              That  is, the path must first pass through a member of the first
              through_list, then through a member of the second list,  and  so
              on  for  every  through  list specified. If you use the -through
              option in combination with the -from or -to options,  the  false
              path  applies  only if the -from or -to conditions are satisfied
              and the -through conditions are satisfied.

       -rise_through rise_through_list
              Same as the -through option, but applies only to  paths  with  a
              rising  transition  at  the  specified  objects. You can specify
              -rise_through more than once in a single command  invocation  as
              with the -through option.

       -fall_through fall_through_list
              Same  as  the  -through option, but applies only to paths with a
              falling transition at the specified  objects.  You  can  specify
              -fall_through  more  than once in a single command invocation as
              with the -through option.

       -to to_list
              Specifies end points (clocks, ports, pins, or  cells)  of  paths
              disabled.  If  you  do not specify to_list, all paths from start
              points in  from_list  are  disabled.  The  to_list  can  include
              clocks,  pins,  or  ports. If you specify a clock, all path end-
              points related to the specified clock  are  considered.  If  you
              specify  an  internal  pin, the pin must be a path endpoint (for
              example, the data pin of a flip-flop). If you  specify  a  cell,
              one path endpoint on that cell is affected.

       -rise_to rise_to_list
              Same  as the -to option, but applies only to paths rising at the
              endpoint. If a clock object is specified,  this  option  selects
              endpoints  clocked  by  the named clock, but only the paths cap-
              tured by rising edge of the clock at clock source,  taking  into
              account  any  logical  inversions along the clock path.  You can
              use only one of -to, -rise_to, and -fall_to.

       -fall_to fall_to_list
              Same as the -to option, but applies only to paths falling at the
              endpoint.  If  a  clock object is specified, this option selects
              endpoints clocked by the named clock, but only  the  paths  cap-
              tured  by  falling edge of the clock at the clock source, taking
              into account any logical inversions along the clock  path.   You
              can use only one of -to, -rise_to, and -fall_to.

       -reset_path
              Removes  existing  point-to-point  exception  information on the
              specified paths. Only  information  of  the  same  rise/fall  or
              setup/hold  type  is  reset.  This  is  equivalent  to using the
              reset_path   command   with   similar   arguments   before   the
              set_false_path is issued.

       -comment comment_string
              Allows  the  command to accept a comment string. The tool honors
              the annotation and preserves it with the SDC object so that  the
              exact  string  is written out when the constraint is written out
              when you use the write_sdc or write_script command. The  comment
              remains  intact through the synthesis, place-and-route, and tim-
              ing-analysis flows.

DESCRIPTION
       Removes timing constraints from specified paths that you  know  do  not
       affect  circuit  operation.   set_false_path  can  disable both maximum
       delay (setup) checking and minimum delay (hold) checking.

       The  set_false_path  command  disables  timing  from  path  startpoints
       through  path  throughpoints  to  path  endpoints. Path startpoints are
       input ports or register clock pins. Path throughpoints  can  be  cells,
       pins,  or ports. Path endpoints are register data pins or output ports.

       To disable the timing at a particular cell in the design, use  set_dis-
       able_timing. This removes certain timing arcs on a cell from the timing
       graph,  so  that  paths  along  those  arcs   are   not   traced.   The
       set_false_path  command  still allows tracing of the paths, but removes
       any timing constraints on them.

       set_false_path is a point-to-point timing exception command. This means
       it  assists  in overriding the default single-cycle timing relationship
       for one or more timing paths.  Other  point-to-point  timing  exception
       commands include set_max_delay, set_min_delay, and set_multicycle_path.

       If a path satisfies multiple timing  exceptions,  the  following  rules
       assist in determining which exceptions take effect.  Rules referring to
       -from apply equally to -rise_from and -fall_from, and similarly for the
       rise and fall options of -through and -to.

       1.  Two  group_path  commands  might  conflict  with  each other. But a
       group_path exception by itself does not conflict with another  type  of
       exception.  So the remaining rules apply for two group_path exceptions,
       or two non-group_path exceptions.

       2. If both exceptions are set_false_paths, there is no conflict.

       3. If one exception is a set_max_delay and the other is  set_min_delay,
       there is no conflict.

       4.  If  one  exception  is a set_multicycle_path -hold and the other is
       set_multicycle_path -setup, there is no conflict.

       5. If one exception is a set_false_path  and  the  other  is  not,  the
       set_false_path takes precedence.

       6.  If  one  exception  is  a  set_max_delay  and the other is not, the
       set_max_delay takes precedence.

       7. If one exception is a  set_min_delay  and  the  other  is  not,  the
       set_min_delay takes precedence.

       8.  If  one  exception has a -from pin or -from cell and the other does
       not, the former takes precedence.

       9. If one exception has a -to pin or -to cell and the other  does  not,
       the former takes precedence.

       10.  If  one  exception has any -through points and the other does not,
       the former takes precedence.

       11. If one exception has a -from clock and the other does not, the for-
       mer takes precedence.

       12. If one exception has a -to clock and the other does not, the former
       takes precedence.

       13. The exception with  the  more  restrictive  constraint  then  takes
       precedence.  For  set_max_delay and set_multicycle_path -setup, this is
       the constraint with the lower value. For set_min_delay and set_multicy-
       cle_path -hold, it is the constraint with the higher value.

       To undo the effect of set_false_path, use reset_path or reset_design.

       Use report_timing_requirements to list the point-to-point exceptions on
       a design.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The following example removes timing constraints  on  paths  from  cell
       ff12 to cell ff34.

         prompt> set_false_path -from {ff12} -to {ff34}

       The  following  example removes timing constraints on paths through pin
       u14/Z to pin ff29/Reset that are rising at the endpoint.

         prompt> set_false_path -rise -through {u14/Z} -to {ff29/Reset}

       The following example disables hold checking (minimum delay timing) for
       endpoints  clocked  by PHI1. The flip-flops and latches clocked by PHI1
       are checked for setup violations, but not for hold violations.

         prompt> set_false_path -hold -to [get_clocks PHI1]

       The following example removes timing constraints  for  all  paths  that
       first  pass  through  either pin u1/Z or u2/Z and then pass through pin
       u5/Z or u6/Z.

         prompt> set_false_path -through {u1/Z u2/Z} -through {u5/Z u6/Z}

       The following example disables rising timing paths through pin U14/Z to
       pin ff29/Reset.

         prompt> set_false_path -rise_through {U14/Z} -to {ff29/Reset}

SEE ALSO
       reset_design(2)
       reset_path(2)
       set_disable_timing(2)
       set_max_delay(2)
       set_min_delay(2)
       set_multicycle_path(2)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> set_false_path -to [get_pins -hierarchical *RSTB]
1
dc_shell> report_timing -to *rst* -max_paths 100
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Tue Jan 23 14:29:32 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq2_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq2_rptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_7_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_6_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_5_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_4_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_3_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_2_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_1_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wdata_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  wrst_n (in)                              0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)              0.42       0.42 r
  wdata_reg_0_/RSTB (SDFFARX1_HVT)         0.00       0.42 r
  data arrival time                                   0.42
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: sync_r2w/wq1_rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_r2w/wrst_n (sync_r2w)                              0.00       0.42 r
  sync_r2w/wq1_rptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_10_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_9_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_6_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_5_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_4_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_3_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_2_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_1_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_0_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wptr_reg_7_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wbin_reg_8_/RSTB (SDFFARX1_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: wrst_n (input port)
  Endpoint: wptr_full/wfull_reg/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  wrst_n (in)                                             0.00       0.00 r
  io_b_wrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  wptr_full/wrst_n (wptr_full_ADDRSIZE10)                 0.00       0.42 r
  wptr_full/wfull_reg/RSTB (SDFFARX1_HVT)                 0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_7_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_8_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq2_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)           0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: sync_w2r/rq1_wptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  sync_w2r/rrst_n (sync_w2r)                              0.00       0.42 r
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)            0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_10_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_HVT)             0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rbin_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_9_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_8_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_7_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_6_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_5_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_4_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_3_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_1_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_0_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rempty_reg/SETB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rempty_reg/SETB (SDFFASX2_HVT)               0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: rrst_n (input port)
  Endpoint: rptr_empty/rptr_reg_2_/RSTB (internal pin)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rrst_n (in)                                             0.00       0.00 r
  io_b_rrst_n/DOUT (I1025_NS)                             0.42       0.42 r
  rptr_empty/rrst_n (rptr_empty_ADDRSIZE10)               0.00       0.42 r
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_HVT)              0.00       0.42 r
  data arrival time                                                  0.42
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> exit

Memory usage for this session 199 Mbytes.
Memory usage for this session including child processes 199 Mbytes.
CPU usage for this session 20 seconds ( 0.01 hours ).
Elapsed time for this session 101470 seconds ( 28.19 hours ).

Thank you...

