#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jul 24 13:41:45 2017
# Process ID: 14064
# Current directory: C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1
# Command line: vivado.exe -log system_top.vds -mode batch -messageDb vivado.pb -notrace -source system_top.tcl
# Log file: C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/system_top.vds
# Journal file: C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'analog.com:user:cordic_demod:1.0'. The one found in IP location 'c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/library/analog.com_user_cordic_demod_1.0' will take precedence over the same IP in location c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/library/analog.com_user_interfaces_1.0
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 332.676 ; gain = 105.465
WARNING: [filemgmt 56-128] File 'C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr.xdc' is already in the project and will not be added again
WARNING: [filemgmt 56-128] File 'C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr_lvds.xdc' is already in the project and will not be added again
WARNING: [filemgmt 56-128] File 'C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/ccbrk_constr.xdc' is already in the project and will not be added again
Command: synth_design -top system_top -part xc7z035ifbg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:51 . Memory (MB): peak = 434.121 ; gain = 224.523
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_pkg.vhd:208]
INFO: [Synth 8-638] synthesizing module 'system_top' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/ccbrk_lvds/system_top.v:40]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14297]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14297]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/library/xilinx/common/ad_iobuf.v:42]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf' (2#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/library/xilinx/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf__parameterized0' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/library/xilinx/common/ad_iobuf.v:42]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf__parameterized0' (2#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/library/xilinx/common/ad_iobuf.v:42]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:1804]
INFO: [Synth 8-638] synthesizing module 'system_Detector_ip_0_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_Detector_ip_0_0/synth/system_Detector_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'Detector_ip' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip.v:28]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_axi_lite' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_axi_lite.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_addr_decoder' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_addr_decoder.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_addr_decoder' (4#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_addr_decoder.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_axi_lite_module' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_axi_lite_module.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_axi_lite_module' (5#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_axi_lite_module.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_axi_lite' (6#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_axi_lite.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_dut' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_dut.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_Detector' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Detector.v:49]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_CalcMagnitude' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_CalcMagnitude.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_CalcMagnitude' (7#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_CalcMagnitude.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_CalcNF' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_CalcNF.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_NoiseFloor' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_NoiseFloor.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_NoiseFloor' (8#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_NoiseFloor.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_CalcNF' (9#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_CalcNF.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_CalcSyncCorr' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_CalcSyncCorr.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_SyncCorr' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_SyncCorr.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_SyncCorr' (10#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_SyncCorr.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_CalcSyncCorr' (11#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_CalcSyncCorr.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_SyncAndControl' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_SyncAndControl.v:21]
	Parameter is_SyncAndControl_IN_BitProcess bound to: 3'b000 
	Parameter is_SyncAndControl_IN_ClearBP bound to: 3'b001 
	Parameter is_SyncAndControl_IN_EmptyReg bound to: 3'b010 
	Parameter is_SyncAndControl_IN_SyncSearch bound to: 3'b011 
	Parameter is_SyncAndControl_IN_WaitForT0 bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_SyncAndControl' (12#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_SyncAndControl.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_Bit_Process' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Bit_Process.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_Bit_Process' (13#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Bit_Process.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_CalcCRC' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_CalcCRC.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_crc24f' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_crc24f.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_crc24f' (14#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_crc24f.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_Check_CRC' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Check_CRC.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_Check_CRC' (15#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Check_CRC.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_CalcCRC' (16#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_CalcCRC.v:21]
INFO: [Synth 8-638] synthesizing module 'Detector_ip_src_FrameDetect' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_FrameDetect.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_FrameDetect' (17#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_FrameDetect.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_src_Detector' (18#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Detector.v:49]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip_dut' (19#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_dut.v:21]
INFO: [Synth 8-256] done synthesizing module 'Detector_ip' (20#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip.v:28]
INFO: [Synth 8-256] done synthesizing module 'system_Detector_ip_0_0' (21#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_Detector_ip_0_0/synth/system_Detector_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9361_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361.v:40]
	Parameter ID bound to: 0 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter TDD_DISABLE bound to: 0 - type: integer 
	Parameter CMOS_OR_LVDS_N bound to: 0 - type: integer 
	Parameter ADC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter ADC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter ADC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DATAFORMAT_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_DCFILTER_DISABLE_INT bound to: 0 - type: integer 
	Parameter ADC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DDS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_USERPORTS_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_DELAYCNTRL_DISABLE_INT bound to: 0 - type: integer 
	Parameter DAC_IQCORRECTION_DISABLE_INT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_lvds_if' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_lvds_if.v:40]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter DAC_IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IO_DELAY_GROUP bound to: dev_if_delay_group - type: string 
INFO: [Synth 8-638] synthesizing module 'ad_lvds_in' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_lvds_in.v:40]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter VIRTEX7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 2 - type: integer 
	Parameter ULTRASCALE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14160]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (22#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16194]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (23#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16194]
INFO: [Synth 8-638] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16059]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (24#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16059]
INFO: [Synth 8-256] done synthesizing module 'ad_lvds_in' (25#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_lvds_in.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_lvds_out' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_lvds_out.v:40]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter VIRTEX7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (26#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-638] synthesizing module 'ODELAYE2' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25358]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: ODATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_ODATAIN_INVERTED bound to: 1'b0 
	Parameter ODELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter ODELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ODELAYE2' (27#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25358]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21923]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (28#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21923]
INFO: [Synth 8-256] done synthesizing module 'ad_lvds_out' (29#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_lvds_out.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_lvds_in__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_lvds_in.v:40]
	Parameter SINGLE_ENDED bound to: 0 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter IODELAY_CTRL bound to: 1 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter VIRTEX7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 2 - type: integer 
	Parameter ULTRASCALE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16181]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (30#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16181]
INFO: [Synth 8-256] done synthesizing module 'ad_lvds_in__parameterized0' (30#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_lvds_in.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_cmos_out' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_cmos_out.v:40]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SINGLE_ENDED bound to: 1 - type: integer 
	Parameter IODELAY_ENABLE bound to: 1 - type: integer 
	Parameter IODELAY_CTRL bound to: 0 - type: integer 
	Parameter IODELAY_GROUP bound to: dev_if_delay_group - type: string 
	Parameter SERIES7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21909]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (31#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21909]
INFO: [Synth 8-256] done synthesizing module 'ad_cmos_out' (32#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_cmos_out.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_lvds_clk' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_lvds_clk.v:42]
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter SERIES7 bound to: 0 - type: integer 
	Parameter VIRTEX6 bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (33#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14583]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (34#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-256] done synthesizing module 'ad_lvds_clk' (35#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_lvds_clk.v:42]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_lvds_if' (36#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_lvds_if.v:40]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tdd_if' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tdd_if.v:42]
	Parameter LEVEL_OR_PULSE_N bound to: 1 - type: integer 
	Parameter PULSE_MODE bound to: 0 - type: integer 
	Parameter LEVEL_MODE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tdd_if' (37#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tdd_if.v:42]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tdd' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tdd.v:42]
INFO: [Synth 8-638] synthesizing module 'up_tdd_cntrl' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_tdd_cntrl.v:41]
	Parameter PCORE_VERSION bound to: 65633 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
	Parameter DW bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl' (38#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 624 - type: integer 
	Parameter DW bound to: 623 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized0' (38#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DW bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status' (39#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_tdd_cntrl' (40#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_tdd_cntrl.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_tdd_control' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_tdd_control.v:42]
	Parameter TX_DATA_PATH_DELAY bound to: 0 - type: integer 
	Parameter CONTROL_PATH_DELAY bound to: 0 - type: integer 
	Parameter ON bound to: 1 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_addsub' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:46]
	Parameter A_DATA_WIDTH bound to: 24 - type: integer 
	Parameter B_DATA_VALUE bound to: 0 - type: integer 
	Parameter ADD_OR_SUB_N bound to: 0 - type: integer 
	Parameter ADDER bound to: 1 - type: integer 
	Parameter SUBSTRACTER bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'out_d2_reg' and it is trimmed from '25' to '24' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:115]
INFO: [Synth 8-256] done synthesizing module 'ad_addsub' (41#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:46]
INFO: [Synth 8-256] done synthesizing module 'ad_tdd_control' (42#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_tdd_control.v:42]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tdd' (43#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tdd.v:42]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx.v:41]
	Parameter ID bound to: 0 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_channel' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_channel.v:40]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_pnmon' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_pnmon.v:43]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_pnmon' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_pnmon.v:43]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter DW bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_pnmon' (44#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_pnmon.v:43]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_pnmon' (45#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_pnmon.v:43]
INFO: [Synth 8-638] synthesizing module 'ad_datafmt' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_datafmt.v:41]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_datafmt' (46#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_datafmt.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_dcfilter' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dcfilter.v:41]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E1' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3429]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: TRUE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E1' (47#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3429]
INFO: [Synth 8-256] done synthesizing module 'ad_dcfilter' (48#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dcfilter.v:41]
INFO: [Synth 8-638] synthesizing module 'ad_iqcor' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO' [C:/Xilinx/Vivado/2016.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3312]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E' (49#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3312]
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO' (50#1) [C:/Xilinx/Vivado/2016.2/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-256] done synthesizing module 'ad_mul' (51#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized0' (51#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:134]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor' (52#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_channel.v:40]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter DW bound to: 77 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized1' (52#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized0' (52#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel' (53#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_channel.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_channel' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_channel.v:40]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_channel__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_channel.v:40]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_pnmon.v:43]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized0' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_pnmon.v:43]
INFO: [Synth 8-638] synthesizing module 'ad_iqcor__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized1' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:134]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor__parameterized0' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_channel.v:40]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter DW bound to: 77 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized2' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized1' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized0' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_channel.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_channel__parameterized0' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_channel.v:40]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_channel__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_channel.v:40]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_pnmon.v:43]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized1' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_pnmon.v:43]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_channel.v:40]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter DW bound to: 77 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized3' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized2' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized1' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_channel.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_channel__parameterized1' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_channel.v:40]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_channel__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_channel.v:40]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_pnmon.v:43]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_pnmon__parameterized2' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_pnmon.v:43]
INFO: [Synth 8-638] synthesizing module 'ad_iqcor__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized2' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:134]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor__parameterized1' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_channel.v:40]
	Parameter COMMON_ID bound to: 6'b000001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized4' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter DW bound to: 77 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized4' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized3' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized2' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_channel.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx_channel__parameterized2' (54#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx_channel.v:40]
INFO: [Synth 8-638] synthesizing module 'up_adc_common' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_common.v:40]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 655458 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_rst' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_rst.v:40]
INFO: [Synth 8-256] done synthesizing module 'ad_rst' (55#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_rst.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized5' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DW bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized5' (55#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized4' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DW bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized4' (55#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_clock_mon.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon' (56#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_clock_mon.v:40]
INFO: [Synth 8-4471] merging register 'up_drp_wr_int_reg' into 'up_drp_sel_int_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_common.v:203]
INFO: [Synth 8-4471] merging register 'up_drp_status_reg' into 'up_drp_sel_int_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_common.v:204]
INFO: [Synth 8-4471] merging register 'up_drp_rwn_reg' into 'up_drp_sel_int_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_common.v:205]
INFO: [Synth 8-4471] merging register 'up_drp_rdata_hold_reg[31:0]' into 'up_drp_wdata_int_reg[31:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_common.v:208]
INFO: [Synth 8-256] done synthesizing module 'up_adc_common' (57#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_adc_common.v:40]
INFO: [Synth 8-638] synthesizing module 'up_delay_cntrl' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_delay_cntrl.v:40]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b000010 
INFO: [Synth 8-256] done synthesizing module 'up_delay_cntrl' (58#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_delay_cntrl.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_rx' (59#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_rx.v:41]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tx' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx.v:40]
	Parameter ID bound to: 0 - type: integer 
	Parameter MODE_1R1T bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DELAYCNTRL_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tx_channel' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx_channel.v:40]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 0 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_dds' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds.v:40]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_dds_1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_1.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_dds_sine' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:44]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DW bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized3' (59#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized4' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized4' (59#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized5' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized5' (59#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 's7_data_reg' and it is trimmed from '34' to '31' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:204]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_p_reg' and it is trimmed from '34' to '32' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:159]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_n_reg' and it is trimmed from '34' to '32' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:160]
WARNING: [Synth 8-3936] Found unconnected internal register 's3_data_reg' and it is trimmed from '19' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:142]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_0_reg' and it is trimmed from '19' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:134]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_p_reg' and it is trimmed from '34' to '32' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_n_reg' and it is trimmed from '34' to '32' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_1_reg' and it is trimmed from '19' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:135]
INFO: [Synth 8-256] done synthesizing module 'ad_dds_sine' (60#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:44]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized6' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized6' (60#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_dds_1' (61#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_1.v:42]
INFO: [Synth 8-256] done synthesizing module 'ad_dds' (62#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds.v:40]
INFO: [Synth 8-638] synthesizing module 'up_dac_channel' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_channel.v:40]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized6' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 166 - type: integer 
	Parameter DW bound to: 165 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized6' (62#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel' (63#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_channel.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tx_channel' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx_channel.v:40]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tx_channel__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx_channel.v:40]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 1 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_iqcor__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized7' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized7' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:134]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor__parameterized2' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_channel.v:40]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized7' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 166 - type: integer 
	Parameter DW bound to: 165 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized7' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized0' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_channel.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tx_channel__parameterized0' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx_channel.v:40]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tx_channel__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx_channel.v:40]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 2 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_channel.v:40]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized8' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 166 - type: integer 
	Parameter DW bound to: 165 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized8' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized1' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_channel.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tx_channel__parameterized1' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx_channel.v:40]
INFO: [Synth 8-638] synthesizing module 'axi_ad9361_tx_channel__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx_channel.v:40]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
	Parameter PRBS_SEL bound to: 3 - type: integer 
	Parameter PRBS_P09 bound to: 0 - type: integer 
	Parameter PRBS_P11 bound to: 1 - type: integer 
	Parameter PRBS_P15 bound to: 2 - type: integer 
	Parameter PRBS_P20 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_iqcor__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized8' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized8' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:42]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:134]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor__parameterized3' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_channel.v:40]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized9' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
	Parameter DATA_WIDTH bound to: 166 - type: integer 
	Parameter DW bound to: 165 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized9' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_cntrl.v:40]
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized2' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_channel.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tx_channel__parameterized2' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx_channel.v:40]
INFO: [Synth 8-638] synthesizing module 'up_dac_common' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_common.v:40]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b010000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 589922 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized5' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DW bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized5' (64#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
INFO: [Synth 8-4471] merging register 'up_drp_wr_int_reg' into 'up_drp_sel_int_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_common.v:228]
INFO: [Synth 8-4471] merging register 'up_drp_status_reg' into 'up_drp_sel_int_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_common.v:229]
INFO: [Synth 8-4471] merging register 'up_drp_rwn_reg' into 'up_drp_sel_int_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_common.v:230]
INFO: [Synth 8-4471] merging register 'up_drp_rdata_hold_reg[31:0]' into 'up_drp_wdata_int_reg[31:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_common.v:233]
INFO: [Synth 8-256] done synthesizing module 'up_dac_common' (65#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_dac_common.v:40]
INFO: [Synth 8-638] synthesizing module 'up_delay_cntrl__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_delay_cntrl.v:40]
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BASE_ADDRESS bound to: 6'b010010 
INFO: [Synth 8-256] done synthesizing module 'up_delay_cntrl__parameterized0' (65#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_delay_cntrl.v:40]
INFO: [Synth 8-4471] merging register 'dac_valid_q0_int_reg' into 'dac_valid_i0_int_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx.v:166]
INFO: [Synth 8-4471] merging register 'dac_valid_q1_int_reg' into 'dac_valid_i1_int_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361_tx' (66#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361_tx.v:40]
INFO: [Synth 8-638] synthesizing module 'up_axi' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_axi.v:40]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AW bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi' (67#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_axi.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9361' (68#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/axi_ad9361.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9361_0' (69#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/synth/system_axi_ad9361_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9361' of module 'system_axi_ad9361_0' requires 79 connections, but only 76 given [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:2549]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9361_adc_dma_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter PCORE_VERSION bound to: 262242 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_axi.v:40]
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter AW bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized0' (69#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_axi.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:393]
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_arb.v:39]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b0 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 29 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 29 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_mm_axi' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/dest_axi_mm.v:39]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'splitter' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
	Parameter NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter' (70#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_address_generator' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/address_generator.v:38]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_address_generator' (71#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/address_generator.v:38]
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 1 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover' (72#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_response_handler' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/response_handler.v:39]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_handler' (73#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/response_handler.v:39]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_mm_axi' (74#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/dest_axi_mm.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_src_fifo_inf' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/src_fifo_inf.v:39]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 0 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover__parameterized0' (74#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
INFO: [Synth 8-256] done synthesizing module 'dmac_src_fifo_inf' (75#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/src_fifo_inf.v:39]
INFO: [Synth 8-638] synthesizing module 'sync_bits' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits' (76#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized0' (76#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice' (77#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
INFO: [Synth 8-638] synthesizing module 'util_axis_resize' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_resize_v1_0/util_axis_resize.v:39]
	Parameter MASTER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BIG_ENDIAN bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_resize' (78#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_resize_v1_0/util_axis_resize.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_address_gray_pipelined' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/address_gray_pipelined.v:39]
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_gray' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_gray.v:45]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_gray' (79#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_gray.v:45]
INFO: [Synth 8-256] done synthesizing module 'fifo_address_gray_pipelined' (80#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/address_gray_pipelined.v:39]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized0' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
INFO: [Synth 8-638] synthesizing module 'splitter__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter__parameterized0' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized1' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized2' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized0' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized3' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized4' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized4' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized1' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized5' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized5' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized6' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized6' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized2' (81#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_request_generator' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_generator.v:39]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_request_generator' (82#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_generator.v:39]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized7' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized7' (82#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized8' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized8' (82#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb' (83#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_arb.v:39]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awlen' does not match port width (8) of module 'dmac_request_arb' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:566]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arlen' does not match port width (8) of module 'dmac_request_arb' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:590]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac' (84#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9361_adc_dma_0' (85#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/synth/system_axi_ad9361_adc_dma_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9361_adc_dma' of module 'system_axi_ad9361_adc_dma_0' requires 58 connections, but only 57 given [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:2626]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9361_dac_dma_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 1 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 1 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 2 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter PCORE_VERSION bound to: 262242 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_axi.v:40]
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter AW bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized1' (85#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_axi.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:393]
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_arb.v:39]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 2 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b0 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 29 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 29 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_fifo_inf' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/dest_fifo_inf.v:39]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 0 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover__parameterized1' (85#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/data_mover.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_response_generator' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/response_generator.v:39]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_generator' (86#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/response_generator.v:39]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_fifo_inf' (87#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/dest_fifo_inf.v:39]
INFO: [Synth 8-638] synthesizing module 'dmac_src_mm_axi' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/src_axi_mm.v:39]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_src_mm_axi' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/src_axi_mm.v:39]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized9' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized9' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized1' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized2' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_register_slice.v:38]
INFO: [Synth 8-638] synthesizing module 'splitter__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter__parameterized1' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/splitter.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized10' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized10' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized11' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized11' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized3' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized4' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized12' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized12' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized13' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized13' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized4' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized5' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized14' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized14' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized15' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized15' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized5' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:39]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized16' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized16' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized17' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized17' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized18' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized18' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/sync_bits.v:46]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb__parameterized0' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/request_arb.v:39]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_awlen' does not match port width (8) of module 'dmac_request_arb__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:566]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_arlen' does not match port width (8) of module 'dmac_request_arb__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:590]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac__parameterized0' (88#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/axi_dmac.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9361_dac_dma_0' (89#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/synth/system_axi_ad9361_dac_dma_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9361_dac_dma' of module 'system_axi_ad9361_dac_dma_0' requires 58 connections, but only 55 given [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:2684]
INFO: [Synth 8-638] synthesizing module 'system_axi_cpu_interconnect_0' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:3466]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I5GH1N' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I5GH1N' (90#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UBGIXM' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UBGIXM' (91#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1J5P44O' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:290]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1J5P44O' (92#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:290]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_T17W6X' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:436]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_T17W6X' (93#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:436]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15FU5SC' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:582]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15FU5SC' (94#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:582]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_GFBASD' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:728]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_GFBASD' (95#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:728]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_59JXRJ' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:874]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/synth/system_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_8_axi_clock_converter' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AWID_RIGHT bound to: 19 - type: integer 
	Parameter C_AWID_WIDTH bound to: 0 - type: integer 
	Parameter C_AW_WIDTH bound to: 19 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 19 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 0 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 4 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 36 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 36 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 36 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 2 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_ARID_RIGHT bound to: 19 - type: integer 
	Parameter C_ARID_WIDTH bound to: 0 - type: integer 
	Parameter C_AR_WIDTH bound to: 19 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 19 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 2 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 34 - type: integer 
	Parameter C_RID_WIDTH bound to: 0 - type: integer 
	Parameter C_R_WIDTH bound to: 34 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 34 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 2 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 11 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 19 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 36 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 19 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 34 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1021 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 2 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 11 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 19 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 36 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 19 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 34 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1021 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 19 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 19 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 2 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 19 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 19 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 19 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 19 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 19 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 19 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 19 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DIN_WIDTH bound to: 19 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 19 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 2 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DIN_WIDTH bound to: 36 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 36 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 2 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 2 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 2 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 2 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 2 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 2 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 2 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 2 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DIN_WIDTH bound to: 2 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 2 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 2 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_8_axi_clock_converter' (115#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_0' (116#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/synth/system_auto_cc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_0' requires 42 connections, but only 40 given [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:1037]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_59JXRJ' (117#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:874]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WZLZH6' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:1498]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (118#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (119#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (120#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (121#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (122#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (123#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (123#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (124#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (125#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (126#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (126#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (126#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (127#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (128#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (129#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (129#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (129#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (129#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (130#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (131#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (131#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (131#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (131#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (131#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (131#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (131#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (131#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (131#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (132#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (133#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (134#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WZLZH6' (135#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:1498]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010001001010011000000000000000000000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000111110001000000000000000000000000000000000000000000000000000000011110010000001000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010001001010011000000000000000000000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000111110001000000000000000000000000000000000000000000000000000000011110010000001000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010001001010011000001111111111110000000000000000000000000000000001111100010000101111111111111111000000000000000000000000000000000111110001000000111111111111111100000000000000000000000000000000011110010000001011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010001001010011000000000000000000000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000111110001000000000000000000000000000000000000000000000000000000011110010000001000000000000000000000000000000000000000000000000001000001011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010001001010011000001111111111110000000000000000000000000000000001111100010000101111111111111111000000000000000000000000000000000111110001000000111111111111111100000000000000000000000000000000011110010000001011111111111111110000000000000000000000000000000001000001011000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (136#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (137#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110010000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (137#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (137#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (137#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (137#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (137#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (137#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' (138#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (139#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' (140#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (141#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' (141#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (142#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (142#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (142#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (142#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' (142#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (142#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' (143#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' (144#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (145#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cpu_interconnect_0' (146#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:3466]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpreg_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_gpreg_0/synth/system_axi_gpreg_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_gpreg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_gpreg_v1_0/axi_gpreg.v:40]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_IO bound to: 4 - type: integer 
	Parameter NUM_OF_CLK_MONS bound to: 0 - type: integer 
	Parameter BUF_ENABLE_0 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_1 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_2 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_3 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_4 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_5 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_6 bound to: 1 - type: integer 
	Parameter BUF_ENABLE_7 bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
	Parameter BUF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_gpreg_io' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_gpreg_v1_0/axi_gpreg_io.v:40]
	Parameter ID bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_gpreg_io' (147#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_gpreg_v1_0/axi_gpreg_io.v:40]
INFO: [Synth 8-638] synthesizing module 'axi_gpreg_io__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_gpreg_v1_0/axi_gpreg_io.v:40]
	Parameter ID bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_gpreg_io__parameterized0' (147#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_gpreg_v1_0/axi_gpreg_io.v:40]
INFO: [Synth 8-638] synthesizing module 'axi_gpreg_io__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_gpreg_v1_0/axi_gpreg_io.v:40]
	Parameter ID bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_gpreg_io__parameterized1' (147#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_gpreg_v1_0/axi_gpreg_io.v:40]
INFO: [Synth 8-638] synthesizing module 'axi_gpreg_io__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_gpreg_v1_0/axi_gpreg_io.v:40]
	Parameter ID bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_gpreg_io__parameterized2' (147#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_gpreg_v1_0/axi_gpreg_io.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_gpreg' (148#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_gpreg_v1_0/axi_gpreg.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpreg_0' (149#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_gpreg_0/synth/system_axi_gpreg_0.v:56]
WARNING: [Synth 8-350] instance 'axi_gpreg' of module 'system_axi_gpreg_0' requires 33 connections, but only 29 given [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:2926]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp1_interconnect_0' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:4761]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_H1ZQRK' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:1080]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_H1ZQRK' (150#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:1080]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp1_interconnect_0' (151#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:4761]
INFO: [Synth 8-638] synthesizing module 'system_axi_hp2_interconnect_0' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:5071]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SELTG5' [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:1289]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SELTG5' (152#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:1289]
INFO: [Synth 8-256] done synthesizing module 'system_axi_hp2_interconnect_0' (153#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:5071]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:88]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at 'c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:217]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:221]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (154#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (155#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (156#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (157#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (158#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:272]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (159#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (160#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:269]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (161#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-638] synthesizing module 'filter' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (162#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (163#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'filter' (164#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'iic_control' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_12_upcnt_n' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_12_upcnt_n' (165#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-638] synthesizing module 'shift8' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'shift8' (166#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_12_upcnt_n__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_12_upcnt_n__parameterized0' (166#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (167#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3952]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (168#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3952]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (169#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (170#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (171#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (172#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (173#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (174#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3952' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21275' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44873' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43310' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (174#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'iic' (175#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (176#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (177#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:88]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:3082]
INFO: [Synth 8-638] synthesizing module 'system_axi_pz_xcvrlb_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/synth/system_axi_pz_xcvrlb_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_xcvrlb' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/axi_xcvrlb.v:40]
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter VERSION bound to: 1048929 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_xcvrlb_1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/axi_xcvrlb_1.v:40]
INFO: [Synth 8-638] synthesizing module 'ad_pnmon__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_pnmon.v:43]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DW bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_pnmon__parameterized0' (177#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_pnmon.v:43]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized6' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized6' (177#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_xfer_status.v:40]
INFO: [Synth 8-638] synthesizing module 'util_adxcvr_xch' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/util_adxcvr_xch.v:40]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter XCVR_TYPE bound to: 0 - type: integer 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_PMA_CFG bound to: 32'b00000000000000011000010010000000 
	Parameter RX_CDR_CFG bound to: 73'b0000000110000000000000000001000111111111100010000001000000000000000100000 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:10525]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 4 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: TRUE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 32'b00000000000000011000010010000000 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b111 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b111 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (178#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:10525]
INFO: [Synth 8-256] done synthesizing module 'util_adxcvr_xch' (179#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/util_adxcvr_xch.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_xcvrlb_1' (180#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/axi_xcvrlb_1.v:40]
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_axi.v:40]
	Parameter ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter AW bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized2' (180#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/up_axi.v:40]
INFO: [Synth 8-256] done synthesizing module 'axi_xcvrlb' (181#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/axi_xcvrlb.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_axi_pz_xcvrlb_0' (182#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/synth/system_axi_pz_xcvrlb_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_clkdiv_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_0/synth/system_clkdiv_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_clkdiv' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_clkdiv_v1_0/util_clkdiv.v:45]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SEL_0_DIV bound to: 4 - type: string 
	Parameter SEL_1_DIV bound to: 2 - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (183#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'BUFR__parameterized0' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR__parameterized0' (183#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'BUFGMUX_CTRL' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-256] done synthesizing module 'BUFGMUX_CTRL' (184#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-256] done synthesizing module 'util_clkdiv' (185#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_clkdiv_v1_0/util_clkdiv.v:45]
INFO: [Synth 8-256] done synthesizing module 'system_clkdiv_0' (186#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_0/synth/system_clkdiv_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_clkdiv_reset_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/synth/system_clkdiv_reset_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/synth/system_clkdiv_reset_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (187#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (187#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (187#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (188#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_9_upcnt_n' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_9_upcnt_n' (189#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (190#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (191#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_clkdiv_reset_0' (192#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/synth/system_clkdiv_reset_0.vhd:71]
WARNING: [Synth 8-350] instance 'clkdiv_reset' of module 'system_clkdiv_reset_0' requires 10 connections, but only 8 given [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:3140]
INFO: [Synth 8-638] synthesizing module 'system_clkdiv_sel_logic_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_sel_logic_0/synth/system_clkdiv_sel_logic_0.vhd:66]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'util_reduced_logic' declared at 'c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/util_reduced_logic_v2_0/hdl/util_reduced_logic.vhd:76' bound to instance 'U0' of component 'util_reduced_logic' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_sel_logic_0/synth/system_clkdiv_sel_logic_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/util_reduced_logic_v2_0/hdl/util_reduced_logic.vhd:87]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic' (193#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/util_reduced_logic_v2_0/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'system_clkdiv_sel_logic_0' (194#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_sel_logic_0/synth/system_clkdiv_sel_logic_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_concat_logic_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_concat_logic_0/synth/system_concat_logic_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (195#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_concat_logic_0' (196#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_concat_logic_0/synth/system_concat_logic_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_dac_fifo_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/synth/system_dac_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_rfifo' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_rfifo_v1_0/util_rfifo.v:40]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter DIN_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DOUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DIN_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter M_MEM_RATIO bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter T_DIN_DATA_WIDTH bound to: 128 - type: integer 
	Parameter T_DOUT_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mem' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_wfifo_v1_0/ad_mem.v:42]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter DW bound to: 63 - type: integer 
	Parameter AW bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_wfifo_v1_0/ad_mem.v:68]
INFO: [Synth 8-256] done synthesizing module 'ad_mem' (197#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_wfifo_v1_0/ad_mem.v:42]
INFO: [Synth 8-256] done synthesizing module 'util_rfifo' (198#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_rfifo_v1_0/util_rfifo.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_dac_fifo_0' (199#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/synth/system_dac_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (199#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_0' (200#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_logic_inv_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:66]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_vector_logic' declared at 'c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (201#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/util_vector_logic_v2_0/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'system_sys_logic_inv_0' (202#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_logic_inv_0/synth/system_sys_logic_inv_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps7_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 1 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: fbg676 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: REVERSE - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (203#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (204#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (205#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:735]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps7_0' (206#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/synth/system_sys_ps7_0.v:59]
WARNING: [Synth 8-350] instance 'sys_ps7' of module 'system_sys_ps7_0' requires 206 connections, but only 171 given [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:3208]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps7_ENET1_GMII_RX_CLK_GND_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_ENET1_GMII_RX_CLK_GND_0/sim/system_sys_ps7_ENET1_GMII_RX_CLK_GND_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (207#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps7_ENET1_GMII_RX_CLK_GND_0' (208#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_ENET1_GMII_RX_CLK_GND_0/sim/system_sys_ps7_ENET1_GMII_RX_CLK_GND_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_sys_ps7_ENET1_GMII_TX_CLK_GND_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_ENET1_GMII_TX_CLK_GND_0/sim/system_sys_ps7_ENET1_GMII_TX_CLK_GND_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ps7_ENET1_GMII_TX_CLK_GND_0' (209#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_ENET1_GMII_TX_CLK_GND_0/sim/system_sys_ps7_ENET1_GMII_TX_CLK_GND_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (209#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (209#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (209#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (209#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (210#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:71]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:3384]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_adc_fifo_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/synth/system_util_ad9361_adc_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_wfifo' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_wfifo_v1_0/util_wfifo.v:40]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter DIN_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DOUT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter DIN_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter M_MEM_RATIO bound to: 1 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter T_DIN_DATA_WIDTH bound to: 128 - type: integer 
	Parameter T_DOUT_DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mem__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_wfifo_v1_0/ad_mem.v:42]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DW bound to: 63 - type: integer 
	Parameter AW bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mem__parameterized0' (210#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_wfifo_v1_0/ad_mem.v:42]
INFO: [Synth 8-256] done synthesizing module 'util_wfifo' (211#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_wfifo_v1_0/util_wfifo.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_adc_fifo_0' (212#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/synth/system_util_ad9361_adc_fifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_adc_pack_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/synth/system_util_ad9361_adc_pack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_cpack' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack.v:40]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PCHANNEL bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_cpack_mux' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_mux.v:40]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_mux' (213#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_mux.v:40]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 3 - type: integer 
	Parameter I_WIDTH bound to: 16 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:161]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf' (214#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 2 - type: integer 
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:161]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized0' (214#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 3 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
	Parameter I_WIDTH bound to: 48 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:161]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized1' (214#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
	Parameter I_WIDTH bound to: 64 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized2' (214#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack_dsf.v:40]
INFO: [Synth 8-256] done synthesizing module 'util_cpack' (215#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_adc_pack_0' (216#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/synth/system_util_ad9361_adc_pack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_dac_upack_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/synth/system_util_ad9361_dac_upack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_upack' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack.v:40]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_SCNT bound to: 1 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_O bound to: 1 - type: integer 
	Parameter CH_SCNT bound to: 1 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
	Parameter O_WIDTH bound to: 16 - type: integer 
	Parameter E_WIDTH bound to: 144 - type: integer 
	Parameter CH_DCNT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:207]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf' (217#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_O bound to: 2 - type: integer 
	Parameter CH_SCNT bound to: 1 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
	Parameter O_WIDTH bound to: 32 - type: integer 
	Parameter E_WIDTH bound to: 144 - type: integer 
	Parameter CH_DCNT bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:207]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized0' (217#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized1' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_O bound to: 3 - type: integer 
	Parameter CH_SCNT bound to: 1 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
	Parameter O_WIDTH bound to: 48 - type: integer 
	Parameter E_WIDTH bound to: 144 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:207]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized1' (217#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized2' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_O bound to: 4 - type: integer 
	Parameter CH_SCNT bound to: 1 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
	Parameter O_WIDTH bound to: 64 - type: integer 
	Parameter E_WIDTH bound to: 144 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'dac_dsf_sync_reg' into 'dac_dsf_valid_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:127]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized2' (217#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:40]
INFO: [Synth 8-638] synthesizing module 'util_upack_dmx' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:40]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_6_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:959]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:960]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:1152]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:1642]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:1834]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_4_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:2494]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dmx' (218#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dmx.v:40]
INFO: [Synth 8-256] done synthesizing module 'util_upack' (219#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack.v:40]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_dac_upack_0' (220#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/synth/system_util_ad9361_dac_upack_0.v:56]
WARNING: [Synth 8-350] instance 'util_ad9361_dac_upack' of module 'system_util_ad9361_dac_upack_0' requires 22 connections, but only 16 given [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:3441]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9361_tdd_sync_0' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/synth/system_util_ad9361_tdd_sync_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_tdd_sync' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_tdd_sync_v1_0/util_tdd_sync.v:48]
	Parameter TDD_SYNC_PERIOD bound to: 10000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_pulse_gen' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_tdd_sync_v1_0/util_pulse_gen.v:41]
	Parameter PULSE_WIDTH bound to: 7 - type: integer 
	Parameter PULSE_PERIOD bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_pulse_gen' (221#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_tdd_sync_v1_0/util_pulse_gen.v:41]
INFO: [Synth 8-256] done synthesizing module 'util_tdd_sync' (222#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_tdd_sync_v1_0/util_tdd_sync.v:48]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9361_tdd_sync_0' (223#1) [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/synth/system_util_ad9361_tdd_sync_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system' (224#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system.v:1804]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (225#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_top' (226#1) [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/ccbrk_lvds/system_top.v:40]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_valid_4
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[15]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[14]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[13]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[12]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[11]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[10]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[9]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[8]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[7]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[6]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[5]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[4]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[3]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[2]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[1]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_4[0]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_valid_5
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[15]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[14]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[13]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[12]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[11]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[10]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[9]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[8]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[7]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[6]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[5]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[4]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[3]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[2]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[1]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_5[0]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_valid_6
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[15]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[14]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[13]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[12]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[11]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[10]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[9]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[8]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[7]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[6]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[5]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[4]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[3]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[2]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[1]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_6[0]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_valid_7
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[15]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[14]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[13]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[12]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[11]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[10]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[9]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[8]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[7]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[6]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[5]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[4]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[3]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[2]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[1]
WARNING: [Synth 8-3331] design util_wfifo has unconnected port din_data_7[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:09 ; elapsed = 00:01:37 . Memory (MB): peak = 705.672 ; gain = 496.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:39 . Memory (MB): peak = 705.672 ; gain = 496.074
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z035ifbg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/system_clkdiv_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/clkdiv_reset/U0'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/system_clkdiv_reset_0_board.xdc] for cell 'i_system_wrapper/system_i/clkdiv_reset/U0'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/system_clkdiv_reset_0.xdc] for cell 'i_system_wrapper/system_i/clkdiv_reset/U0'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_reset_0/system_clkdiv_reset_0.xdc] for cell 'i_system_wrapper/system_i/clkdiv_reset/U0'
Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/ccbrk_constr.xdc]
Finished Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/ccbrk_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/ccbrk_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr.xdc]
Finished Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr_lvds.xdc]
Finished Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr_lvds.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/pzsdr2/common/pzsdr2_constr_lvds.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/common/xilinx/compression_system_constr.xdc]
Finished Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/projects/common/xilinx/compression_system_constr.xdc]
Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl]
Finished Sourcing Tcl File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl]
Sourcing Tcl File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl]
Finished Sourcing Tcl File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl]
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
WARNING: [Vivado 12-508] No pins matched '*ram_reg*/REGCEB'. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc:89]
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_dac_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/util_upack_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_dac_upack/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_dac_upack_0/util_upack_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_dac_upack/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
WARNING: [Vivado 12-508] No pins matched '*ram_reg*/REGCEB'. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc:72]
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9361_adc_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/util_cpack_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_pack_0/util_cpack_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_pack/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_adc_fifo/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_tdd_sync_0/util_tdd_sync_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9361_tdd_sync/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/clkdiv/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_clkdiv_0/util_clkdiv_constr.xdc] for cell 'i_system_wrapper/system_i/clkdiv/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/dac_fifo/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc] for cell 'i_system_wrapper/system_i/dac_fifo/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc] for cell 'i_system_wrapper/system_i/axi_pz_xcvrlb/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc] for cell 'i_system_wrapper/system_i/axi_pz_xcvrlb/inst'
Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 125 instances were transformed.
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  DSP48E => DSP48E1: 56 instances
  FDR => FDRE: 39 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MUXCY_L => MUXCY: 12 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 8 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1077.902 ; gain = 2.605
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:02:12 . Memory (MB): peak = 1077.902 ; gain = 868.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ifbg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:02:12 . Memory (MB): peak = 1077.902 ; gain = 868.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main/U0. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen/U0. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 122).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_dac_upack/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_pack/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 136).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_tdd_sync/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/clkdiv/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 142).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/clkdiv_reset/U0. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 145).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/dac_fifo/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_pz_xcvrlb/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 158).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc/inst. (constraint file  C:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 163).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/enable_up_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/txnrx_up_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/axi_ad9361_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_control/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle0_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle1_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle1_i__0. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_toggle_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_toggle_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_toggle0_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 7).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/ad_rst_sync_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg/ad_rst_sync_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/ad_rst_sync_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg/ad_rst_sync_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_0/ad_axi_ip_constr.xdc, line 8).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_response_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_dest_response_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_control_dest/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_req_response_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_request_arb/i_sync_status_dest/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_dac_dma_0/system_axi_ad9361_dac_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_raddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_fifo/i_address_gray/i_waddr_sync/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_raddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage1_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_src_req_fifo/i_waddr_sync/\cdc_sync_stage2_reg[0] . (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_control_src/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_dest_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_src_request_id/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property ASYNC_REG = true for i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_request_arb/i_sync_status_src/cdc_sync_stage2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_ad9361_adc_dma_0/system_axi_ad9361_adc_dma_0_constr.xdc, line 6).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/din_ovf_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_util_ad9361_adc_fifo_0/util_wfifo_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_enable_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_req_t_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_req_t_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/din_req_t_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/dac_fifo/inst/dout_unf_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_dac_fifo_0/util_rfifo_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xfer_status/d_xfer_state_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xfer_status/d_xfer_state_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xfer_status/d_xfer_state_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 2).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_m3_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xfer_status/up_xfer_toggle_s_i. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 3).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xch/up_rx_rst_done_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xch/up_rx_rst_done_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xch/up_rx_rst_done_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xch/up_rx_rst_done_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xch/up_rx_rst_done_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xch/up_rx_rst_done_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xch/up_rx_rst_done_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xch/up_rx_rst_done_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 4).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xch/up_tx_rst_done_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[0].i_xcvrlb_1 /i_xch/up_tx_rst_done_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xch/up_tx_rst_done_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[1].i_xcvrlb_1 /i_xch/up_tx_rst_done_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xch/up_tx_rst_done_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[2].i_xcvrlb_1 /i_xch/up_tx_rst_done_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xch/up_tx_rst_done_m1_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 5).
Applied set_property SHREG_EXTRACT = no for i_system_wrapper/system_i/axi_pz_xcvrlb/inst/\g_lanes[3].i_xcvrlb_1 /i_xch/up_tx_rst_done_m2_reg. (constraint file  c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_pz_xcvrlb_0/axi_xcvrlb_constr.xdc, line 5).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/Detector_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_adc_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_ad9361_dac_dma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/m06_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_gpreg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp1_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_hp2_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_iic_main. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_pz_xcvrlb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/clkdiv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/clkdiv_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/clkdiv_sel_logic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/concat_logic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/dac_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_logic_inv. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7_ENET1_GMII_RX_CLK_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ps7_ENET1_GMII_TX_CLK_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_adc_pack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_dac_upack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9361_tdd_sync. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:02:16 . Memory (MB): peak = 1077.902 ; gain = 868.305
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "axi_lite_out0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_lite_out1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_BVALID_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_lite_out3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_RVALID_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Bit_Process.v:187]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Bit_Process.v:164]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Bit_Process.v:187]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Bit_Process.v:164]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Bit_Process.v:187]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Bit_Process.v:164]
INFO: [Synth 8-5546] ROM "HDL_Counter_stepreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Delay9_out1_reg' into 'Delay12_out1_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Detector.v:438]
INFO: [Synth 8-5544] ROM "rx_valid_r10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_valid_r20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_r2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_r2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tdd_last_burst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_valid_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_axis_xlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_cyclic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5544] ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "detect_stop_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "adc_pn_match_z_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rx_calign" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_calign" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_calign" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_calign" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-4471] merging register 'din_wr_reg' into 'din_valid_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_rfifo_v1_0/util_rfifo.v:262]
INFO: [Synth 8-5544] ROM "dout_req_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adc_mux_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mux_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "adc_dsf_sync_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_dsf_sync_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_dsf_sync_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'adc_mux_enable_reg' and it is trimmed from '8' to '4' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack.v:247]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_dsf_data_int_reg' and it is trimmed from '128' to '16' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:208]
INFO: [Synth 8-5544] ROM "dac_dsf_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_dsf_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_dsf_data_int_reg' and it is trimmed from '128' to '32' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:208]
INFO: [Synth 8-5544] ROM "dac_dsf_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_dsf_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_dsf_data_int_reg' and it is trimmed from '128' to '48' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:208]
INFO: [Synth 8-5544] ROM "dac_dsf_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dac_dsf_sync" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dac_dmx_enable_0_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_1_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_2_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_3_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_4_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_5_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_6_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_dmx_enable_7_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "end_of_period_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0000010 |                              001
              ack_header |                          0000100 |                              010
                rcv_data |                          0001000 |                              011
                ack_data |                          0100000 |                              100
               xmit_data |                          0010000 |                              101
                wait_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:38 . Memory (MB): peak = 1077.902 ; gain = 868.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Detector_ip_src_Detector__GB0   |           1|     18149|
|2     |Detector_ip_src_Detector__GB1   |           1|     10438|
|3     |Detector_ip__GC0                |           1|       426|
|4     |ad_lvds_in__parameterized0__GC0 |           1|         4|
|5     |ad_lvds_out__GC0                |           1|         2|
|6     |ad_cmos_out__GC0                |           1|         2|
|7     |ad_lvds_in__GC0                 |           1|         3|
|8     |axi_ad9361_lvds_if__GC0         |           1|       753|
|9     |axi_ad9361_tx__GB0              |           1|     20914|
|10    |axi_ad9361_tx__GB1              |           1|     10751|
|11    |axi_ad9361__GC0                 |           1|     28047|
|12    |system__GCB0                    |           1|     48397|
|13    |system__GCB1                    |           1|     23922|
|14    |system__GCB2                    |           1|     29457|
|15    |system__GCB3                    |           1|         5|
|16    |system_top__GC0                 |           1|        73|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack.v:255]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 74    
	   2 Input     32 Bit       Adders := 63    
	   2 Input     31 Bit       Adders := 8     
	   2 Input     30 Bit       Adders := 8     
	   2 Input     24 Bit       Adders := 21    
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 24    
	   2 Input     16 Bit       Adders := 35    
	   6 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 14    
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 29    
	   2 Input      5 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 44    
	   2 Input      3 Bit       Adders := 23    
	   2 Input      2 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 712   
	   6 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 24    
	   4 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 10    
+---XORs : 
	               12 Bit    Wide XORs := 4     
	                4 Bit    Wide XORs := 10    
	                3 Bit    Wide XORs := 10    
	                2 Bit    Wide XORs := 14    
+---Registers : 
	             1264 Bit    Registers := 1     
	              624 Bit    Registers := 2     
	              166 Bit    Registers := 8     
	              128 Bit    Registers := 10    
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               80 Bit    Registers := 6     
	               78 Bit    Registers := 8     
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 24    
	               48 Bit    Registers := 20    
	               47 Bit    Registers := 2     
	               37 Bit    Registers := 79    
	               36 Bit    Registers := 6     
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 186   
	               31 Bit    Registers := 84    
	               30 Bit    Registers := 8     
	               29 Bit    Registers := 4     
	               24 Bit    Registers := 170   
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 24    
	               17 Bit    Registers := 128   
	               16 Bit    Registers := 627   
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 35    
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 64    
	                7 Bit    Registers := 31    
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 147   
	                3 Bit    Registers := 92    
	                2 Bit    Registers := 52    
	                1 Bit    Registers := 1439  
+---RAMs : 
	               4K Bit         RAMs := 2     
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 8     
	   9 Input    112 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  17 Input     96 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 4     
	  17 Input     80 Bit        Muxes := 3     
	   9 Input     80 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 8     
	  17 Input     64 Bit        Muxes := 4     
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 6     
	  17 Input     48 Bit        Muxes := 3     
	   9 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 66    
	  19 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	  25 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 14    
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 150   
	   4 Input     16 Bit        Muxes := 10    
	  17 Input     16 Bit        Muxes := 39    
	   9 Input     16 Bit        Muxes := 15    
	  13 Input     16 Bit        Muxes := 10    
	   3 Input     16 Bit        Muxes := 49    
	   7 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 13    
	   6 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  21 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 54    
	  21 Input      5 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 42    
	  24 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 26    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 44    
	   4 Input      2 Bit        Muxes := 2     
	  17 Input      2 Bit        Muxes := 43    
	  13 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 788   
	   4 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 24    
	   7 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register adc_mux_data_reg [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_cpack_v1_0/util_cpack.v:255]
Hierarchical RTL Component report 
Module Detector_ip_src_CalcMagnitude 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module Detector_ip_src_SyncCorr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 74    
+---Registers : 
	               37 Bit    Registers := 77    
	               31 Bit    Registers := 76    
	               16 Bit    Registers := 74    
Module Detector_ip_src_FrameDetect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Detector_ip_src_crc24f 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Detector_ip_src_Check_CRC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Detector_ip_src_CalcCRC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Detector_ip_src_Bit_Process 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   6 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module Detector_ip_src_SyncAndControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 8     
Module Detector_ip_src_NoiseFloor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 63    
+---Registers : 
	               32 Bit    Registers := 65    
Module Detector_ip_src_Detector 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 21    
	                1 Bit    Registers := 5     
Module Detector_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Detector_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
Module ad_lvds_in__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ad_lvds_in 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_ad9361_lvds_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
Module ad_mul__9 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_iqcor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              166 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_iqcor__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__8 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__7 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              166 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_mul__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_iqcor__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__6 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              166 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_channel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_rst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               15 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_clock_mon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module ad_rst__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_delay_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 98    
Module ad_mul__12 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_iqcor__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__11 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_mul__10 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 3     
Module ad_mul__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_mul__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_sine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module ad_mul__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_dds_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ad_dds 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module up_xfer_cntrl__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              166 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_dac_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module axi_ad9361_tx_channel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_ad9361_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_tdd_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module up_xfer_cntrl__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               15 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              624 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module up_tdd_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 26    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ad_addsub__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_addsub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 6     
Module ad_tdd_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module axi_ad9361_tdd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ad_pnmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__14 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_iqcor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_ad9361_rx_channel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_iqcor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_ad9361_rx_channel__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 25    
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__15 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_iqcor__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_ad9361_rx_channel__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_pnmon__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_ad9361_rx_pnmon__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 5     
+---XORs : 
	               12 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ad_datafmt__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ad_dcfilter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ad_mul__13 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
Module ad_mul__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module ad_iqcor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module up_xfer_cntrl__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module up_adc_channel__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module axi_ad9361_rx_channel__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module ad_rst__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ad_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_xfer_cntrl__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               36 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module up_clock_mon__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_adc_common 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module ad_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_delay_cntrl 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 80    
Module axi_ad9361_rx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module up_axi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module axi_ad9361 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 10    
Module ad_mem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module util_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module util_upack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module util_upack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module util_upack_dsf__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module util_upack_dsf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module util_upack_dmx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 226   
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 39    
	   2 Input     16 Bit        Muxes := 89    
	   9 Input     16 Bit        Muxes := 15    
	  13 Input     16 Bit        Muxes := 10    
	   3 Input     16 Bit        Muxes := 49    
	   4 Input     16 Bit        Muxes := 8     
	   7 Input     16 Bit        Muxes := 4     
	  17 Input      2 Bit        Muxes := 43    
	  13 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_upack 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ad_mem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module util_wfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module up_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module axi_gpreg_io 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_gpreg_io__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_gpreg_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_gpreg_io__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_gpreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 39    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_ipif_ssp1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module reg_interface 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_12_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_12_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_iic_v2_0_12_upcnt_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module iic_control 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	  21 Input      7 Bit        Muxes := 1     
	  24 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   7 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 10    
Module SRL_FIFO__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dynamic_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module SRL_FIFO__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module iic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module up_axi__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module ad_pnmon__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_adxcvr_xch__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_xcvrlb_1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module ad_pnmon__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized6__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_adxcvr_xch__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_xcvrlb_1__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module ad_pnmon__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized6__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_adxcvr_xch__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_xcvrlb_1__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module ad_pnmon__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module up_xfer_status__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module util_adxcvr_xch 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_xcvrlb_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module axi_xcvrlb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
Module processing_system7_v5_5_processing_system7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module dmem__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module synchronizer_ff__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_blk_ramfifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module synchronizer_ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_blk_ramfifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer_ff__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module synchronizer_ff__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_blk_ramfifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module synchronizer_ff__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_9_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_9_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_10_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_10_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_10_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_10_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_10_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_10_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module up_axi__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module dmac_data_mover__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dmac_response_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_fifo_inf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dmac_data_mover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module sync_bits__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_bits__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_gray__xdcDup__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                7 Bit    Registers := 4     
Module sync_gray__xdcDup__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                7 Bit    Registers := 4     
Module fifo_address_gray_pipelined__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module util_axis_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module splitter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_bits__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
Module dmac_request_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_bits__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module dmac_request_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_dmac__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module up_axi__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
Module splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_address_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dmac_data_mover__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dmac_response_handler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dmac_dest_mm_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dmac_data_mover__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module dmac_src_fifo_inf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sync_bits__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_bits__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                7 Bit    Registers := 4     
Module sync_gray__xdcDup__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                7 Bit    Registers := 4     
Module fifo_address_gray_pipelined 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 3     
Module util_axis_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module util_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sync_bits__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_bits__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module util_axis_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
Module dmac_request_generator__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sync_bits__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module sync_bits 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module dmac_request_arb 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_dmac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module util_cpack_mux 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	               96 Bit    Registers := 3     
	               80 Bit    Registers := 5     
	               64 Bit    Registers := 6     
	               48 Bit    Registers := 5     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   9 Input    112 Bit        Muxes := 1     
	  13 Input     96 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	  17 Input     96 Bit        Muxes := 1     
	  17 Input     80 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 3     
	   9 Input     80 Bit        Muxes := 1     
	  17 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   7 Input     64 Bit        Muxes := 1     
	  17 Input     48 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 3     
	   9 Input     48 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
	   7 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module util_cpack_dsf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module util_cpack 
Detailed RTL Component Info : 
+---Registers : 
	             1264 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_9_upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module proc_sys_reset_v5_0_9_upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module util_pulse_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module util_tdd_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:05 ; elapsed = 00:02:41 . Memory (MB): peak = 1077.902 ; gain = 868.305
INFO: Vivado Synthesis caught shared memory exception 'The system cannot find the file specified.'. Continuing without using shared memory (or continuing without helper parallel flow)
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rx_data_r2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_r2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
DSP Report: Generating DSP u_CalcMagnitude/Product1_mul_temp, operation Mode is: A*B.
DSP Report: operator u_CalcMagnitude/Product1_mul_temp is absorbed into DSP u_CalcMagnitude/Product1_mul_temp.
DSP Report: Generating DSP u_CalcMagnitude/Product_mul_temp, operation Mode is: A*B.
DSP Report: operator u_CalcMagnitude/Product_mul_temp is absorbed into DSP u_CalcMagnitude/Product_mul_temp.
INFO: [Synth 8-4471] merging register 'u_SyncAndControl/Reset_reg_reg' into 'Delay4_out1_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_SyncAndControl.v:73]
INFO: [Synth 8-4471] merging register 'u_SyncAndControl/ActivateBP_reg_reg' into 'Delay5_out1_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_SyncAndControl.v:74]
INFO: [Synth 8-4471] merging register 'u_SyncAndControl/EmptyReg_reg_reg' into 'Delay6_out1_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_SyncAndControl.v:75]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/detector_ip_v1_0/hdl/verilog/Detector_ip_src_Bit_Process.v:179]
DSP Report: Generating DSP u_SyncAndControl/SamplesIn_next1, operation Mode is: A*(B:0x28).
DSP Report: operator u_SyncAndControl/SamplesIn_next1 is absorbed into DSP u_SyncAndControl/SamplesIn_next1.
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[15] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[14] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[13] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[12] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[11] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[10] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[9] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[8] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[7] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[6] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[5] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[4] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[3] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[2] driven by constant 0
WARNING: [Synth 8-3917] design Detector_ip_src_Detector__GB1 has port frame_valid[1] driven by constant 0
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:125]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:125]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:125]
INFO: [Synth 8-5546] ROM "i_clock_mon/up_count_toggle" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dwdata_int0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
INFO: [Synth 8-4471] merging register 'i_dds/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:125]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:83]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:82]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_mul.v:81]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dds_sine.v:125]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_vco_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_vco_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_vco_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_rx_on_1_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_rx_off_1_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_tx_on_1_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_tx_off_1_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_vco_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_vco_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_vco_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_vco_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_rx_on_2_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_rx_off_2_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_tx_on_2_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_tx_off_2_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_tx_dp_on_1_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_tx_dp_on_2_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_tx_dp_off_1_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_tdd_control/i_tx_dp_off_2_comp/Amax_d_reg[23:0]' into 'i_tdd_control/i_vco_rx_on_1_comp/Amax_d_reg[23:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_addsub.v:90]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_datafmt.v:81]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dcfilter.v:101]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_datafmt.v:81]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dcfilter.v:101]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_datafmt.v:81]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dcfilter.v:101]
INFO: [Synth 8-4471] merging register 'i_ad_datafmt/valid_int_reg' into 'i_rx_pnmon/adc_pn0_valid_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_datafmt.v:81]
INFO: [Synth 8-4471] merging register 'i_ad_dcfilter/valid_d_reg' into 'i_rx_pnmon/adc_pn0_valid_in_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_ad9361_v1_0/ad_dcfilter.v:101]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'g_dsf[1].i_dsf/dac_valid_d1_reg' into 'g_dsf[0].i_dsf/dac_valid_d1_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:154]
INFO: [Synth 8-4471] merging register 'g_dsf[2].i_dsf/dac_valid_d1_reg' into 'g_dsf[0].i_dsf/dac_valid_d1_reg' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_upack_v1_0/util_upack_dsf.v:154]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'i_xch/tx_rate_m1_reg[2:0]' into 'i_xch/rx_rate_m1_reg[2:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/util_adxcvr_xch.v:292]
INFO: [Synth 8-4471] merging register 'i_xch/tx_rate_m2_reg[2:0]' into 'i_xch/rx_rate_m2_reg[2:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/util_adxcvr_xch.v:293]
INFO: [Synth 8-5545] ROM "i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'i_xch/tx_rate_m1_reg[2:0]' into 'i_xch/rx_rate_m1_reg[2:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/util_adxcvr_xch.v:292]
INFO: [Synth 8-4471] merging register 'i_xch/tx_rate_m2_reg[2:0]' into 'i_xch/rx_rate_m2_reg[2:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/util_adxcvr_xch.v:293]
INFO: [Synth 8-5545] ROM "i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'i_xch/tx_rate_m1_reg[2:0]' into 'i_xch/rx_rate_m1_reg[2:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/util_adxcvr_xch.v:292]
INFO: [Synth 8-4471] merging register 'i_xch/tx_rate_m2_reg[2:0]' into 'i_xch/rx_rate_m2_reg[2:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/util_adxcvr_xch.v:293]
INFO: [Synth 8-5545] ROM "i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'i_xch/tx_rate_m1_reg[2:0]' into 'i_xch/rx_rate_m1_reg[2:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/util_adxcvr_xch.v:292]
INFO: [Synth 8-4471] merging register 'i_xch/tx_rate_m2_reg[2:0]' into 'i_xch/rx_rate_m2_reg[2:0]' [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_xcvrlb_v1_0/util_adxcvr_xch.v:293]
INFO: [Synth 8-5545] ROM "i_pnmon/adc_pn_match_z_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '37' to '8' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:98]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '34' to '5' bits. [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/util_axis_fifo_v1_0/util_axis_fifo.v:98]
INFO: [Synth 8-5545] ROM "i_tdd_sync/end_of_period_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:03:06 . Memory (MB): peak = 1077.902 ; gain = 868.305
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:14 ; elapsed = 00:03:06 . Memory (MB): peak = 1077.902 ; gain = 868.305

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Detector_ip_src_Detector__GB0   |           1|     18149|
|2     |Detector_ip_src_Detector__GB1   |           1|     10607|
|3     |Detector_ip__GC0                |           1|       280|
|4     |ad_lvds_in__parameterized0__GC0 |           1|         4|
|5     |ad_lvds_out__GC0                |           8|         2|
|6     |ad_cmos_out__GC0                |           2|         2|
|7     |ad_lvds_in__GC0                 |           6|         3|
|8     |axi_ad9361_lvds_if__GC0         |           1|       822|
|9     |axi_ad9361_tx__GB0              |           1|     21436|
|10    |axi_ad9361_tx__GB1              |           1|     10972|
|11    |axi_ad9361__GC0                 |           1|     28093|
|12    |system__GCB0                    |           1|     48308|
|13    |system__GCB1                    |           1|     20926|
|14    |system__GCB2                    |           1|     32518|
|15    |system__GCB3                    |           1|         6|
|16    |system_top__GC0                 |           1|        73|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ad_mem         | m_ram_reg  | 32 x 64                | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|ad_mem         | m_ram_reg  | 16 x 64                | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|util_axis_fifo | ram_reg    | 64 x 64                | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|util_axis_fifo | ram_reg    | 64 x 64                | W |   | 64 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name            | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|fifo_generator_v13_1_1 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M x 4     | 
|fifo_generator_v13_1_1 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 36              | RAM32M x 6     | 
|fifo_generator_v13_1_1 | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 2               | RAM16X1D x 2   | 
|fifo_generator_v13_1_1 | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 19              | RAM32M x 4     | 
|fifo_generator_v13_1_1 | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 34              | RAM32M x 6     | 
+-----------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Detector_ip_src_CalcMagnitude  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Detector_ip_src_CalcMagnitude  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Detector_ip_src_SyncAndControl | A*(B:0x28)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1263]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1262]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1261]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1260]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1259]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1258]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1257]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1256]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1255]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1254]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1253]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1252]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1251]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1250]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1249]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1248]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1247]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1246]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1245]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1244]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1243]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1242]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1241]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1240]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1239]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1238]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1237]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1236]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1235]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1234]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1233]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1232]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1231]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1230]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1229]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1228]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1227]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1226]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1225]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1224]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1223]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1222]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1221]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1220]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1219]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1218]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1217]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1216]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1215]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1214]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1213]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1212]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1211]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1210]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1209]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1208]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1207]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1206]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1205]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1204]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1203]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1202]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1201]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1200]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1199]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1198]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1197]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1196]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1195]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1194]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1193]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1192]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1191]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1190]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1189]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1188]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1187]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1186]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1185]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1184]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1183]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1182]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1181]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1180]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1179]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1178]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1177]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1176]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1175]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1174]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1173]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1172]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1171]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1170]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1169]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1168]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1167]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1166]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1165]) is unused and will be removed from module util_cpack.
WARNING: [Synth 8-3332] Sequential element (adc_mux_data_reg[1164]) is unused and will be removed from module util_cpack.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[0]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[1]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[2]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[3]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[4]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[5]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[6]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[7]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[8]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[9]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[10]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[11]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[12]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[13]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[14]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[15]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[16]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[17]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[18]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[19]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[20]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[21]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[22]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[23]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[24]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[25]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[26]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[27]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[28]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[29]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[30]' (FDCE) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /Detector_ip_0/insti_2/\u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/AXI4_Lite_RDATA_1_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_rstate_reg[5]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_rstate_reg[4]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_rstate_reg[7]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_rstate_reg[6]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_rstate_reg[3]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_rstate_reg[2]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[6]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[5]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[4]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]' (FDC) to 'i_system_wrapper/system_i/Detector_ip_0/insti_2/u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /Detector_ip_0/insti_2/\u_Detector_ip_axi_lite_inst/u_Detector_ip_axi_lite_module_inst/axi_lite_wstate_reg[3] )
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][0]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][1]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][2]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][3]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][4]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][5]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][6]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][7]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][8]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][9]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][10]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][11]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][12]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'Delay14_reg_reg[0][13]' (FDCE) to 'u_CalcSyncCorr/u_SyncCorr/Delay_Pipeline_reg_reg[0][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product75_out_pipe_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product74_out_pipe_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product73_out_pipe_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product72_out_pipe_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product71_out_pipe_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product70_out_pipe_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product69_out_pipe_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product68_out_pipe_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product69_out_pipe_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product68_out_pipe_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product69_out_pipe_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product68_out_pipe_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product69_out_pipe_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product68_out_pipe_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product69_out_pipe_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product68_out_pipe_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product69_out_pipe_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product68_out_pipe_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product69_out_pipe_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_CalcSyncCorr/u_SyncCorr/product68_out_pipe_1_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s4_data1_n_reg[0]' (FD) to 'i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s4_data1_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s4_data1_n_reg[0]' (FD) to 'i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s4_data1_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/s4_data1_n_reg[0]' (FD) to 'i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/s4_data1_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/s4_data1_n_reg[0]' (FD) to 'i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/s4_data1_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s5_data2_1_reg[0]' (FD) to 'i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s5_data1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s5_data2_1_reg[0]' (FD) to 'i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/s5_data2_1_reg[0]' (FD) to 'i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/s5_data1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/s5_data2_1_reg[0]' (FD) to 'i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/s4_data1_n_reg[0]' (FD) to 'i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/s4_data1_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/s4_data1_n_reg[0]' (FD) to 'i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/s4_data1_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/s5_data2_1_reg[0]' (FD) to 'i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/s5_data1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/s5_data2_1_reg[0]' (FD) to 'i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/s5_data1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_rx/i_rx_channel_3/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_rx/i_rx_channel_0/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[12]' (FD) to 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[13]' (FD) to 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[14]' (FD) to 'i_rx/i_rx_channel_1/i_ad_datafmt/data_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[5]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[6]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[7]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[8]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[9]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[10]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[11]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[12]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[13]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[14]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[15]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[16]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[17]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[18]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[19]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[20]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[21]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[22]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_rx/i_delay_cntrl/up_rdata_int_reg[23]' (FDC) to 'i_rx/i_delay_cntrl/up_rdata_int_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:03:39 . Memory (MB): peak = 1077.902 ; gain = 868.305
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:40 ; elapsed = 00:03:39 . Memory (MB): peak = 1077.902 ; gain = 868.305

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Detector_ip_src_Detector__GB0   |           1|      6403|
|2     |Detector_ip_src_Detector__GB1   |           1|      4937|
|3     |Detector_ip__GC0                |           1|        94|
|4     |ad_lvds_in__parameterized0__GC0 |           1|         4|
|5     |ad_lvds_out__GC0                |           7|         2|
|6     |ad_cmos_out__GC0                |           2|         2|
|7     |ad_lvds_in__GC0                 |           6|         3|
|8     |axi_ad9361_lvds_if__GC0         |           1|       665|
|9     |axi_ad9361_tx__GB0              |           1|     15472|
|10    |axi_ad9361_tx__GB1              |           1|      6547|
|11    |axi_ad9361__GC0                 |           1|     16685|
|12    |system__GCB0                    |           1|     16754|
|13    |system__GCB1                    |           1|     14565|
|14    |system__GCB2                    |           1|     10697|
|15    |system__GCB3                    |           1|         6|
|16    |system_top__GC0                 |           1|        73|
|17    |ad_lvds_out__GC0__1             |           1|         2|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_system_wrapper/system_i/axi_ad9361/clk' to pin 'i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_cpu_interconnect/m06_couplers/auto_cc/inst/m_axi_aresetn' to pin '{clkdiv_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q}'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:57 ; elapsed = 00:03:57 . Memory (MB): peak = 1309.457 ; gain = 1099.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:04:04 . Memory (MB): peak = 1345.207 ; gain = 1135.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Detector_ip_src_Detector__GB0   |           1|      6403|
|2     |Detector_ip_src_Detector__GB1   |           1|      4934|
|3     |Detector_ip__GC0                |           1|        94|
|4     |ad_lvds_in__parameterized0__GC0 |           1|         4|
|5     |ad_lvds_out__GC0                |           7|         2|
|6     |ad_cmos_out__GC0                |           2|         2|
|7     |ad_lvds_in__GC0                 |           6|         3|
|8     |axi_ad9361_lvds_if__GC0         |           1|       665|
|9     |axi_ad9361_tx__GB0              |           1|     15472|
|10    |axi_ad9361_tx__GB1              |           1|      6438|
|11    |axi_ad9361__GC0                 |           1|     16673|
|12    |system__GCB0                    |           1|     16754|
|13    |system__GCB1                    |           1|     14565|
|14    |system__GCB2                    |           1|     10697|
|15    |system__GCB3                    |           1|         6|
|16    |system_top__GC0                 |           1|        73|
|17    |ad_lvds_out__GC0__1             |           1|         2|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-207] constrained pin '\i_system_wrapper/system_i /axi_ad9361/inst/i_20/i_rx/i_up_adc_common/i_xfer_cntrl/up_xfer_data_reg[1]/Q'  not found
WARNING: [Synth 8-207] constrained pin '\i_system_wrapper/system_i /axi_ad9361/inst/i_20/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[1]/CE'  not found
WARNING: [Synth 8-207] constrained pin '\i_system_wrapper/system_i /axi_ad9361/inst/i_20/i_rx/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_reg[1]/D'  not found
INFO: [Synth 8-4480] The timing for the instance i_request_arb/i_fifo/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:29 ; elapsed = 00:04:30 . Memory (MB): peak = 1426.230 ; gain = 1216.633
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:03:29 ; elapsed = 00:04:30 . Memory (MB): peak = 1426.230 ; gain = 1216.633

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:29 ; elapsed = 00:04:30 . Memory (MB): peak = 1426.230 ; gain = 1216.633
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop i_tdd/tdd_rx_valid_reg is being inverted and renamed to i_tdd/tdd_rx_valid_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:34 ; elapsed = 00:04:34 . Memory (MB): peak = 1426.230 ; gain = 1216.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:34 ; elapsed = 00:04:34 . Memory (MB): peak = 1426.230 ; gain = 1216.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:39 ; elapsed = 00:04:40 . Memory (MB): peak = 1426.230 ; gain = 1216.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:39 ; elapsed = 00:04:40 . Memory (MB): peak = 1426.230 ; gain = 1216.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:44 ; elapsed = 00:04:45 . Memory (MB): peak = 1426.230 ; gain = 1216.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:45 ; elapsed = 00:04:45 . Memory (MB): peak = 1426.230 ; gain = 1216.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_Detector_ip_0_0 | inst/u_Detector_ip_dut_inst/u_Detector_ip_src_Detector/Delay1_out1_reg[15] | 7      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[15]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]           | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_1/i_dds/i_dds_1_0/i_dds_sine/s6_data1_reg[15]            | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[15]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]           | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_1/i_dds/i_dds_1_1/i_dds_sine/s6_data1_reg[15]            | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_1/i_ad_iqcor/p1_data_q_reg[15]                           | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[15]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]           | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_2/i_dds/i_dds_1_0/i_dds_sine/s6_data1_reg[15]            | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[15]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]           | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_2/i_dds/i_dds_1_1/i_dds_sine/s6_data1_reg[15]            | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_2/i_ad_iqcor/p1_data_i_reg[15]                           | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[15]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]           | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_3/i_dds/i_dds_1_0/i_dds_sine/s6_data1_reg[15]            | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[15]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]           | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_3/i_dds/i_dds_1_1/i_dds_sine/s6_data1_reg[15]            | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_3/i_ad_iqcor/p1_data_q_reg[15]                           | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/s1_angle_reg[15]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/s2_data_1_reg[16]           | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_0/i_dds/i_dds_1_0/i_dds_sine/s6_data1_reg[15]            | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s1_angle_reg[15]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s2_data_1_reg[16]           | 5      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[16]  | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_0/i_dds/i_dds_1_1/i_dds_sine/s6_data1_reg[15]            | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_0/i_ad_iqcor/p1_data_i_reg[15]                           | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|axi_ad9361             | i_tx/i_tx_channel_2/i_ad_iqcor/valid_int_reg                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_tx_dp_on_2_comp/out_reg[23]                          | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_tx_dp_on_1_comp/out_reg[23]                          | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_tx_dp_off_1_comp/out_reg[23]                         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_tx_dp_off_2_comp/out_reg[23]                         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_vco_rx_on_2_comp/out_reg[23]                         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_vco_rx_on_1_comp/out_reg[23]                         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_vco_rx_off_1_comp/out_reg[23]                        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_vco_rx_off_2_comp/out_reg[23]                        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_vco_tx_on_2_comp/out_reg[23]                         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_vco_tx_on_1_comp/out_reg[23]                         | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_vco_tx_off_1_comp/out_reg[23]                        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_vco_tx_off_2_comp/out_reg[23]                        | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_rx_on_2_comp/out_reg[23]                             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_rx_on_1_comp/out_reg[23]                             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_rx_off_1_comp/out_reg[23]                            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_rx_off_2_comp/out_reg[23]                            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_tx_on_2_comp/out_reg[23]                             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_tx_on_1_comp/out_reg[23]                             | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_tx_off_1_comp/out_reg[23]                            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_tdd/i_tdd_control/i_tx_off_2_comp/out_reg[23]                            | 4      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axi_ad9361             | i_rx/i_rx_channel_0/i_ad_iqcor/p1_data_i_reg[15]                           | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361             | i_rx/i_rx_channel_1/i_ad_iqcor/p1_data_q_reg[15]                           | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361             | i_rx/i_rx_channel_2/i_ad_iqcor/p1_data_i_reg[15]                           | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361             | i_rx/i_rx_channel_3/i_ad_iqcor/p1_data_q_reg[15]                           | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|axi_ad9361             | i_rx/i_rx_channel_0/i_ad_iqcor/valid_int_reg                               | 7      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|util_upack             | dac_dmx_enable_reg[7]                                                      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|util_upack             | dac_dmx_enable_reg[5]                                                      | 3      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|util_upack             | xfer_valid_d4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|util_cpack             | adc_mux_valid_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|util_cpack             | adc_mux_enable_reg[0]                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |        56|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |DSP48E        |     1|
|2     |DSP48E__1     |     1|
|3     |DSP48E__10    |     1|
|4     |DSP48E__11    |     1|
|5     |DSP48E__12    |     1|
|6     |DSP48E__13    |     1|
|7     |DSP48E__14    |     1|
|8     |DSP48E__15    |     1|
|9     |DSP48E__16    |     1|
|10    |DSP48E__17    |     1|
|11    |DSP48E__18    |     1|
|12    |DSP48E__19    |     1|
|13    |DSP48E__2     |     1|
|14    |DSP48E__20    |     1|
|15    |DSP48E__21    |     1|
|16    |DSP48E__22    |     1|
|17    |DSP48E__23    |     1|
|18    |DSP48E__24    |     1|
|19    |DSP48E__25    |     1|
|20    |DSP48E__26    |     1|
|21    |DSP48E__27    |     1|
|22    |DSP48E__28    |     1|
|23    |DSP48E__29    |     1|
|24    |DSP48E__3     |     1|
|25    |DSP48E__30    |     1|
|26    |DSP48E__31    |     1|
|27    |DSP48E__32    |     1|
|28    |DSP48E__33    |     1|
|29    |DSP48E__34    |     1|
|30    |DSP48E__35    |     1|
|31    |DSP48E__36    |     1|
|32    |DSP48E__37    |     1|
|33    |DSP48E__38    |     1|
|34    |DSP48E__39    |     1|
|35    |DSP48E__4     |     1|
|36    |DSP48E__40    |     1|
|37    |DSP48E__41    |     1|
|38    |DSP48E__42    |     1|
|39    |DSP48E__43    |     1|
|40    |DSP48E__44    |     1|
|41    |DSP48E__45    |     1|
|42    |DSP48E__46    |     1|
|43    |DSP48E__47    |     1|
|44    |DSP48E__48    |     1|
|45    |DSP48E__49    |     1|
|46    |DSP48E__5     |     1|
|47    |DSP48E__50    |     1|
|48    |DSP48E__51    |     1|
|49    |DSP48E__52    |     1|
|50    |DSP48E__53    |     1|
|51    |DSP48E__54    |     1|
|52    |DSP48E__55    |     1|
|53    |DSP48E__6     |     1|
|54    |DSP48E__7     |     1|
|55    |DSP48E__8     |     1|
|56    |DSP48E__9     |     1|
|57    |BIBUF         |   130|
|58    |BUFG          |    12|
|59    |BUFGMUX_CTRL  |     1|
|60    |BUFR          |     1|
|61    |BUFR_1        |     1|
|62    |CARRY4        |  1734|
|63    |DSP48E1       |     3|
|64    |DSP48E1_1     |     4|
|65    |GTXE2_CHANNEL |     4|
|66    |IBUFDS_GTE2   |     1|
|67    |IDDR          |     7|
|68    |IDELAYCTRL    |     1|
|69    |IDELAYE2      |     7|
|70    |LUT1          |  2374|
|71    |LUT2          |  5524|
|72    |LUT3          |  2845|
|73    |LUT4          |  2112|
|74    |LUT5          |  2179|
|75    |LUT6          |  5571|
|76    |MUXCY_L       |     9|
|77    |MUXF7         |   348|
|78    |MUXF8         |    42|
|79    |ODDR          |    10|
|80    |ODELAYE2      |    10|
|81    |PS7           |     1|
|82    |RAM16X1D      |     2|
|83    |RAM32M        |    20|
|84    |RAMB36E1      |     4|
|85    |SRL16         |     2|
|86    |SRL16E        |  1045|
|87    |SRLC32E       |    47|
|88    |XORCY         |    12|
|89    |FDCE          | 13301|
|90    |FDPE          |   275|
|91    |FDR           |    27|
|92    |FDRE          | 14618|
|93    |FDSE          |   586|
|94    |IBUF          |    90|
|95    |IBUFDS        |     7|
|96    |IBUFGDS       |     1|
|97    |IOBUF         |    38|
|98    |OBUF          |    92|
|99    |OBUFDS        |     8|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                                     |Module                                                        |Cells |
+------+-------------------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                          |                                                              | 61730|
|2     |  i_system_wrapper                                           |system_wrapper                                                | 61513|
|3     |    system_i                                                 |system                                                        | 61511|
|4     |      Detector_ip_0                                          |system_Detector_ip_0_0                                        | 10428|
|5     |        inst                                                 |Detector_ip                                                   | 10426|
|6     |          u_Detector_ip_axi_lite_inst                        |Detector_ip_axi_lite                                          |    45|
|7     |            u_Detector_ip_addr_decoder_inst                  |Detector_ip_addr_decoder                                      |     4|
|8     |            u_Detector_ip_axi_lite_module_inst               |Detector_ip_axi_lite_module                                   |    41|
|9     |          u_Detector_ip_dut_inst                             |Detector_ip_dut                                               | 10381|
|10    |            u_Detector_ip_src_Detector                       |Detector_ip_src_Detector                                      | 10381|
|11    |              u_Bit_Process                                  |Detector_ip_src_Bit_Process                                   |   383|
|12    |              u_CalcCRC                                      |Detector_ip_src_CalcCRC                                       |    55|
|13    |                u_Check_CRC                                  |Detector_ip_src_Check_CRC                                     |     4|
|14    |                u_crc24f                                     |Detector_ip_src_crc24f                                        |    48|
|15    |              u_CalcMagnitude                                |Detector_ip_src_CalcMagnitude                                 |    37|
|16    |              u_CalcNF                                       |Detector_ip_src_CalcNF                                        |  3148|
|17    |                u_NoiseFloor                                 |Detector_ip_src_NoiseFloor                                    |  3148|
|18    |              u_CalcSyncCorr                                 |Detector_ip_src_CalcSyncCorr                                  |  6375|
|19    |                u_SyncCorr                                   |Detector_ip_src_SyncCorr                                      |  6375|
|20    |              u_FrameDetect                                  |Detector_ip_src_FrameDetect                                   |     1|
|21    |              u_SyncAndControl                               |Detector_ip_src_SyncAndControl                                |   242|
|22    |      axi_ad9361                                             |system_axi_ad9361_0                                           | 29433|
|23    |        inst                                                 |axi_ad9361                                                    | 29433|
|24    |          i_tdd_if                                           |axi_ad9361_tdd_if                                             |     2|
|25    |          i_dev_if                                           |axi_ad9361_lvds_if                                            |   616|
|26    |            \g_rx_data[0].i_rx_data                          |ad_lvds_in                                                    |     6|
|27    |            \g_rx_data[1].i_rx_data                          |ad_lvds_in_234                                                |    11|
|28    |            \g_rx_data[2].i_rx_data                          |ad_lvds_in_235                                                |     6|
|29    |            \g_rx_data[3].i_rx_data                          |ad_lvds_in_236                                                |    11|
|30    |            \g_rx_data[4].i_rx_data                          |ad_lvds_in_237                                                |     6|
|31    |            \g_rx_data[5].i_rx_data                          |ad_lvds_in_238                                                |     6|
|32    |            \g_tx_data[0].i_tx_data                          |ad_lvds_out                                                   |     3|
|33    |            \g_tx_data[1].i_tx_data                          |ad_lvds_out_239                                               |     3|
|34    |            \g_tx_data[2].i_tx_data                          |ad_lvds_out_240                                               |     3|
|35    |            \g_tx_data[3].i_tx_data                          |ad_lvds_out_241                                               |     8|
|36    |            \g_tx_data[4].i_tx_data                          |ad_lvds_out_242                                               |     3|
|37    |            \g_tx_data[5].i_tx_data                          |ad_lvds_out_243                                               |     3|
|38    |            i_clk                                            |ad_lvds_clk                                                   |     2|
|39    |            i_enable                                         |ad_cmos_out                                                   |     3|
|40    |            i_rx_frame                                       |ad_lvds_in__parameterized0                                    |     8|
|41    |            i_tx_clk                                         |ad_lvds_out_244                                               |     3|
|42    |            i_tx_frame                                       |ad_lvds_out_245                                               |     8|
|43    |            i_txnrx                                          |ad_cmos_out_246                                               |     3|
|44    |          i_rx                                               |axi_ad9361_rx                                                 |  6415|
|45    |            i_delay_cntrl                                    |up_delay_cntrl                                                |    56|
|46    |              i_delay_rst_reg                                |ad_rst__xdcDup__1                                             |     3|
|47    |            i_rx_channel_0                                   |axi_ad9361_rx_channel                                         |  1454|
|48    |              i_ad_datafmt                                   |ad_datafmt_226                                                |    13|
|49    |              i_ad_dcfilter                                  |ad_dcfilter_227                                               |   233|
|50    |              i_ad_iqcor                                     |ad_iqcor_228                                                  |   459|
|51    |                i_mul_i                                      |ad_mul_230                                                    |   170|
|52    |                  i_mult_macro                               |MULT_MACRO_233                                                |   154|
|53    |                i_mul_q                                      |ad_mul__parameterized0_231                                    |   154|
|54    |                  i_mult_macro                               |MULT_MACRO_232                                                |   154|
|55    |              i_rx_pnmon                                     |axi_ad9361_rx_pnmon                                           |   212|
|56    |                i_pnmon                                      |ad_pnmon_229                                                  |    81|
|57    |              i_up_adc_channel                               |up_adc_channel                                                |   537|
|58    |                i_xfer_cntrl                                 |up_xfer_cntrl__parameterized1                                 |   243|
|59    |                i_xfer_status                                |up_xfer_status__parameterized0                                |    35|
|60    |            i_rx_channel_1                                   |axi_ad9361_rx_channel__parameterized0                         |  1486|
|61    |              i_ad_datafmt                                   |ad_datafmt_220                                                |    13|
|62    |              i_ad_dcfilter                                  |ad_dcfilter_221                                               |   233|
|63    |              i_ad_iqcor                                     |ad_iqcor__parameterized0                                      |   458|
|64    |                i_mul_i                                      |ad_mul_223                                                    |   154|
|65    |                  i_mult_macro                               |MULT_MACRO_225                                                |   154|
|66    |                i_mul_q                                      |ad_mul__parameterized1                                        |   170|
|67    |                  i_mult_macro                               |MULT_MACRO_224                                                |   154|
|68    |              i_rx_pnmon                                     |axi_ad9361_rx_pnmon__parameterized0                           |   244|
|69    |                i_pnmon                                      |ad_pnmon_222                                                  |    83|
|70    |              i_up_adc_channel                               |up_adc_channel__parameterized0                                |   538|
|71    |                i_xfer_cntrl                                 |up_xfer_cntrl__parameterized2                                 |   244|
|72    |                i_xfer_status                                |up_xfer_status__parameterized1                                |    36|
|73    |            i_rx_channel_2                                   |axi_ad9361_rx_channel__parameterized1                         |  1483|
|74    |              i_ad_datafmt                                   |ad_datafmt_212                                                |    13|
|75    |              i_ad_dcfilter                                  |ad_dcfilter_213                                               |   233|
|76    |              i_ad_iqcor                                     |ad_iqcor_214                                                  |   458|
|77    |                i_mul_i                                      |ad_mul_216                                                    |   170|
|78    |                  i_mult_macro                               |MULT_MACRO_219                                                |   154|
|79    |                i_mul_q                                      |ad_mul__parameterized0_217                                    |   154|
|80    |                  i_mult_macro                               |MULT_MACRO_218                                                |   154|
|81    |              i_rx_pnmon                                     |axi_ad9361_rx_pnmon__parameterized1                           |   241|
|82    |                i_pnmon                                      |ad_pnmon_215                                                  |    80|
|83    |              i_up_adc_channel                               |up_adc_channel__parameterized1                                |   538|
|84    |                i_xfer_cntrl                                 |up_xfer_cntrl__parameterized3                                 |   245|
|85    |                i_xfer_status                                |up_xfer_status__parameterized2                                |    35|
|86    |            i_rx_channel_3                                   |axi_ad9361_rx_channel__parameterized2                         |  1458|
|87    |              i_ad_datafmt                                   |ad_datafmt                                                    |    13|
|88    |              i_ad_dcfilter                                  |ad_dcfilter                                                   |   233|
|89    |              i_ad_iqcor                                     |ad_iqcor__parameterized1                                      |   458|
|90    |                i_mul_i                                      |ad_mul_209                                                    |   154|
|91    |                  i_mult_macro                               |MULT_MACRO_211                                                |   154|
|92    |                i_mul_q                                      |ad_mul__parameterized2                                        |   170|
|93    |                  i_mult_macro                               |MULT_MACRO_210                                                |   154|
|94    |              i_rx_pnmon                                     |axi_ad9361_rx_pnmon__parameterized2                           |   215|
|95    |                i_pnmon                                      |ad_pnmon                                                      |    86|
|96    |              i_up_adc_channel                               |up_adc_channel__parameterized2                                |   539|
|97    |                i_xfer_cntrl                                 |up_xfer_cntrl__parameterized4                                 |   245|
|98    |                i_xfer_status                                |up_xfer_status__parameterized3                                |    35|
|99    |            i_up_adc_common                                  |up_adc_common                                                 |   406|
|100   |              i_clock_mon                                    |up_clock_mon__xdcDup__1                                       |   195|
|101   |              i_core_rst_reg                                 |ad_rst__xdcDup__2                                             |     4|
|102   |              i_xfer_cntrl                                   |up_xfer_cntrl__parameterized5                                 |    29|
|103   |              i_xfer_status                                  |up_xfer_status__parameterized4                                |    38|
|104   |          i_tdd                                              |axi_ad9361_tdd                                                |  3773|
|105   |            i_tdd_control                                    |ad_tdd_control                                                |  1359|
|106   |              i_rx_off_1_comp                                |ad_addsub                                                     |    56|
|107   |              i_rx_off_2_comp                                |ad_addsub_190                                                 |    56|
|108   |              i_rx_on_1_comp                                 |ad_addsub_191                                                 |    56|
|109   |              i_rx_on_2_comp                                 |ad_addsub_192                                                 |    56|
|110   |              i_tx_dp_off_1_comp                             |ad_addsub_193                                                 |    56|
|111   |              i_tx_dp_off_2_comp                             |ad_addsub_194                                                 |    56|
|112   |              i_tx_dp_on_1_comp                              |ad_addsub_195                                                 |    56|
|113   |              i_tx_dp_on_2_comp                              |ad_addsub_196                                                 |    56|
|114   |              i_tx_off_1_comp                                |ad_addsub_197                                                 |    56|
|115   |              i_tx_off_2_comp                                |ad_addsub_198                                                 |    56|
|116   |              i_tx_on_1_comp                                 |ad_addsub_199                                                 |    56|
|117   |              i_tx_on_2_comp                                 |ad_addsub_200                                                 |    56|
|118   |              i_vco_rx_off_1_comp                            |ad_addsub_201                                                 |    56|
|119   |              i_vco_rx_off_2_comp                            |ad_addsub_202                                                 |    56|
|120   |              i_vco_rx_on_1_comp                             |ad_addsub_203                                                 |    56|
|121   |              i_vco_rx_on_2_comp                             |ad_addsub_204                                                 |    56|
|122   |              i_vco_tx_off_1_comp                            |ad_addsub_205                                                 |    56|
|123   |              i_vco_tx_off_2_comp                            |ad_addsub_206                                                 |    56|
|124   |              i_vco_tx_on_1_comp                             |ad_addsub_207                                                 |    56|
|125   |              i_vco_tx_on_2_comp                             |ad_addsub_208                                                 |    56|
|126   |            i_up_tdd_cntrl                                   |up_tdd_cntrl                                                  |  2410|
|127   |              i_xfer_tdd_control                             |up_xfer_cntrl__xdcDup__1                                      |    63|
|128   |              i_xfer_tdd_counter_values                      |up_xfer_cntrl__parameterized0                                 |  1307|
|129   |              i_xfer_tdd_status                              |up_xfer_status                                                |    35|
|130   |          i_tx                                               |axi_ad9361_tx                                                 | 17428|
|131   |            i_delay_cntrl                                    |up_delay_cntrl__parameterized0                                |    68|
|132   |            i_tx_channel_0                                   |axi_ad9361_tx_channel                                         |  4229|
|133   |              i_ad_iqcor                                     |ad_iqcor_160                                                  |   438|
|134   |                i_mul_i                                      |ad_mul_186                                                    |   166|
|135   |                  i_mult_macro                               |MULT_MACRO_189                                                |   154|
|136   |                i_mul_q                                      |ad_mul__parameterized0_187                                    |   154|
|137   |                  i_mult_macro                               |MULT_MACRO_188                                                |   154|
|138   |              i_dds                                          |ad_dds_161                                                    |  2683|
|139   |                i_dds_1_0                                    |ad_dds_1_162                                                  |  1303|
|140   |                  i_dds_scale                                |ad_mul__parameterized6_175                                    |   154|
|141   |                    i_mult_macro                             |MULT_MACRO_185                                                |   154|
|142   |                  i_dds_sine                                 |ad_dds_sine_176                                               |  1133|
|143   |                    i_mul_s1                                 |ad_mul_177                                                    |   157|
|144   |                      i_mult_macro                           |MULT_MACRO_184                                                |   156|
|145   |                    i_mul_s2                                 |ad_mul__parameterized3_178                                    |   193|
|146   |                      i_mult_macro                           |MULT_MACRO_183                                                |   155|
|147   |                    i_mul_s3_1                               |ad_mul__parameterized5_179                                    |   154|
|148   |                      i_mult_macro                           |MULT_MACRO_182                                                |   154|
|149   |                    i_mul_s3_2                               |ad_mul__parameterized4_180                                    |   154|
|150   |                      i_mult_macro                           |MULT_MACRO_181                                                |   154|
|151   |                i_dds_1_1                                    |ad_dds_1_163                                                  |  1303|
|152   |                  i_dds_scale                                |ad_mul__parameterized6_164                                    |   154|
|153   |                    i_mult_macro                             |MULT_MACRO_174                                                |   154|
|154   |                  i_dds_sine                                 |ad_dds_sine_165                                               |  1133|
|155   |                    i_mul_s1                                 |ad_mul_166                                                    |   157|
|156   |                      i_mult_macro                           |MULT_MACRO_173                                                |   156|
|157   |                    i_mul_s2                                 |ad_mul__parameterized3_167                                    |   193|
|158   |                      i_mult_macro                           |MULT_MACRO_172                                                |   155|
|159   |                    i_mul_s3_1                               |ad_mul__parameterized5_168                                    |   154|
|160   |                      i_mult_macro                           |MULT_MACRO_171                                                |   154|
|161   |                    i_mul_s3_2                               |ad_mul__parameterized4_169                                    |   154|
|162   |                      i_mult_macro                           |MULT_MACRO_170                                                |   154|
|163   |              i_up_dac_channel                               |up_dac_channel                                                |   890|
|164   |                i_xfer_cntrl                                 |up_xfer_cntrl__parameterized6                                 |   418|
|165   |            i_tx_channel_1                                   |axi_ad9361_tx_channel__parameterized0                         |  4234|
|166   |              i_ad_iqcor                                     |ad_iqcor__parameterized2                                      |   438|
|167   |                i_mul_i                                      |ad_mul_157                                                    |   154|
|168   |                  i_mult_macro                               |MULT_MACRO_159                                                |   154|
|169   |                i_mul_q                                      |ad_mul__parameterized7                                        |   166|
|170   |                  i_mult_macro                               |MULT_MACRO_158                                                |   154|
|171   |              i_dds                                          |ad_dds_132                                                    |  2683|
|172   |                i_dds_1_0                                    |ad_dds_1_133                                                  |  1303|
|173   |                  i_dds_scale                                |ad_mul__parameterized6_146                                    |   154|
|174   |                    i_mult_macro                             |MULT_MACRO_156                                                |   154|
|175   |                  i_dds_sine                                 |ad_dds_sine_147                                               |  1133|
|176   |                    i_mul_s1                                 |ad_mul_148                                                    |   157|
|177   |                      i_mult_macro                           |MULT_MACRO_155                                                |   156|
|178   |                    i_mul_s2                                 |ad_mul__parameterized3_149                                    |   193|
|179   |                      i_mult_macro                           |MULT_MACRO_154                                                |   155|
|180   |                    i_mul_s3_1                               |ad_mul__parameterized5_150                                    |   154|
|181   |                      i_mult_macro                           |MULT_MACRO_153                                                |   154|
|182   |                    i_mul_s3_2                               |ad_mul__parameterized4_151                                    |   154|
|183   |                      i_mult_macro                           |MULT_MACRO_152                                                |   154|
|184   |                i_dds_1_1                                    |ad_dds_1_134                                                  |  1303|
|185   |                  i_dds_scale                                |ad_mul__parameterized6_135                                    |   154|
|186   |                    i_mult_macro                             |MULT_MACRO_145                                                |   154|
|187   |                  i_dds_sine                                 |ad_dds_sine_136                                               |  1133|
|188   |                    i_mul_s1                                 |ad_mul_137                                                    |   157|
|189   |                      i_mult_macro                           |MULT_MACRO_144                                                |   156|
|190   |                    i_mul_s2                                 |ad_mul__parameterized3_138                                    |   193|
|191   |                      i_mult_macro                           |MULT_MACRO_143                                                |   155|
|192   |                    i_mul_s3_1                               |ad_mul__parameterized5_139                                    |   154|
|193   |                      i_mult_macro                           |MULT_MACRO_142                                                |   154|
|194   |                    i_mul_s3_2                               |ad_mul__parameterized4_140                                    |   154|
|195   |                      i_mult_macro                           |MULT_MACRO_141                                                |   154|
|196   |              i_up_dac_channel                               |up_dac_channel__parameterized0                                |   895|
|197   |                i_xfer_cntrl                                 |up_xfer_cntrl__parameterized7                                 |   419|
|198   |            i_tx_channel_2                                   |axi_ad9361_tx_channel__parameterized1                         |  4205|
|199   |              i_ad_iqcor                                     |ad_iqcor                                                      |   440|
|200   |                i_mul_i                                      |ad_mul_129                                                    |   166|
|201   |                  i_mult_macro                               |MULT_MACRO_131                                                |   154|
|202   |                i_mul_q                                      |ad_mul__parameterized0                                        |   154|
|203   |                  i_mult_macro                               |MULT_MACRO_130                                                |   154|
|204   |              i_dds                                          |ad_dds_104                                                    |  2683|
|205   |                i_dds_1_0                                    |ad_dds_1_105                                                  |  1303|
|206   |                  i_dds_scale                                |ad_mul__parameterized6_118                                    |   154|
|207   |                    i_mult_macro                             |MULT_MACRO_128                                                |   154|
|208   |                  i_dds_sine                                 |ad_dds_sine_119                                               |  1133|
|209   |                    i_mul_s1                                 |ad_mul_120                                                    |   157|
|210   |                      i_mult_macro                           |MULT_MACRO_127                                                |   156|
|211   |                    i_mul_s2                                 |ad_mul__parameterized3_121                                    |   193|
|212   |                      i_mult_macro                           |MULT_MACRO_126                                                |   155|
|213   |                    i_mul_s3_1                               |ad_mul__parameterized5_122                                    |   154|
|214   |                      i_mult_macro                           |MULT_MACRO_125                                                |   154|
|215   |                    i_mul_s3_2                               |ad_mul__parameterized4_123                                    |   154|
|216   |                      i_mult_macro                           |MULT_MACRO_124                                                |   154|
|217   |                i_dds_1_1                                    |ad_dds_1_106                                                  |  1303|
|218   |                  i_dds_scale                                |ad_mul__parameterized6_107                                    |   154|
|219   |                    i_mult_macro                             |MULT_MACRO_117                                                |   154|
|220   |                  i_dds_sine                                 |ad_dds_sine_108                                               |  1133|
|221   |                    i_mul_s1                                 |ad_mul_109                                                    |   157|
|222   |                      i_mult_macro                           |MULT_MACRO_116                                                |   156|
|223   |                    i_mul_s2                                 |ad_mul__parameterized3_110                                    |   193|
|224   |                      i_mult_macro                           |MULT_MACRO_115                                                |   155|
|225   |                    i_mul_s3_1                               |ad_mul__parameterized5_111                                    |   154|
|226   |                      i_mult_macro                           |MULT_MACRO_114                                                |   154|
|227   |                    i_mul_s3_2                               |ad_mul__parameterized4_112                                    |   154|
|228   |                      i_mult_macro                           |MULT_MACRO_113                                                |   154|
|229   |              i_up_dac_channel                               |up_dac_channel__parameterized1                                |   864|
|230   |                i_xfer_cntrl                                 |up_xfer_cntrl__parameterized8                                 |   419|
|231   |            i_tx_channel_3                                   |axi_ad9361_tx_channel__parameterized2                         |  4201|
|232   |              i_ad_iqcor                                     |ad_iqcor__parameterized3                                      |   438|
|233   |                i_mul_i                                      |ad_mul_101                                                    |   154|
|234   |                  i_mult_macro                               |MULT_MACRO_103                                                |   154|
|235   |                i_mul_q                                      |ad_mul__parameterized8                                        |   166|
|236   |                  i_mult_macro                               |MULT_MACRO_102                                                |   154|
|237   |              i_dds                                          |ad_dds                                                        |  2683|
|238   |                i_dds_1_0                                    |ad_dds_1                                                      |  1303|
|239   |                  i_dds_scale                                |ad_mul__parameterized6_90                                     |   154|
|240   |                    i_mult_macro                             |MULT_MACRO_100                                                |   154|
|241   |                  i_dds_sine                                 |ad_dds_sine_91                                                |  1133|
|242   |                    i_mul_s1                                 |ad_mul_92                                                     |   157|
|243   |                      i_mult_macro                           |MULT_MACRO_99                                                 |   156|
|244   |                    i_mul_s2                                 |ad_mul__parameterized3_93                                     |   193|
|245   |                      i_mult_macro                           |MULT_MACRO_98                                                 |   155|
|246   |                    i_mul_s3_1                               |ad_mul__parameterized5_94                                     |   154|
|247   |                      i_mult_macro                           |MULT_MACRO_97                                                 |   154|
|248   |                    i_mul_s3_2                               |ad_mul__parameterized4_95                                     |   154|
|249   |                      i_mult_macro                           |MULT_MACRO_96                                                 |   154|
|250   |                i_dds_1_1                                    |ad_dds_1_85                                                   |  1303|
|251   |                  i_dds_scale                                |ad_mul__parameterized6                                        |   154|
|252   |                    i_mult_macro                             |MULT_MACRO_89                                                 |   154|
|253   |                  i_dds_sine                                 |ad_dds_sine                                                   |  1133|
|254   |                    i_mul_s1                                 |ad_mul                                                        |   157|
|255   |                      i_mult_macro                           |MULT_MACRO_88                                                 |   156|
|256   |                    i_mul_s2                                 |ad_mul__parameterized3                                        |   193|
|257   |                      i_mult_macro                           |MULT_MACRO_87                                                 |   155|
|258   |                    i_mul_s3_1                               |ad_mul__parameterized5                                        |   154|
|259   |                      i_mult_macro                           |MULT_MACRO_86                                                 |   154|
|260   |                    i_mul_s3_2                               |ad_mul__parameterized4                                        |   154|
|261   |                      i_mult_macro                           |MULT_MACRO                                                    |   154|
|262   |              i_up_dac_channel                               |up_dac_channel__parameterized2                                |   859|
|263   |                i_xfer_cntrl                                 |up_xfer_cntrl__parameterized9                                 |   418|
|264   |            i_up_dac_common                                  |up_dac_common                                                 |   437|
|265   |              i_clock_mon                                    |up_clock_mon                                                  |   192|
|266   |              i_core_rst_reg                                 |ad_rst__xdcDup__5                                             |     9|
|267   |              i_xfer_cntrl                                   |up_xfer_cntrl                                                 |    60|
|268   |              i_xfer_status                                  |up_xfer_status__parameterized5                                |    37|
|269   |          i_up_axi                                           |up_axi_84                                                     |  1098|
|270   |      dac_fifo                                               |system_dac_fifo_0                                             |   211|
|271   |        inst                                                 |util_rfifo                                                    |   211|
|272   |          i_mem                                              |ad_mem                                                        |     1|
|273   |      util_ad9361_dac_upack                                  |system_util_ad9361_dac_upack_0                                |  7883|
|274   |        inst                                                 |util_upack                                                    |  7883|
|275   |          \g_dsf[0].i_dsf                                    |util_upack_dsf                                                |   232|
|276   |          \g_dsf[1].i_dsf                                    |util_upack_dsf__parameterized0                                |   222|
|277   |          \g_dmx[0].i_dmx                                    |util_upack_dmx                                                |  6885|
|278   |          \g_dsf[2].i_dsf                                    |util_upack_dsf__parameterized1                                |   389|
|279   |          \g_dsf[3].i_dsf                                    |util_upack_dsf__parameterized2                                |    67|
|280   |      util_ad9361_adc_fifo                                   |system_util_ad9361_adc_fifo_0                                 |   132|
|281   |        inst                                                 |util_wfifo                                                    |   132|
|282   |          i_mem                                              |ad_mem__parameterized0                                        |     1|
|283   |      axi_gpreg                                              |system_axi_gpreg_0                                            |   973|
|284   |        inst                                                 |axi_gpreg                                                     |   973|
|285   |          \g_io[0].i_gpreg_io                                |axi_gpreg_io                                                  |   101|
|286   |          \g_io[1].i_gpreg_io                                |axi_gpreg_io__parameterized0                                  |    98|
|287   |          \g_io[2].i_gpreg_io                                |axi_gpreg_io__parameterized1                                  |    98|
|288   |          \g_io[3].i_gpreg_io                                |axi_gpreg_io__parameterized2                                  |    98|
|289   |          i_up_axi                                           |up_axi                                                        |   444|
|290   |      axi_hp1_interconnect                                   |system_axi_hp1_interconnect_0                                 |     0|
|291   |      axi_hp2_interconnect                                   |system_axi_hp2_interconnect_0                                 |     0|
|292   |      axi_iic_main                                           |system_axi_iic_main_0                                         |   869|
|293   |        U0                                                   |axi_iic                                                       |   869|
|294   |          X_IIC                                              |iic                                                           |   869|
|295   |            DYN_MASTER_I                                     |dynamic_master                                                |    33|
|296   |            FILTER_I                                         |filter                                                        |    10|
|297   |              SCL_DEBOUNCE                                   |debounce                                                      |     5|
|298   |                INPUT_DOUBLE_REGS                            |cdc_sync_83                                                   |     5|
|299   |              SDA_DEBOUNCE                                   |debounce_82                                                   |     5|
|300   |                INPUT_DOUBLE_REGS                            |cdc_sync                                                      |     5|
|301   |            IIC_CONTROL_I                                    |iic_control                                                   |   278|
|302   |              BITCNT                                         |axi_iic_v2_0_12_upcnt_n__parameterized0                       |    15|
|303   |              CLKCNT                                         |axi_iic_v2_0_12_upcnt_n                                       |    31|
|304   |              I2CDATA_REG                                    |shift8                                                        |    18|
|305   |              I2CHEADER_REG                                  |shift8_80                                                     |    15|
|306   |              SETUP_CNT                                      |axi_iic_v2_0_12_upcnt_n_81                                    |    26|
|307   |            READ_FIFO_I                                      |SRL_FIFO                                                      |    32|
|308   |            REG_INTERFACE_I                                  |reg_interface                                                 |   207|
|309   |            WRITE_FIFO_CTRL_I                                |SRL_FIFO__parameterized0                                      |    21|
|310   |            WRITE_FIFO_I                                     |SRL_FIFO_79                                                   |    33|
|311   |            X_AXI_IPIF_SSP1                                  |axi_ipif_ssp1                                                 |   251|
|312   |              AXI_LITE_IPIF_I                                |axi_lite_ipif                                                 |   211|
|313   |                I_SLAVE_ATTACHMENT                           |slave_attachment                                              |   211|
|314   |                  I_DECODER                                  |address_decoder                                               |   112|
|315   |              X_INTERRUPT_CONTROL                            |interrupt_control                                             |    23|
|316   |              X_SOFT_RESET                                   |soft_reset                                                    |    13|
|317   |      axi_pz_xcvrlb                                          |system_axi_pz_xcvrlb_0                                        |  1714|
|318   |        inst                                                 |axi_xcvrlb                                                    |  1714|
|319   |          \g_lanes[0].i_xcvrlb_1                             |axi_xcvrlb_1__xdcDup__1                                       |   343|
|320   |            i_pnmon                                          |ad_pnmon__parameterized0_78                                   |    76|
|321   |            i_xch                                            |util_adxcvr_xch__xdcDup__1                                    |    30|
|322   |            i_xfer_status                                    |up_xfer_status__parameterized6__xdcDup__1                     |    35|
|323   |          \g_lanes[1].i_xcvrlb_1                             |axi_xcvrlb_1__xdcDup__2                                       |   343|
|324   |            i_pnmon                                          |ad_pnmon__parameterized0_77                                   |    76|
|325   |            i_xch                                            |util_adxcvr_xch__xdcDup__2                                    |    30|
|326   |            i_xfer_status                                    |up_xfer_status__parameterized6__xdcDup__2                     |    35|
|327   |          \g_lanes[2].i_xcvrlb_1                             |axi_xcvrlb_1__xdcDup__3                                       |   343|
|328   |            i_pnmon                                          |ad_pnmon__parameterized0_76                                   |    76|
|329   |            i_xch                                            |util_adxcvr_xch__xdcDup__3                                    |    30|
|330   |            i_xfer_status                                    |up_xfer_status__parameterized6__xdcDup__3                     |    35|
|331   |          \g_lanes[3].i_xcvrlb_1                             |axi_xcvrlb_1                                                  |   343|
|332   |            i_pnmon                                          |ad_pnmon__parameterized0                                      |    76|
|333   |            i_xch                                            |util_adxcvr_xch                                               |    30|
|334   |            i_xfer_status                                    |up_xfer_status__parameterized6                                |    35|
|335   |          i_axi                                              |up_axi__parameterized2                                        |   271|
|336   |      sys_ps7                                                |system_sys_ps7_0                                              |   268|
|337   |        inst                                                 |processing_system7_v5_5_processing_system7                    |   268|
|338   |      axi_cpu_interconnect                                   |system_axi_cpu_interconnect_0                                 |  2515|
|339   |        xbar                                                 |system_xbar_0                                                 |   444|
|340   |          inst                                               |axi_crossbar_v2_1_10_axi_crossbar                             |   444|
|341   |            \gen_sasd.crossbar_sasd_0                        |axi_crossbar_v2_1_10_crossbar_sasd                            |   444|
|342   |              addr_arbiter_inst                              |axi_crossbar_v2_1_10_addr_arbiter_sasd                        |   168|
|343   |              \gen_decerr.decerr_slave_inst                  |axi_crossbar_v2_1_10_decerr_slave                             |    16|
|344   |              reg_slice_r                                    |axi_register_slice_v2_1_9_axic_register_slice__parameterized8 |   227|
|345   |              splitter_ar                                    |axi_crossbar_v2_1_10_splitter__parameterized0                 |     4|
|346   |              splitter_aw                                    |axi_crossbar_v2_1_10_splitter                                 |     9|
|347   |        m06_couplers                                         |m06_couplers_imp_59JXRJ                                       |   882|
|348   |          auto_cc                                            |system_auto_cc_0                                              |   882|
|349   |            inst                                             |axi_clock_converter_v2_1_8_axi_clock_converter                |   882|
|350   |              \gen_clock_conv.gen_async_conv.asyncfifo_axi   |fifo_generator_v13_1_1                                        |   881|
|351   |                inst_fifo_gen                                |fifo_generator_v13_1_1_synth                                  |   881|
|352   |                  \gaxi_full_lite.gread_ch.grach2.axi_rach   |fifo_generator_top                                            |   168|
|353   |                    \grf.rf                                  |fifo_generator_ramfifo_58                                     |   168|
|354   |                      \gntv_or_sync_fifo.gcx.clkx            |clk_x_pntrs_59                                                |    53|
|355   |                        \gsync_stage[1].rd_stg_inst          |synchronizer_ff_70                                            |     4|
|356   |                        \gsync_stage[1].wr_stg_inst          |synchronizer_ff_71                                            |     4|
|357   |                        \gsync_stage[2].rd_stg_inst          |synchronizer_ff_72                                            |     4|
|358   |                        \gsync_stage[2].wr_stg_inst          |synchronizer_ff_73                                            |     4|
|359   |                        \gsync_stage[3].rd_stg_inst          |synchronizer_ff_74                                            |     5|
|360   |                        \gsync_stage[3].wr_stg_inst          |synchronizer_ff_75                                            |     5|
|361   |                      \gntv_or_sync_fifo.gl0.rd              |rd_logic_60                                                   |    30|
|362   |                        \gr1.gr1_int.rfwft                   |rd_fwft_67                                                    |    11|
|363   |                        \gras.rsts                           |rd_status_flags_as_68                                         |     1|
|364   |                        rpntr                                |rd_bin_cntr_69                                                |    18|
|365   |                      \gntv_or_sync_fifo.gl0.wr              |wr_logic_61                                                   |    21|
|366   |                        \gwas.wsts                           |wr_status_flags_as_65                                         |     5|
|367   |                        wpntr                                |wr_bin_cntr_66                                                |    16|
|368   |                      \gntv_or_sync_fifo.mem                 |memory_62                                                     |    42|
|369   |                        \gdm.dm_gen.dm                       |dmem_64                                                       |    23|
|370   |                      rstblk                                 |reset_blk_ramfifo__parameterized0_63                          |    22|
|371   |                  \gaxi_full_lite.gread_ch.grdch2.axi_rdch   |fifo_generator_top__parameterized2                            |   201|
|372   |                    \grf.rf                                  |fifo_generator_ramfifo__parameterized2                        |   201|
|373   |                      \gntv_or_sync_fifo.gcx.clkx            |clk_x_pntrs_44                                                |    53|
|374   |                        \gsync_stage[1].rd_stg_inst          |synchronizer_ff_52                                            |     4|
|375   |                        \gsync_stage[1].wr_stg_inst          |synchronizer_ff_53                                            |     4|
|376   |                        \gsync_stage[2].rd_stg_inst          |synchronizer_ff_54                                            |     4|
|377   |                        \gsync_stage[2].wr_stg_inst          |synchronizer_ff_55                                            |     4|
|378   |                        \gsync_stage[3].rd_stg_inst          |synchronizer_ff_56                                            |     5|
|379   |                        \gsync_stage[3].wr_stg_inst          |synchronizer_ff_57                                            |     5|
|380   |                      \gntv_or_sync_fifo.gl0.rd              |rd_logic_45                                                   |    30|
|381   |                        \gr1.gr1_int.rfwft                   |rd_fwft_49                                                    |    11|
|382   |                        \gras.rsts                           |rd_status_flags_as_50                                         |     1|
|383   |                        rpntr                                |rd_bin_cntr_51                                                |    18|
|384   |                      \gntv_or_sync_fifo.gl0.wr              |wr_logic_46                                                   |    21|
|385   |                        \gwas.wsts                           |wr_status_flags_as_47                                         |     5|
|386   |                        wpntr                                |wr_bin_cntr_48                                                |    16|
|387   |                      \gntv_or_sync_fifo.mem                 |memory__parameterized2                                        |    74|
|388   |                        \gdm.dm_gen.dm                       |dmem__parameterized2                                          |    40|
|389   |                      rstblk                                 |reset_blk_ramfifo__parameterized3                             |    23|
|390   |                  \gaxi_full_lite.gwrite_ch.gwach2.axi_wach  |fifo_generator_top_10                                         |   168|
|391   |                    \grf.rf                                  |fifo_generator_ramfifo                                        |   168|
|392   |                      \gntv_or_sync_fifo.gcx.clkx            |clk_x_pntrs_30                                                |    53|
|393   |                        \gsync_stage[1].rd_stg_inst          |synchronizer_ff_38                                            |     4|
|394   |                        \gsync_stage[1].wr_stg_inst          |synchronizer_ff_39                                            |     4|
|395   |                        \gsync_stage[2].rd_stg_inst          |synchronizer_ff_40                                            |     4|
|396   |                        \gsync_stage[2].wr_stg_inst          |synchronizer_ff_41                                            |     4|
|397   |                        \gsync_stage[3].rd_stg_inst          |synchronizer_ff_42                                            |     5|
|398   |                        \gsync_stage[3].wr_stg_inst          |synchronizer_ff_43                                            |     5|
|399   |                      \gntv_or_sync_fifo.gl0.rd              |rd_logic_31                                                   |    30|
|400   |                        \gr1.gr1_int.rfwft                   |rd_fwft_35                                                    |    11|
|401   |                        \gras.rsts                           |rd_status_flags_as_36                                         |     1|
|402   |                        rpntr                                |rd_bin_cntr_37                                                |    18|
|403   |                      \gntv_or_sync_fifo.gl0.wr              |wr_logic_32                                                   |    21|
|404   |                        \gwas.wsts                           |wr_status_flags_as_33                                         |     5|
|405   |                        wpntr                                |wr_bin_cntr_34                                                |    16|
|406   |                      \gntv_or_sync_fifo.mem                 |memory                                                        |    42|
|407   |                        \gdm.dm_gen.dm                       |dmem                                                          |    23|
|408   |                      rstblk                                 |reset_blk_ramfifo__parameterized0                             |    22|
|409   |                  \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch  |fifo_generator_top__parameterized0                            |   204|
|410   |                    \grf.rf                                  |fifo_generator_ramfifo__parameterized0                        |   204|
|411   |                      \gntv_or_sync_fifo.gcx.clkx            |clk_x_pntrs_16                                                |    53|
|412   |                        \gsync_stage[1].rd_stg_inst          |synchronizer_ff_24                                            |     4|
|413   |                        \gsync_stage[1].wr_stg_inst          |synchronizer_ff_25                                            |     4|
|414   |                        \gsync_stage[2].rd_stg_inst          |synchronizer_ff_26                                            |     4|
|415   |                        \gsync_stage[2].wr_stg_inst          |synchronizer_ff_27                                            |     4|
|416   |                        \gsync_stage[3].rd_stg_inst          |synchronizer_ff_28                                            |     5|
|417   |                        \gsync_stage[3].wr_stg_inst          |synchronizer_ff_29                                            |     5|
|418   |                      \gntv_or_sync_fifo.gl0.rd              |rd_logic_17                                                   |    30|
|419   |                        \gr1.gr1_int.rfwft                   |rd_fwft_21                                                    |    11|
|420   |                        \gras.rsts                           |rd_status_flags_as_22                                         |     1|
|421   |                        rpntr                                |rd_bin_cntr_23                                                |    18|
|422   |                      \gntv_or_sync_fifo.gl0.wr              |wr_logic_18                                                   |    21|
|423   |                        \gwas.wsts                           |wr_status_flags_as_19                                         |     5|
|424   |                        wpntr                                |wr_bin_cntr_20                                                |    16|
|425   |                      \gntv_or_sync_fifo.mem                 |memory__parameterized0                                        |    78|
|426   |                        \gdm.dm_gen.dm                       |dmem__parameterized0                                          |    42|
|427   |                      rstblk                                 |reset_blk_ramfifo__parameterized1                             |    22|
|428   |                  \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch  |fifo_generator_top__parameterized1                            |   133|
|429   |                    \grf.rf                                  |fifo_generator_ramfifo__parameterized1                        |   133|
|430   |                      \gntv_or_sync_fifo.gcx.clkx            |clk_x_pntrs                                                   |    53|
|431   |                        \gsync_stage[1].rd_stg_inst          |synchronizer_ff                                               |     4|
|432   |                        \gsync_stage[1].wr_stg_inst          |synchronizer_ff_11                                            |     4|
|433   |                        \gsync_stage[2].rd_stg_inst          |synchronizer_ff_12                                            |     4|
|434   |                        \gsync_stage[2].wr_stg_inst          |synchronizer_ff_13                                            |     4|
|435   |                        \gsync_stage[3].rd_stg_inst          |synchronizer_ff_14                                            |     5|
|436   |                        \gsync_stage[3].wr_stg_inst          |synchronizer_ff_15                                            |     5|
|437   |                      \gntv_or_sync_fifo.gl0.rd              |rd_logic                                                      |    29|
|438   |                        \gr1.gr1_int.rfwft                   |rd_fwft                                                       |    10|
|439   |                        \gras.rsts                           |rd_status_flags_as                                            |     1|
|440   |                        rpntr                                |rd_bin_cntr                                                   |    18|
|441   |                      \gntv_or_sync_fifo.gl0.wr              |wr_logic                                                      |    21|
|442   |                        \gwas.wsts                           |wr_status_flags_as                                            |     5|
|443   |                        wpntr                                |wr_bin_cntr                                                   |    16|
|444   |                      \gntv_or_sync_fifo.mem                 |memory__parameterized1                                        |     8|
|445   |                        \gdm.dm_gen.dm                       |dmem__parameterized1                                          |     4|
|446   |                      rstblk                                 |reset_blk_ramfifo__parameterized2                             |    22|
|447   |                  \reset_gen_ic.rstblk_cc                    |reset_blk_ramfifo                                             |     7|
|448   |        s00_couplers                                         |s00_couplers_imp_WZLZH6                                       |  1189|
|449   |          auto_pc                                            |system_auto_pc_0                                              |  1189|
|450   |            inst                                             |axi_protocol_converter_v2_1_9_axi_protocol_converter          |  1189|
|451   |              \gen_axilite.gen_b2s_conv.axilite_b2s          |axi_protocol_converter_v2_1_9_b2s                             |  1189|
|452   |                \RD.ar_channel_0                             |axi_protocol_converter_v2_1_9_b2s_ar_channel                  |   181|
|453   |                  ar_cmd_fsm_0                               |axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm                  |    27|
|454   |                  cmd_translator_0                           |axi_protocol_converter_v2_1_9_b2s_cmd_translator_7            |   142|
|455   |                    incr_cmd_0                               |axi_protocol_converter_v2_1_9_b2s_incr_cmd_8                  |    48|
|456   |                    wrap_cmd_0                               |axi_protocol_converter_v2_1_9_b2s_wrap_cmd_9                  |    89|
|457   |                \RD.r_channel_0                              |axi_protocol_converter_v2_1_9_b2s_r_channel                   |   121|
|458   |                  rd_data_fifo_0                             |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 |    70|
|459   |                  transaction_fifo_0                         |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 |    37|
|460   |                SI_REG                                       |axi_register_slice_v2_1_9_axi_register_slice                  |   627|
|461   |                  ar_pipe                                    |axi_register_slice_v2_1_9_axic_register_slice                 |   217|
|462   |                  aw_pipe                                    |axi_register_slice_v2_1_9_axic_register_slice_6               |   216|
|463   |                  b_pipe                                     |axi_register_slice_v2_1_9_axic_register_slice__parameterized1 |    48|
|464   |                  r_pipe                                     |axi_register_slice_v2_1_9_axic_register_slice__parameterized2 |   146|
|465   |                \WR.aw_channel_0                             |axi_protocol_converter_v2_1_9_b2s_aw_channel                  |   188|
|466   |                  aw_cmd_fsm_0                               |axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm                  |    34|
|467   |                  cmd_translator_0                           |axi_protocol_converter_v2_1_9_b2s_cmd_translator              |   138|
|468   |                    incr_cmd_0                               |axi_protocol_converter_v2_1_9_b2s_incr_cmd                    |    46|
|469   |                    wrap_cmd_0                               |axi_protocol_converter_v2_1_9_b2s_wrap_cmd                    |    88|
|470   |                \WR.b_channel_0                              |axi_protocol_converter_v2_1_9_b2s_b_channel                   |    70|
|471   |                  bid_fifo_0                                 |axi_protocol_converter_v2_1_9_b2s_simple_fifo                 |    38|
|472   |                  bresp_fifo_0                               |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 |     8|
|473   |      axi_ad9361_dac_dma                                     |system_axi_ad9361_dac_dma_0                                   |  1263|
|474   |        inst                                                 |axi_dmac__parameterized0                                      |  1263|
|475   |          i_request_arb                                      |dmac_request_arb__parameterized0                              |   743|
|476   |            i_dest_dma_fifo                                  |dmac_dest_fifo_inf                                            |    59|
|477   |              i_data_mover                                   |dmac_data_mover__parameterized1                               |    44|
|478   |              i_response_generator                           |dmac_response_generator                                       |    14|
|479   |            i_dest_req_fifo                                  |util_axis_fifo__parameterized3                                |    16|
|480   |              i_raddr_sync                                   |sync_bits__parameterized11                                    |     6|
|481   |              i_waddr_sync                                   |sync_bits__parameterized10                                    |     3|
|482   |            i_dest_response_fifo                             |util_axis_fifo__parameterized5                                |    10|
|483   |              i_raddr_sync                                   |sync_bits__parameterized15                                    |     4|
|484   |              i_waddr_sync                                   |sync_bits__parameterized14                                    |     3|
|485   |            i_dest_slice                                     |axi_register_slice__parameterized2                            |   198|
|486   |            i_dest_slice2                                    |axi_register_slice__parameterized1                            |     2|
|487   |            i_fifo                                           |util_axis_fifo__xdcDup__1                                     |   127|
|488   |              i_address_gray                                 |fifo_address_gray_pipelined__xdcDup__1                        |   125|
|489   |                i_raddr_sync                                 |sync_gray__xdcDup__1                                          |    45|
|490   |                i_waddr_sync                                 |sync_gray__xdcDup__2                                          |    44|
|491   |            i_req_gen                                        |dmac_request_generator_2                                      |    70|
|492   |            i_req_splitter                                   |splitter__parameterized1                                      |    13|
|493   |            i_src_dma_mm                                     |dmac_src_mm_axi                                               |   149|
|494   |              i_addr_gen                                     |dmac_address_generator_3                                      |   101|
|495   |              i_data_mover                                   |dmac_data_mover_4                                             |    43|
|496   |              i_req_splitter                                 |splitter_5                                                    |     5|
|497   |            i_src_req_fifo                                   |util_axis_fifo__parameterized4                                |    40|
|498   |            i_sync_control_dest                              |sync_bits__xdcDup__1                                          |     4|
|499   |            i_sync_dest_request_id                           |sync_bits__xdcDup__2                                          |     6|
|500   |            i_sync_req_response_id                           |sync_bits__xdcDup__3                                          |    15|
|501   |            i_sync_status_dest                               |sync_bits__parameterized16                                    |     4|
|502   |          i_up_axi                                           |up_axi__parameterized1                                        |   381|
|503   |      axi_ad9361_adc_dma                                     |system_axi_ad9361_adc_dma_0                                   |  1072|
|504   |        inst                                                 |axi_dmac                                                      |  1072|
|505   |          i_request_arb                                      |dmac_request_arb                                              |   551|
|506   |            i_dest_dma_mm                                    |dmac_dest_mm_axi                                              |   167|
|507   |              i_addr_gen                                     |dmac_address_generator                                        |   102|
|508   |              i_data_mover                                   |dmac_data_mover                                               |    45|
|509   |              i_req_splitter                                 |splitter                                                      |     5|
|510   |              i_response_handler                             |dmac_response_handler                                         |    15|
|511   |            i_dest_req_fifo                                  |util_axis_fifo__parameterized0                                |    50|
|512   |            i_dest_response_fifo                             |util_axis_fifo__parameterized2                                |    14|
|513   |            i_fifo                                           |util_axis_fifo                                                |   124|
|514   |              i_address_gray                                 |fifo_address_gray_pipelined                                   |   122|
|515   |                i_raddr_sync                                 |sync_gray__xdcDup__3                                          |    45|
|516   |                i_waddr_sync                                 |sync_gray                                                     |    44|
|517   |            i_req_gen                                        |dmac_request_generator                                        |    69|
|518   |            i_req_splitter                                   |splitter__parameterized0                                      |    13|
|519   |            i_src_dma_fifo                                   |dmac_src_fifo_inf                                             |    42|
|520   |              i_data_mover                                   |dmac_data_mover__parameterized0                               |    40|
|521   |            i_src_req_fifo                                   |util_axis_fifo__parameterized1                                |    17|
|522   |              i_raddr_sync                                   |sync_bits__parameterized4                                     |     6|
|523   |              i_waddr_sync                                   |sync_bits__parameterized3                                     |     4|
|524   |            i_sync_control_src                               |sync_bits__xdcDup__4                                          |     4|
|525   |            i_sync_dest_request_id                           |sync_bits__xdcDup__5                                          |     7|
|526   |            i_sync_src_request_id                            |sync_bits__xdcDup__6                                          |     6|
|527   |            i_sync_status_src                                |sync_bits                                                     |     8|
|528   |          i_up_axi                                           |up_axi__parameterized0                                        |   382|
|529   |      util_ad9361_adc_pack                                   |system_util_ad9361_adc_pack_0                                 |  4508|
|530   |        inst                                                 |util_cpack                                                    |  4508|
|531   |          \g_dsf[0].i_dsf                                    |util_cpack_dsf                                                |   413|
|532   |          \g_dsf[1].i_dsf                                    |util_cpack_dsf__parameterized0                                |   301|
|533   |          \g_dsf[2].i_dsf                                    |util_cpack_dsf__parameterized1                                |   509|
|534   |          \g_dsf[3].i_dsf                                    |util_cpack_dsf__parameterized2                                |    68|
|535   |          \g_mux[0].i_mux                                    |util_cpack_mux                                                |  2850|
|536   |      clkdiv_reset                                           |system_clkdiv_reset_0                                         |    66|
|537   |        U0                                                   |proc_sys_reset                                                |    66|
|538   |          EXT_LPF                                            |lpf                                                           |    23|
|539   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                       |cdc_sync__parameterized1                                      |     6|
|540   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                       |cdc_sync__parameterized0                                      |     6|
|541   |          SEQ                                                |sequence_psr_0                                                |    38|
|542   |            SEQ_COUNTER                                      |proc_sys_reset_v5_0_9_upcnt_n_1                               |    13|
|543   |      sys_rstgen                                             |system_sys_rstgen_0                                           |    62|
|544   |        U0                                                   |proc_sys_reset__parameterized1                                |    62|
|545   |          EXT_LPF                                            |lpf__parameterized0                                           |    19|
|546   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                       |cdc_sync__parameterized3                                      |     6|
|547   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                       |cdc_sync__parameterized2                                      |     5|
|548   |          SEQ                                                |sequence_psr                                                  |    38|
|549   |            SEQ_COUNTER                                      |proc_sys_reset_v5_0_9_upcnt_n                                 |    13|
|550   |      util_ad9361_tdd_sync                                   |system_util_ad9361_tdd_sync_0                                 |   109|
|551   |        inst                                                 |util_tdd_sync                                                 |   109|
|552   |          i_tdd_sync                                         |util_pulse_gen                                                |   106|
|553   |      sys_ps7_ENET1_GMII_RX_CLK_GND                          |system_sys_ps7_ENET1_GMII_RX_CLK_GND_0                        |     0|
|554   |      sys_ps7_ENET1_GMII_TX_CLK_GND                          |system_sys_ps7_ENET1_GMII_TX_CLK_GND_0                        |     0|
|555   |      sys_logic_inv                                          |system_sys_logic_inv_0                                        |     1|
|556   |      sys_concat_intc                                        |system_sys_concat_intc_0                                      |     0|
|557   |      concat_logic                                           |system_concat_logic_0                                         |     0|
|558   |      clkdiv_sel_logic                                       |system_clkdiv_sel_logic_0                                     |     1|
|559   |      clkdiv                                                 |system_clkdiv_0                                               |     3|
|560   |        inst                                                 |util_clkdiv                                                   |     3|
+------+-------------------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:45 ; elapsed = 00:04:45 . Memory (MB): peak = 1426.230 ; gain = 1216.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1612 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:03:46 . Memory (MB): peak = 1426.230 ; gain = 715.129
Synthesis Optimization Complete : Time (s): cpu = 00:03:45 ; elapsed = 00:04:46 . Memory (MB): peak = 1426.230 ; gain = 1216.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2054 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
Sourcing Tcl File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl]
Finished Sourcing Tcl File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl]
Sourcing Tcl File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl]
Finished Sourcing Tcl File [c:/Users/acozma/Documents/GitHub/MathWorks_tools/targeting_models/ADSB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ipshared/analog.com/axi_dmac_v1_0/bd.tcl]
INFO: [Opt 31-138] Pushed 2 inverter(s) to 65 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 157 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 3 instances
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 1 instances
  DSP48E => DSP48E1: 56 instances
  FDR => FDRE: 27 instances
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 8 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
1393 Infos, 349 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:52 ; elapsed = 00:04:51 . Memory (MB): peak = 1426.230 ; gain = 1093.555
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1426.230 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.294 . Memory (MB): peak = 1426.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 13:46:53 2017...
