sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog fifo_generator_v13_1_1 "../../../ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog fifo_generator_v13_1_1 "../../../ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_infrastructure_v1_1_0 "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_infrastructure_v1_1_0 "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_infrastructure_v1_1_0 "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_infrastructure_v1_1_0 "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_infrastructure_v1_1_0 "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_infrastructure_v1_1_0 "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_infrastructure_v1_1_0 "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_cdc_handshake.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_broadcaster_v1_1_9 "../../../ipstatic/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_core.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_fifo_generator_0_1/sim/design_1_fifo_generator_0_1.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_register_slice_v1_1_9 "../../../ipstatic/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_register_slice_v1_1_9 "../../../ipstatic/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_arb_rr.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_arb_trr.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_axisc_decoder.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_axisc_transfer_mux.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_axisc_arb_responder.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_axis_switch_arbiter.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_dynamic_priority_encoder.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_axi_ctrl_read.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_axi_ctrl_write.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_axi_ctrl_top.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_static_router_config_dp.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_static_router_config.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_static_router.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_reg_bank_16x32.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog axis_switch_v1_1_9 "../../../ipstatic/axis_switch_v1_1/hdl/verilog/axis_switch_v1_1_axis_switch.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_switch_0_0/sim/design_1_axis_switch_0_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_switch_0_1/sim/design_1_axis_switch_0_1.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_dist_split_0/hdl/tdata_design_1_dist_split_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_dist_split_0/hdl/tuser_design_1_dist_split_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_dist_split_0/hdl/top_design_1_dist_split_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_dist_split_0/sim/design_1_dist_split_0.v" --include "../../../ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../ipstatic/clk_wiz_v5_3"

verilog xil_defaultlib "glbl.v"

nosort
