// Seed: 3383104797
module module_0;
  assign id_1 = 1;
  assign id_1 = 1;
  assign module_3.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3 ? 1 : 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
endmodule
module module_2 ();
  assign id_1 = id_1 !== 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3;
  reg id_2;
  assign id_1 = 1;
  assign id_2 = 1;
  always
    if (1 | id_1) assign id_2 = id_1 == {1{id_2}};
    else $display(1 + 1'b0);
  module_0 modCall_1 ();
  generate
    initial id_1 = 1'b0;
  endgenerate
  assign id_2 = id_2;
  reg  id_3;
  wire id_4;
  assign id_2 = id_3;
  reg id_5, id_6, id_7, id_8;
  always id_2 <= 1;
  always id_3 = 1;
  wire id_9;
  assign id_7 = id_2;
endmodule
