#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19e11a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19e1330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x19eed10 .functor NOT 1, L_0x1a1ae60, C4<0>, C4<0>, C4<0>;
L_0x1a1abc0 .functor XOR 1, L_0x1a1aa60, L_0x1a1ab20, C4<0>, C4<0>;
L_0x1a1ad50 .functor XOR 1, L_0x1a1abc0, L_0x1a1ac80, C4<0>, C4<0>;
v0x1a16020_0 .net *"_ivl_10", 0 0, L_0x1a1ac80;  1 drivers
v0x1a16120_0 .net *"_ivl_12", 0 0, L_0x1a1ad50;  1 drivers
v0x1a16200_0 .net *"_ivl_2", 0 0, L_0x1a17f80;  1 drivers
v0x1a162c0_0 .net *"_ivl_4", 0 0, L_0x1a1aa60;  1 drivers
v0x1a163a0_0 .net *"_ivl_6", 0 0, L_0x1a1ab20;  1 drivers
v0x1a164d0_0 .net *"_ivl_8", 0 0, L_0x1a1abc0;  1 drivers
v0x1a165b0_0 .net "a", 0 0, v0x1a12620_0;  1 drivers
v0x1a16650_0 .net "b", 0 0, v0x1a126c0_0;  1 drivers
v0x1a166f0_0 .net "c", 0 0, v0x1a12760_0;  1 drivers
v0x1a16790_0 .var "clk", 0 0;
v0x1a16830_0 .net "d", 0 0, v0x1a128a0_0;  1 drivers
v0x1a168d0_0 .net "q_dut", 0 0, L_0x1a1a900;  1 drivers
v0x1a16970_0 .net "q_ref", 0 0, L_0x1a17010;  1 drivers
v0x1a16a10_0 .var/2u "stats1", 159 0;
v0x1a16ab0_0 .var/2u "strobe", 0 0;
v0x1a16b50_0 .net "tb_match", 0 0, L_0x1a1ae60;  1 drivers
v0x1a16c10_0 .net "tb_mismatch", 0 0, L_0x19eed10;  1 drivers
v0x1a16cd0_0 .net "wavedrom_enable", 0 0, v0x1a12990_0;  1 drivers
v0x1a16d70_0 .net "wavedrom_title", 511 0, v0x1a12a30_0;  1 drivers
L_0x1a17f80 .concat [ 1 0 0 0], L_0x1a17010;
L_0x1a1aa60 .concat [ 1 0 0 0], L_0x1a17010;
L_0x1a1ab20 .concat [ 1 0 0 0], L_0x1a1a900;
L_0x1a1ac80 .concat [ 1 0 0 0], L_0x1a17010;
L_0x1a1ae60 .cmp/eeq 1, L_0x1a17f80, L_0x1a1ad50;
S_0x19e14c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x19e1330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x19ccea0 .functor NOT 1, v0x1a12620_0, C4<0>, C4<0>, C4<0>;
L_0x19e1c20 .functor XOR 1, L_0x19ccea0, v0x1a126c0_0, C4<0>, C4<0>;
L_0x19eed80 .functor XOR 1, L_0x19e1c20, v0x1a12760_0, C4<0>, C4<0>;
L_0x1a17010 .functor XOR 1, L_0x19eed80, v0x1a128a0_0, C4<0>, C4<0>;
v0x19eef80_0 .net *"_ivl_0", 0 0, L_0x19ccea0;  1 drivers
v0x19ef020_0 .net *"_ivl_2", 0 0, L_0x19e1c20;  1 drivers
v0x19ccff0_0 .net *"_ivl_4", 0 0, L_0x19eed80;  1 drivers
v0x19cd090_0 .net "a", 0 0, v0x1a12620_0;  alias, 1 drivers
v0x1a119e0_0 .net "b", 0 0, v0x1a126c0_0;  alias, 1 drivers
v0x1a11af0_0 .net "c", 0 0, v0x1a12760_0;  alias, 1 drivers
v0x1a11bb0_0 .net "d", 0 0, v0x1a128a0_0;  alias, 1 drivers
v0x1a11c70_0 .net "q", 0 0, L_0x1a17010;  alias, 1 drivers
S_0x1a11dd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x19e1330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1a12620_0 .var "a", 0 0;
v0x1a126c0_0 .var "b", 0 0;
v0x1a12760_0 .var "c", 0 0;
v0x1a12800_0 .net "clk", 0 0, v0x1a16790_0;  1 drivers
v0x1a128a0_0 .var "d", 0 0;
v0x1a12990_0 .var "wavedrom_enable", 0 0;
v0x1a12a30_0 .var "wavedrom_title", 511 0;
E_0x19dc100/0 .event negedge, v0x1a12800_0;
E_0x19dc100/1 .event posedge, v0x1a12800_0;
E_0x19dc100 .event/or E_0x19dc100/0, E_0x19dc100/1;
E_0x19dc350 .event posedge, v0x1a12800_0;
E_0x19c59f0 .event negedge, v0x1a12800_0;
S_0x1a12120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1a11dd0;
 .timescale -12 -12;
v0x1a12320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a12420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1a11dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a12b90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x19e1330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1a17140 .functor NOT 1, v0x1a12620_0, C4<0>, C4<0>, C4<0>;
L_0x1a171b0 .functor NOT 1, v0x1a126c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a17240 .functor AND 1, L_0x1a17140, L_0x1a171b0, C4<1>, C4<1>;
L_0x1a17300 .functor NOT 1, v0x1a12760_0, C4<0>, C4<0>, C4<0>;
L_0x1a173a0 .functor AND 1, L_0x1a17240, L_0x1a17300, C4<1>, C4<1>;
L_0x1a174b0 .functor AND 1, L_0x1a173a0, v0x1a128a0_0, C4<1>, C4<1>;
L_0x1a175b0 .functor NOT 1, v0x1a12620_0, C4<0>, C4<0>, C4<0>;
L_0x1a17620 .functor NOT 1, v0x1a126c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a176e0 .functor AND 1, L_0x1a175b0, L_0x1a17620, C4<1>, C4<1>;
L_0x1a177f0 .functor AND 1, L_0x1a176e0, v0x1a12760_0, C4<1>, C4<1>;
L_0x1a17910 .functor NOT 1, v0x1a128a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a17980 .functor AND 1, L_0x1a177f0, L_0x1a17910, C4<1>, C4<1>;
L_0x1a17ab0 .functor OR 1, L_0x1a174b0, L_0x1a17980, C4<0>, C4<0>;
L_0x1a17bc0 .functor NOT 1, v0x1a12620_0, C4<0>, C4<0>, C4<0>;
L_0x1a17a40 .functor AND 1, L_0x1a17bc0, v0x1a126c0_0, C4<1>, C4<1>;
L_0x1a17d00 .functor NOT 1, v0x1a12760_0, C4<0>, C4<0>, C4<0>;
L_0x1a17e00 .functor AND 1, L_0x1a17a40, L_0x1a17d00, C4<1>, C4<1>;
L_0x1a17f10 .functor NOT 1, v0x1a128a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a18020 .functor AND 1, L_0x1a17e00, L_0x1a17f10, C4<1>, C4<1>;
L_0x1a18130 .functor OR 1, L_0x1a17ab0, L_0x1a18020, C4<0>, C4<0>;
L_0x1a182f0 .functor NOT 1, v0x1a12620_0, C4<0>, C4<0>, C4<0>;
L_0x1a18470 .functor AND 1, L_0x1a182f0, v0x1a126c0_0, C4<1>, C4<1>;
L_0x1a18700 .functor AND 1, L_0x1a18470, v0x1a12760_0, C4<1>, C4<1>;
L_0x1a188d0 .functor AND 1, L_0x1a18700, v0x1a128a0_0, C4<1>, C4<1>;
L_0x1a18b70 .functor OR 1, L_0x1a18130, L_0x1a188d0, C4<0>, C4<0>;
L_0x1a18c80 .functor NOT 1, v0x1a126c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a18dd0 .functor AND 1, v0x1a12620_0, L_0x1a18c80, C4<1>, C4<1>;
L_0x1a18e90 .functor NOT 1, v0x1a12760_0, C4<0>, C4<0>, C4<0>;
L_0x1a18ff0 .functor AND 1, L_0x1a18dd0, L_0x1a18e90, C4<1>, C4<1>;
L_0x1a19100 .functor NOT 1, v0x1a128a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a19270 .functor AND 1, L_0x1a18ff0, L_0x1a19100, C4<1>, C4<1>;
L_0x1a19380 .functor OR 1, L_0x1a18b70, L_0x1a19270, C4<0>, C4<0>;
L_0x1a195a0 .functor NOT 1, v0x1a126c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a19610 .functor AND 1, v0x1a12620_0, L_0x1a195a0, C4<1>, C4<1>;
L_0x1a197f0 .functor AND 1, L_0x1a19610, v0x1a12760_0, C4<1>, C4<1>;
L_0x1a198b0 .functor AND 1, L_0x1a197f0, v0x1a128a0_0, C4<1>, C4<1>;
L_0x1a19aa0 .functor OR 1, L_0x1a19380, L_0x1a198b0, C4<0>, C4<0>;
L_0x1a19bb0 .functor AND 1, v0x1a12620_0, v0x1a126c0_0, C4<1>, C4<1>;
L_0x1a19d60 .functor NOT 1, v0x1a12760_0, C4<0>, C4<0>, C4<0>;
L_0x1a19dd0 .functor AND 1, L_0x1a19bb0, L_0x1a19d60, C4<1>, C4<1>;
L_0x1a1a030 .functor AND 1, L_0x1a19dd0, v0x1a128a0_0, C4<1>, C4<1>;
L_0x1a1a0f0 .functor OR 1, L_0x1a19aa0, L_0x1a1a030, C4<0>, C4<0>;
L_0x1a1a360 .functor AND 1, v0x1a12620_0, v0x1a126c0_0, C4<1>, C4<1>;
L_0x1a1a3d0 .functor AND 1, L_0x1a1a360, v0x1a12760_0, C4<1>, C4<1>;
L_0x1a1a600 .functor NOT 1, v0x1a128a0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1a670 .functor AND 1, L_0x1a1a3d0, L_0x1a1a600, C4<1>, C4<1>;
L_0x1a1a900 .functor OR 1, L_0x1a1a0f0, L_0x1a1a670, C4<0>, C4<0>;
v0x1a12e80_0 .net *"_ivl_0", 0 0, L_0x1a17140;  1 drivers
v0x1a12f60_0 .net *"_ivl_10", 0 0, L_0x1a174b0;  1 drivers
v0x1a13040_0 .net *"_ivl_12", 0 0, L_0x1a175b0;  1 drivers
v0x1a13130_0 .net *"_ivl_14", 0 0, L_0x1a17620;  1 drivers
v0x1a13210_0 .net *"_ivl_16", 0 0, L_0x1a176e0;  1 drivers
v0x1a13340_0 .net *"_ivl_18", 0 0, L_0x1a177f0;  1 drivers
v0x1a13420_0 .net *"_ivl_2", 0 0, L_0x1a171b0;  1 drivers
v0x1a13500_0 .net *"_ivl_20", 0 0, L_0x1a17910;  1 drivers
v0x1a135e0_0 .net *"_ivl_22", 0 0, L_0x1a17980;  1 drivers
v0x1a136c0_0 .net *"_ivl_24", 0 0, L_0x1a17ab0;  1 drivers
v0x1a137a0_0 .net *"_ivl_26", 0 0, L_0x1a17bc0;  1 drivers
v0x1a13880_0 .net *"_ivl_28", 0 0, L_0x1a17a40;  1 drivers
v0x1a13960_0 .net *"_ivl_30", 0 0, L_0x1a17d00;  1 drivers
v0x1a13a40_0 .net *"_ivl_32", 0 0, L_0x1a17e00;  1 drivers
v0x1a13b20_0 .net *"_ivl_34", 0 0, L_0x1a17f10;  1 drivers
v0x1a13c00_0 .net *"_ivl_36", 0 0, L_0x1a18020;  1 drivers
v0x1a13ce0_0 .net *"_ivl_38", 0 0, L_0x1a18130;  1 drivers
v0x1a13dc0_0 .net *"_ivl_4", 0 0, L_0x1a17240;  1 drivers
v0x1a13ea0_0 .net *"_ivl_40", 0 0, L_0x1a182f0;  1 drivers
v0x1a13f80_0 .net *"_ivl_42", 0 0, L_0x1a18470;  1 drivers
v0x1a14060_0 .net *"_ivl_44", 0 0, L_0x1a18700;  1 drivers
v0x1a14140_0 .net *"_ivl_46", 0 0, L_0x1a188d0;  1 drivers
v0x1a14220_0 .net *"_ivl_48", 0 0, L_0x1a18b70;  1 drivers
v0x1a14300_0 .net *"_ivl_50", 0 0, L_0x1a18c80;  1 drivers
v0x1a143e0_0 .net *"_ivl_52", 0 0, L_0x1a18dd0;  1 drivers
v0x1a144c0_0 .net *"_ivl_54", 0 0, L_0x1a18e90;  1 drivers
v0x1a145a0_0 .net *"_ivl_56", 0 0, L_0x1a18ff0;  1 drivers
v0x1a14680_0 .net *"_ivl_58", 0 0, L_0x1a19100;  1 drivers
v0x1a14760_0 .net *"_ivl_6", 0 0, L_0x1a17300;  1 drivers
v0x1a14840_0 .net *"_ivl_60", 0 0, L_0x1a19270;  1 drivers
v0x1a14920_0 .net *"_ivl_62", 0 0, L_0x1a19380;  1 drivers
v0x1a14a00_0 .net *"_ivl_64", 0 0, L_0x1a195a0;  1 drivers
v0x1a14ae0_0 .net *"_ivl_66", 0 0, L_0x1a19610;  1 drivers
v0x1a14dd0_0 .net *"_ivl_68", 0 0, L_0x1a197f0;  1 drivers
v0x1a14eb0_0 .net *"_ivl_70", 0 0, L_0x1a198b0;  1 drivers
v0x1a14f90_0 .net *"_ivl_72", 0 0, L_0x1a19aa0;  1 drivers
v0x1a15070_0 .net *"_ivl_74", 0 0, L_0x1a19bb0;  1 drivers
v0x1a15150_0 .net *"_ivl_76", 0 0, L_0x1a19d60;  1 drivers
v0x1a15230_0 .net *"_ivl_78", 0 0, L_0x1a19dd0;  1 drivers
v0x1a15310_0 .net *"_ivl_8", 0 0, L_0x1a173a0;  1 drivers
v0x1a153f0_0 .net *"_ivl_80", 0 0, L_0x1a1a030;  1 drivers
v0x1a154d0_0 .net *"_ivl_82", 0 0, L_0x1a1a0f0;  1 drivers
v0x1a155b0_0 .net *"_ivl_84", 0 0, L_0x1a1a360;  1 drivers
v0x1a15690_0 .net *"_ivl_86", 0 0, L_0x1a1a3d0;  1 drivers
v0x1a15770_0 .net *"_ivl_88", 0 0, L_0x1a1a600;  1 drivers
v0x1a15850_0 .net *"_ivl_90", 0 0, L_0x1a1a670;  1 drivers
v0x1a15930_0 .net "a", 0 0, v0x1a12620_0;  alias, 1 drivers
v0x1a159d0_0 .net "b", 0 0, v0x1a126c0_0;  alias, 1 drivers
v0x1a15ac0_0 .net "c", 0 0, v0x1a12760_0;  alias, 1 drivers
v0x1a15bb0_0 .net "d", 0 0, v0x1a128a0_0;  alias, 1 drivers
v0x1a15ca0_0 .net "q", 0 0, L_0x1a1a900;  alias, 1 drivers
S_0x1a15e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x19e1330;
 .timescale -12 -12;
E_0x19dbea0 .event anyedge, v0x1a16ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a16ab0_0;
    %nor/r;
    %assign/vec4 v0x1a16ab0_0, 0;
    %wait E_0x19dbea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a11dd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a128a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a12760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a126c0_0, 0;
    %assign/vec4 v0x1a12620_0, 0;
    %wait E_0x19c59f0;
    %wait E_0x19dc350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a128a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a12760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a126c0_0, 0;
    %assign/vec4 v0x1a12620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19dc100;
    %load/vec4 v0x1a12620_0;
    %load/vec4 v0x1a126c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a12760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a128a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a128a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a12760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a126c0_0, 0;
    %assign/vec4 v0x1a12620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a12420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19dc100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1a128a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a12760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a126c0_0, 0;
    %assign/vec4 v0x1a12620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19e1330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a16790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a16ab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19e1330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a16790_0;
    %inv;
    %store/vec4 v0x1a16790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19e1330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a12800_0, v0x1a16c10_0, v0x1a165b0_0, v0x1a16650_0, v0x1a166f0_0, v0x1a16830_0, v0x1a16970_0, v0x1a168d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19e1330;
T_7 ;
    %load/vec4 v0x1a16a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a16a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a16a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a16a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a16a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a16a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a16a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19e1330;
T_8 ;
    %wait E_0x19dc100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a16a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a16a10_0, 4, 32;
    %load/vec4 v0x1a16b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a16a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a16a10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a16a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a16a10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a16970_0;
    %load/vec4 v0x1a16970_0;
    %load/vec4 v0x1a168d0_0;
    %xor;
    %load/vec4 v0x1a16970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a16a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a16a10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a16a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a16a10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit2/iter0/response4/top_module.sv";
