Running: F:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Nisal Dilshan/Desktop/FYP/ISE projects/1/elbert_tutorial/test_bench_isim_beh.exe -prj C:/Users/Nisal Dilshan/Desktop/FYP/ISE projects/1/elbert_tutorial/test_bench_beh.prj work.test_bench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Nisal Dilshan/Desktop/FYP/ISE projects/1/elbert_tutorial/SignedMultiplier_16bit.v" into library work
Analyzing Verilog file "C:/Users/Nisal Dilshan/Desktop/FYP/ISE projects/1/elbert_tutorial/elbertNotGate.v" into library work
Analyzing Verilog file "C:/Users/Nisal Dilshan/Desktop/FYP/ISE projects/1/elbert_tutorial/test_bench.v" into library work
Analyzing Verilog file "F:/XilinxISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module SignedMultiplier_16bit
Compiling module elbertNotGate
Compiling module test_bench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/Nisal Dilshan/Desktop/FYP/ISE projects/1/elbert_tutorial/test_bench_isim_beh.exe
Fuse Memory Usage: 27948 KB
Fuse CPU Usage: 468 ms
