# âŒâ­•

## XOR Gate Using NAND â€“ Structural VHDL Design

This project demonstrates a **2-input XOR gate** built using **only NAND gates**, modeled structurally in VHDL. Structural modeling highlights how complex logic can be synthesized from basic gates.

---

## ğŸ“„ Design Details

- **Inputs:**  
  `A`, `B` â€“ 1-bit standard logic inputs

- **Output:**  
  `C` â€“ XOR output of A and B (`C = A âŠ• B`)

- **Gate Components Used:**  
  All logic is realized using only `NAND_2` gates from the `Gates` library.

---

## ğŸ”§ Structural Breakdown

C = (A âŠ• B) = NAND (NAND (A, NAND (A, B)), NAND (B, NAND (A, B)))


This translates to the following internal structure:

| Signal | Expression        |
|--------|-------------------|
| W1     | A NAND B          |
| W2     | A NAND W1         |
| W3     | B NAND W1         |
| C      | W2 NAND W3        |

---

## ğŸ§ª Verification

To test correctness:
- Apply all combinations of inputs A and B (`00`, `01`, `10`, `11`)
- Expected output for `C`:

| A | B | C (A âŠ• B) |
|---|---|-----------|
| 0 | 0 |     0     |
| 0 | 1 |     1     |
| 1 | 0 |     1     |
| 1 | 1 |     0     |

---

âš ï¸ **Disclaimer:** While the VHDL design (`xor_gate.vhdl`) is authored by me, the testbench, DUT, waveform tracefiles, and the `Gates` package are provided by Wadhwani Electronics Laboratory, IIT Bombay for academic evaluation. I do not claim ownership of these support filesâ€”they are used strictly for educational purposes.
