[07/03 15:17:46      0s] 
[07/03 15:17:46      0s] Cadence Innovus(TM) Implementation System.
[07/03 15:17:46      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/03 15:17:46      0s] 
[07/03 15:17:46      0s] Version:	v23.14-s088_1, built Fri Feb 28 12:25:44 PST 2025
[07/03 15:17:46      0s] Options:	
[07/03 15:17:46      0s] Date:		Thu Jul  3 15:17:46 2025
[07/03 15:17:46      0s] Host:		exotic-rhel (x86_64 w/Linux 4.18.0-553.56.1.el8_10.x86_64) (1core*2cpus*Intel(R) Core(TM) i5-5300U CPU @ 2.30GHz 3072KB)
[07/03 15:17:46      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[07/03 15:17:46      0s] 
[07/03 15:17:46      0s] License:
[07/03 15:17:56      0s] 		[15:17:56.304586] Configured Lic search path (23.02-s006): /run/media/exotic/Cadence/Installed/license/license_x.dat:/run/media/exotic/Cadence/Installed/license/license_mentors.dat

[07/03 15:17:58      1s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[07/03 15:17:58      1s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/03 15:19:02     86s] Memory management switch to non-aggressive memory release mode.
[07/03 15:19:02     86s] 
[07/03 15:19:02     86s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[07/03 15:19:02     86s] 
[07/03 15:19:11     91s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.14-s088_1 (64bit) 02/28/2025 12:25 (Linux 3.10.0-693.el7.x86_64)
[07/03 15:19:21     97s] @(#)CDS: NanoRoute 23.14-s088_1 NR250219-0822/23_14-UB (database version 18.20.661) {superthreading v2.20}
[07/03 15:19:21     97s] @(#)CDS: AAE 23.14-s018 (64bit) 02/28/2025 (Linux 3.10.0-693.el7.x86_64)
[07/03 15:19:21     97s] @(#)CDS: CTE 23.14-s036_1 () Feb 22 2025 01:17:26 ( )
[07/03 15:19:21     97s] @(#)CDS: SYNTECH 23.14-s010_1 () Feb 19 2025 23:56:49 ( )
[07/03 15:19:21     97s] @(#)CDS: CPE v23.14-s082
[07/03 15:19:21     97s] @(#)CDS: IQuantus/TQuantus 23.1.1-s336 (64bit) Mon Jan 20 22:11:00 PST 2025 (Linux 3.10.0-693.el7.x86_64)
[07/03 15:19:21     97s] @(#)CDS: OA 22.61-p020 Fri Nov  1 12:14:48 2024
[07/03 15:19:21     97s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[07/03 15:19:21     97s] @(#)CDS: RCDB 11.15.0
[07/03 15:19:21     97s] @(#)CDS: STYLUS 23.16-e002_1 (01/09/2025 16:47 PST)
[07/03 15:19:21     97s] @(#)CDS: IntegrityPlanner-23.14-17034 (23.14) (2025-02-20 15:50:05+0800)
[07/03 15:19:21     97s] @(#)CDS: SYNTHESIS_ENGINE 23.14-s090
[07/03 15:19:21     97s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6317_084f5130-8751-484e-b9ac-2d46af662003_exotic-rhel_exotic_He8XVO.

[07/03 15:19:22     97s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[07/03 15:19:31    103s] Info: Process UID = 6317 / 084f5130-8751-484e-b9ac-2d46af662003 / He8XZD94E9
[07/03 15:19:31    104s] 
[07/03 15:19:31    104s] **INFO:  MMMC transition support version v31-84 
[07/03 15:19:31    104s] 
[07/03 15:19:31    104s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/03 15:19:31    104s] <CMD> suppressMessage ENCEXT-2799
[07/03 15:19:32    104s] <CMD> getVersion
[07/03 15:19:32    104s] <CMD> getVersion
[07/03 15:19:34    104s] <CMD> getVersion
[07/03 15:19:40    104s] [INFO] Loading PVS 24.10 fill procedures
[07/03 15:19:40    105s] <CMD> win
[07/03 15:21:25    117s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[07/03 15:21:25    117s] <CMD> set ::dft::debug_attribute 0
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_constraint_performance_statistics_precision 2
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_efficient_set_timing_derate 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_diskcaching_io_performance 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_dump_reset_clock 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_efficient_clocks_collection 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_efficient_hier_obj 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_efficient_save_mode 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_input_port_path_group_tag 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_input_port_path_group_tag 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_enable_view_pruning_enhancements 4
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_is_imm_info_cached 0
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_latch_period_based_threshold 0.0001
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    117s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[07/03 15:21:25    118s] <CMD> set dbgDualViewAwareXTree 1
[07/03 15:21:25    118s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[07/03 15:21:25    118s] <CMD> set defHierChar /
[07/03 15:21:25    118s] <CMD> set distributed_client_message_echo 1
[07/03 15:21:25    118s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[07/03 15:21:25    118s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[07/03 15:21:25    118s] <CMD> set enc_before_startup_file 0
[07/03 15:21:25    118s] <CMD> set enc_check_rename_command_name 1
[07/03 15:21:25    118s] <CMD> set enc_enable_print_mode_command_reset_options 1
[07/03 15:21:25    118s] <CMD> set init_design_settop 0
[07/03 15:21:25    118s] <CMD> set init_gnd_net {VSS iovss vss}
[07/03 15:21:25    118s] <CMD> set init_lef_file {../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef}
[07/03 15:21:25    118s] <CMD> set init_mmmc_file Fabric_MMMC.view
[07/03 15:21:25    118s] <CMD> set init_pwr_net {VDD iovdd vdd}
[07/03 15:21:25    118s] <CMD> set init_verilog SRC/fabric_netlists.v
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set latch_time_borrow_mode max_borrow
[07/03 15:21:25    118s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[07/03 15:21:25    118s] <CMD> set pegDefaultResScaleFactor 1
[07/03 15:21:25    118s] <CMD> set pegDetailResScaleFactor 1
[07/03 15:21:25    118s] <CMD> set pegEnableDualViewForTQuantus 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[07/03 15:21:25    118s] <CMD> set spgUnflattenIlmInCheckPlace 2
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_aocv_efficient_accurate_mode 1
[07/03 15:21:25    118s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> suppressMessage -silent GLOBAL-100
[07/03 15:21:25    118s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/03 15:21:25    118s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> suppressMessage -silent GLOBAL-100
[07/03 15:21:25    118s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/03 15:21:25    118s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_clock_root_frequency_compatibility 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_constraint_efficient_lib_pin 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_constraint_enable_add_brackets_name 0
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_constraint_enable_efficient_all_register_flow 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_constraint_enable_efficient_mode 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_constraint_enable_efficient_timing_update 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_disable_efficient_derate_mode 1
[07/03 15:21:25    118s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> suppressMessage -silent GLOBAL-100
[07/03 15:21:25    118s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/03 15:21:25    118s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> suppressMessage -silent GLOBAL-100
[07/03 15:21:25    118s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/03 15:21:25    118s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[07/03 15:21:25    118s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_enable_multi_threaded_reporting 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_enable_new_power_view_mode 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_enable_view_based_tlatch_mode 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_extract_model_disable_3d_arcs 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_extract_model_improved_waveform_cache 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[07/03 15:21:25    118s] <CMD> set timing_library_ca_derate_data_consistency 0
[07/03 15:21:25    118s] <CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
[07/03 15:21:25    118s] <CMD> set timing_library_refactor_db_arc_processing 1
[07/03 15:21:25    118s] <CMD> set timing_library_refactor_db_arc_processing3 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_path_based_override_distance 1e+30
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_backward_compatible_to_adjust 0
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_enable_efficient_collection_handling 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_enable_efficient_cone_marking 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_enable_improved_drv_reporting 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_enable_variable_verbose_fields 0
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_latch_analysis_compatibility 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_path_collection_ignore_unsupported_argument 1
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> get_message -id GLOBAL-100 -suppress
[07/03 15:21:25    118s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[07/03 15:21:25    118s] <CMD> set defStreamOutCheckUncolored false
[07/03 15:21:25    118s] <CMD> set init_lef_check_antenna 1
[07/03 15:21:25    118s] <CMD> set init_verilog_tolerate_port_mismatch 0
[07/03 15:21:25    118s] <CMD> set lefdefInputCheckColoredShape 0
[07/03 15:21:25    118s] <CMD> set load_netlist_ignore_undefined_cell 1
[07/03 15:21:25    118s] <CMD> set init_design_uniquify 1
[07/03 15:21:25    118s] <CMD> init_design
[07/03 15:21:27    118s] #% Begin Load MMMC data ... (date=07/03 15:21:27, mem=1489.3M)
[07/03 15:21:27    118s] #% End Load MMMC data ... (date=07/03 15:21:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1490.8M, current mem=1490.8M)
[07/03 15:21:27    118s] 
[07/03 15:21:27    118s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ...
[07/03 15:21:28    118s] 
[07/03 15:21:28    118s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ...
[07/03 15:21:28    118s] Set DBUPerIGU to M1 pitch 480.
[07/03 15:21:28    118s] 
[07/03 15:21:28    118s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef ...
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-200' for more detail.
[07/03 15:21:28    118s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[07/03 15:21:28    118s] To increase the message display limit, refer to the product command reference manual.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/03 15:21:28    118s] Type 'man IMPLF-201' for more detail.
[07/03 15:21:28    118s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/03 15:21:28    118s] Loading view definition file from Fabric_MMMC.view
[07/03 15:21:28    118s] Reading MAX_TIMING timing library '/run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p35V_125C.lib' ...
[07/03 15:21:30    119s] Read 78 cells in library 'sg13g2_stdcell_slow_1p35V_125C' 
[07/03 15:21:30    119s] Reading MIN_TIMING timing library '/run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[07/03 15:21:30    120s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[07/03 15:21:30    120s] Ending "PreSetAnalysisView" (total cpu=0:00:01.2, real=0:00:02.0, peak res=1490.8M, current mem=1459.8M)
[07/03 15:21:30    120s] *** End library_loading (cpu=0.02min, real=0.03min, mem=74.5M, fe_cpu=2.07min, fe_real=3.73min, fe_mem=1882.3M) ***
[07/03 15:21:30    120s] #% Begin Load netlist data ... (date=07/03 15:21:30, mem=1459.9M)
[07/03 15:21:30    120s] *** Begin netlist parsing (mem=1882.3M) ***
[07/03 15:21:30    120s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[07/03 15:21:30    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:30    120s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[07/03 15:21:30    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[07/03 15:21:31    120s] Type 'man IMPVL-159' for more detail.
[07/03 15:21:31    120s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/03 15:21:31    120s] To increase the message display limit, refer to the product command reference manual.
[07/03 15:21:31    120s] Created 78 new cells from 2 timing libraries.
[07/03 15:21:31    120s] Reading netlist ...
[07/03 15:21:31    120s] Backslashed names will retain backslash and a trailing blank character.
[07/03 15:21:31    120s] Reading verilog netlist 'SRC/fabric_netlists.v'
[07/03 15:21:31    120s] 
[07/03 15:21:31    120s] *** Memory Usage v#2 (Current mem = 1882.262M, initial mem = 839.773M) ***
[07/03 15:21:31    120s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1882.3M) ***
[07/03 15:21:31    120s] #% End Load netlist data ... (date=07/03 15:21:31, total cpu=0:00:00.3, real=0:00:01.0, peak res=1469.7M, current mem=1469.7M)
[07/03 15:21:31    120s] Ignoring unreferenced cell dffr1.
[07/03 15:21:31    120s] Ignoring unreferenced cell MULTI_MODE_DFFSRQ.
[07/03 15:21:31    120s] Warning: The top level cell is ambiguous.
[07/03 15:21:31    120s] Setting top level cell to be fpga_top.
[07/03 15:21:32    121s] Hooked 156 DB cells to tlib cells.
[07/03 15:21:32    121s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1479.1M, current mem=1479.1M)
[07/03 15:21:32    121s] Starting recursive module instantiation check.
[07/03 15:21:32    121s] No recursion found.
[07/03 15:21:32    121s] Building hierarchical netlist for Cell fpga_top ...
[07/03 15:21:32    121s] ***** UseNewTieNetMode *****.
[07/03 15:21:33    122s] *** Netlist is NOT unique.
[07/03 15:21:34    122s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[07/03 15:21:34    122s] ** info: there are 241 modules.
[07/03 15:21:34    122s] ** info: there are 50221 stdCell insts.
[07/03 15:21:34    122s] ** info: there are 50221 stdCell insts with at least one signal pin.
[07/03 15:21:34    122s] ** info: there are 71 Pad insts.
[07/03 15:21:34    122s] 
[07/03 15:21:34    122s] *** Memory Usage v#2 (Current mem = 1945.762M, initial mem = 839.773M) ***
[07/03 15:21:36    124s] Initializing I/O assignment ...
[07/03 15:21:36    124s] Adjusting Core to Bottom to: 0.1800.
[07/03 15:21:36    124s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/03 15:21:36    124s] Type 'man IMPFP-3961' for more detail.
[07/03 15:21:36    124s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[07/03 15:21:36    124s] Start create_tracks
[07/03 15:21:36    124s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/03 15:21:44    126s] Extraction setup Started for TopCell fpga_top 
[07/03 15:21:44    126s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/03 15:21:44    126s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2773' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2773' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/03 15:21:44    126s] Type 'man IMPEXT-2776' for more detail.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/03 15:21:44    126s] Summary of Active RC-Corners : 
[07/03 15:21:44    126s]  
[07/03 15:21:44    126s]  Analysis View: WORST_CASE
[07/03 15:21:44    126s]     RC-Corner Name        : RC_BEST
[07/03 15:21:44    126s]     RC-Corner Index       : 0
[07/03 15:21:44    126s]     RC-Corner Temperature : 40 Celsius
[07/03 15:21:44    126s]     RC-Corner Cap Table   : ''
[07/03 15:21:44    126s]     RC-Corner PreRoute Res Factor         : 1
[07/03 15:21:44    126s]     RC-Corner PreRoute Cap Factor         : 1
[07/03 15:21:44    126s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/03 15:21:44    126s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/03 15:21:44    126s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/03 15:21:44    126s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/03 15:21:44    126s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/03 15:21:44    126s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/03 15:21:44    126s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/03 15:21:44    126s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/03 15:21:44    126s]  
[07/03 15:21:44    126s]  Analysis View: Best_CASE
[07/03 15:21:44    126s]     RC-Corner Name        : RC_WORST
[07/03 15:21:44    126s]     RC-Corner Index       : 1
[07/03 15:21:44    126s]     RC-Corner Temperature : 125 Celsius
[07/03 15:21:44    126s]     RC-Corner Cap Table   : ''
[07/03 15:21:44    126s]     RC-Corner PreRoute Res Factor         : 1
[07/03 15:21:44    126s]     RC-Corner PreRoute Cap Factor         : 1
[07/03 15:21:44    126s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/03 15:21:44    126s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/03 15:21:44    126s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/03 15:21:44    126s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/03 15:21:44    126s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/03 15:21:44    126s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/03 15:21:44    126s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/03 15:21:44    126s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/03 15:21:44    126s] eee: RC Grid memory allocated = 201348 (47 X 51 X 7 X 12b)
[07/03 15:21:44    127s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:21:44    127s] eee: pegSigSF=1.070000
[07/03 15:21:44    127s] Initializing multi-corner resistance tables ...
[07/03 15:21:45    127s] eee: Grid unit RC data computation started
[07/03 15:21:45    127s] eee: Grid unit RC data computation completed
[07/03 15:21:45    127s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 15:21:45    127s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 15:21:45    127s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 15:21:45    127s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 15:21:45    127s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 15:21:45    127s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 15:21:45    127s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/03 15:21:45    127s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:21:45    127s] eee: LAM-FP: thresh=1 ; dimX=4095.238095 ; dimY=4476.190476 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:21:45    127s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:21:45    127s] eee: NetCapCache creation started. (Current Mem: 2166.832M) 
[07/03 15:21:45    127s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 2166.832M) 
[07/03 15:21:45    127s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1720.000000, 1880.000000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (46 X 50)
[07/03 15:21:45    127s] eee: Metal Layers Info:
[07/03 15:21:45    127s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:21:45    127s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:21:45    127s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:21:45    127s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:21:45    127s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:21:45    127s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:21:45    127s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:21:45    127s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:21:45    127s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:21:45    127s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:21:45    127s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:21:45    127s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:21:45    127s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:21:45    127s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:21:45    127s] *Info: initialize multi-corner CTS.
[07/03 15:21:45    127s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1852.0M, current mem=1675.8M)
[07/03 15:21:48    129s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[07/03 15:21:48    129s] Current (total cpu=0:02:13, real=0:04:02, peak res=1909.5M, current mem=1866.1M)
[07/03 15:21:49    129s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 13).
[07/03 15:21:49    129s] 
[07/03 15:21:50    130s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
[07/03 15:21:50    130s] Ending "Constraint file reading stats" (total cpu=0:00:00.8, real=0:00:02.0, peak res=1866.1M, current mem=1846.6M)
[07/03 15:21:50    130s] Current (total cpu=0:02:14, real=0:04:04, peak res=1909.5M, current mem=1846.6M)
[07/03 15:21:50    130s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[07/03 15:21:50    130s] Current (total cpu=0:02:14, real=0:04:04, peak res=1909.5M, current mem=1846.6M)
[07/03 15:21:50    130s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 13).
[07/03 15:21:50    130s] 
[07/03 15:21:50    130s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
[07/03 15:21:50    130s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1847.3M, current mem=1847.3M)
[07/03 15:21:51    130s] Current (total cpu=0:02:15, real=0:04:05, peak res=1909.5M, current mem=1847.3M)
[07/03 15:21:51    130s] Reading timing constraints file 'SDC/cbx_1__2_.sdc' ...
[07/03 15:21:51    131s] Current (total cpu=0:02:15, real=0:04:05, peak res=1909.5M, current mem=1847.3M)
[07/03 15:21:51    131s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__2_.sdc, Line 13).
[07/03 15:21:51    131s] 
[07/03 15:21:51    131s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__2_.sdc completed, with 1 WARNING
[07/03 15:21:51    131s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1847.8M, current mem=1847.8M)
[07/03 15:21:51    131s] Current (total cpu=0:02:15, real=0:04:05, peak res=1909.5M, current mem=1847.8M)
[07/03 15:21:51    131s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[07/03 15:21:52    131s] Current (total cpu=0:02:16, real=0:04:06, peak res=1909.5M, current mem=1847.8M)
[07/03 15:21:52    131s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 13).
[07/03 15:21:52    131s] 
[07/03 15:21:52    131s] INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
[07/03 15:21:52    131s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1848.2M, current mem=1848.2M)
[07/03 15:21:52    131s] Current (total cpu=0:02:16, real=0:04:06, peak res=1909.5M, current mem=1848.2M)
[07/03 15:21:52    132s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[07/03 15:21:52    132s] Current (total cpu=0:02:16, real=0:04:06, peak res=1909.5M, current mem=1848.5M)
[07/03 15:21:52    132s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 13).
[07/03 15:21:52    132s] 
[07/03 15:21:52    132s] INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
[07/03 15:21:53    132s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1848.9M, current mem=1848.9M)
[07/03 15:21:53    132s] Current (total cpu=0:02:17, real=0:04:07, peak res=1909.5M, current mem=1848.9M)
[07/03 15:21:53    132s] Reading timing constraints file 'SDC/cby_2__1_.sdc' ...
[07/03 15:21:53    132s] Current (total cpu=0:02:17, real=0:04:07, peak res=1909.5M, current mem=1848.9M)
[07/03 15:21:53    132s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_2__1_.sdc, Line 13).
[07/03 15:21:53    132s] 
[07/03 15:21:53    132s] INFO (CTE): Reading of timing constraints file SDC/cby_2__1_.sdc completed, with 1 WARNING
[07/03 15:21:53    132s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1849.8M, current mem=1849.8M)
[07/03 15:21:53    133s] Current (total cpu=0:02:17, real=0:04:07, peak res=1909.5M, current mem=1849.8M)
[07/03 15:21:53    133s] Reading timing constraints file 'SDC/disable_configurable_memory_outputs.sdc' ...
[07/03 15:21:54    133s] Current (total cpu=0:02:17, real=0:04:08, peak res=1909.5M, current mem=1849.8M)
[07/03 15:21:58    137s] INFO (CTE): Constraints read successfully.
[07/03 15:21:58    137s] Ending "Constraint file reading stats" (total cpu=0:00:04.4, real=0:00:04.0, peak res=1859.4M, current mem=1859.4M)
[07/03 15:21:58    137s] Current (total cpu=0:02:22, real=0:04:12, peak res=1909.5M, current mem=1859.4M)
[07/03 15:21:58    137s] Reading timing constraints file 'SDC/disable_configure_ports.sdc' ...
[07/03 15:21:59    137s] Current (total cpu=0:02:22, real=0:04:13, peak res=1909.5M, current mem=1859.4M)
[07/03 15:22:01    139s] INFO (CTE): Constraints read successfully.
[07/03 15:22:01    140s] Ending "Constraint file reading stats" (total cpu=0:00:02.2, real=0:00:02.0, peak res=1866.8M, current mem=1866.8M)
[07/03 15:22:01    140s] Current (total cpu=0:02:24, real=0:04:15, peak res=1909.5M, current mem=1866.8M)
[07/03 15:22:01    140s] Reading timing constraints file 'SDC/disable_routing_multiplexer_outputs.sdc' ...
[07/03 15:22:02    140s] Current (total cpu=0:02:24, real=0:04:16, peak res=1909.5M, current mem=1866.9M)
[07/03 15:22:02    141s] INFO (CTE): Constraints read successfully.
[07/03 15:22:03    141s] Ending "Constraint file reading stats" (total cpu=0:00:00.9, real=0:00:01.0, peak res=1872.3M, current mem=1872.3M)
[07/03 15:22:03    141s] Current (total cpu=0:02:25, real=0:04:17, peak res=1909.5M, current mem=1872.3M)
[07/03 15:22:03    141s] Reading timing constraints file 'SDC/disable_sb_outputs.sdc' ...
[07/03 15:22:03    141s] Current (total cpu=0:02:26, real=0:04:17, peak res=1909.5M, current mem=1872.3M)
[07/03 15:22:03    141s] INFO (CTE): Constraints read successfully.
[07/03 15:22:03    141s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1873.0M, current mem=1873.0M)
[07/03 15:22:03    141s] Current (total cpu=0:02:26, real=0:04:17, peak res=1909.5M, current mem=1873.0M)
[07/03 15:22:03    141s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[07/03 15:22:04    142s] Current (total cpu=0:02:26, real=0:04:18, peak res=1909.5M, current mem=1873.0M)
[07/03 15:22:04    142s] INFO (CTE): Constraints read successfully.
[07/03 15:22:04    142s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1873.9M, current mem=1873.9M)
[07/03 15:22:04    142s] Current (total cpu=0:02:27, real=0:04:18, peak res=1909.5M, current mem=1873.9M)
[07/03 15:22:04    142s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[07/03 15:22:04    142s] Current (total cpu=0:02:27, real=0:04:18, peak res=1909.5M, current mem=1873.9M)
[07/03 15:22:04    142s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 13).
[07/03 15:22:04    142s] 
[07/03 15:22:18    154s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
[07/03 15:22:18    154s] Ending "Constraint file reading stats" (total cpu=0:00:11.7, real=0:00:14.0, peak res=1875.5M, current mem=1875.5M)
[07/03 15:22:18    154s] Current (total cpu=0:02:39, real=0:04:32, peak res=1909.5M, current mem=1875.5M)
[07/03 15:22:18    154s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
[07/03 15:22:19    154s] Current (total cpu=0:02:39, real=0:04:33, peak res=1909.5M, current mem=1875.5M)
[07/03 15:22:19    154s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 13).
[07/03 15:22:19    154s] 
[07/03 15:22:19    154s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
[07/03 15:22:19    154s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1875.9M, current mem=1875.9M)
[07/03 15:22:19    154s] Current (total cpu=0:02:39, real=0:04:33, peak res=1909.5M, current mem=1875.9M)
[07/03 15:22:19    154s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
[07/03 15:22:19    155s] Current (total cpu=0:02:39, real=0:04:33, peak res=1909.5M, current mem=1875.9M)
[07/03 15:22:19    155s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 13).
[07/03 15:22:19    155s] 
[07/03 15:22:19    155s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
[07/03 15:22:20    155s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1876.2M, current mem=1876.2M)
[07/03 15:22:20    155s] Current (total cpu=0:02:39, real=0:04:34, peak res=1909.5M, current mem=1876.2M)
[07/03 15:22:20    155s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
[07/03 15:22:20    155s] Current (total cpu=0:02:39, real=0:04:34, peak res=1909.5M, current mem=1876.2M)
[07/03 15:22:20    155s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 13).
[07/03 15:22:20    155s] 
[07/03 15:22:20    155s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
[07/03 15:22:20    155s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1876.6M, current mem=1876.6M)
[07/03 15:22:20    155s] Current (total cpu=0:02:40, real=0:04:34, peak res=1909.5M, current mem=1876.6M)
[07/03 15:22:20    155s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
[07/03 15:22:20    155s] Current (total cpu=0:02:40, real=0:04:34, peak res=1909.5M, current mem=1876.6M)
[07/03 15:22:21    155s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 13).
[07/03 15:22:21    155s] 
[07/03 15:22:21    155s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
[07/03 15:22:21    155s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1877.0M, current mem=1877.0M)
[07/03 15:22:21    156s] Current (total cpu=0:02:40, real=0:04:35, peak res=1909.5M, current mem=1877.0M)
[07/03 15:22:21    156s] Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
[07/03 15:22:21    156s] Current (total cpu=0:02:40, real=0:04:35, peak res=1909.5M, current mem=1877.0M)
[07/03 15:22:21    156s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 13).
[07/03 15:22:21    156s] 
[07/03 15:22:21    156s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
[07/03 15:22:21    156s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1877.3M, current mem=1877.3M)
[07/03 15:22:21    156s] Current (total cpu=0:02:41, real=0:04:35, peak res=1909.5M, current mem=1877.3M)
[07/03 15:22:21    156s] Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
[07/03 15:22:22    156s] Current (total cpu=0:02:41, real=0:04:36, peak res=1909.5M, current mem=1877.3M)
[07/03 15:22:22    156s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 13).
[07/03 15:22:22    156s] 
[07/03 15:22:22    156s] INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
[07/03 15:22:22    157s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1877.7M, current mem=1877.7M)
[07/03 15:22:22    157s] Current (total cpu=0:02:41, real=0:04:36, peak res=1909.5M, current mem=1877.7M)
[07/03 15:22:22    157s] Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
[07/03 15:22:22    157s] Current (total cpu=0:02:41, real=0:04:36, peak res=1909.5M, current mem=1877.7M)
[07/03 15:22:22    157s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 13).
[07/03 15:22:22    157s] 
[07/03 15:22:23    157s] INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
[07/03 15:22:23    157s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1878.1M, current mem=1878.1M)
[07/03 15:22:23    157s] Current (total cpu=0:02:42, real=0:04:37, peak res=1909.5M, current mem=1878.1M)
[07/03 15:22:23    157s] Reading timing constraints file 'SDC/sb_0__2_.sdc' ...
[07/03 15:22:23    157s] Current (total cpu=0:02:42, real=0:04:37, peak res=1909.5M, current mem=1878.1M)
[07/03 15:22:24    157s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__2_.sdc, Line 13).
[07/03 15:22:24    157s] 
[07/03 15:22:24    158s] INFO (CTE): Reading of timing constraints file SDC/sb_0__2_.sdc completed, with 1 WARNING
[07/03 15:22:24    158s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1878.5M, current mem=1878.5M)
[07/03 15:22:24    158s] Current (total cpu=0:02:42, real=0:04:38, peak res=1909.5M, current mem=1878.5M)
[07/03 15:22:24    158s] Message <TA-968> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/03 15:22:24    158s] Current (total cpu=0:02:42, real=0:04:38, peak res=1909.5M, current mem=1878.5M)
[07/03 15:22:24    158s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 13).
[07/03 15:22:24    158s] 
[07/03 15:22:25    158s] INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
[07/03 15:22:25    158s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1879.1M, current mem=1879.1M)
[07/03 15:22:25    158s] Current (total cpu=0:02:43, real=0:04:39, peak res=1909.5M, current mem=1879.1M)
[07/03 15:22:25    158s] Current (total cpu=0:02:43, real=0:04:39, peak res=1909.5M, current mem=1879.1M)
[07/03 15:22:25    158s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 13).
[07/03 15:22:25    158s] 
[07/03 15:22:25    158s] INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
[07/03 15:22:26    159s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1879.5M, current mem=1879.5M)
[07/03 15:22:26    159s] Current (total cpu=0:02:43, real=0:04:40, peak res=1909.5M, current mem=1879.5M)
[07/03 15:22:26    159s] Current (total cpu=0:02:43, real=0:04:40, peak res=1909.5M, current mem=1879.5M)
[07/03 15:22:26    159s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__2_.sdc, Line 13).
[07/03 15:22:26    159s] 
[07/03 15:22:26    159s] INFO (CTE): Reading of timing constraints file SDC/sb_1__2_.sdc completed, with 1 WARNING
[07/03 15:22:27    159s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1879.9M, current mem=1879.9M)
[07/03 15:22:27    159s] Current (total cpu=0:02:44, real=0:04:41, peak res=1909.5M, current mem=1879.9M)
[07/03 15:22:27    159s] Current (total cpu=0:02:44, real=0:04:41, peak res=1909.5M, current mem=1879.9M)
[07/03 15:22:27    159s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_2__0_.sdc, Line 13).
[07/03 15:22:27    159s] 
[07/03 15:22:27    159s] INFO (CTE): Reading of timing constraints file SDC/sb_2__0_.sdc completed, with 1 WARNING
[07/03 15:22:27    160s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1880.2M, current mem=1880.2M)
[07/03 15:22:27    160s] Current (total cpu=0:02:44, real=0:04:41, peak res=1909.5M, current mem=1880.2M)
[07/03 15:22:27    160s] Current (total cpu=0:02:44, real=0:04:41, peak res=1909.5M, current mem=1880.2M)
[07/03 15:22:27    160s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_2__1_.sdc, Line 13).
[07/03 15:22:27    160s] 
[07/03 15:22:28    160s] INFO (CTE): Reading of timing constraints file SDC/sb_2__1_.sdc completed, with 1 WARNING
[07/03 15:22:28    160s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1880.9M, current mem=1880.9M)
[07/03 15:22:28    160s] Current (total cpu=0:02:45, real=0:04:42, peak res=1909.5M, current mem=1880.9M)
[07/03 15:22:28    160s] Current (total cpu=0:02:45, real=0:04:42, peak res=1909.5M, current mem=1880.9M)
[07/03 15:22:28    160s] Message <TCLCMD-1461> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File SDC/sb_2__2_.sdc, Line 13).
[07/03 15:22:28    160s] 
[07/03 15:22:28    160s] INFO (CTE): Constraints read successfully.
[07/03 15:22:28    161s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1881.3M, current mem=1881.3M)
[07/03 15:22:28    161s] Current (total cpu=0:02:45, real=0:04:42, peak res=1909.5M, current mem=1881.3M)
[07/03 15:22:29    161s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:22:29    161s] 
[07/03 15:22:29    161s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/03 15:22:30    161s] Summary for sequential cells identification: 
[07/03 15:22:30    161s]   Identified SBFF number: 3
[07/03 15:22:30    161s]   Identified MBFF number: 0
[07/03 15:22:30    161s]   Identified SB Latch number: 5
[07/03 15:22:30    161s]   Identified MB Latch number: 0
[07/03 15:22:30    161s]   Not identified SBFF number: 0
[07/03 15:22:30    161s]   Not identified MBFF number: 0
[07/03 15:22:30    161s]   Not identified SB Latch number: 0
[07/03 15:22:30    161s]   Not identified MB Latch number: 0
[07/03 15:22:30    161s]   Number of sequential cells which are not FFs: 2
[07/03 15:22:30    161s] Total number of combinational cells: 56
[07/03 15:22:30    161s] Total number of sequential cells: 10
[07/03 15:22:30    161s] Total number of tristate cells: 6
[07/03 15:22:30    161s] Total number of level shifter cells: 0
[07/03 15:22:30    161s] Total number of power gating cells: 0
[07/03 15:22:30    161s] Total number of isolation cells: 0
[07/03 15:22:30    161s] Total number of power switch cells: 0
[07/03 15:22:30    161s] Total number of pulse generator cells: 0
[07/03 15:22:30    161s] Total number of always on buffers: 0
[07/03 15:22:30    161s] Total number of retention cells: 0
[07/03 15:22:30    161s] Total number of physical cells: 6
[07/03 15:22:30    161s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[07/03 15:22:30    161s] Total number of usable buffers: 5
[07/03 15:22:30    161s] List of unusable buffers:
[07/03 15:22:30    161s] Total number of unusable buffers: 0
[07/03 15:22:30    161s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[07/03 15:22:30    161s] Total number of usable inverters: 5
[07/03 15:22:30    161s] List of unusable inverters:
[07/03 15:22:30    161s] Total number of unusable inverters: 0
[07/03 15:22:30    161s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[07/03 15:22:30    161s] Total number of identified usable delay cells: 3
[07/03 15:22:30    161s] List of identified unusable delay cells:
[07/03 15:22:30    161s] Total number of identified unusable delay cells: 0
[07/03 15:22:30    161s] 
[07/03 15:22:30    161s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/03 15:22:30    161s] 
[07/03 15:22:30    161s] TimeStamp Deleting Cell Server Begin ...
[07/03 15:22:30    161s] 
[07/03 15:22:30    161s] TimeStamp Deleting Cell Server End ...
[07/03 15:22:30    161s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1886.9M, current mem=1886.9M)
[07/03 15:22:30    161s] 
[07/03 15:22:30    161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 15:22:30    161s] Summary for sequential cells identification: 
[07/03 15:22:30    161s]   Identified SBFF number: 3
[07/03 15:22:30    161s]   Identified MBFF number: 0
[07/03 15:22:30    161s]   Identified SB Latch number: 5
[07/03 15:22:30    161s]   Identified MB Latch number: 0
[07/03 15:22:30    161s]   Not identified SBFF number: 0
[07/03 15:22:30    161s]   Not identified MBFF number: 0
[07/03 15:22:30    161s]   Not identified SB Latch number: 0
[07/03 15:22:30    161s]   Not identified MB Latch number: 0
[07/03 15:22:30    161s]   Number of sequential cells which are not FFs: 2
[07/03 15:22:30    161s]  Visiting view : WORST_CASE
[07/03 15:22:30    161s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/03 15:22:30    161s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/03 15:22:30    161s]  Visiting view : Best_CASE
[07/03 15:22:30    161s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/03 15:22:30    161s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/03 15:22:30    161s] TLC MultiMap info (StdDelay):
[07/03 15:22:30    161s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/03 15:22:30    161s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/03 15:22:30    161s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/03 15:22:30    161s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/03 15:22:30    161s]  Setting StdDelay to: 25.6ps
[07/03 15:22:30    161s] 
[07/03 15:22:30    161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 15:22:30    161s] 
[07/03 15:22:30    161s] TimeStamp Deleting Cell Server Begin ...
[07/03 15:22:30    161s] 
[07/03 15:22:30    161s] TimeStamp Deleting Cell Server End ...
[07/03 15:22:31    161s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadInOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/03 15:22:31    161s] Type 'man IMPSYC-2' for more detail.
[07/03 15:22:31    161s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/03 15:22:31    161s] Type 'man IMPSYC-2' for more detail.
[07/03 15:22:31    161s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadIn; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/03 15:22:31    161s] Type 'man IMPSYC-2' for more detail.
[07/03 15:22:31    161s] 
[07/03 15:22:31    161s] *** Summary of all messages that are not suppressed in this session:
[07/03 15:22:31    161s] Severity  ID               Count  Summary                                  
[07/03 15:22:31    161s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/03 15:22:31    161s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/03 15:22:31    161s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[07/03 15:22:31    161s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[07/03 15:22:31    161s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[07/03 15:22:31    161s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[07/03 15:22:31    161s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[07/03 15:22:31    161s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[07/03 15:22:31    161s] WARNING   TCLCMD-1461         21  Skipped unsupported command: %s          
[07/03 15:22:31    161s] *** Message Summary: 253 warning(s), 0 error(s)
[07/03 15:22:31    161s] 
[07/03 15:22:43    164s] <CMD> setDrawView fplan
[07/03 15:22:47    165s] <CMD> pan -1267.09800 171.14800
[07/03 15:22:47    165s] <CMD> zoomBox -2007.48000 -416.57600 1189.84000 2445.70800
[07/03 15:22:48    165s] <CMD> zoomBox -2290.69100 -602.70700 1470.86200 2764.68600
[07/03 15:22:50    166s] <CMD> pan -812.65100 1410.61200
[07/03 15:22:53    166s] <CMD> gui_select -rect {-2383.14800 1830.38000 -27.91900 -446.98900}
[07/03 15:22:54    167s] <CMD> selectObject Module cby_2__2_
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of cby_2__2_ {(-103.5210000000 , 0.0000000000) (-32.1860000000 , 77.9710000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of grid_clb_1__2_ {(-2322.7730000000 , 141.6430000000) (-1879.0590000000 , 626.6330000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of grid_clb_2__1_ {(-1678.8620000000 , 141.6430000000) (-1235.1480000000 , 626.6330000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of grid_clb_2__2_ {(-1034.9510000000 , 141.6430000000) (-591.2370000000 , 626.6330000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of sb_0__0_ {(-391.0400000000 , 141.6430000000) (-327.0660000000 , 211.5690000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of sb_0__1_ {(-298.2010000000 , 141.6430000000) (-226.7740000000 , 219.7140000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of sb_0__2_ {(-194.5480000000 , 141.6430000000) (-130.5740000000 , 211.5690000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of sb_1__1_ {(-1754.7860000000 , 0.0000000000) (-1673.6060000000 , 88.7320000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of sb_1__2_ {(-1636.9780000000 , 0.0000000000) (-1564.8230000000 , 78.8680000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of sb_2__0_ {(-1532.2670000000 , 0.0000000000) (-1468.2930000000 , 69.9260000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of sb_2__1_ {(-1439.4280000000 , 0.0000000000) (-1368.4450000000 , 77.5860000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of sb_2__2_ {(-1336.4190000000 , 0.0000000000) (-1272.4450000000 , 69.9260000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of cbx_1__0_ {(-1243.5800000000 , 0.0000000000) (-1172.2450000000 , 77.9710000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of cbx_2__0_ {(-1140.0590000000 , 0.0000000000) (-1068.7240000000 , 77.9710000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of cbx_1__1_ {(-1036.5380000000 , 0.0000000000) (-964.9740000000 , 78.2210000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of cbx_2__1_ {(-932.6850000000 , 0.0000000000) (-861.1210000000 , 78.2210000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of cbx_1__2_ {(-828.8320000000 , 0.0000000000) (-757.4970000000 , 77.9710000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of cbx_2__2_ {(-725.3110000000 , 0.0000000000) (-653.9760000000 , 77.9710000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of cby_0__1_ {(-621.7900000000 , 0.0000000000) (-550.4550000000 , 77.9710000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (IMPFP-10191):	The provided box of cby_0__2_ {(-518.2690000000 , 0.0000000000) (-446.9340000000 , 77.9710000000)} is not completely inside the core box. 
[07/03 15:23:17    171s] **WARN: (EMS-27):	Message (IMPFP-10191) has exceeded the current message display limit of 20.
[07/03 15:23:17    171s] To increase the message display limit, refer to the product command reference manual.
[07/03 15:23:28    172s] <CMD> deselectAll
[07/03 15:23:29    172s] <CMD> selectObject Module grid_clb_1__1_
[07/03 15:23:39    175s] <CMD> deselectAll
[07/03 15:23:39    175s] <CMD> selectObject Module sb_1__0_
[07/03 15:23:47    176s] <CMD> deselectAll
[07/03 15:23:48    177s] <CMD> zoomBox -3460.57700 -999.44400 964.78000 2962.19500
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place grid_clb_1__1_ -ref_type core_boundary -horizontal_edge_separate {1  -5  1} -vertical_edge_separate {0  5  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place grid_clb_1__2_ -ref_type core_boundary -horizontal_edge_separate {1  -5  1} -vertical_edge_separate {2  -5  2}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place grid_clb_2__1_ -ref_type core_boundary -horizontal_edge_separate {3  5  3} -vertical_edge_separate {0  5  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place grid_clb_2__2_ -ref_type core_boundary -horizontal_edge_separate {3  5  3} -vertical_edge_separate {2  -5  2}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place sb_0__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -10  1} -vertical_edge_separate {2  10  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place sb_0__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -96.94  1} -vertical_edge_separate {2  11.34  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place sb_1__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {0  0  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place sb_2__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  79  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place sb_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -111.34  1} -vertical_edge_separate {2  11.34  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place sb_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -197  1} -vertical_edge_separate {2  11.34  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cbx_1__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  151  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cbx_2__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  233  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cby_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  315  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cbx_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -177  1} -vertical_edge_separate {2  11.34  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cbx_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -275  1} -vertical_edge_separate {2  11.34  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cbx_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -362  1} -vertical_edge_separate {2  11.34  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cby_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -444  1} -vertical_edge_separate {2  11.34  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cby_0__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -264  1} -vertical_edge_separate {2  11.34  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cby_0__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -351  1} -vertical_edge_separate {2  11.34  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place sb_0__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  410  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place sb_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  50  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place sb_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  160  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cbx_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  260  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cby_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  360  0}
[07/03 15:24:01    178s] <CMD> create_relative_floorplan -place cby_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  460  0}
[07/03 15:24:04    179s] <CMD> fit
[07/03 15:24:12    180s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[07/03 15:24:12    180s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[07/03 15:24:12    180s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[07/03 15:24:12    180s] Type 'man IMPFP-4008' for more detail.
[07/03 15:24:12    180s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[07/03 15:24:12    180s] Type 'man IMPFP-4008' for more detail.
[07/03 15:24:12    180s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (1720.0000000000 , 1880.0000000000)} to {(-220.1200000000 , -220.1200000000) (1940.1200000000 , 2100.1200000000)}.
[07/03 15:24:12    180s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[07/03 15:24:12    180s] Start create_tracks
[07/03 15:24:12    180s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/03 15:24:13    180s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1855.2 1935.78 400.32 400.26 1455.36 1535.1 425.28 425.46 1430.88 1510.74
[07/03 15:24:14    180s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(425.2800000000 , 425.4600000000) (1430.8800000000 , 1510.7400000000)} to {(425.4800000000 , 425.4200000000) (1431.0800000000 , 1510.7000000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/03 15:24:14    180s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.0000000000 , 0.0000000000) (1855.2000000000 , 1935.7800000000)} to {(0.2000000000 , -0.0400000000) (1855.4000000000 , 1935.7400000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/03 15:24:14    180s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(400.3200000000 , 400.2600000000) (1455.3600000000 , 1535.1000000000)} to {(400.5200000000 , 400.2200000000) (1455.5600000000 , 1535.0600000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/03 15:24:14    180s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/03 15:24:14    180s] Type 'man IMPFP-3961' for more detail.
[07/03 15:24:14    180s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[07/03 15:24:14    180s] Start create_tracks
[07/03 15:24:14    180s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/03 15:24:14    180s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/03 15:25:07    189s] <CMD> selectObject Module grid_clb_1__2_
[07/03 15:25:30    192s] <CMD> deselectAll
[07/03 15:25:57    197s] <CMD> setDesignMode -process 130
[07/03 15:25:58    198s] ##  Process: 130           (User Set)               
[07/03 15:25:58    198s] ##     Node: (not set)                           
[07/03 15:25:58    198s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/03 15:25:58    198s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/03 15:25:58    198s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/03 15:25:58    198s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/03 15:25:58    198s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/03 15:25:58    198s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/03 15:25:58    198s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -override -verbose -netlistOverride
[07/03 15:25:58    198s] 50221 new pwr-pin connections were made to global net 'vdd'.
[07/03 15:25:58    198s] <CMD> globalNetConnect vss -type pgpin -pin VSS -override -verbose -netlistOverride
[07/03 15:25:58    198s] 50221 new gnd-pin connections were made to global net 'vss'.
[07/03 15:25:58    198s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -override -verbose -netlistOverride
[07/03 15:25:58    198s] 84 new pwr-pin connections were made to global net 'vdd'.
[07/03 15:25:58    198s] <CMD> globalNetConnect vss -type pgpin -pin vss -override -verbose -netlistOverride
[07/03 15:25:58    198s] 84 new gnd-pin connections were made to global net 'vss'.
[07/03 15:25:58    198s] <CMD> globalNetConnect iovdd -type pgpin -pin iovdd -override -verbose -netlistOverride
[07/03 15:25:58    198s] 84 new pwr-pin connections were made to global net 'iovdd'.
[07/03 15:25:58    198s] <CMD> globalNetConnect iovss -type pgpin -pin iovss -override -verbose -netlistOverride
[07/03 15:25:58    198s] 84 new gnd-pin connections were made to global net 'iovss'.
[07/03 15:25:58    198s] <CMD> addRing -nets {vdd vss} -type core_rings -follow core -layer {top TopMetal1 bottom TopMetal1 left TopMetal2 right TopMetal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 5 bottom 5 left 5 right 5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[07/03 15:25:59    198s] #% Begin addRing (date=07/03 15:25:58, mem=1795.3M)
[07/03 15:25:59    198s] 
[07/03 15:25:59    198s] 
[07/03 15:25:59    198s] viaInitial starts at Thu Jul  3 15:25:59 2025
viaInitial ends at Thu Jul  3 15:25:59 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2503.4M)
[07/03 15:25:59    198s] Ring generation is complete.
[07/03 15:25:59    198s] vias are now being generated.
[07/03 15:25:59    198s] addRing created 8 wires.
[07/03 15:25:59    198s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/03 15:25:59    198s] +--------+----------------+----------------+
[07/03 15:25:59    198s] |  Layer |     Created    |     Deleted    |
[07/03 15:25:59    198s] +--------+----------------+----------------+
[07/03 15:25:59    198s] |TopMetal1|        4       |       NA       |
[07/03 15:25:59    198s] | TopVia2|        8       |        0       |
[07/03 15:25:59    198s] |TopMetal2|        4       |       NA       |
[07/03 15:25:59    198s] +--------+----------------+----------------+
[07/03 15:25:59    198s] #% End addRing (date=07/03 15:25:59, total cpu=0:00:00.2, real=0:00:00.0, peak res=1801.0M, current mem=1801.0M)
[07/03 15:25:59    198s] <CMD> addStripe -nets {vdd vss} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 130 -start_from left -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/03 15:25:59    198s] #% Begin addStripe (date=07/03 15:25:59, mem=1801.0M)
[07/03 15:26:00    198s] 
[07/03 15:26:00    198s] Initialize fgc environment(mem: 2503.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2503.4M)
[07/03 15:26:00    198s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2503.4M)
[07/03 15:26:00    198s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2503.4M)
[07/03 15:26:00    198s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2503.4M)
[07/03 15:26:00    198s] Starting stripe generation ...
[07/03 15:26:00    198s] Non-Default Mode Option Settings :
[07/03 15:26:00    198s]   NONE
[07/03 15:26:00    198s] Stripe generation is complete.
[07/03 15:26:00    198s] vias are now being generated.
[07/03 15:26:00    198s] addStripe created 14 wires.
[07/03 15:26:00    198s] ViaGen created 28 vias, deleted 0 via to avoid violation.
[07/03 15:26:00    198s] +--------+----------------+----------------+
[07/03 15:26:00    198s] |  Layer |     Created    |     Deleted    |
[07/03 15:26:00    198s] +--------+----------------+----------------+
[07/03 15:26:00    198s] | TopVia2|       28       |        0       |
[07/03 15:26:00    198s] |TopMetal2|       14       |       NA       |
[07/03 15:26:00    198s] +--------+----------------+----------------+
[07/03 15:26:00    198s] #% End addStripe (date=07/03 15:26:00, total cpu=0:00:00.3, real=0:00:01.0, peak res=1801.0M, current mem=1797.5M)
[07/03 15:26:00    199s] <CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/03 15:26:00    199s] #% Begin sroute (date=07/03 15:26:00, mem=1797.5M)
[07/03 15:26:01    199s] *** Begin SPECIAL ROUTE on Thu Jul  3 15:26:01 2025 ***
[07/03 15:26:01    199s] SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/03 15:26:01    199s] SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)
[07/03 15:26:01    199s] 
[07/03 15:26:01    199s] Begin option processing ...
[07/03 15:26:01    199s] srouteConnectPowerBump set to false
[07/03 15:26:01    199s] routeSelectNet set to "vdd vss"
[07/03 15:26:01    199s] routeSpecial set to true
[07/03 15:26:01    199s] srouteBlockPin set to "useLef"
[07/03 15:26:01    199s] srouteBottomLayerLimit set to 1
[07/03 15:26:01    199s] srouteBottomTargetLayerLimit set to 1
[07/03 15:26:01    199s] srouteConnectConverterPin set to false
[07/03 15:26:01    199s] srouteConnectPadPin set to false
[07/03 15:26:01    199s] srouteCrossoverViaBottomLayer set to 1
[07/03 15:26:01    199s] srouteCrossoverViaTopLayer set to 7
[07/03 15:26:01    199s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/03 15:26:01    199s] srouteFollowCorePinEnd set to 3
[07/03 15:26:01    199s] srouteFollowPadPin set to false
[07/03 15:26:01    199s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 15:26:01    199s] sroutePadPinAllPorts set to true
[07/03 15:26:01    199s] sroutePreserveExistingRoutes set to true
[07/03 15:26:01    199s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 15:26:01    199s] srouteStopBlockPin set to "nearestTarget"
[07/03 15:26:01    199s] srouteTopLayerLimit set to 7
[07/03 15:26:01    199s] srouteTopTargetLayerLimit set to 7
[07/03 15:26:01    199s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 266.00 megs.
[07/03 15:26:01    199s] 
[07/03 15:26:01    199s] Reading DB technology information...
[07/03 15:26:01    199s] Finished reading DB technology information.
[07/03 15:26:01    199s] Reading floorplan and netlist information...
[07/03 15:26:01    199s] Finished reading floorplan and netlist information.
[07/03 15:26:01    199s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/03 15:26:01    199s] Read in 84 macros, 16 used
[07/03 15:26:01    199s] Read in 93 components
[07/03 15:26:01    199s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/03 15:26:01    199s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/03 15:26:01    199s] Read in 71 logical pins
[07/03 15:26:01    199s] Read in 71 nets
[07/03 15:26:01    199s] Read in 6 special nets, 2 routed
[07/03 15:26:01    199s] Read in 354 terminals
[07/03 15:26:01    199s] 2 nets selected.
[07/03 15:26:01    199s] 
[07/03 15:26:01    199s] Begin power routing ...
[07/03 15:26:01    199s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/03 15:26:01    199s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/03 15:26:03    200s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[07/03 15:26:03    200s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[07/03 15:26:03    200s] CPU time for vdd FollowPin 1 seconds
[07/03 15:26:04    201s] CPU time for vss FollowPin 0 seconds
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[07/03 15:26:04    201s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[07/03 15:26:04    201s] To increase the message display limit, refer to the product command reference manual.
[07/03 15:26:08    204s]   Number of Block ports routed: 0
[07/03 15:26:08    204s]   Number of Stripe ports routed: 0
[07/03 15:26:08    204s]   Number of Core ports routed: 576
[07/03 15:26:08    204s]   Number of Power Bump ports routed: 0
[07/03 15:26:08    204s]   Number of Followpin connections: 288
[07/03 15:26:08    204s] End power routing: cpu: 0:00:05, real: 0:00:07, peak: 293.00 megs.
[07/03 15:26:08    204s] 
[07/03 15:26:08    204s] 
[07/03 15:26:08    204s] 
[07/03 15:26:08    204s]  Begin updating DB with routing results ...
[07/03 15:26:08    204s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/03 15:26:08    204s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[07/03 15:26:08    204s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[07/03 15:26:08    204s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 767 out of 767 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[07/03 15:26:08    204s] Type 'man IMPTR-2108' for more detail.
[07/03 15:26:08    204s]  As a result, your trialRoute congestion could be incorrect.
[07/03 15:26:08    204s] Pin and blockage extraction finished
[07/03 15:26:08    204s] 
[07/03 15:26:08    204s] sroute created 1440 wires.
[07/03 15:26:08    204s] ViaGen created 15552 vias, deleted 0 via to avoid violation.
[07/03 15:26:08    204s] +--------+----------------+----------------+
[07/03 15:26:08    204s] |  Layer |     Created    |     Deleted    |
[07/03 15:26:08    204s] +--------+----------------+----------------+
[07/03 15:26:08    204s] | Metal1 |       864      |       NA       |
[07/03 15:26:08    204s] |  Via1  |      2592      |        0       |
[07/03 15:26:08    204s] | Metal2 |       576      |       NA       |
[07/03 15:26:08    204s] |  Via2  |      2592      |        0       |
[07/03 15:26:08    204s] |  Via3  |      2592      |        0       |
[07/03 15:26:08    204s] |  Via4  |      2592      |        0       |
[07/03 15:26:08    204s] | TopVia1|      2592      |        0       |
[07/03 15:26:08    204s] | TopVia2|      2592      |        0       |
[07/03 15:26:08    204s] +--------+----------------+----------------+
[07/03 15:26:08    204s] #% End sroute (date=07/03 15:26:08, total cpu=0:00:05.5, real=0:00:08.0, peak res=1802.6M, current mem=1802.6M)
[07/03 15:26:08    204s] <CMD> sroute -connect { padPin padRing } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { iovdd iovss vdd vss } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/03 15:26:08    204s] #% Begin sroute (date=07/03 15:26:08, mem=1802.6M)
[07/03 15:26:08    204s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/03 15:26:08    204s] *** Begin SPECIAL ROUTE on Thu Jul  3 15:26:08 2025 ***
[07/03 15:26:08    204s] SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/03 15:26:08    204s] SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)
[07/03 15:26:08    204s] 
[07/03 15:26:08    204s] Begin option processing ...
[07/03 15:26:08    204s] srouteConnectPowerBump set to false
[07/03 15:26:08    204s] routeSelectNet set to "iovdd iovss vdd vss"
[07/03 15:26:08    204s] routeSpecial set to true
[07/03 15:26:08    204s] srouteBottomLayerLimit set to 1
[07/03 15:26:08    204s] srouteBottomTargetLayerLimit set to 1
[07/03 15:26:08    204s] srouteConnectBlockPin set to false
[07/03 15:26:08    204s] srouteConnectConverterPin set to false
[07/03 15:26:08    204s] srouteConnectCorePin set to false
[07/03 15:26:08    204s] srouteConnectStripe set to false
[07/03 15:26:08    204s] srouteCrossoverViaBottomLayer set to 1
[07/03 15:26:08    204s] srouteCrossoverViaTopLayer set to 7
[07/03 15:26:08    204s] srouteFollowCorePinEnd set to 3
[07/03 15:26:08    204s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 15:26:08    204s] sroutePadPinAllPorts set to true
[07/03 15:26:08    204s] sroutePreserveExistingRoutes set to true
[07/03 15:26:08    204s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 15:26:08    204s] srouteStopBlockPin set to "nearestTarget"
[07/03 15:26:08    204s] srouteTopLayerLimit set to 7
[07/03 15:26:08    204s] srouteTopTargetLayerLimit set to 7
[07/03 15:26:08    204s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 295.00 megs.
[07/03 15:26:08    204s] 
[07/03 15:26:08    204s] Reading DB technology information...
[07/03 15:26:08    204s] Finished reading DB technology information.
[07/03 15:26:08    204s] Reading floorplan and netlist information...
[07/03 15:26:08    204s] Finished reading floorplan and netlist information.
[07/03 15:26:08    205s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/03 15:26:08    205s] Read in 15 macros, 15 used
[07/03 15:26:08    205s] Read in 93 components
[07/03 15:26:08    205s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/03 15:26:08    205s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/03 15:26:08    205s] Read in 71 logical pins
[07/03 15:26:08    205s] Read in 71 nets
[07/03 15:26:08    205s] Read in 6 special nets, 2 routed
[07/03 15:26:08    205s] Read in 354 terminals
[07/03 15:26:08    205s] 4 nets selected.
[07/03 15:26:08    205s] 
[07/03 15:26:08    205s] Begin power routing ...
[07/03 15:26:08    205s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[07/03 15:26:09    205s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:26:10    205s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:26:10    205s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 15:26:10    205s] Type 'man IMPSR-1256' for more detail.
[07/03 15:26:10    205s] Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 15:26:10    205s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/03 15:26:10    205s] Type 'man IMPSR-1256' for more detail.
[07/03 15:26:10    205s] Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/03 15:26:40    234s]   Number of IO ports routed: 8  open: 15
[07/03 15:26:40    234s]   Number of Pad ports routed: 0
[07/03 15:26:40    234s]   Number of Pad Ring connections: 274
[07/03 15:26:40    234s] End power routing: cpu: 0:00:29, real: 0:00:32, peak: 521.00 megs.
[07/03 15:26:40    234s] 
[07/03 15:26:40    234s] 
[07/03 15:26:40    234s] 
[07/03 15:26:40    234s]  Begin updating DB with routing results ...
[07/03 15:26:40    234s]  Updating DB with 0 via definition ...
[07/03 15:26:40    234s] sroute created 282 wires.
[07/03 15:26:40    234s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/03 15:26:40    234s] +--------+----------------+----------------+
[07/03 15:26:40    234s] |  Layer |     Created    |     Deleted    |
[07/03 15:26:40    234s] +--------+----------------+----------------+
[07/03 15:26:40    234s] | Metal3 |       57       |       NA       |
[07/03 15:26:40    234s] |  Via3  |        1       |        0       |
[07/03 15:26:40    234s] | Metal4 |       58       |       NA       |
[07/03 15:26:40    234s] |  Via4  |        3       |        0       |
[07/03 15:26:40    234s] | Metal5 |       58       |       NA       |
[07/03 15:26:40    234s] | TopVia1|        3       |        0       |
[07/03 15:26:40    234s] |TopMetal1|       58       |       NA       |
[07/03 15:26:40    234s] | TopVia2|        1       |        0       |
[07/03 15:26:40    234s] |TopMetal2|       51       |       NA       |
[07/03 15:26:40    234s] +--------+----------------+----------------+
[07/03 15:26:41    234s] #% End sroute (date=07/03 15:26:41, total cpu=0:00:29.5, real=0:00:33.0, peak res=1997.6M, current mem=1799.4M)
[07/03 15:26:41    234s] <CMD> sroute -connect { padPin } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/03 15:26:41    234s] #% Begin sroute (date=07/03 15:26:41, mem=1799.4M)
[07/03 15:26:41    234s] **WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
[07/03 15:26:41    234s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/03 15:26:41    234s] *** Begin SPECIAL ROUTE on Thu Jul  3 15:26:41 2025 ***
[07/03 15:26:41    234s] SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/03 15:26:41    234s] SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)
[07/03 15:26:41    234s] 
[07/03 15:26:41    234s] Begin option processing ...
[07/03 15:26:41    234s] srouteConnectPowerBump set to false
[07/03 15:26:41    234s] routeSelectNet set to "vdd vss"
[07/03 15:26:41    234s] routeSpecial set to true
[07/03 15:26:41    234s] srouteBlockPin set to "useLef"
[07/03 15:26:41    234s] srouteBottomLayerLimit set to 1
[07/03 15:26:41    234s] srouteBottomTargetLayerLimit set to 1
[07/03 15:26:41    234s] srouteConnectBlockPin set to false
[07/03 15:26:41    234s] srouteConnectConverterPin set to false
[07/03 15:26:41    234s] srouteConnectCorePin set to false
[07/03 15:26:41    234s] srouteConnectStripe set to false
[07/03 15:26:41    234s] srouteCrossoverViaBottomLayer set to 1
[07/03 15:26:41    234s] srouteCrossoverViaTopLayer set to 7
[07/03 15:26:41    234s] srouteFollowCorePinEnd set to 3
[07/03 15:26:41    234s] srouteFollowPadPin set to false
[07/03 15:26:41    234s] srouteJogControl set to "preferWithChanges differentLayer"
[07/03 15:26:41    234s] sroutePadPinAllPorts set to true
[07/03 15:26:41    234s] sroutePreserveExistingRoutes set to true
[07/03 15:26:41    234s] srouteRoutePowerBarPortOnBothDir set to true
[07/03 15:26:41    234s] srouteStopBlockPin set to "nearestTarget"
[07/03 15:26:41    234s] srouteTopLayerLimit set to 7
[07/03 15:26:41    234s] srouteTopTargetLayerLimit set to 7
[07/03 15:26:41    234s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 521.00 megs.
[07/03 15:26:41    234s] 
[07/03 15:26:41    234s] Reading DB technology information...
[07/03 15:26:41    234s] Finished reading DB technology information.
[07/03 15:26:41    234s] Reading floorplan and netlist information...
[07/03 15:26:41    234s] Finished reading floorplan and netlist information.
[07/03 15:26:41    234s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/03 15:26:41    234s] Read in 15 macros, 15 used
[07/03 15:26:41    234s] Read in 93 components
[07/03 15:26:41    234s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/03 15:26:41    234s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/03 15:26:41    234s] Read in 71 logical pins
[07/03 15:26:41    234s] Read in 71 nets
[07/03 15:26:41    234s] Read in 6 special nets, 4 routed
[07/03 15:26:41    234s] Read in 354 terminals
[07/03 15:26:41    234s] 2 nets selected.
[07/03 15:26:41    234s] 
[07/03 15:26:41    234s] Begin power routing ...
[07/03 15:27:11    263s]   Number of IO ports routed: 0  open: 15
[07/03 15:27:11    263s] End power routing: cpu: 0:00:29, real: 0:00:30, peak: 700.00 megs.
[07/03 15:27:11    263s] 
[07/03 15:27:11    263s] 
[07/03 15:27:11    263s] 
[07/03 15:27:11    263s]  Begin updating DB with routing results ...
[07/03 15:27:11    263s]  Updating DB with 0 via definition ...
[07/03 15:27:11    263s] sroute created 0 wire.
[07/03 15:27:11    263s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/03 15:27:11    263s] #% End sroute (date=07/03 15:27:11, total cpu=0:00:29.6, real=0:00:30.0, peak res=2039.4M, current mem=1808.1M)
[07/03 15:27:21    265s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[07/03 15:27:21    265s] **WARN: (PRL-39):	Number of local CPUs specified (8) > Actual number of CPUs in the host (2). The lower value will be used.
[07/03 15:27:21    265s] Setting releaseMultiCpuLicenseMode to false.
[07/03 15:27:21    265s] <CMD> setDistributeHost -local
[07/03 15:27:21    265s] The timeout for a remote job to respond is 3600 seconds.
[07/03 15:27:21    265s] Submit command for task runs will be: local
[07/03 15:27:21    265s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/03 15:27:21    265s] <CMD> setEndCapMode -reset
[07/03 15:27:22    265s] <CMD> setEndCapMode -boundary_tap false
[07/03 15:27:22    265s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[07/03 15:27:22    265s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[07/03 15:27:22    265s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
[07/03 15:27:22    265s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/03 15:27:22    265s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
[07/03 15:27:22    265s] <CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
[07/03 15:27:22    265s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:27:22    265s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:27:22    265s] <CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
[07/03 15:27:22    265s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/03 15:27:22    265s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/03 15:27:22    265s] <CMD> setPlaceMode -reset
[07/03 15:27:22    265s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[07/03 15:27:22    265s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:27:22    265s] <CMD> setPlaceMode -fp false
[07/03 15:27:22    265s] <CMD> place_design
[07/03 15:27:22    265s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[07/03 15:27:22    265s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/03 15:27:23    265s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:04:30.0/0:09:12.2 (0.5), mem = 2938.3M
[07/03 15:27:23    266s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 80, number of sequential = 5397, percentage of missing scan cell = 0.00% (0 / 5397)
[07/03 15:27:24    266s] *** Starting placeDesign default flow ***
[07/03 15:27:24    266s] [oiLAM] Zs 7, 8
[07/03 15:27:24    266s] ### Creating LA Mngr. totSessionCpu=0:04:31 mem=2938.3M
[07/03 15:27:24    266s] ### Creating LA Mngr, finished. totSessionCpu=0:04:31 mem=2938.3M
[07/03 15:27:24    266s] Multithreaded Timing Analysis is initialized with 2 threads
[07/03 15:27:24    266s] 
[07/03 15:27:24    266s] Info: 2 threads available for lower-level modules during optimization.
[07/03 15:27:24    266s] *** Start deleteBufferTree ***
[07/03 15:27:25    267s] The software has determined that multi-drive net pReset[0] is comprised of  10634 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
[07/03 15:27:26    268s] The software has determined that multi-drive net prog_clk[0] is comprised of  10634 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
[07/03 15:27:30    274s] Info: Detect buffers to remove automatically.
[07/03 15:27:30    274s] Analyzing netlist ...
[07/03 15:28:12    314s] Updating netlist
[07/03 15:28:15    316s] 
[07/03 15:28:16    317s] *summary: 15992 instances (buffers/inverters) removed
[07/03 15:28:16    317s] *** Finish deleteBufferTree (0:00:51.2) ***
[07/03 15:28:16    317s] Info: pop threads available for lower-level modules during optimization.
[07/03 15:28:16    318s] **INFO: Enable pre-place timing setting for timing analysis
[07/03 15:28:16    318s] Set Using Default Delay Limit as 101.
[07/03 15:28:16    318s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/03 15:28:16    318s] Set Default Net Delay as 0 ps.
[07/03 15:28:16    318s] Set Default Net Load as 0 pF. 
[07/03 15:28:16    318s] Set Default Input Pin Transition as 1 ps.
[07/03 15:28:16    318s] **INFO: Analyzing IO path groups for slack adjustment
[07/03 15:28:18    321s] Effort level <high> specified for reg2reg_tmp.6317 path_group
[07/03 15:28:19    321s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 15:28:20    322s] AAE DB initialization (MEM=1952.527344 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/03 15:28:20    322s] #################################################################################
[07/03 15:28:20    322s] # Design Stage: PreRoute
[07/03 15:28:20    322s] # Design Name: fpga_top
[07/03 15:28:20    322s] # Design Mode: 130nm
[07/03 15:28:20    322s] # Analysis Mode: MMMC Non-OCV 
[07/03 15:28:20    322s] # Parasitics Mode: No SPEF/RCDB 
[07/03 15:28:20    322s] # Signoff Settings: SI Off 
[07/03 15:28:20    322s] #################################################################################
[07/03 15:28:22    325s] Calculate delays in BcWc mode...
[07/03 15:28:22    325s] Topological Sorting (REAL = 0:00:00.0, MEM = 2915.5M, InitMEM = 2913.5M)
[07/03 15:28:22    325s] Start delay calculation (fullDC) (2 T). (MEM=1959.68)
[07/03 15:28:23    326s] Start AAE Lib Loading. (MEM=1969.601562)
[07/03 15:28:23    326s] End AAE Lib Loading. (MEM=1972.937500 CPU=0:00:00.0 Real=0:00:00.0)
[07/03 15:28:23    326s] End AAE Lib Interpolated Model. (MEM=1972.937500 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:28:33    342s] Total number of fetched objects 41034
[07/03 15:28:33    343s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[07/03 15:28:33    343s] End delay calculation. (MEM=2016.83 CPU=0:00:15.3 REAL=0:00:08.0)
[07/03 15:28:36    344s] End delay calculation (fullDC). (MEM=1931.06 CPU=0:00:18.9 REAL=0:00:14.0)
[07/03 15:28:37    344s] *** CDM Built up (cpu=0:00:22.5  real=0:00:17.0  mem= 3369.6M) ***
[07/03 15:28:44    350s] **INFO: Disable pre-place timing setting for timing analysis
[07/03 15:28:44    351s] Set Using Default Delay Limit as 1000.
[07/03 15:28:44    351s] Set Default Net Delay as 1000 ps.
[07/03 15:28:44    351s] Set Default Input Pin Transition as 0.1 ps.
[07/03 15:28:44    351s] Set Default Net Load as 0.5 pF. 
[07/03 15:28:44    351s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/03 15:28:45    351s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3344.1M, EPOCH TIME: 1751570925.003329
[07/03 15:28:45    351s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[07/03 15:28:45    351s]  Deleted 0 physical inst  (cell - / prefix -).
[07/03 15:28:45    351s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.046, REAL:0.233, MEM:3344.1M, EPOCH TIME: 1751570925.236101
[07/03 15:28:45    351s] INFO: #ExclusiveGroups=0
[07/03 15:28:45    351s] INFO: There are no Exclusive Groups.
[07/03 15:28:45    351s] *** Starting "NanoPlace(TM) placement v#9 (mem=3344.1M)" ...
[07/03 15:28:45    351s] Wait...
[07/03 15:28:45    351s] Estimated loop count for BSM: 1065
[07/03 15:28:45    351s] *** Build Buffered Sizing Timing Model
[07/03 15:28:45    351s] (cpu=0:00:00.2 mem=3360.1M) ***
[07/03 15:28:45    351s] *** Build Virtual Sizing Timing Model
[07/03 15:28:45    351s] (cpu=0:00:00.2 mem=3360.1M) ***
[07/03 15:28:45    351s] No user-set net weight.
[07/03 15:28:45    351s] Net fanout histogram:
[07/03 15:28:45    351s] 2		: 27799 (81.5%) nets
[07/03 15:28:45    351s] 3		: 4241 (12.4%) nets
[07/03 15:28:45    351s] 4     -	14	: 1278 (3.7%) nets
[07/03 15:28:45    351s] 15    -	39	: 560 (1.6%) nets
[07/03 15:28:45    351s] 40    -	79	: 240 (0.7%) nets
[07/03 15:28:45    351s] 80    -	159	: 3 (0.0%) nets
[07/03 15:28:45    351s] 160   -	319	: 0 (0.0%) nets
[07/03 15:28:45    351s] 320   -	639	: 0 (0.0%) nets
[07/03 15:28:45    351s] 640   -	1279	: 0 (0.0%) nets
[07/03 15:28:45    351s] 1280  -	2559	: 0 (0.0%) nets
[07/03 15:28:45    351s] 2560  -	5119	: 0 (0.0%) nets
[07/03 15:28:45    351s] 5120+		: 2 (0.0%) nets
[07/03 15:28:45    351s] no activity file in design. spp won't run.
[07/03 15:28:45    351s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[07/03 15:28:45    351s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[07/03 15:28:45    351s] Define the scan chains before using this option.
[07/03 15:28:45    351s] Type 'man IMPSP-9042' for more detail.
[07/03 15:28:45    351s] Processing tracks to init pin-track alignment.
[07/03 15:28:45    351s] z: 1, totalTracks: 1
[07/03 15:28:45    351s] z: 3, totalTracks: 1
[07/03 15:28:45    351s] z: 5, totalTracks: 1
[07/03 15:28:45    351s] z: 7, totalTracks: 1
[07/03 15:28:45    351s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:28:46    352s] Cell fpga_top LLGs are deleted
[07/03 15:28:46    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:28:46    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:28:46    352s] # Building fpga_top llgBox search-tree.
[07/03 15:28:46    352s] #std cell=34229 (0 fixed + 34229 movable) #buf cell=0 #inv cell=10147 #block=0 (0 floating + 0 preplaced)
[07/03 15:28:46    352s] #ioInst=84 #net=34123 #term=115875 #term/net=3.40, #fixedIo=84, #floatIo=0, #fixedPin=71, #floatPin=0
[07/03 15:28:46    352s] stdCell: 34229 single + 0 double + 0 multi
[07/03 15:28:46    352s] #unpreplaced instances with no terms = 8
[07/03 15:28:46    352s] Total standard cell length = 171.9355 (mm), area = 0.6499 (mm^2)
[07/03 15:28:46    352s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3360.1M, EPOCH TIME: 1751570926.104186
[07/03 15:28:46    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:28:46    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:28:46    352s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3360.1M, EPOCH TIME: 1751570926.105312
[07/03 15:28:46    352s] Max number of tech site patterns supported in site array is 256.
[07/03 15:28:46    352s] Core basic site is CoreSite
[07/03 15:28:46    352s] DP-Init: Signature of floorplan is 14103cce6b1f1260. Signature of routing blockage is a1e9ef3cb5f1954.
[07/03 15:28:46    352s] After signature check, allow fast init is false, keep pre-filter is false.
[07/03 15:28:46    352s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/03 15:28:46    352s] Use non-trimmed site array because memory saving is not enough.
[07/03 15:28:46    352s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[07/03 15:28:46    352s] SiteArray: use 3,309,568 bytes
[07/03 15:28:46    352s] SiteArray: current memory after site array memory allocation 3379.3M
[07/03 15:28:46    352s] SiteArray: FP blocked sites are writable
[07/03 15:28:46    352s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f487b5448c0.
[07/03 15:28:46    352s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 1 thread pools are available.
[07/03 15:28:46    352s] Keep-away cache is enable on metals: 1-7
[07/03 15:28:46    352s] Estimated cell power/ground rail width = 0.531 um
[07/03 15:28:46    352s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:28:46    352s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3507.3M, EPOCH TIME: 1751570926.490525
[07/03 15:28:46    352s] Process 12974 (called=24206 computed=20) wires and vias for routing blockage analysis
[07/03 15:28:46    352s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.014, REAL:0.010, MEM:3507.3M, EPOCH TIME: 1751570926.500757
[07/03 15:28:46    352s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[07/03 15:28:46    352s] Atter site array init, number of instance map data is 0.
[07/03 15:28:46    352s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.214, REAL:0.411, MEM:3507.3M, EPOCH TIME: 1751570926.515991
[07/03 15:28:46    352s] 
[07/03 15:28:46    352s] Scanning PG Shapes for Pre-Colorizing...Done.
[07/03 15:28:46    352s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:28:46    352s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:28:46    352s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.234, REAL:0.431, MEM:3507.3M, EPOCH TIME: 1751570926.535529
[07/03 15:28:46    352s] 
[07/03 15:28:46    352s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:28:46    352s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:28:46    352s] Average module density = 0.596.
[07/03 15:28:46    352s] Density for the design = 0.596.
[07/03 15:28:46    352s]        = stdcell_area 358199 sites (649916 um^2) / alloc_area 601265 sites (1090935 um^2).
[07/03 15:28:46    352s] Pin Density = 0.1927.
[07/03 15:28:46    352s]             = total # of pins 115875 / total area 601265.
[07/03 15:28:46    352s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3507.3M, EPOCH TIME: 1751570926.592060
[07/03 15:28:46    352s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.015, REAL:0.017, MEM:3507.3M, EPOCH TIME: 1751570926.609560
[07/03 15:28:46    352s] OPERPROF: Starting pre-place ADS at level 1, MEM:3507.3M, EPOCH TIME: 1751570926.627053
[07/03 15:28:46    352s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3507.3M, EPOCH TIME: 1751570926.715791
[07/03 15:28:46    352s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3507.3M, EPOCH TIME: 1751570926.715977
[07/03 15:28:46    352s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3507.3M, EPOCH TIME: 1751570926.716441
[07/03 15:28:46    352s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3507.3M, EPOCH TIME: 1751570926.716564
[07/03 15:28:46    352s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3507.3M, EPOCH TIME: 1751570926.716619
[07/03 15:28:46    352s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.010, REAL:0.012, MEM:3507.3M, EPOCH TIME: 1751570926.728560
[07/03 15:28:46    352s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3507.3M, EPOCH TIME: 1751570926.729044
[07/03 15:28:46    352s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.004, REAL:0.004, MEM:3507.3M, EPOCH TIME: 1751570926.733398
[07/03 15:28:46    352s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.015, REAL:0.017, MEM:3507.3M, EPOCH TIME: 1751570926.733883
[07/03 15:28:46    352s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.017, REAL:0.019, MEM:3507.3M, EPOCH TIME: 1751570926.734910
[07/03 15:28:46    352s] ADSU 0.596 -> 0.609. site 601265.000 -> 588614.600. GS 30.240
[07/03 15:28:46    352s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.171, REAL:0.204, MEM:3507.3M, EPOCH TIME: 1751570926.831021
[07/03 15:28:46    352s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3507.3M, EPOCH TIME: 1751570926.834521
[07/03 15:28:46    352s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3507.3M, EPOCH TIME: 1751570926.842090
[07/03 15:28:46    352s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.001, REAL:0.001, MEM:3507.3M, EPOCH TIME: 1751570926.843386
[07/03 15:28:46    352s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.009, REAL:0.009, MEM:3507.3M, EPOCH TIME: 1751570926.843738
[07/03 15:28:47    352s] Initial padding reaches pin density 0.429 for top
[07/03 15:28:47    352s] InitPadU 0.609 -> 0.703 for top
[07/03 15:28:47    352s] 
[07/03 15:28:47    352s] Enabling multi-CPU acceleration with 2 CPU(s) for placement
[07/03 15:28:47    352s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3507.3M, EPOCH TIME: 1751570927.363071
[07/03 15:28:47    352s] Enable eGR PG blockage caching
[07/03 15:28:47    352s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.006, REAL:0.074, MEM:3507.3M, EPOCH TIME: 1751570927.437053
[07/03 15:28:47    352s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:3507.3M, EPOCH TIME: 1751570927.437384
[07/03 15:28:47    352s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3507.3M, EPOCH TIME: 1751570927.437753
[07/03 15:28:47    352s] no activity file in design. spp won't run.
[07/03 15:28:47    352s] [spp] 0
[07/03 15:28:47    352s] [adp] 0:1:1:3
[07/03 15:28:47    352s] Ignore, current top cell is fpga_top.
[07/03 15:29:01    370s] Unignore, current top cell is fpga_top.
[07/03 15:29:01    370s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:18.105, REAL:13.595, MEM:3516.8M, EPOCH TIME: 1751570941.032975
[07/03 15:29:01    370s] Ignore, current top cell is fpga_top.
[07/03 15:29:01    370s] Clock gating cells determined by native netlist tracing.
[07/03 15:29:01    370s] no activity file in design. spp won't run.
[07/03 15:29:01    370s] no activity file in design. spp won't run.
[07/03 15:29:01    370s] Unignore, current top cell is fpga_top.
[07/03 15:29:01    370s] Ignore, current top cell is fpga_top.
[07/03 15:29:01    371s] Effort level <high> specified for reg2reg path_group
[07/03 15:29:09    384s] Unignore, current top cell is fpga_top.
[07/03 15:29:09    384s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3516.8M, EPOCH TIME: 1751570949.286609
[07/03 15:29:09    384s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.012, REAL:0.012, MEM:3516.8M, EPOCH TIME: 1751570949.298512
[07/03 15:29:09    384s] === lastAutoLevel = 9 
[07/03 15:29:09    384s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3516.8M, EPOCH TIME: 1751570949.379808
[07/03 15:29:10    384s] OPERPROF:     Starting NP-Place at level 3, MEM:3548.8M, EPOCH TIME: 1751570950.731817
[07/03 15:29:11    386s] Iteration  1: Total net bbox = 4.334e+05 (1.80e+05 2.54e+05)
[07/03 15:29:11    386s]               Est.  stn bbox = 4.541e+05 (1.89e+05 2.65e+05)
[07/03 15:29:11    386s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 3548.8M
[07/03 15:29:11    386s] Iteration  2: Total net bbox = 4.334e+05 (1.80e+05 2.54e+05)
[07/03 15:29:11    386s]               Est.  stn bbox = 4.541e+05 (1.89e+05 2.65e+05)
[07/03 15:29:11    386s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3548.8M
[07/03 15:29:11    386s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4852c920e0.
[07/03 15:29:12    386s] exp_mt_sequential is set from setPlaceMode option to 1
[07/03 15:29:12    386s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=2)
[07/03 15:29:12    386s] place_exp_mt_interval set to default 32
[07/03 15:29:12    386s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/03 15:29:17    393s] Iteration  3: Total net bbox = 3.968e+05 (1.91e+05 2.06e+05)
[07/03 15:29:17    393s]               Est.  stn bbox = 5.108e+05 (2.47e+05 2.64e+05)
[07/03 15:29:17    393s]               cpu = 0:00:07.5 real = 0:00:06.0 mem = 3638.7M
[07/03 15:29:17    393s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4852c920e0.
[07/03 15:29:17    393s] Total number of setup views is 1.
[07/03 15:29:17    393s] Total number of active setup views is 1.
[07/03 15:29:17    393s] Active setup views:
[07/03 15:29:17    393s]     WORST_CASE
[07/03 15:29:24    404s] Iteration  4: Total net bbox = 5.025e+05 (2.49e+05 2.53e+05)
[07/03 15:29:24    404s]               Est.  stn bbox = 6.445e+05 (3.21e+05 3.24e+05)
[07/03 15:29:24    404s]               cpu = 0:00:10.9 real = 0:00:07.0 mem = 3639.7M
[07/03 15:29:24    404s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4852c920e0.
[07/03 15:29:35    424s] Iteration  5: Total net bbox = 7.309e+05 (3.59e+05 3.72e+05)
[07/03 15:29:35    424s]               Est.  stn bbox = 9.822e+05 (4.84e+05 4.98e+05)
[07/03 15:29:35    424s]               cpu = 0:00:19.6 real = 0:00:11.0 mem = 3639.7M
[07/03 15:29:35    424s] OPERPROF:     Finished NP-Place at level 3, CPU:39.470, REAL:24.983, MEM:3639.7M, EPOCH TIME: 1751570975.714790
[07/03 15:29:35    424s] OPERPROF:   Finished NP-MAIN at level 2, CPU:39.883, REAL:26.472, MEM:3639.7M, EPOCH TIME: 1751570975.851750
[07/03 15:29:35    424s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3639.7M, EPOCH TIME: 1751570975.889910
[07/03 15:29:35    424s] Ignore, current top cell is fpga_top.
[07/03 15:29:35    424s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/03 15:29:35    424s] Unignore, current top cell is fpga_top.
[07/03 15:29:35    424s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.017, REAL:0.017, MEM:3639.7M, EPOCH TIME: 1751570975.907353
[07/03 15:29:35    424s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3639.7M, EPOCH TIME: 1751570975.915522
[07/03 15:29:36    424s] OPERPROF:     Starting NP-Place at level 3, MEM:3639.7M, EPOCH TIME: 1751570976.505310
[07/03 15:29:36    425s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4852dba0e0.
[07/03 15:29:48    445s] Iteration  6: Total net bbox = 7.202e+05 (3.54e+05 3.66e+05)
[07/03 15:29:48    445s]               Est.  stn bbox = 1.001e+06 (4.95e+05 5.05e+05)
[07/03 15:29:48    445s]               cpu = 0:00:20.7 real = 0:00:12.0 mem = 3721.8M
[07/03 15:29:48    445s] OPERPROF:     Finished NP-Place at level 3, CPU:20.828, REAL:11.818, MEM:3721.8M, EPOCH TIME: 1751570988.323666
[07/03 15:29:48    445s] OPERPROF:   Finished NP-MAIN at level 2, CPU:21.422, REAL:12.534, MEM:3689.8M, EPOCH TIME: 1751570988.449419
[07/03 15:29:48    445s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3689.8M, EPOCH TIME: 1751570988.647057
[07/03 15:29:48    445s] Ignore, current top cell is fpga_top.
[07/03 15:29:48    445s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/03 15:29:48    445s] Unignore, current top cell is fpga_top.
[07/03 15:29:48    445s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.007, REAL:0.007, MEM:3689.8M, EPOCH TIME: 1751570988.653915
[07/03 15:29:48    445s] Ignore, current top cell is fpga_top.
[07/03 15:29:48    445s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3689.8M, EPOCH TIME: 1751570988.655836
[07/03 15:29:48    445s] Starting Early Global Route rough congestion estimation: mem = 3689.8M
[07/03 15:29:49    446s] (I)      Initializing eGR engine (rough)
[07/03 15:29:49    446s] Set min layer with default ( 2 )
[07/03 15:29:49    446s] Set max layer with parameter ( 7 )
[07/03 15:29:49    446s] (I)      clean place blk overflow:
[07/03 15:29:49    446s] (I)      H : enabled 0.60 0
[07/03 15:29:49    446s] (I)      V : enabled 0.60 0
[07/03 15:29:49    446s] (I)      Initializing eGR engine (rough)
[07/03 15:29:49    446s] Set min layer with default ( 2 )
[07/03 15:29:49    446s] Set max layer with parameter ( 7 )
[07/03 15:29:49    446s] (I)      clean place blk overflow:
[07/03 15:29:49    446s] (I)      H : enabled 0.60 0
[07/03 15:29:49    446s] (I)      V : enabled 0.60 0
[07/03 15:29:49    446s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.41 MB )
[07/03 15:29:49    446s] (I)      Running eGR Rough flow
[07/03 15:29:49    446s] (I)      # wire layers (front) : 8
[07/03 15:29:49    446s] (I)      # wire layers (back)  : 0
[07/03 15:29:49    446s] (I)      min wire layer : 1
[07/03 15:29:49    446s] (I)      max wire layer : 7
[07/03 15:29:49    446s] (I)      # cut layers (front) : 7
[07/03 15:29:49    446s] (I)      # cut layers (back)  : 0
[07/03 15:29:49    446s] (I)      min cut layer : 1
[07/03 15:29:49    446s] (I)      max cut layer : 6
[07/03 15:29:49    446s] (I)      ================================= Layers =================================
[07/03 15:29:49    446s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:29:49    446s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:29:49    446s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:29:49    446s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:29:49    446s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:29:49    446s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:29:49    446s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:29:49    446s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:29:49    446s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:29:49    446s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:29:49    446s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:29:49    446s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:29:49    446s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:29:49    446s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:29:49    446s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:29:49    446s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:29:49    446s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:29:49    446s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:29:49    446s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:29:49    446s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:29:49    446s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:29:49    446s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:29:49    446s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:29:49    446s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:29:49    446s] (I)      Started Import and model ( Curr Mem: 3.41 MB )
[07/03 15:29:49    446s] (I)      == Non-default Options ==
[07/03 15:29:49    446s] (I)      Print mode                                         : 2
[07/03 15:29:49    446s] (I)      Stop if highly congested                           : false
[07/03 15:29:49    446s] (I)      Local connection modeling                          : true
[07/03 15:29:49    446s] (I)      Maximum routing layer                              : 7
[07/03 15:29:49    446s] (I)      Top routing layer                                  : 7
[07/03 15:29:49    446s] (I)      Assign partition pins                              : false
[07/03 15:29:49    446s] (I)      Support large GCell                                : true
[07/03 15:29:49    446s] (I)      Number of threads                                  : 2
[07/03 15:29:49    446s] (I)      Number of rows per GCell                           : 18
[07/03 15:29:49    446s] (I)      Max num rows per GCell                             : 32
[07/03 15:29:49    446s] (I)      Route tie net to shape                             : auto
[07/03 15:29:49    446s] (I)      Method to set GCell size                           : row
[07/03 15:29:49    446s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:29:49    446s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:29:49    446s] (I)      ============== Pin Summary ==============
[07/03 15:29:49    446s] (I)      +-------+--------+---------+------------+
[07/03 15:29:49    446s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:29:49    446s] (I)      +-------+--------+---------+------------+
[07/03 15:29:49    446s] (I)      |     1 | 110144 |   95.11 |        Pin |
[07/03 15:29:49    446s] (I)      |     2 |   5397 |    4.66 | Pin access |
[07/03 15:29:49    446s] (I)      |     3 |    199 |    0.17 | Pin access |
[07/03 15:29:49    446s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:29:49    446s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:29:49    446s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:29:49    446s] (I)      |     7 |     64 |    0.06 |      Other |
[07/03 15:29:49    446s] (I)      +-------+--------+---------+------------+
[07/03 15:29:49    446s] (I)      Custom ignore net properties:
[07/03 15:29:49    446s] (I)      1 : NotLegal
[07/03 15:29:49    446s] (I)      Default ignore net properties:
[07/03 15:29:49    446s] (I)      1 : Special
[07/03 15:29:49    446s] (I)      2 : Analog
[07/03 15:29:49    446s] (I)      3 : Fixed
[07/03 15:29:49    446s] (I)      4 : Skipped
[07/03 15:29:49    446s] (I)      5 : MixedSignal
[07/03 15:29:49    446s] (I)      Prerouted net properties:
[07/03 15:29:49    446s] (I)      1 : NotLegal
[07/03 15:29:49    446s] (I)      2 : Special
[07/03 15:29:49    446s] (I)      3 : Analog
[07/03 15:29:49    446s] (I)      4 : Fixed
[07/03 15:29:49    446s] (I)      5 : Skipped
[07/03 15:29:49    446s] (I)      6 : MixedSignal
[07/03 15:29:49    446s] (I)      Early global route reroute all routable nets
[07/03 15:29:49    446s] (I)      Use row-based GCell size
[07/03 15:29:49    446s] (I)      Use row-based GCell align
[07/03 15:29:49    446s] (I)      layer 0 area = 90000
[07/03 15:29:49    446s] (I)      layer 1 area = 144000
[07/03 15:29:49    446s] (I)      layer 2 area = 144000
[07/03 15:29:49    446s] (I)      layer 3 area = 144000
[07/03 15:29:49    446s] (I)      layer 4 area = 144000
[07/03 15:29:49    446s] (I)      layer 5 area = 0
[07/03 15:29:49    446s] (I)      layer 6 area = 0
[07/03 15:29:49    446s] (I)      GCell unit size   : 3780
[07/03 15:29:49    446s] (I)      GCell multiplier  : 18
[07/03 15:29:49    446s] (I)      GCell row height  : 3780
[07/03 15:29:49    446s] (I)      Actual row height : 3780
[07/03 15:29:49    446s] (I)      GCell align ref   : 425480 425420
[07/03 15:29:49    446s] (I)      Track table information for default rule: 
[07/03 15:29:49    446s] (I)      Metal1 has single uniform track structure
[07/03 15:29:49    446s] (I)      Metal2 has single uniform track structure
[07/03 15:29:49    446s] (I)      Metal3 has single uniform track structure
[07/03 15:29:49    446s] (I)      Metal4 has single uniform track structure
[07/03 15:29:49    446s] (I)      Metal5 has single uniform track structure
[07/03 15:29:49    446s] (I)      TopMetal1 has single uniform track structure
[07/03 15:29:49    446s] (I)      TopMetal2 has single uniform track structure
[07/03 15:29:49    446s] (I)      ================ Default via =================
[07/03 15:29:49    446s] (I)      +---+-------------------+--------------------+
[07/03 15:29:49    446s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:29:49    446s] (I)      +---+-------------------+--------------------+
[07/03 15:29:49    446s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:29:49    446s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:29:49    446s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:29:49    446s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:29:49    446s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:29:49    446s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:29:49    446s] (I)      +---+-------------------+--------------------+
[07/03 15:29:49    446s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:29:49    446s] (I)      Read 29480 PG shapes
[07/03 15:29:49    446s] (I)      Read 0 clock shapes
[07/03 15:29:49    446s] (I)      Read 0 other shapes
[07/03 15:29:49    446s] (I)      #Routing Blockages  : 0
[07/03 15:29:49    446s] (I)      #Bump Blockages     : 0
[07/03 15:29:49    446s] (I)      #Instance Blockages : 26000
[07/03 15:29:49    446s] (I)      #PG Blockages       : 29480
[07/03 15:29:49    446s] (I)      #Halo Blockages     : 0
[07/03 15:29:49    446s] (I)      #Boundary Blockages : 0
[07/03 15:29:49    446s] (I)      #Clock Blockages    : 0
[07/03 15:29:49    446s] (I)      #Other Blockages    : 0
[07/03 15:29:49    446s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:29:49    446s] (I)      #prerouted nets         : 0
[07/03 15:29:49    446s] (I)      #prerouted special nets : 0
[07/03 15:29:49    446s] (I)      #prerouted wires        : 0
[07/03 15:29:49    446s] (I)      Read 34123 nets ( ignored 0 )
[07/03 15:29:49    446s] (I)        Front-side 34123 ( ignored 0 )
[07/03 15:29:49    446s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:29:49    446s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/03 15:29:49    446s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/03 15:29:49    446s] (W)      Only the first 20 messages are printed.
[07/03 15:29:49    446s] (I)      handle routing halo
[07/03 15:29:49    446s] (I)      Reading macro buffers
[07/03 15:29:49    446s] (I)      Number of macro buffers: 0
[07/03 15:29:49    446s] (I)      early_global_route_priority property id does not exist.
[07/03 15:29:49    446s] (I)      Read Num Blocks=55480  Num Prerouted Wires=0  Num CS=0
[07/03 15:29:49    446s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 0
[07/03 15:29:49    446s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 0
[07/03 15:29:49    446s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 0
[07/03 15:29:49    446s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 0
[07/03 15:29:49    446s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:29:49    446s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:29:49    446s] (I)      Number of ignored nets                =      0
[07/03 15:29:49    446s] (I)      Number of connected nets              =      0
[07/03 15:29:49    446s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:29:49    446s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:29:49    446s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:29:49    446s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:29:49    446s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:29:49    446s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:29:49    446s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:29:49    446s] (I)      There are 2 clock nets ( 0 with NDR ).
[07/03 15:29:49    446s] (I)      Ndr track 0 does not exist
[07/03 15:29:49    446s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:29:49    446s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:29:49    446s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:29:49    446s] (I)      Site width          :   480  (dbu)
[07/03 15:29:49    446s] (I)      Row height          :  3780  (dbu)
[07/03 15:29:49    446s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:29:49    446s] (I)      GCell width         : 68040  (dbu)
[07/03 15:29:49    446s] (I)      GCell height        : 68040  (dbu)
[07/03 15:29:49    446s] (I)      Grid                :    28    29     7
[07/03 15:29:49    446s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:29:49    446s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:29:49    446s] (I)      Vertical capacity   :     0     0 68040     0 68040     0 68040
[07/03 15:29:49    446s] (I)      Horizontal capacity :     0 68040     0 68040     0 68040     0
[07/03 15:29:49    446s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:29:49    446s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:29:49    446s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:29:49    446s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:29:49    446s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:29:49    446s] (I)      Num tracks per GCell: 200.12 162.00 141.75 162.00 141.75 20.74 17.01
[07/03 15:29:49    446s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:29:49    446s] (I)      --------------------------------------------------------
[07/03 15:29:49    446s] 
[07/03 15:29:49    446s] (I)      ============ Routing rule table ============
[07/03 15:29:49    446s] (I)      Rule id: 0  Rule name: (Default)  Nets: 34059
[07/03 15:29:49    446s] (I)      ========================================
[07/03 15:29:49    446s] (I)      
[07/03 15:29:49    446s] (I)      ==== NDR : (Default) ====
[07/03 15:29:49    446s] (I)      +--------------+--------+
[07/03 15:29:49    446s] (I)      |           ID |      0 |
[07/03 15:29:49    446s] (I)      |      Default |    yes |
[07/03 15:29:49    446s] (I)      |  Clk Special |     no |
[07/03 15:29:49    446s] (I)      | Hard spacing |     no |
[07/03 15:29:49    446s] (I)      |    NDR track | (none) |
[07/03 15:29:49    446s] (I)      |      NDR via | (none) |
[07/03 15:29:49    446s] (I)      |  Extra space |      0 |
[07/03 15:29:49    446s] (I)      |      Shields |      0 |
[07/03 15:29:49    446s] (I)      |   Demand (H) |      1 |
[07/03 15:29:49    446s] (I)      |   Demand (V) |      1 |
[07/03 15:29:49    446s] (I)      |        #Nets |  34059 |
[07/03 15:29:49    446s] (I)      +--------------+--------+
[07/03 15:29:49    446s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:29:49    446s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:29:49    446s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:29:49    446s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:29:49    446s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:29:49    446s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:29:49    446s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:29:49    446s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:29:49    446s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:29:49    446s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:29:49    446s] (I)      =============== Blocked Tracks ===============
[07/03 15:29:49    446s] (I)      +-------+---------+----------+---------------+
[07/03 15:29:49    446s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:29:49    446s] (I)      +-------+---------+----------+---------------+
[07/03 15:29:49    446s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:29:49    446s] (I)      |     2 |  129024 |    80437 |        62.34% |
[07/03 15:29:49    446s] (I)      |     3 |  112056 |    74458 |        66.45% |
[07/03 15:29:49    446s] (I)      |     4 |  129024 |    90407 |        70.07% |
[07/03 15:29:49    446s] (I)      |     5 |  112056 |    74492 |        66.48% |
[07/03 15:29:49    446s] (I)      |     6 |   21504 |    17672 |        82.18% |
[07/03 15:29:49    446s] (I)      |     7 |   13427 |     7866 |        58.58% |
[07/03 15:29:49    446s] (I)      +-------+---------+----------+---------------+
[07/03 15:29:49    446s] (I)      Finished Import and model ( CPU: 0.66 sec, Real: 0.85 sec, Curr Mem: 3.45 MB )
[07/03 15:29:49    446s] (I)      Reset routing kernel
[07/03 15:29:50    446s] (I)      numLocalWires=139980  numGlobalNetBranches=32902  numLocalNetBranches=37496
[07/03 15:29:50    446s] (I)      totalPins=115747  totalGlobalPin=17044 (14.73%)
[07/03 15:29:50    446s] (I)      total 2D Cap : 234424 = (135547 H, 98877 V)
[07/03 15:29:50    446s] (I)      total 2D Demand : 4880 = (4880 H, 0 V)
[07/03 15:29:50    446s] (I)      init route region map
[07/03 15:29:50    446s] (I)      #blocked GCells = 17
[07/03 15:29:50    446s] (I)      #regions = 1
[07/03 15:29:50    446s] (I)      init safety region map
[07/03 15:29:50    446s] (I)      #blocked GCells = 17
[07/03 15:29:50    446s] (I)      #regions = 1
[07/03 15:29:50    446s] (I)      
[07/03 15:29:50    446s] (I)      ============  Phase 1a Route ============
[07/03 15:29:50    446s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[07/03 15:29:50    446s] (I)      Usage: 14592 = (8134 H, 6458 V) = (6.00% H, 6.53% V) = (5.534e+05um H, 4.394e+05um V)
[07/03 15:29:50    446s] (I)      
[07/03 15:29:50    446s] (I)      ============  Phase 1b Route ============
[07/03 15:29:50    446s] (I)      Usage: 14592 = (8134 H, 6458 V) = (6.00% H, 6.53% V) = (5.534e+05um H, 4.394e+05um V)
[07/03 15:29:50    446s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/03 15:29:50    446s] 
[07/03 15:29:50    446s] (I)      Updating congestion map
[07/03 15:29:50    446s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[07/03 15:29:50    446s] (I)      Finished Early Global Route kernel ( CPU: 0.81 sec, Real: 1.01 sec, Curr Mem: 3.46 MB )
[07/03 15:29:50    446s] Finished Early Global Route rough congestion estimation: mem = 3689.8M
[07/03 15:29:50    446s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.974, REAL:1.503, MEM:3689.8M, EPOCH TIME: 1751570990.158922
[07/03 15:29:50    446s] earlyGlobalRoute rough estimation gcell size 18 row height
[07/03 15:29:50    446s] Unignore, current top cell is fpga_top.
[07/03 15:29:50    446s] OPERPROF:   Starting CDPad at level 2, MEM:3689.8M, EPOCH TIME: 1751570990.164587
[07/03 15:29:50    447s] CDPadU 0.642 -> 0.647. R=0.609, N=34229, GS=68.040
[07/03 15:29:50    447s] OPERPROF:   Finished CDPad at level 2, CPU:0.228, REAL:0.178, MEM:3721.8M, EPOCH TIME: 1751570990.342753
[07/03 15:29:50    447s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3721.8M, EPOCH TIME: 1751570990.351943
[07/03 15:29:50    447s] OPERPROF:     Starting NP-Place at level 3, MEM:3721.8M, EPOCH TIME: 1751570990.622826
[07/03 15:29:50    447s] OPERPROF:     Finished NP-Place at level 3, CPU:0.276, REAL:0.280, MEM:3721.8M, EPOCH TIME: 1751570990.902468
[07/03 15:29:51    448s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.849, REAL:0.733, MEM:3721.8M, EPOCH TIME: 1751570991.085337
[07/03 15:29:51    448s] Global placement CDP skipped at cutLevel 7.
[07/03 15:29:51    448s] Iteration  7: Total net bbox = 7.882e+05 (4.20e+05 3.68e+05)
[07/03 15:29:51    448s]               Est.  stn bbox = 1.071e+06 (5.63e+05 5.08e+05)
[07/03 15:29:51    448s]               cpu = 0:00:02.2 real = 0:00:03.0 mem = 3721.8M
[07/03 15:29:51    448s] Ignore, current top cell is fpga_top.
[07/03 15:30:05    468s] 
[07/03 15:30:05    468s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 15:30:06    468s] TLC MultiMap info (StdDelay):
[07/03 15:30:06    468s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/03 15:30:06    468s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/03 15:30:06    468s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/03 15:30:06    468s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/03 15:30:06    468s]  Setting StdDelay to: 25.6ps
[07/03 15:30:06    468s] 
[07/03 15:30:06    468s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 15:30:06    469s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/03 15:30:24    492s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/03 15:30:24    492s] Unignore, current top cell is fpga_top.
[07/03 15:30:24    492s] Iteration  8: Total net bbox = 7.882e+05 (4.20e+05 3.68e+05)
[07/03 15:30:24    492s]               Est.  stn bbox = 1.071e+06 (5.63e+05 5.08e+05)
[07/03 15:30:24    492s]               cpu = 0:00:44.3 real = 0:00:33.0 mem = 3721.8M
[07/03 15:30:24    492s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3721.8M, EPOCH TIME: 1751571024.991904
[07/03 15:30:24    492s] Ignore, current top cell is fpga_top.
[07/03 15:30:24    492s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/03 15:30:25    492s] Unignore, current top cell is fpga_top.
[07/03 15:30:25    492s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.015, REAL:0.015, MEM:3721.8M, EPOCH TIME: 1751571025.007304
[07/03 15:30:25    492s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3721.8M, EPOCH TIME: 1751571025.021408
[07/03 15:30:25    493s] OPERPROF:     Starting NP-Place at level 3, MEM:3721.8M, EPOCH TIME: 1751571025.558791
[07/03 15:30:25    493s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48abb720e0.
[07/03 15:30:38    515s] OPERPROF:     Finished NP-Place at level 3, CPU:22.135, REAL:12.825, MEM:3753.8M, EPOCH TIME: 1751571038.383365
[07/03 15:30:38    515s] OPERPROF:   Finished NP-MAIN at level 2, CPU:22.909, REAL:13.440, MEM:3721.8M, EPOCH TIME: 1751571038.461414
[07/03 15:30:38    515s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3721.8M, EPOCH TIME: 1751571038.467199
[07/03 15:30:38    515s] Ignore, current top cell is fpga_top.
[07/03 15:30:38    515s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/03 15:30:38    515s] Unignore, current top cell is fpga_top.
[07/03 15:30:38    515s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.006, REAL:0.006, MEM:3721.8M, EPOCH TIME: 1751571038.473061
[07/03 15:30:38    515s] Ignore, current top cell is fpga_top.
[07/03 15:30:38    515s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3721.8M, EPOCH TIME: 1751571038.474225
[07/03 15:30:38    515s] Starting Early Global Route rough congestion estimation: mem = 3721.8M
[07/03 15:30:38    515s] (I)      Initializing eGR engine (rough)
[07/03 15:30:38    515s] Set min layer with default ( 2 )
[07/03 15:30:38    515s] Set max layer with parameter ( 7 )
[07/03 15:30:38    515s] (I)      clean place blk overflow:
[07/03 15:30:38    515s] (I)      H : enabled 0.60 0
[07/03 15:30:38    515s] (I)      V : enabled 0.60 0
[07/03 15:30:38    515s] (I)      Initializing eGR engine (rough)
[07/03 15:30:38    515s] Set min layer with default ( 2 )
[07/03 15:30:38    515s] Set max layer with parameter ( 7 )
[07/03 15:30:38    515s] (I)      clean place blk overflow:
[07/03 15:30:38    515s] (I)      H : enabled 0.60 0
[07/03 15:30:38    515s] (I)      V : enabled 0.60 0
[07/03 15:30:38    515s] (I)      Started Early Global Route kernel ( Curr Mem: 3.48 MB )
[07/03 15:30:38    515s] (I)      Running eGR Rough flow
[07/03 15:30:38    515s] (I)      # wire layers (front) : 8
[07/03 15:30:38    515s] (I)      # wire layers (back)  : 0
[07/03 15:30:38    515s] (I)      min wire layer : 1
[07/03 15:30:38    515s] (I)      max wire layer : 7
[07/03 15:30:38    515s] (I)      # cut layers (front) : 7
[07/03 15:30:38    515s] (I)      # cut layers (back)  : 0
[07/03 15:30:38    515s] (I)      min cut layer : 1
[07/03 15:30:38    515s] (I)      max cut layer : 6
[07/03 15:30:38    515s] (I)      ================================= Layers =================================
[07/03 15:30:38    515s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:30:38    515s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:30:38    515s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:30:38    515s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:30:38    515s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:30:38    515s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:30:38    515s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:30:38    515s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:30:38    515s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:30:38    515s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:30:38    515s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:30:38    515s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:30:38    515s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:30:38    515s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:30:38    515s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:30:38    515s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:30:38    515s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:30:38    515s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:30:38    515s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:30:38    515s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:30:38    515s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:30:38    515s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:30:38    515s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:30:38    515s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:30:38    515s] (I)      Started Import and model ( Curr Mem: 3.48 MB )
[07/03 15:30:38    515s] (I)      == Non-default Options ==
[07/03 15:30:38    515s] (I)      Print mode                                         : 2
[07/03 15:30:38    515s] (I)      Stop if highly congested                           : false
[07/03 15:30:38    515s] (I)      Local connection modeling                          : true
[07/03 15:30:38    515s] (I)      Maximum routing layer                              : 7
[07/03 15:30:38    515s] (I)      Top routing layer                                  : 7
[07/03 15:30:38    515s] (I)      Assign partition pins                              : false
[07/03 15:30:38    515s] (I)      Support large GCell                                : true
[07/03 15:30:38    515s] (I)      Number of threads                                  : 2
[07/03 15:30:38    515s] (I)      Number of rows per GCell                           : 9
[07/03 15:30:38    515s] (I)      Max num rows per GCell                             : 32
[07/03 15:30:38    515s] (I)      Route tie net to shape                             : auto
[07/03 15:30:38    515s] (I)      Method to set GCell size                           : row
[07/03 15:30:38    515s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:30:38    515s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:30:38    515s] (I)      ============== Pin Summary ==============
[07/03 15:30:38    515s] (I)      +-------+--------+---------+------------+
[07/03 15:30:38    515s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:30:38    515s] (I)      +-------+--------+---------+------------+
[07/03 15:30:38    515s] (I)      |     1 | 110144 |   95.11 |        Pin |
[07/03 15:30:38    515s] (I)      |     2 |   5397 |    4.66 | Pin access |
[07/03 15:30:38    515s] (I)      |     3 |    199 |    0.17 | Pin access |
[07/03 15:30:38    515s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:30:38    515s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:30:38    515s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:30:38    515s] (I)      |     7 |     64 |    0.06 |      Other |
[07/03 15:30:38    515s] (I)      +-------+--------+---------+------------+
[07/03 15:30:38    515s] (I)      Custom ignore net properties:
[07/03 15:30:38    515s] (I)      1 : NotLegal
[07/03 15:30:38    515s] (I)      Default ignore net properties:
[07/03 15:30:38    515s] (I)      1 : Special
[07/03 15:30:38    515s] (I)      2 : Analog
[07/03 15:30:38    515s] (I)      3 : Fixed
[07/03 15:30:38    515s] (I)      4 : Skipped
[07/03 15:30:38    515s] (I)      5 : MixedSignal
[07/03 15:30:38    515s] (I)      Prerouted net properties:
[07/03 15:30:38    515s] (I)      1 : NotLegal
[07/03 15:30:38    515s] (I)      2 : Special
[07/03 15:30:38    515s] (I)      3 : Analog
[07/03 15:30:38    515s] (I)      4 : Fixed
[07/03 15:30:38    515s] (I)      5 : Skipped
[07/03 15:30:38    515s] (I)      6 : MixedSignal
[07/03 15:30:38    515s] (I)      Early global route reroute all routable nets
[07/03 15:30:38    515s] (I)      Use row-based GCell size
[07/03 15:30:38    515s] (I)      Use row-based GCell align
[07/03 15:30:38    515s] (I)      layer 0 area = 90000
[07/03 15:30:38    515s] (I)      layer 1 area = 144000
[07/03 15:30:38    515s] (I)      layer 2 area = 144000
[07/03 15:30:38    515s] (I)      layer 3 area = 144000
[07/03 15:30:38    515s] (I)      layer 4 area = 144000
[07/03 15:30:38    515s] (I)      layer 5 area = 0
[07/03 15:30:38    515s] (I)      layer 6 area = 0
[07/03 15:30:38    515s] (I)      GCell unit size   : 3780
[07/03 15:30:38    515s] (I)      GCell multiplier  : 9
[07/03 15:30:38    515s] (I)      GCell row height  : 3780
[07/03 15:30:38    515s] (I)      Actual row height : 3780
[07/03 15:30:38    515s] (I)      GCell align ref   : 425480 425420
[07/03 15:30:38    515s] (I)      Track table information for default rule: 
[07/03 15:30:38    515s] (I)      Metal1 has single uniform track structure
[07/03 15:30:38    515s] (I)      Metal2 has single uniform track structure
[07/03 15:30:38    515s] (I)      Metal3 has single uniform track structure
[07/03 15:30:38    515s] (I)      Metal4 has single uniform track structure
[07/03 15:30:38    515s] (I)      Metal5 has single uniform track structure
[07/03 15:30:38    515s] (I)      TopMetal1 has single uniform track structure
[07/03 15:30:38    515s] (I)      TopMetal2 has single uniform track structure
[07/03 15:30:38    515s] (I)      ================ Default via =================
[07/03 15:30:38    515s] (I)      +---+-------------------+--------------------+
[07/03 15:30:38    515s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:30:38    515s] (I)      +---+-------------------+--------------------+
[07/03 15:30:38    515s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:30:38    515s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:30:38    515s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:30:38    515s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:30:38    515s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:30:38    515s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:30:38    515s] (I)      +---+-------------------+--------------------+
[07/03 15:30:38    515s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:30:38    515s] (I)      Read 29480 PG shapes from cache
[07/03 15:30:38    515s] (I)      Read 0 clock shapes
[07/03 15:30:38    515s] (I)      Read 0 other shapes
[07/03 15:30:38    515s] (I)      #Routing Blockages  : 0
[07/03 15:30:38    515s] (I)      #Bump Blockages     : 0
[07/03 15:30:38    515s] (I)      #Instance Blockages : 26000
[07/03 15:30:38    515s] (I)      #PG Blockages       : 29480
[07/03 15:30:38    515s] (I)      #Halo Blockages     : 0
[07/03 15:30:38    515s] (I)      #Boundary Blockages : 0
[07/03 15:30:38    515s] (I)      #Clock Blockages    : 0
[07/03 15:30:38    515s] (I)      #Other Blockages    : 0
[07/03 15:30:38    515s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:30:38    515s] (I)      #prerouted nets         : 0
[07/03 15:30:38    515s] (I)      #prerouted special nets : 0
[07/03 15:30:38    515s] (I)      #prerouted wires        : 0
[07/03 15:30:38    515s] (I)      Read 34123 nets ( ignored 0 )
[07/03 15:30:38    515s] (I)        Front-side 34123 ( ignored 0 )
[07/03 15:30:38    515s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:30:38    515s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:30:38    515s] (I)      handle routing halo
[07/03 15:30:38    515s] (I)      Reading macro buffers
[07/03 15:30:38    515s] (I)      Number of macro buffers: 0
[07/03 15:30:38    515s] (I)      early_global_route_priority property id does not exist.
[07/03 15:30:38    515s] (I)      Read Num Blocks=55480  Num Prerouted Wires=0  Num CS=0
[07/03 15:30:38    515s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 0
[07/03 15:30:38    515s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 0
[07/03 15:30:38    515s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 0
[07/03 15:30:38    515s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 0
[07/03 15:30:38    515s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:30:38    515s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:30:38    515s] (I)      Number of ignored nets                =      0
[07/03 15:30:38    515s] (I)      Number of connected nets              =      0
[07/03 15:30:38    515s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:30:38    515s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:30:38    515s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:30:38    515s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:30:38    515s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:30:38    515s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:30:38    515s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:30:38    515s] (I)      There are 2 clock nets ( 0 with NDR ).
[07/03 15:30:38    515s] (I)      Ndr track 0 does not exist
[07/03 15:30:38    515s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:30:38    515s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:30:38    515s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:30:38    515s] (I)      Site width          :   480  (dbu)
[07/03 15:30:38    515s] (I)      Row height          :  3780  (dbu)
[07/03 15:30:38    515s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:30:38    515s] (I)      GCell width         : 34020  (dbu)
[07/03 15:30:38    515s] (I)      GCell height        : 34020  (dbu)
[07/03 15:30:38    515s] (I)      Grid                :    55    57     7
[07/03 15:30:38    515s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:30:38    515s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:30:38    515s] (I)      Vertical capacity   :     0     0 34020     0 34020     0 34020
[07/03 15:30:38    515s] (I)      Horizontal capacity :     0 34020     0 34020     0 34020     0
[07/03 15:30:38    515s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:30:38    515s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:30:38    515s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:30:38    515s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:30:38    515s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:30:38    515s] (I)      Num tracks per GCell: 100.06 81.00 70.88 81.00 70.88 10.37  8.51
[07/03 15:30:38    515s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:30:38    515s] (I)      --------------------------------------------------------
[07/03 15:30:38    515s] 
[07/03 15:30:38    515s] (I)      ============ Routing rule table ============
[07/03 15:30:38    515s] (I)      Rule id: 0  Rule name: (Default)  Nets: 34059
[07/03 15:30:38    515s] (I)      ========================================
[07/03 15:30:38    515s] (I)      
[07/03 15:30:38    515s] (I)      ==== NDR : (Default) ====
[07/03 15:30:38    515s] (I)      +--------------+--------+
[07/03 15:30:38    515s] (I)      |           ID |      0 |
[07/03 15:30:38    515s] (I)      |      Default |    yes |
[07/03 15:30:38    515s] (I)      |  Clk Special |     no |
[07/03 15:30:38    515s] (I)      | Hard spacing |     no |
[07/03 15:30:38    515s] (I)      |    NDR track | (none) |
[07/03 15:30:38    515s] (I)      |      NDR via | (none) |
[07/03 15:30:38    515s] (I)      |  Extra space |      0 |
[07/03 15:30:38    515s] (I)      |      Shields |      0 |
[07/03 15:30:38    515s] (I)      |   Demand (H) |      1 |
[07/03 15:30:38    515s] (I)      |   Demand (V) |      1 |
[07/03 15:30:38    515s] (I)      |        #Nets |  34059 |
[07/03 15:30:38    515s] (I)      +--------------+--------+
[07/03 15:30:38    515s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:30:38    515s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:30:38    515s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:30:38    515s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:30:38    515s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:30:38    515s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:30:38    515s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:30:38    515s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:30:38    515s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:30:38    515s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:30:38    515s] (I)      =============== Blocked Tracks ===============
[07/03 15:30:38    515s] (I)      +-------+---------+----------+---------------+
[07/03 15:30:38    515s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:30:38    515s] (I)      +-------+---------+----------+---------------+
[07/03 15:30:38    515s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:30:38    515s] (I)      |     2 |  253440 |   141193 |        55.71% |
[07/03 15:30:38    515s] (I)      |     3 |  220248 |   141758 |        64.36% |
[07/03 15:30:38    515s] (I)      |     4 |  253440 |   166472 |        65.68% |
[07/03 15:30:38    515s] (I)      |     5 |  220248 |   141892 |        64.42% |
[07/03 15:30:38    515s] (I)      |     6 |   42240 |    31770 |        75.21% |
[07/03 15:30:38    515s] (I)      |     7 |   26391 |    14610 |        55.36% |
[07/03 15:30:38    515s] (I)      +-------+---------+----------+---------------+
[07/03 15:30:38    515s] (I)      Finished Import and model ( CPU: 0.48 sec, Real: 0.49 sec, Curr Mem: 3.49 MB )
[07/03 15:30:38    515s] (I)      Reset routing kernel
[07/03 15:30:39    516s] (I)      numLocalWires=115765  numGlobalNetBranches=31405  numLocalNetBranches=26547
[07/03 15:30:39    516s] (I)      totalPins=115747  totalGlobalPin=34028 (29.40%)
[07/03 15:30:39    516s] (I)      total 2D Cap : 465004 = (265892 H, 199112 V)
[07/03 15:30:39    516s] (I)      total 2D Demand : 8287 = (8287 H, 0 V)
[07/03 15:30:39    516s] (I)      init route region map
[07/03 15:30:39    516s] (I)      #blocked GCells = 272
[07/03 15:30:39    516s] (I)      #regions = 2
[07/03 15:30:39    516s] (I)      init safety region map
[07/03 15:30:39    516s] (I)      #blocked GCells = 272
[07/03 15:30:39    516s] (I)      #regions = 2
[07/03 15:30:39    516s] (I)      
[07/03 15:30:39    516s] (I)      ============  Phase 1a Route ============
[07/03 15:30:39    516s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 11
[07/03 15:30:39    516s] (I)      Usage: 33642 = (17022 H, 16620 V) = (6.40% H, 8.35% V) = (5.791e+05um H, 5.654e+05um V)
[07/03 15:30:39    516s] (I)      
[07/03 15:30:39    516s] (I)      ============  Phase 1b Route ============
[07/03 15:30:39    516s] (I)      Usage: 33642 = (17022 H, 16620 V) = (6.40% H, 8.35% V) = (5.791e+05um H, 5.654e+05um V)
[07/03 15:30:39    516s] (I)      eGR overflow: 0.00% H + 0.20% V
[07/03 15:30:39    516s] 
[07/03 15:30:39    516s] (I)      Updating congestion map
[07/03 15:30:39    516s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[07/03 15:30:39    516s] (I)      Finished Early Global Route kernel ( CPU: 0.62 sec, Real: 0.61 sec, Curr Mem: 3.49 MB )
[07/03 15:30:39    516s] Finished Early Global Route rough congestion estimation: mem = 3721.8M
[07/03 15:30:39    516s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.646, REAL:0.641, MEM:3721.8M, EPOCH TIME: 1751571039.115713
[07/03 15:30:39    516s] earlyGlobalRoute rough estimation gcell size 9 row height
[07/03 15:30:39    516s] Unignore, current top cell is fpga_top.
[07/03 15:30:39    516s] OPERPROF:   Starting CDPad at level 2, MEM:3721.8M, EPOCH TIME: 1751571039.118349
[07/03 15:30:39    516s] CDPadU 0.647 -> 0.650. R=0.609, N=34229, GS=34.020
[07/03 15:30:39    516s] OPERPROF:   Finished CDPad at level 2, CPU:0.226, REAL:0.178, MEM:3721.8M, EPOCH TIME: 1751571039.295970
[07/03 15:30:39    516s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3721.8M, EPOCH TIME: 1751571039.304359
[07/03 15:30:39    516s] OPERPROF:     Starting NP-Place at level 3, MEM:3721.8M, EPOCH TIME: 1751571039.602452
[07/03 15:30:39    517s] OPERPROF:     Finished NP-Place at level 3, CPU:0.195, REAL:0.152, MEM:3721.8M, EPOCH TIME: 1751571039.754529
[07/03 15:30:39    517s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.724, REAL:0.523, MEM:3721.8M, EPOCH TIME: 1751571039.826975
[07/03 15:30:39    517s] Global placement CDP skipped at cutLevel 9.
[07/03 15:30:39    517s] Iteration  9: Total net bbox = 8.436e+05 (4.42e+05 4.01e+05)
[07/03 15:30:39    517s]               Est.  stn bbox = 1.145e+06 (5.95e+05 5.50e+05)
[07/03 15:30:39    517s]               cpu = 0:00:24.7 real = 0:00:15.0 mem = 3721.8M
[07/03 15:30:39    517s] Ignore, current top cell is fpga_top.
[07/03 15:31:00    540s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/03 15:31:20    567s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/03 15:31:20    567s] Unignore, current top cell is fpga_top.
[07/03 15:31:21    567s] Iteration 10: Total net bbox = 8.436e+05 (4.42e+05 4.01e+05)
[07/03 15:31:21    567s]               Est.  stn bbox = 1.145e+06 (5.95e+05 5.50e+05)
[07/03 15:31:21    567s]               cpu = 0:00:50.2 real = 0:00:42.0 mem = 3721.8M
[07/03 15:31:21    567s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3721.8M, EPOCH TIME: 1751571081.044694
[07/03 15:31:21    567s] Ignore, current top cell is fpga_top.
[07/03 15:31:21    567s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/03 15:31:21    567s] Unignore, current top cell is fpga_top.
[07/03 15:31:21    567s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.009, REAL:0.009, MEM:3721.8M, EPOCH TIME: 1751571081.054161
[07/03 15:31:21    567s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3721.8M, EPOCH TIME: 1751571081.066946
[07/03 15:31:21    567s] OPERPROF:     Starting NP-Place at level 3, MEM:3721.8M, EPOCH TIME: 1751571081.456418
[07/03 15:31:21    568s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4852e280e0.
[07/03 15:31:34    588s] OPERPROF:     Finished NP-Place at level 3, CPU:21.035, REAL:13.455, MEM:3753.8M, EPOCH TIME: 1751571094.911317
[07/03 15:31:35    589s] OPERPROF:   Finished NP-MAIN at level 2, CPU:21.703, REAL:13.984, MEM:3721.8M, EPOCH TIME: 1751571095.051436
[07/03 15:31:35    589s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[07/03 15:31:35    589s] MH legal: No MH instances from GP
[07/03 15:31:35    589s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/03 15:31:35    589s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3721.8M, DRC: 0)
[07/03 15:31:35    589s] Adjust Halo Group For DCLS Group
[07/03 15:31:35    589s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3721.8M, EPOCH TIME: 1751571095.150065
[07/03 15:31:35    589s] Ignore, current top cell is fpga_top.
[07/03 15:31:35    589s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/03 15:31:35    589s] Unignore, current top cell is fpga_top.
[07/03 15:31:35    589s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.008, REAL:0.008, MEM:3721.8M, EPOCH TIME: 1751571095.158297
[07/03 15:31:35    589s] Ignore, current top cell is fpga_top.
[07/03 15:31:35    589s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3721.8M, EPOCH TIME: 1751571095.159598
[07/03 15:31:35    589s] Starting Early Global Route rough congestion estimation: mem = 3721.8M
[07/03 15:31:35    589s] (I)      Initializing eGR engine (rough)
[07/03 15:31:35    589s] Set min layer with default ( 2 )
[07/03 15:31:35    589s] Set max layer with parameter ( 7 )
[07/03 15:31:35    589s] (I)      clean place blk overflow:
[07/03 15:31:35    589s] (I)      H : enabled 0.60 0
[07/03 15:31:35    589s] (I)      V : enabled 0.60 0
[07/03 15:31:35    589s] (I)      Initializing eGR engine (rough)
[07/03 15:31:35    589s] Set min layer with default ( 2 )
[07/03 15:31:35    589s] Set max layer with parameter ( 7 )
[07/03 15:31:35    589s] (I)      clean place blk overflow:
[07/03 15:31:35    589s] (I)      H : enabled 0.60 0
[07/03 15:31:35    589s] (I)      V : enabled 0.60 0
[07/03 15:31:35    589s] (I)      Started Early Global Route kernel ( Curr Mem: 3.49 MB )
[07/03 15:31:35    589s] (I)      Running eGR Rough flow
[07/03 15:31:35    589s] (I)      # wire layers (front) : 8
[07/03 15:31:35    589s] (I)      # wire layers (back)  : 0
[07/03 15:31:35    589s] (I)      min wire layer : 1
[07/03 15:31:35    589s] (I)      max wire layer : 7
[07/03 15:31:35    589s] (I)      # cut layers (front) : 7
[07/03 15:31:35    589s] (I)      # cut layers (back)  : 0
[07/03 15:31:35    589s] (I)      min cut layer : 1
[07/03 15:31:35    589s] (I)      max cut layer : 6
[07/03 15:31:35    589s] (I)      ================================= Layers =================================
[07/03 15:31:35    589s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:31:35    589s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:31:35    589s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:31:35    589s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:31:35    589s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:31:35    589s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:31:35    589s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:31:35    589s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:31:35    589s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:31:35    589s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:31:35    589s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:31:35    589s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:31:35    589s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:31:35    589s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:31:35    589s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:31:35    589s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:31:35    589s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:31:35    589s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:31:35    589s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:31:35    589s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:31:35    589s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:31:35    589s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:31:35    589s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:31:35    589s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:31:35    589s] (I)      Started Import and model ( Curr Mem: 3.49 MB )
[07/03 15:31:36    589s] (I)      == Non-default Options ==
[07/03 15:31:36    589s] (I)      Print mode                                         : 2
[07/03 15:31:36    589s] (I)      Stop if highly congested                           : false
[07/03 15:31:36    589s] (I)      Local connection modeling                          : true
[07/03 15:31:36    589s] (I)      Maximum routing layer                              : 7
[07/03 15:31:36    589s] (I)      Top routing layer                                  : 7
[07/03 15:31:36    589s] (I)      Assign partition pins                              : false
[07/03 15:31:36    589s] (I)      Support large GCell                                : true
[07/03 15:31:36    589s] (I)      Number of threads                                  : 2
[07/03 15:31:36    589s] (I)      Number of rows per GCell                           : 5
[07/03 15:31:36    589s] (I)      Max num rows per GCell                             : 32
[07/03 15:31:36    589s] (I)      Route tie net to shape                             : auto
[07/03 15:31:36    589s] (I)      Method to set GCell size                           : row
[07/03 15:31:36    589s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:31:36    589s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:31:36    589s] (I)      ============== Pin Summary ==============
[07/03 15:31:36    589s] (I)      +-------+--------+---------+------------+
[07/03 15:31:36    589s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:31:36    589s] (I)      +-------+--------+---------+------------+
[07/03 15:31:36    589s] (I)      |     1 | 110144 |   95.11 |        Pin |
[07/03 15:31:36    589s] (I)      |     2 |   5397 |    4.66 | Pin access |
[07/03 15:31:36    589s] (I)      |     3 |    199 |    0.17 | Pin access |
[07/03 15:31:36    589s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:31:36    589s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:31:36    589s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:31:36    589s] (I)      |     7 |     64 |    0.06 |      Other |
[07/03 15:31:36    589s] (I)      +-------+--------+---------+------------+
[07/03 15:31:36    589s] (I)      Custom ignore net properties:
[07/03 15:31:36    589s] (I)      1 : NotLegal
[07/03 15:31:36    589s] (I)      Default ignore net properties:
[07/03 15:31:36    589s] (I)      1 : Special
[07/03 15:31:36    589s] (I)      2 : Analog
[07/03 15:31:36    589s] (I)      3 : Fixed
[07/03 15:31:36    589s] (I)      4 : Skipped
[07/03 15:31:36    589s] (I)      5 : MixedSignal
[07/03 15:31:36    589s] (I)      Prerouted net properties:
[07/03 15:31:36    589s] (I)      1 : NotLegal
[07/03 15:31:36    589s] (I)      2 : Special
[07/03 15:31:36    589s] (I)      3 : Analog
[07/03 15:31:36    589s] (I)      4 : Fixed
[07/03 15:31:36    589s] (I)      5 : Skipped
[07/03 15:31:36    589s] (I)      6 : MixedSignal
[07/03 15:31:36    589s] (I)      Early global route reroute all routable nets
[07/03 15:31:36    589s] (I)      Use row-based GCell size
[07/03 15:31:36    589s] (I)      Use row-based GCell align
[07/03 15:31:36    589s] (I)      layer 0 area = 90000
[07/03 15:31:36    589s] (I)      layer 1 area = 144000
[07/03 15:31:36    589s] (I)      layer 2 area = 144000
[07/03 15:31:36    589s] (I)      layer 3 area = 144000
[07/03 15:31:36    589s] (I)      layer 4 area = 144000
[07/03 15:31:36    589s] (I)      layer 5 area = 0
[07/03 15:31:36    589s] (I)      layer 6 area = 0
[07/03 15:31:36    589s] (I)      GCell unit size   : 3780
[07/03 15:31:36    589s] (I)      GCell multiplier  : 5
[07/03 15:31:36    589s] (I)      GCell row height  : 3780
[07/03 15:31:36    589s] (I)      Actual row height : 3780
[07/03 15:31:36    589s] (I)      GCell align ref   : 425480 425420
[07/03 15:31:36    589s] (I)      Track table information for default rule: 
[07/03 15:31:36    589s] (I)      Metal1 has single uniform track structure
[07/03 15:31:36    589s] (I)      Metal2 has single uniform track structure
[07/03 15:31:36    589s] (I)      Metal3 has single uniform track structure
[07/03 15:31:36    589s] (I)      Metal4 has single uniform track structure
[07/03 15:31:36    589s] (I)      Metal5 has single uniform track structure
[07/03 15:31:36    589s] (I)      TopMetal1 has single uniform track structure
[07/03 15:31:36    589s] (I)      TopMetal2 has single uniform track structure
[07/03 15:31:36    589s] (I)      ================ Default via =================
[07/03 15:31:36    589s] (I)      +---+-------------------+--------------------+
[07/03 15:31:36    589s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:31:36    589s] (I)      +---+-------------------+--------------------+
[07/03 15:31:36    589s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:31:36    589s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:31:36    589s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:31:36    589s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:31:36    589s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:31:36    589s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:31:36    589s] (I)      +---+-------------------+--------------------+
[07/03 15:31:36    590s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:31:36    590s] (I)      Read 29480 PG shapes from cache
[07/03 15:31:36    590s] (I)      Read 0 clock shapes
[07/03 15:31:36    590s] (I)      Read 0 other shapes
[07/03 15:31:36    590s] (I)      #Routing Blockages  : 0
[07/03 15:31:36    590s] (I)      #Bump Blockages     : 0
[07/03 15:31:36    590s] (I)      #Instance Blockages : 26000
[07/03 15:31:36    590s] (I)      #PG Blockages       : 29480
[07/03 15:31:36    590s] (I)      #Halo Blockages     : 0
[07/03 15:31:36    590s] (I)      #Boundary Blockages : 0
[07/03 15:31:36    590s] (I)      #Clock Blockages    : 0
[07/03 15:31:36    590s] (I)      #Other Blockages    : 0
[07/03 15:31:36    590s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:31:36    590s] (I)      #prerouted nets         : 0
[07/03 15:31:36    590s] (I)      #prerouted special nets : 0
[07/03 15:31:36    590s] (I)      #prerouted wires        : 0
[07/03 15:31:36    590s] (I)      Read 34123 nets ( ignored 0 )
[07/03 15:31:36    590s] (I)        Front-side 34123 ( ignored 0 )
[07/03 15:31:36    590s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:31:36    590s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:31:36    590s] (I)      handle routing halo
[07/03 15:31:36    590s] (I)      Reading macro buffers
[07/03 15:31:36    590s] (I)      Number of macro buffers: 0
[07/03 15:31:36    590s] (I)      early_global_route_priority property id does not exist.
[07/03 15:31:36    590s] (I)      Read Num Blocks=55480  Num Prerouted Wires=0  Num CS=0
[07/03 15:31:36    590s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 0
[07/03 15:31:36    590s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 0
[07/03 15:31:36    590s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 0
[07/03 15:31:36    590s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 0
[07/03 15:31:36    590s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:31:36    590s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:31:36    590s] (I)      Number of ignored nets                =      0
[07/03 15:31:36    590s] (I)      Number of connected nets              =      0
[07/03 15:31:36    590s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:31:36    590s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:31:36    590s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:31:36    590s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:31:36    590s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:31:36    590s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:31:36    590s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:31:36    590s] (I)      There are 2 clock nets ( 0 with NDR ).
[07/03 15:31:36    590s] (I)      Ndr track 0 does not exist
[07/03 15:31:36    590s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:31:36    590s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:31:36    590s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:31:36    590s] (I)      Site width          :   480  (dbu)
[07/03 15:31:36    590s] (I)      Row height          :  3780  (dbu)
[07/03 15:31:36    590s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:31:36    590s] (I)      GCell width         : 18900  (dbu)
[07/03 15:31:36    590s] (I)      GCell height        : 18900  (dbu)
[07/03 15:31:36    590s] (I)      Grid                :    99   103     7
[07/03 15:31:36    590s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:31:36    590s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:31:36    590s] (I)      Vertical capacity   :     0     0 18900     0 18900     0 18900
[07/03 15:31:36    590s] (I)      Horizontal capacity :     0 18900     0 18900     0 18900     0
[07/03 15:31:36    590s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:31:36    590s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:31:36    590s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:31:36    590s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:31:36    590s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:31:36    590s] (I)      Num tracks per GCell: 55.59 45.00 39.38 45.00 39.38  5.76  4.72
[07/03 15:31:36    590s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:31:36    590s] (I)      --------------------------------------------------------
[07/03 15:31:36    590s] 
[07/03 15:31:36    590s] (I)      ============ Routing rule table ============
[07/03 15:31:36    590s] (I)      Rule id: 0  Rule name: (Default)  Nets: 34059
[07/03 15:31:36    590s] (I)      ========================================
[07/03 15:31:36    590s] (I)      
[07/03 15:31:36    590s] (I)      ==== NDR : (Default) ====
[07/03 15:31:36    590s] (I)      +--------------+--------+
[07/03 15:31:36    590s] (I)      |           ID |      0 |
[07/03 15:31:36    590s] (I)      |      Default |    yes |
[07/03 15:31:36    590s] (I)      |  Clk Special |     no |
[07/03 15:31:36    590s] (I)      | Hard spacing |     no |
[07/03 15:31:36    590s] (I)      |    NDR track | (none) |
[07/03 15:31:36    590s] (I)      |      NDR via | (none) |
[07/03 15:31:36    590s] (I)      |  Extra space |      0 |
[07/03 15:31:36    590s] (I)      |      Shields |      0 |
[07/03 15:31:36    590s] (I)      |   Demand (H) |      1 |
[07/03 15:31:36    590s] (I)      |   Demand (V) |      1 |
[07/03 15:31:36    590s] (I)      |        #Nets |  34059 |
[07/03 15:31:36    590s] (I)      +--------------+--------+
[07/03 15:31:36    590s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:31:36    590s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:31:36    590s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:31:36    590s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:31:36    590s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:31:36    590s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:31:36    590s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:31:36    590s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:31:36    590s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:31:36    590s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:31:36    590s] (I)      =============== Blocked Tracks ===============
[07/03 15:31:36    590s] (I)      +-------+---------+----------+---------------+
[07/03 15:31:36    590s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:31:36    590s] (I)      +-------+---------+----------+---------------+
[07/03 15:31:36    590s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:31:36    590s] (I)      |     2 |  456192 |   233384 |        51.16% |
[07/03 15:31:36    590s] (I)      |     3 |  397992 |   247271 |        62.13% |
[07/03 15:31:36    590s] (I)      |     4 |  456192 |   285595 |        62.60% |
[07/03 15:31:36    590s] (I)      |     5 |  397992 |   247267 |        62.13% |
[07/03 15:31:36    590s] (I)      |     6 |   76032 |    54120 |        71.18% |
[07/03 15:31:36    590s] (I)      |     7 |   47689 |    25464 |        53.40% |
[07/03 15:31:36    590s] (I)      +-------+---------+----------+---------------+
[07/03 15:31:36    590s] (I)      Finished Import and model ( CPU: 1.11 sec, Real: 1.51 sec, Curr Mem: 3.50 MB )
[07/03 15:31:36    590s] (I)      Reset routing kernel
[07/03 15:31:36    590s] (I)      numLocalWires=89351  numGlobalNetBranches=24650  numLocalNetBranches=20064
[07/03 15:31:36    590s] (I)      totalPins=115747  totalGlobalPin=51924 (44.86%)
[07/03 15:31:36    590s] (I)      total 2D Cap : 853444 = (485038 H, 368406 V)
[07/03 15:31:36    590s] (I)      total 2D Demand : 12313 = (12313 H, 0 V)
[07/03 15:31:36    590s] (I)      init route region map
[07/03 15:31:36    590s] (I)      #blocked GCells = 1985
[07/03 15:31:36    590s] (I)      #regions = 55
[07/03 15:31:36    590s] (I)      init safety region map
[07/03 15:31:36    590s] (I)      #blocked GCells = 1985
[07/03 15:31:36    590s] (I)      #regions = 55
[07/03 15:31:36    590s] (I)      
[07/03 15:31:36    590s] (I)      ============  Phase 1a Route ============
[07/03 15:31:36    590s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 55
[07/03 15:31:36    590s] (I)      Usage: 61386 = (32233 H, 29153 V) = (6.65% H, 7.91% V) = (6.092e+05um H, 5.510e+05um V)
[07/03 15:31:36    590s] (I)      
[07/03 15:31:36    590s] (I)      ============  Phase 1b Route ============
[07/03 15:31:36    590s] (I)      Usage: 61386 = (32233 H, 29153 V) = (6.65% H, 7.91% V) = (6.092e+05um H, 5.510e+05um V)
[07/03 15:31:36    590s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/03 15:31:36    590s] 
[07/03 15:31:36    590s] (I)      Updating congestion map
[07/03 15:31:36    590s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[07/03 15:31:36    590s] (I)      Finished Early Global Route kernel ( CPU: 1.30 sec, Real: 1.68 sec, Curr Mem: 3.50 MB )
[07/03 15:31:36    590s] Finished Early Global Route rough congestion estimation: mem = 3721.8M
[07/03 15:31:36    590s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:1.335, REAL:1.710, MEM:3721.8M, EPOCH TIME: 1751571096.869127
[07/03 15:31:36    590s] earlyGlobalRoute rough estimation gcell size 5 row height
[07/03 15:31:36    590s] Unignore, current top cell is fpga_top.
[07/03 15:31:36    590s] OPERPROF:   Starting CDPad at level 2, MEM:3721.8M, EPOCH TIME: 1751571096.871287
[07/03 15:31:37    590s] CDPadU 0.650 -> 0.652. R=0.608, N=34229, GS=18.900
[07/03 15:31:37    590s] OPERPROF:   Finished CDPad at level 2, CPU:0.200, REAL:0.148, MEM:3721.8M, EPOCH TIME: 1751571097.019752
[07/03 15:31:37    590s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3721.8M, EPOCH TIME: 1751571097.028661
[07/03 15:31:37    591s] OPERPROF:     Starting NP-Place at level 3, MEM:3721.8M, EPOCH TIME: 1751571097.623452
[07/03 15:31:38    591s] OPERPROF:     Finished NP-Place at level 3, CPU:0.391, REAL:0.396, MEM:3721.8M, EPOCH TIME: 1751571098.019716
[07/03 15:31:38    591s] OPERPROF:   Finished NP-MAIN at level 2, CPU:1.269, REAL:1.190, MEM:3721.8M, EPOCH TIME: 1751571098.218755
[07/03 15:31:38    591s] Global placement CDP skipped at cutLevel 11.
[07/03 15:31:38    592s] Iteration 11: Total net bbox = 8.492e+05 (4.40e+05 4.09e+05)
[07/03 15:31:38    592s]               Est.  stn bbox = 1.151e+06 (5.91e+05 5.60e+05)
[07/03 15:31:38    592s]               cpu = 0:00:24.8 real = 0:00:17.0 mem = 3721.8M
[07/03 15:31:38    592s] Ignore, current top cell is fpga_top.
[07/03 15:31:51    610s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/03 15:32:09    633s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/03 15:32:09    633s] Unignore, current top cell is fpga_top.
[07/03 15:32:09    633s] Iteration 12: Total net bbox = 8.492e+05 (4.40e+05 4.09e+05)
[07/03 15:32:09    633s]               Est.  stn bbox = 1.151e+06 (5.91e+05 5.60e+05)
[07/03 15:32:09    633s]               cpu = 0:00:41.1 real = 0:00:31.0 mem = 3721.8M
[07/03 15:32:09    633s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3721.8M, EPOCH TIME: 1751571129.630130
[07/03 15:32:09    633s] Ignore, current top cell is fpga_top.
[07/03 15:32:09    633s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/03 15:32:09    633s] Unignore, current top cell is fpga_top.
[07/03 15:32:09    633s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.015, REAL:0.021, MEM:3721.8M, EPOCH TIME: 1751571129.651105
[07/03 15:32:09    633s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[07/03 15:32:09    633s] MH legal: No MH instances from GP
[07/03 15:32:09    633s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/03 15:32:09    633s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3721.8M, DRC: 0)
[07/03 15:32:09    633s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3721.8M, EPOCH TIME: 1751571129.681630
[07/03 15:32:11    634s] OPERPROF:     Starting NP-Place at level 3, MEM:3721.8M, EPOCH TIME: 1751571131.134853
[07/03 15:32:11    635s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48add820e0.
[07/03 15:32:29    666s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48add820e0.
[07/03 15:32:37    680s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48add820e0.
[07/03 15:32:37    680s] GP RA stats: MHOnly 0 nrInst 34229 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/03 15:32:47    691s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:3785.8M, EPOCH TIME: 1751571167.629740
[07/03 15:32:47    691s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.000, REAL:0.000, MEM:3785.8M, EPOCH TIME: 1751571167.629977
[07/03 15:32:47    691s] OPERPROF:     Finished NP-Place at level 3, CPU:56.109, REAL:36.502, MEM:3753.8M, EPOCH TIME: 1751571167.637106
[07/03 15:32:47    691s] OPERPROF:   Finished NP-MAIN at level 2, CPU:57.868, REAL:38.107, MEM:3721.8M, EPOCH TIME: 1751571167.788839
[07/03 15:32:47    691s] Iteration 13: Total net bbox = 9.228e+05 (4.67e+05 4.56e+05)
[07/03 15:32:47    691s]               Est.  stn bbox = 1.218e+06 (6.13e+05 6.04e+05)
[07/03 15:32:47    691s]               cpu = 0:00:58.1 real = 0:00:38.0 mem = 3721.8M
[07/03 15:32:48    691s] Iteration 14: Total net bbox = 9.228e+05 (4.67e+05 4.56e+05)
[07/03 15:32:48    691s]               Est.  stn bbox = 1.218e+06 (6.13e+05 6.04e+05)
[07/03 15:32:48    691s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 3721.8M
[07/03 15:32:48    691s] [adp] clock
[07/03 15:32:48    691s] [adp] weight, nr nets, wire length
[07/03 15:32:48    691s] [adp]      0        2  4440.129000
[07/03 15:32:48    691s] [adp] data
[07/03 15:32:48    691s] [adp] weight, nr nets, wire length
[07/03 15:32:48    691s] [adp]      0    34121  918378.074000
[07/03 15:32:48    691s] [adp] 0.000000|0.000000|0.000000
[07/03 15:32:48    691s] Iteration 15: Total net bbox = 9.228e+05 (4.67e+05 4.56e+05)
[07/03 15:32:48    691s]               Est.  stn bbox = 1.218e+06 (6.13e+05 6.04e+05)
[07/03 15:32:48    691s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3721.8M
[07/03 15:32:48    691s] *** cost = 9.228e+05 (4.67e+05 4.56e+05) (cpu for global=0:05:07) real=0:03:39***
[07/03 15:32:48    691s] Placement multithread real runtime: 0:03:39 with 2 threads.
[07/03 15:32:48    691s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[07/03 15:32:48    691s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:339.218, REAL:241.195, MEM:3721.8M, EPOCH TIME: 1751571168.632334
[07/03 15:32:48    691s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3721.8M, EPOCH TIME: 1751571168.632541
[07/03 15:32:48    691s] Deleting eGR PG blockage cache
[07/03 15:32:48    691s] Disable eGR PG blockage caching
[07/03 15:32:48    691s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3721.8M, EPOCH TIME: 1751571168.632717
[07/03 15:32:48    691s] Ignore, current top cell is fpga_top.
[07/03 15:32:48    692s] Saved padding area to DB
[07/03 15:32:48    692s] Cell fpga_top LLGs are deleted
[07/03 15:32:48    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:32:48    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:32:48    692s] # Resetting pin-track-align track data.
[07/03 15:32:48    692s] Solver runtime cpu: 0:02:34 real: 0:01:34
[07/03 15:32:48    692s] Core Placement runtime cpu: 0:02:47 real: 0:01:46
[07/03 15:32:48    692s] Begin: Reorder Scan Chains
[07/03 15:32:48    692s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/03 15:32:48    692s] Type 'man IMPSP-9025' for more detail.
[07/03 15:32:48    692s] End: Reorder Scan Chains
[07/03 15:32:48    692s] No floating exclusive groups are found. CDER will not be conducted
[07/03 15:32:48    692s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3721.8M, EPOCH TIME: 1751571168.792979
[07/03 15:32:48    692s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3721.8M, EPOCH TIME: 1751571168.794067
[07/03 15:32:48    692s] Processing tracks to init pin-track alignment.
[07/03 15:32:48    692s] z: 1, totalTracks: 1
[07/03 15:32:48    692s] z: 3, totalTracks: 1
[07/03 15:32:48    692s] z: 5, totalTracks: 1
[07/03 15:32:48    692s] z: 7, totalTracks: 1
[07/03 15:32:48    692s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:32:48    692s] Cell fpga_top LLGs are deleted
[07/03 15:32:48    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:32:48    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:32:48    692s] # Building fpga_top llgBox search-tree.
[07/03 15:32:48    692s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3721.8M, EPOCH TIME: 1751571168.899834
[07/03 15:32:48    692s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:32:48    692s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:32:48    692s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3721.8M, EPOCH TIME: 1751571168.902843
[07/03 15:32:48    692s] Max number of tech site patterns supported in site array is 256.
[07/03 15:32:48    692s] Core basic site is CoreSite
[07/03 15:32:48    692s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:32:48    692s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:32:48    692s] Fast DP-INIT is on for default
[07/03 15:32:49    692s] Keep-away cache is enable on metals: 1-7
[07/03 15:32:49    692s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:32:49    692s] Atter site array init, number of instance map data is 0.
[07/03 15:32:49    692s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.110, REAL:0.123, MEM:3721.8M, EPOCH TIME: 1751571169.025869
[07/03 15:32:49    692s] 
[07/03 15:32:49    692s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:32:49    692s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:32:49    692s] OPERPROF:       Starting CMU at level 4, MEM:3721.8M, EPOCH TIME: 1751571169.048946
[07/03 15:32:49    692s] OPERPROF:       Finished CMU at level 4, CPU:0.013, REAL:0.024, MEM:3721.8M, EPOCH TIME: 1751571169.072936
[07/03 15:32:49    692s] 
[07/03 15:32:49    692s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:32:49    692s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.163, REAL:0.191, MEM:3721.8M, EPOCH TIME: 1751571169.090980
[07/03 15:32:49    692s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3721.8M, EPOCH TIME: 1751571169.091165
[07/03 15:32:49    692s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3721.8M, EPOCH TIME: 1751571169.091353
[07/03 15:32:49    692s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3721.8MB).
[07/03 15:32:49    692s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.288, REAL:0.333, MEM:3721.8M, EPOCH TIME: 1751571169.127032
[07/03 15:32:49    692s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.289, REAL:0.334, MEM:3721.8M, EPOCH TIME: 1751571169.127169
[07/03 15:32:49    692s] TDRefine: refinePlace mode is spiral
[07/03 15:32:49    692s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:32:49    692s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.1
[07/03 15:32:49    692s] OPERPROF: Starting Refine-Place at level 1, MEM:3721.8M, EPOCH TIME: 1751571169.132667
[07/03 15:32:49    692s] *** Starting refinePlace (0:11:36 mem=3721.8M) ***
[07/03 15:32:49    692s] Total net bbox length = 9.228e+05 (4.671e+05 4.557e+05) (ext = 5.946e+04)
[07/03 15:32:49    692s] 
[07/03 15:32:49    692s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:32:49    692s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:32:49    692s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:32:49    692s] Set min layer with default ( 2 )
[07/03 15:32:49    692s] Set max layer with parameter ( 7 )
[07/03 15:32:49    692s] Set min layer with default ( 2 )
[07/03 15:32:49    692s] Set max layer with parameter ( 7 )
[07/03 15:32:49    692s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3721.8M, EPOCH TIME: 1751571169.404443
[07/03 15:32:49    692s] Starting refinePlace ...
[07/03 15:32:49    692s] Set min layer with default ( 2 )
[07/03 15:32:49    692s] Set max layer with parameter ( 7 )
[07/03 15:32:49    692s] Set min layer with default ( 2 )
[07/03 15:32:49    692s] Set max layer with parameter ( 7 )
[07/03 15:32:49    692s] DDP initSite1 nrRow 287 nrJob 287
[07/03 15:32:49    692s] DDP markSite nrRow 287 nrJob 287
[07/03 15:32:49    692s] ** Cut row section cpu time 0:00:00.0.
[07/03 15:32:49    692s]  ** Cut row section real time 0:00:00.0.
[07/03 15:32:49    692s]    Spread Effort: high, standalone mode, useDDP on.
[07/03 15:32:50    694s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:01.0, mem=3689.8MB) @(0:11:37 - 0:11:39).
[07/03 15:32:50    694s] Move report: preRPlace moves 34229 insts, mean move: 0.57 um, max move: 6.32 um 
[07/03 15:32:50    694s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_62_/g6): (838.40, 1315.80) --> (839.24, 1321.28)
[07/03 15:32:50    694s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/03 15:32:50    694s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3689.8M, EPOCH TIME: 1751571170.673043
[07/03 15:32:50    694s] Tweakage: fix icg 1, fix clk 0.
[07/03 15:32:50    694s] Tweakage: density cost 0, scale 0.4.
[07/03 15:32:50    694s] Tweakage: activity cost 0, scale 1.0.
[07/03 15:32:50    694s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3721.8M, EPOCH TIME: 1751571170.884027
[07/03 15:32:50    694s] Cut to 3 partitions.
[07/03 15:32:50    694s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3721.8M, EPOCH TIME: 1751571170.920127
[07/03 15:32:52    696s] Tweakage swap 6108 pairs.
[07/03 15:32:52    697s] Tweakage perm 2002 insts, flip 12648 insts.
[07/03 15:32:52    697s] Tweakage perm 1609 insts, flip 2085 insts.
[07/03 15:32:55    700s] Tweakage swap 1631 pairs.
[07/03 15:32:56    701s] Tweakage perm 436 insts, flip 869 insts.
[07/03 15:32:57    702s] Tweakage perm 68 insts, flip 76 insts.
[07/03 15:33:00    705s] Tweakage swap 1580 pairs.
[07/03 15:33:01    707s] Tweakage swap 277 pairs.
[07/03 15:33:02    708s] Tweakage perm 333 insts, flip 2227 insts.
[07/03 15:33:03    709s] Tweakage perm 69 insts, flip 144 insts.
[07/03 15:33:03    709s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:15.255, REAL:12.166, MEM:3721.8M, EPOCH TIME: 1751571183.085646
[07/03 15:33:03    709s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:15.299, REAL:12.211, MEM:3721.8M, EPOCH TIME: 1751571183.095334
[07/03 15:33:03    710s] Cleanup congestion map
[07/03 15:33:03    710s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:15.477, REAL:12.439, MEM:3721.8M, EPOCH TIME: 1751571183.112262
[07/03 15:33:03    710s] Move report: Congestion aware Tweak moves 13664 insts, mean move: 8.07 um, max move: 79.68 um 
[07/03 15:33:03    710s] 	Max move on inst (cbx_2__0_/mux_top_ipin_5/sg13g2_inv_4_0_): (579.56, 448.10) --> (629.00, 478.34)
[07/03 15:33:03    710s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:15.5, real=0:00:13.0, mem=3721.8mb) @(0:11:39 - 0:11:54).
[07/03 15:33:03    710s] Cleanup congestion map
[07/03 15:33:03    710s] 
[07/03 15:33:03    710s]  === Spiral for Logical I: (movable: 34229) ===
[07/03 15:33:03    710s] 
[07/03 15:33:03    710s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 15:33:03    710s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f4886823f40.
[07/03 15:33:03    710s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 2 thread pools are available.
[07/03 15:33:05    713s] 
[07/03 15:33:05    713s]  Legalizing fenced HInst  with 8 physical insts
[07/03 15:33:05    713s] 
[07/03 15:33:05    713s]  Info: 0 filler has been deleted!
[07/03 15:33:05    713s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 15:33:05    713s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[07/03 15:33:05    713s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:33:05    713s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:02.0, mem=3817.8MB) @(0:11:54 - 0:11:57).
[07/03 15:33:05    713s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:33:05    713s] Move report: Detail placement moves 34229 insts, mean move: 3.62 um, max move: 79.87 um 
[07/03 15:33:05    713s] 	Max move on inst (cbx_2__0_/mux_top_ipin_5/sg13g2_inv_4_0_): (579.39, 448.08) --> (629.00, 478.34)
[07/03 15:33:05    713s] 	Runtime: CPU: 0:00:20.5 REAL: 0:00:16.0 MEM: 3817.8MB
[07/03 15:33:05    713s] Statistics of distance of Instance movement in refine placement:
[07/03 15:33:05    713s]   maximum (X+Y) =        79.87 um
[07/03 15:33:05    713s]   inst (cbx_2__0_/mux_top_ipin_5/sg13g2_inv_4_0_) with max move: (579.391, 448.081) -> (629, 478.34)
[07/03 15:33:05    713s]   mean    (X+Y) =         3.62 um
[07/03 15:33:05    713s] Summary Report:
[07/03 15:33:05    713s] Instances move: 34229 (out of 34229 movable)
[07/03 15:33:05    713s] Instances flipped: 0
[07/03 15:33:05    713s] Mean displacement: 3.62 um
[07/03 15:33:05    713s] Max displacement: 79.87 um (Instance: cbx_2__0_/mux_top_ipin_5/sg13g2_inv_4_0_) (579.391, 448.081) -> (629, 478.34)
[07/03 15:33:05    713s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[07/03 15:33:05    713s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:33:05    713s] Total instances moved : 34229
[07/03 15:33:05    713s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:20.486, REAL:15.776, MEM:3817.8M, EPOCH TIME: 1751571185.180771
[07/03 15:33:05    713s] Total net bbox length = 8.526e+05 (4.014e+05 4.512e+05) (ext = 6.010e+04)
[07/03 15:33:05    713s] Runtime: CPU: 0:00:20.7 REAL: 0:00:16.0 MEM: 3817.8MB
[07/03 15:33:05    713s] [CPU] RefinePlace/total (cpu=0:00:20.7, real=0:00:16.0, mem=3817.8MB) @(0:11:36 - 0:11:57).
[07/03 15:33:05    713s] *** Finished refinePlace (0:11:57 mem=3817.8M) ***
[07/03 15:33:05    713s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.1
[07/03 15:33:05    713s] OPERPROF: Finished Refine-Place at level 1, CPU:20.747, REAL:16.132, MEM:3817.8M, EPOCH TIME: 1751571185.264256
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 79.87 um
RPlace-Summary:     Max move: inst cbx_2__0_/mux_top_ipin_5/sg13g2_inv_4_0_ cell sg13g2_inv_4 loc (579.39, 448.08) -> (629.00, 478.34)
RPlace-Summary:     Average move dist: 3.62
RPlace-Summary:     Number of inst moved: 34229
RPlace-Summary:     Number of movable inst: 34229
[07/03 15:33:05    713s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:33:05    713s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3817.8M, EPOCH TIME: 1751571185.271597
[07/03 15:33:05    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34229).
[07/03 15:33:05    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:05    713s] Cell fpga_top LLGs are deleted
[07/03 15:33:05    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:05    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:05    713s] # Resetting pin-track-align track data.
[07/03 15:33:05    713s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.139, REAL:0.131, MEM:3833.8M, EPOCH TIME: 1751571185.403000
[07/03 15:33:05    713s] *** End of Placement (cpu=0:06:02, real=0:04:20, mem=3833.8M) ***
[07/03 15:33:06    713s] Processing tracks to init pin-track alignment.
[07/03 15:33:06    713s] z: 1, totalTracks: 1
[07/03 15:33:06    713s] z: 3, totalTracks: 1
[07/03 15:33:06    713s] z: 5, totalTracks: 1
[07/03 15:33:06    713s] z: 7, totalTracks: 1
[07/03 15:33:06    713s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:33:06    713s] Cell fpga_top LLGs are deleted
[07/03 15:33:06    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:06    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:06    713s] # Building fpga_top llgBox search-tree.
[07/03 15:33:06    713s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3833.8M, EPOCH TIME: 1751571186.631013
[07/03 15:33:06    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:06    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:06    713s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3833.8M, EPOCH TIME: 1751571186.632036
[07/03 15:33:06    713s] Max number of tech site patterns supported in site array is 256.
[07/03 15:33:06    713s] Core basic site is CoreSite
[07/03 15:33:06    713s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:33:06    713s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:33:06    713s] Fast DP-INIT is on for default
[07/03 15:33:06    713s] Keep-away cache is enable on metals: 1-7
[07/03 15:33:06    713s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:33:06    713s] Atter site array init, number of instance map data is 0.
[07/03 15:33:06    713s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.049, REAL:0.046, MEM:3833.8M, EPOCH TIME: 1751571186.677581
[07/03 15:33:06    713s] 
[07/03 15:33:06    713s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:33:06    713s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:33:06    713s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.068, REAL:0.065, MEM:3833.8M, EPOCH TIME: 1751571186.695868
[07/03 15:33:06    713s] default core: bins with density > 0.750 = 37.68 % ( 295 / 783 )
[07/03 15:33:06    713s] Density distribution unevenness ratio = 18.662%
[07/03 15:33:06    713s] Density distribution unevenness ratio (U70) = 7.003%
[07/03 15:33:06    713s] Density distribution unevenness ratio (U80) = 0.603%
[07/03 15:33:06    713s] Density distribution unevenness ratio (U90) = 0.000%
[07/03 15:33:06    713s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3833.8M, EPOCH TIME: 1751571186.742298
[07/03 15:33:06    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:06    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:06    713s] Cell fpga_top LLGs are deleted
[07/03 15:33:06    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:06    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:33:06    713s] # Resetting pin-track-align track data.
[07/03 15:33:06    713s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.082, REAL:0.081, MEM:3833.8M, EPOCH TIME: 1751571186.823115
[07/03 15:33:06    713s] *** Free Virtual Timing Model ...(mem=3833.8M)
[07/03 15:33:07    714s] **INFO: Enable pre-place timing setting for timing analysis
[07/03 15:33:07    714s] Set Using Default Delay Limit as 101.
[07/03 15:33:07    714s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/03 15:33:07    714s] Set Default Net Delay as 0 ps.
[07/03 15:33:07    714s] Set Default Net Load as 0 pF. 
[07/03 15:33:07    714s] **INFO: Analyzing IO path groups for slack adjustment
[07/03 15:33:10    717s] Effort level <high> specified for reg2reg_tmp.6317 path_group
[07/03 15:33:10    717s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 15:33:10    717s] #################################################################################
[07/03 15:33:10    717s] # Design Stage: PreRoute
[07/03 15:33:10    717s] # Design Name: fpga_top
[07/03 15:33:10    717s] # Design Mode: 130nm
[07/03 15:33:10    717s] # Analysis Mode: MMMC Non-OCV 
[07/03 15:33:10    717s] # Parasitics Mode: No SPEF/RCDB 
[07/03 15:33:10    717s] # Signoff Settings: SI Off 
[07/03 15:33:10    717s] #################################################################################
[07/03 15:33:12    720s] Calculate delays in BcWc mode...
[07/03 15:33:12    721s] Topological Sorting (REAL = 0:00:00.0, MEM = 3822.3M, InitMEM = 3822.3M)
[07/03 15:33:12    721s] Start delay calculation (fullDC) (2 T). (MEM=2063)
[07/03 15:33:12    721s] End AAE Lib Interpolated Model. (MEM=2073.390625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:33:22    738s] Total number of fetched objects 42091
[07/03 15:33:22    739s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[07/03 15:33:22    739s] End delay calculation. (MEM=2088.34 CPU=0:00:16.7 REAL=0:00:09.0)
[07/03 15:33:22    739s] End delay calculation (fullDC). (MEM=2088.34 CPU=0:00:18.2 REAL=0:00:10.0)
[07/03 15:33:22    739s] *** CDM Built up (cpu=0:00:21.7  real=0:00:12.0  mem= 3894.2M) ***
[07/03 15:33:28    744s] **INFO: Disable pre-place timing setting for timing analysis
[07/03 15:33:28    745s] Set Using Default Delay Limit as 1000.
[07/03 15:33:28    745s] Set Default Net Delay as 1000 ps.
[07/03 15:33:28    745s] Set Default Net Load as 0.5 pF. 
[07/03 15:33:28    745s] Info: Disable timing driven in postCTS congRepair.
[07/03 15:33:28    745s] 
[07/03 15:33:28    745s] Starting congRepair ...
[07/03 15:33:28    745s] User Input Parameters:
[07/03 15:33:28    745s] - Congestion Driven    : On
[07/03 15:33:28    745s] - Timing Driven        : Off
[07/03 15:33:28    745s] - Area-Violation Based : On
[07/03 15:33:28    745s] - Start Rollback Level : -5
[07/03 15:33:28    745s] - Legalized            : On
[07/03 15:33:28    745s] - Window Based         : Off
[07/03 15:33:28    745s] - eDen incr mode       : Off
[07/03 15:33:28    745s] - Small incr mode      : Off
[07/03 15:33:28    745s] 
[07/03 15:33:28    745s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3884.6M, EPOCH TIME: 1751571208.963216
[07/03 15:33:28    745s] Enable eGR PG blockage caching
[07/03 15:33:28    745s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3884.6M, EPOCH TIME: 1751571208.963535
[07/03 15:33:28    745s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3884.6M, EPOCH TIME: 1751571208.970683
[07/03 15:33:29    745s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.165, REAL:0.718, MEM:3884.6M, EPOCH TIME: 1751571209.688815
[07/03 15:33:29    745s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3884.6M, EPOCH TIME: 1751571209.688992
[07/03 15:33:29    745s] Starting Early Global Route congestion estimation: mem = 3884.6M
[07/03 15:33:29    745s] (I)      Initializing eGR engine (regular)
[07/03 15:33:29    745s] Set min layer with default ( 2 )
[07/03 15:33:29    745s] Set max layer with parameter ( 7 )
[07/03 15:33:29    745s] (I)      clean place blk overflow:
[07/03 15:33:29    745s] (I)      H : enabled 1.00 0
[07/03 15:33:29    745s] (I)      V : enabled 1.00 0
[07/03 15:33:29    745s] (I)      Initializing eGR engine (regular)
[07/03 15:33:29    745s] Set min layer with default ( 2 )
[07/03 15:33:29    745s] Set max layer with parameter ( 7 )
[07/03 15:33:29    745s] (I)      clean place blk overflow:
[07/03 15:33:29    745s] (I)      H : enabled 1.00 0
[07/03 15:33:29    745s] (I)      V : enabled 1.00 0
[07/03 15:33:29    745s] (I)      Started Early Global Route kernel ( Curr Mem: 3.55 MB )
[07/03 15:33:29    745s] (I)      Running eGR Regular flow
[07/03 15:33:29    745s] (I)      # wire layers (front) : 8
[07/03 15:33:29    745s] (I)      # wire layers (back)  : 0
[07/03 15:33:29    745s] (I)      min wire layer : 1
[07/03 15:33:29    745s] (I)      max wire layer : 7
[07/03 15:33:29    745s] (I)      # cut layers (front) : 7
[07/03 15:33:29    745s] (I)      # cut layers (back)  : 0
[07/03 15:33:29    745s] (I)      min cut layer : 1
[07/03 15:33:29    745s] (I)      max cut layer : 6
[07/03 15:33:29    745s] (I)      ================================= Layers =================================
[07/03 15:33:29    745s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:33:29    745s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:33:29    745s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:33:29    745s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:33:29    745s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:33:29    745s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:33:29    745s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:33:29    745s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:33:29    745s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:33:29    745s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:33:29    745s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:33:29    745s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:33:29    745s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:33:29    745s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:33:29    745s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:33:29    745s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:33:29    745s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:33:29    745s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:33:29    745s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:33:29    745s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:33:29    745s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:33:29    745s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:33:29    745s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:33:29    745s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:33:29    745s] (I)      Started Import and model ( Curr Mem: 3.55 MB )
[07/03 15:33:30    745s] (I)      == Non-default Options ==
[07/03 15:33:30    745s] (I)      Maximum routing layer                              : 7
[07/03 15:33:30    745s] (I)      Top routing layer                                  : 7
[07/03 15:33:30    745s] (I)      Number of threads                                  : 2
[07/03 15:33:30    745s] (I)      Route tie net to shape                             : auto
[07/03 15:33:30    745s] (I)      Use non-blocking free Dbs wires                    : false
[07/03 15:33:30    745s] (I)      Method to set GCell size                           : row
[07/03 15:33:30    745s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:33:30    745s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:33:30    745s] (I)      ============== Pin Summary ==============
[07/03 15:33:30    745s] (I)      +-------+--------+---------+------------+
[07/03 15:33:30    745s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:33:30    745s] (I)      +-------+--------+---------+------------+
[07/03 15:33:30    745s] (I)      |     1 | 115781 |   95.33 |        Pin |
[07/03 15:33:30    745s] (I)      |     2 |   5397 |    4.44 | Pin access |
[07/03 15:33:30    745s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:33:30    745s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:33:30    745s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:33:30    745s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:33:30    745s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:33:30    745s] (I)      +-------+--------+---------+------------+
[07/03 15:33:30    745s] (I)      Custom ignore net properties:
[07/03 15:33:30    745s] (I)      1 : NotLegal
[07/03 15:33:30    745s] (I)      Default ignore net properties:
[07/03 15:33:30    745s] (I)      1 : Special
[07/03 15:33:30    745s] (I)      2 : Analog
[07/03 15:33:30    745s] (I)      3 : Fixed
[07/03 15:33:30    745s] (I)      4 : Skipped
[07/03 15:33:30    745s] (I)      5 : MixedSignal
[07/03 15:33:30    745s] (I)      Prerouted net properties:
[07/03 15:33:30    745s] (I)      1 : NotLegal
[07/03 15:33:30    745s] (I)      2 : Special
[07/03 15:33:30    745s] (I)      3 : Analog
[07/03 15:33:30    745s] (I)      4 : Fixed
[07/03 15:33:30    745s] (I)      5 : Skipped
[07/03 15:33:30    745s] (I)      6 : MixedSignal
[07/03 15:33:30    745s] [NR-eGR] Early global route reroute all routable nets
[07/03 15:33:30    745s] (I)      Use row-based GCell size
[07/03 15:33:30    745s] (I)      Use row-based GCell align
[07/03 15:33:30    745s] (I)      layer 0 area = 90000
[07/03 15:33:30    745s] (I)      layer 1 area = 144000
[07/03 15:33:30    745s] (I)      layer 2 area = 144000
[07/03 15:33:30    745s] (I)      layer 3 area = 144000
[07/03 15:33:30    745s] (I)      layer 4 area = 144000
[07/03 15:33:30    745s] (I)      layer 5 area = 0
[07/03 15:33:30    745s] (I)      layer 6 area = 0
[07/03 15:33:30    745s] (I)      GCell unit size   : 3780
[07/03 15:33:30    745s] (I)      GCell multiplier  : 1
[07/03 15:33:30    745s] (I)      GCell row height  : 3780
[07/03 15:33:30    745s] (I)      Actual row height : 3780
[07/03 15:33:30    745s] (I)      GCell align ref   : 425480 425420
[07/03 15:33:30    745s] [NR-eGR] Track table information for default rule: 
[07/03 15:33:30    745s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:33:30    745s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:33:30    745s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:33:30    745s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:33:30    745s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:33:30    745s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:33:30    745s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:33:30    745s] (I)      ================ Default via =================
[07/03 15:33:30    745s] (I)      +---+-------------------+--------------------+
[07/03 15:33:30    745s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:33:30    745s] (I)      +---+-------------------+--------------------+
[07/03 15:33:30    745s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:33:30    745s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:33:30    745s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:33:30    745s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:33:30    745s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:33:30    745s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:33:30    745s] (I)      +---+-------------------+--------------------+
[07/03 15:33:30    745s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:33:30    746s] [NR-eGR] Read 29480 PG shapes
[07/03 15:33:30    746s] [NR-eGR] Read 0 clock shapes
[07/03 15:33:30    746s] [NR-eGR] Read 0 other shapes
[07/03 15:33:30    746s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:33:30    746s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:33:30    746s] [NR-eGR] #Instance Blockages : 26000
[07/03 15:33:30    746s] [NR-eGR] #PG Blockages       : 29480
[07/03 15:33:30    746s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:33:30    746s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:33:30    746s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:33:30    746s] [NR-eGR] #Other Blockages    : 0
[07/03 15:33:30    746s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:33:30    746s] [NR-eGR] #prerouted nets         : 0
[07/03 15:33:30    746s] [NR-eGR] #prerouted special nets : 0
[07/03 15:33:30    746s] [NR-eGR] #prerouted wires        : 0
[07/03 15:33:30    746s] [NR-eGR] Read 34123 nets ( ignored 0 )
[07/03 15:33:30    746s] (I)        Front-side 34123 ( ignored 0 )
[07/03 15:33:30    746s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:33:30    746s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:33:30    746s] (I)      handle routing halo
[07/03 15:33:30    746s] (I)      Reading macro buffers
[07/03 15:33:30    746s] (I)      Number of macro buffers: 0
[07/03 15:33:30    746s] (I)      early_global_route_priority property id does not exist.
[07/03 15:33:30    746s] (I)      Read Num Blocks=55480  Num Prerouted Wires=0  Num CS=0
[07/03 15:33:30    746s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 0
[07/03 15:33:30    746s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 0
[07/03 15:33:30    746s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 0
[07/03 15:33:30    746s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 0
[07/03 15:33:30    746s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:33:30    746s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:33:30    746s] (I)      Number of ignored nets                =      0
[07/03 15:33:30    746s] (I)      Number of connected nets              =      0
[07/03 15:33:30    746s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:33:30    746s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:33:30    746s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:33:30    746s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:33:30    746s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:33:30    746s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:33:30    746s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:33:30    746s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/03 15:33:30    746s] (I)      Ndr track 0 does not exist
[07/03 15:33:30    746s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:33:30    746s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:33:30    746s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:33:30    746s] (I)      Site width          :   480  (dbu)
[07/03 15:33:30    746s] (I)      Row height          :  3780  (dbu)
[07/03 15:33:30    746s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:33:30    746s] (I)      GCell width         :  3780  (dbu)
[07/03 15:33:30    746s] (I)      GCell height        :  3780  (dbu)
[07/03 15:33:30    746s] (I)      Grid                :   491   512     7
[07/03 15:33:30    746s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:33:30    746s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:33:30    746s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:33:30    746s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:33:30    746s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:33:30    746s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:33:30    746s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:33:30    746s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:33:30    746s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:33:30    746s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:33:30    746s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:33:30    746s] (I)      --------------------------------------------------------
[07/03 15:33:30    746s] 
[07/03 15:33:30    746s] [NR-eGR] ============ Routing rule table ============
[07/03 15:33:30    746s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34059
[07/03 15:33:30    746s] [NR-eGR] ========================================
[07/03 15:33:30    746s] [NR-eGR] 
[07/03 15:33:30    746s] (I)      ==== NDR : (Default) ====
[07/03 15:33:30    746s] (I)      +--------------+--------+
[07/03 15:33:30    746s] (I)      |           ID |      0 |
[07/03 15:33:30    746s] (I)      |      Default |    yes |
[07/03 15:33:30    746s] (I)      |  Clk Special |     no |
[07/03 15:33:30    746s] (I)      | Hard spacing |     no |
[07/03 15:33:30    746s] (I)      |    NDR track | (none) |
[07/03 15:33:30    746s] (I)      |      NDR via | (none) |
[07/03 15:33:30    746s] (I)      |  Extra space |      0 |
[07/03 15:33:30    746s] (I)      |      Shields |      0 |
[07/03 15:33:30    746s] (I)      |   Demand (H) |      1 |
[07/03 15:33:30    746s] (I)      |   Demand (V) |      1 |
[07/03 15:33:30    746s] (I)      |        #Nets |  34059 |
[07/03 15:33:30    746s] (I)      +--------------+--------+
[07/03 15:33:30    746s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:33:30    746s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:33:30    746s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:33:30    746s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:33:30    746s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:33:30    746s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:33:30    746s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:33:30    746s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:33:30    746s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:33:30    746s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:33:30    746s] (I)      =============== Blocked Tracks ===============
[07/03 15:33:30    746s] (I)      +-------+---------+----------+---------------+
[07/03 15:33:30    746s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:33:30    746s] (I)      +-------+---------+----------+---------------+
[07/03 15:33:30    746s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:33:30    746s] (I)      |     2 | 2262528 |   979898 |        43.31% |
[07/03 15:33:30    746s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 15:33:30    746s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 15:33:30    746s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 15:33:30    746s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 15:33:30    746s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 15:33:30    746s] (I)      +-------+---------+----------+---------------+
[07/03 15:33:30    746s] (I)      Finished Import and model ( CPU: 0.73 sec, Real: 0.75 sec, Curr Mem: 3.58 MB )
[07/03 15:33:30    746s] (I)      Reset routing kernel
[07/03 15:33:30    746s] (I)      Started Global Routing ( Curr Mem: 3.58 MB )
[07/03 15:33:30    746s] (I)      totalPins=115747  totalGlobalPin=112483 (97.18%)
[07/03 15:33:30    746s] (I)      ================== Net Group Info ===================
[07/03 15:33:30    746s] (I)      +----+----------------+--------------+--------------+
[07/03 15:33:30    746s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:33:30    746s] (I)      +----+----------------+--------------+--------------+
[07/03 15:33:30    746s] (I)      |  1 |          34059 |    Metal2(2) | TopMetal2(7) |
[07/03 15:33:30    746s] (I)      +----+----------------+--------------+--------------+
[07/03 15:33:30    746s] (I)      total 2D Cap : 4280557 = (2444209 H, 1836348 V)
[07/03 15:33:30    746s] (I)      total 2D Demand : 3257 = (3257 H, 0 V)
[07/03 15:33:30    746s] (I)      init route region map
[07/03 15:33:30    746s] (I)      #blocked GCells = 74401
[07/03 15:33:30    746s] (I)      #regions = 1031
[07/03 15:33:30    746s] (I)      init safety region map
[07/03 15:33:30    746s] (I)      #blocked GCells = 74401
[07/03 15:33:30    746s] (I)      #regions = 1031
[07/03 15:33:30    746s] (I)      Adjusted 0 GCells for pin access
[07/03 15:33:30    746s] [NR-eGR] Layer group 1: route 34059 net(s) in layer range [2, 7]
[07/03 15:33:30    746s] (I)      
[07/03 15:33:30    746s] (I)      ============  Phase 1a Route ============
[07/03 15:33:31    747s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[07/03 15:33:31    747s] (I)      Usage: 318445 = (158088 H, 160357 V) = (6.47% H, 8.73% V) = (5.976e+05um H, 6.061e+05um V)
[07/03 15:33:31    747s] (I)      
[07/03 15:33:31    747s] (I)      ============  Phase 1b Route ============
[07/03 15:33:31    747s] (I)      Usage: 318447 = (158090 H, 160357 V) = (6.47% H, 8.73% V) = (5.976e+05um H, 6.061e+05um V)
[07/03 15:33:31    747s] (I)      Overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 1.203730e+06um
[07/03 15:33:31    747s] (I)      Congestion metric : 0.00%H 0.45%V, 0.46%HV
[07/03 15:33:31    747s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:33:31    747s] (I)      
[07/03 15:33:31    747s] (I)      ============  Phase 1c Route ============
[07/03 15:33:31    747s] (I)      Level2 Grid: 99 x 103
[07/03 15:33:31    747s] (I)      Usage: 318482 = (158125 H, 160357 V) = (6.47% H, 8.73% V) = (5.977e+05um H, 6.061e+05um V)
[07/03 15:33:31    747s] (I)      
[07/03 15:33:31    747s] (I)      ============  Phase 1d Route ============
[07/03 15:33:31    747s] (I)      Usage: 318485 = (158128 H, 160357 V) = (6.47% H, 8.73% V) = (5.977e+05um H, 6.061e+05um V)
[07/03 15:33:31    747s] (I)      
[07/03 15:33:31    747s] (I)      ============  Phase 1e Route ============
[07/03 15:33:31    747s] (I)      Usage: 318485 = (158128 H, 160357 V) = (6.47% H, 8.73% V) = (5.977e+05um H, 6.061e+05um V)
[07/03 15:33:31    747s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.203873e+06um
[07/03 15:33:31    747s] (I)      
[07/03 15:33:31    747s] (I)      ============  Phase 1l Route ============
[07/03 15:33:31    748s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 15:33:31    748s] (I)      Layer  2:    1312268    165478         4      839655     1418265    (37.19%) 
[07/03 15:33:31    748s] (I)      Layer  3:     865152    140787       146     1019427      956419    (51.59%) 
[07/03 15:33:31    748s] (I)      Layer  4:    1003995     43112         2     1151892     1106028    (51.02%) 
[07/03 15:33:31    748s] (I)      Layer  5:     864534     22668       189     1019789      956056    (51.61%) 
[07/03 15:33:31    748s] (I)      Layer  6:     137303        28        22      176887      112237    (61.18%) 
[07/03 15:33:31    748s] (I)      Layer  7:     116908        18        12      124626      112476    (52.56%) 
[07/03 15:33:31    748s] (I)      Total:       4300160    372091       375     4332272     4661479    (48.17%) 
[07/03 15:33:31    748s] (I)      
[07/03 15:33:31    748s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:33:31    748s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[07/03 15:33:31    748s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[07/03 15:33:31    748s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-15)    OverCon
[07/03 15:33:31    748s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/03 15:33:31    748s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:33:31    748s] [NR-eGR]  Metal2 ( 2)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:33:31    748s] [NR-eGR]  Metal3 ( 3)        52( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[07/03 15:33:31    748s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:33:31    748s] [NR-eGR]  Metal5 ( 5)        48( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[07/03 15:33:31    748s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         1( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[07/03 15:33:31    748s] [NR-eGR] TopMetal2 ( 7)         6( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[07/03 15:33:31    748s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/03 15:33:31    748s] [NR-eGR]        Total       111( 0.02%)         1( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[07/03 15:33:31    748s] [NR-eGR] 
[07/03 15:33:31    748s] (I)      Finished Global Routing ( CPU: 1.81 sec, Real: 1.47 sec, Curr Mem: 3.60 MB )
[07/03 15:33:31    748s] (I)      Updating congestion map
[07/03 15:33:31    748s] (I)      total 2D Cap : 4310824 = (2460161 H, 1850663 V)
[07/03 15:33:32    748s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 15:33:32    748s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.70 sec, Real: 2.39 sec, Curr Mem: 3.60 MB )
[07/03 15:33:32    748s] Early Global Route congestion estimation runtime: 2.41 seconds, mem = 3884.6M
[07/03 15:33:32    748s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.720, REAL:2.410, MEM:3884.6M, EPOCH TIME: 1751571212.099443
[07/03 15:33:32    748s] OPERPROF: Starting HotSpotCal at level 1, MEM:3884.6M, EPOCH TIME: 1751571212.099510
[07/03 15:33:32    748s] [hotspot] +------------+---------------+---------------+
[07/03 15:33:32    748s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 15:33:32    748s] [hotspot] +------------+---------------+---------------+
[07/03 15:33:32    748s] [hotspot] | normalized |          0.00 |          0.00 |
[07/03 15:33:32    748s] [hotspot] +------------+---------------+---------------+
[07/03 15:33:32    748s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 15:33:32    748s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 15:33:32    748s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.033, MEM:3916.6M, EPOCH TIME: 1751571212.132797
[07/03 15:33:32    748s] Skipped repairing congestion.
[07/03 15:33:32    748s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3916.6M, EPOCH TIME: 1751571212.133182
[07/03 15:33:32    748s] Starting Early Global Route wiring: mem = 3916.6M
[07/03 15:33:32    748s] (I)      Running track assignment and export wires
[07/03 15:33:32    748s] (I)      Delete wires for 34059 nets 
[07/03 15:33:32    748s] (I)      ============= Track Assignment ============
[07/03 15:33:32    748s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.63 MB )
[07/03 15:33:32    748s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 15:33:32    748s] (I)      Run Multi-thread track assignment
[07/03 15:33:32    749s] (I)      Finished Track Assignment (2T) ( CPU: 0.97 sec, Real: 0.54 sec, Curr Mem: 3.66 MB )
[07/03 15:33:32    749s] (I)      Started Export ( Curr Mem: 3.66 MB )
[07/03 15:33:32    749s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 15:33:32    749s] [NR-eGR] Total eGR-routed clock nets wire length: 51050um, number of vias: 18281
[07/03 15:33:32    749s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:33:33    749s] [NR-eGR]                    Length (um)    Vias 
[07/03 15:33:33    749s] [NR-eGR] ---------------------------------------
[07/03 15:33:33    749s] [NR-eGR]  Metal1     (1V)             0  110144 
[07/03 15:33:33    749s] [NR-eGR]  Metal2     (2H)        464125  175912 
[07/03 15:33:33    749s] [NR-eGR]  Metal3     (3V)        540275    8704 
[07/03 15:33:33    749s] [NR-eGR]  Metal4     (4H)        160061    3338 
[07/03 15:33:33    749s] [NR-eGR]  Metal5     (5V)         86237      20 
[07/03 15:33:33    749s] [NR-eGR]  TopMetal1  (6H)            24       6 
[07/03 15:33:33    749s] [NR-eGR]  TopMetal2  (7V)            73       0 
[07/03 15:33:33    749s] [NR-eGR] ---------------------------------------
[07/03 15:33:33    749s] [NR-eGR]             Total      1250795  298124 
[07/03 15:33:33    749s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:33:33    749s] [NR-eGR] Total half perimeter of net bounding box: 852734um
[07/03 15:33:33    749s] [NR-eGR] Total length: 1250795um, number of vias: 298124
[07/03 15:33:33    749s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:33:33    749s] (I)      == Layer wire length by net rule ==
[07/03 15:33:33    749s] (I)                           Default 
[07/03 15:33:33    749s] (I)      -----------------------------
[07/03 15:33:33    749s] (I)       Metal1     (1V)         0um 
[07/03 15:33:33    749s] (I)       Metal2     (2H)    464125um 
[07/03 15:33:33    749s] (I)       Metal3     (3V)    540275um 
[07/03 15:33:33    749s] (I)       Metal4     (4H)    160061um 
[07/03 15:33:33    749s] (I)       Metal5     (5V)     86237um 
[07/03 15:33:33    749s] (I)       TopMetal1  (6H)        24um 
[07/03 15:33:33    749s] (I)       TopMetal2  (7V)        73um 
[07/03 15:33:33    749s] (I)      -----------------------------
[07/03 15:33:33    749s] (I)                  Total  1250795um 
[07/03 15:33:33    749s] (I)      == Layer via count by net rule ==
[07/03 15:33:33    749s] (I)                         Default 
[07/03 15:33:33    749s] (I)      ---------------------------
[07/03 15:33:33    749s] (I)       Metal1     (1V)    110144 
[07/03 15:33:33    749s] (I)       Metal2     (2H)    175912 
[07/03 15:33:33    749s] (I)       Metal3     (3V)      8704 
[07/03 15:33:33    749s] (I)       Metal4     (4H)      3338 
[07/03 15:33:33    749s] (I)       Metal5     (5V)        20 
[07/03 15:33:33    749s] (I)       TopMetal1  (6H)         6 
[07/03 15:33:33    749s] (I)       TopMetal2  (7V)         0 
[07/03 15:33:33    749s] (I)      ---------------------------
[07/03 15:33:33    749s] (I)                  Total   298124 
[07/03 15:33:33    750s] (I)      Finished Export ( CPU: 0.71 sec, Real: 0.59 sec, Curr Mem: 3.67 MB )
[07/03 15:33:33    750s] eee: RC Grid memory freed = 201348 (47 X 51 X 7 X 12b)
[07/03 15:33:33    750s] (I)      Global routing data unavailable, rerun eGR
[07/03 15:33:33    750s] (I)      Initializing eGR engine (regular)
[07/03 15:33:33    750s] Set min layer with default ( 2 )
[07/03 15:33:33    750s] Set max layer with parameter ( 7 )
[07/03 15:33:33    750s] (I)      clean place blk overflow:
[07/03 15:33:33    750s] (I)      H : enabled 1.00 0
[07/03 15:33:33    750s] (I)      V : enabled 1.00 0
[07/03 15:33:33    750s] Early Global Route wiring runtime: 1.20 seconds, mem = 3916.6M
[07/03 15:33:33    750s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.750, REAL:1.201, MEM:3916.6M, EPOCH TIME: 1751571213.334280
[07/03 15:33:33    750s] Tdgp not enabled or already been cleared! skip clearing
[07/03 15:33:33    750s] End of congRepair (cpu=0:00:04.7, real=0:00:05.0)
[07/03 15:33:33    750s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3916.6M, EPOCH TIME: 1751571213.338419
[07/03 15:33:33    750s] Deleting eGR PG blockage cache
[07/03 15:33:33    750s] Disable eGR PG blockage caching
[07/03 15:33:33    750s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3916.6M, EPOCH TIME: 1751571213.338585
[07/03 15:33:33    750s] *** Finishing placeDesign default flow ***
[07/03 15:33:33    750s] **placeDesign ... cpu = 0: 8: 4, real = 0: 6:10, mem = 3916.6M **
[07/03 15:33:33    750s] Tdgp not enabled or already been cleared! skip clearing
[07/03 15:33:33    750s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/03 15:33:33    750s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[07/03 15:33:33    750s] 
[07/03 15:33:33    750s] *** Summary of all messages that are not suppressed in this session:
[07/03 15:33:33    750s] Severity  ID               Count  Summary                                  
[07/03 15:33:33    750s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/03 15:33:33    750s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[07/03 15:33:33    750s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[07/03 15:33:33    750s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/03 15:33:33    750s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/03 15:33:33    750s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[07/03 15:33:33    750s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/03 15:33:33    750s] *** Message Summary: 28 warning(s), 0 error(s)
[07/03 15:33:33    750s] 
[07/03 15:33:33    750s] *** placeDesign #1 [finish] () : cpu/real = 0:08:04.6/0:06:10.7 (1.3), totSession cpu/real = 0:12:34.6/0:15:22.8 (0.8), mem = 3916.6M
[07/03 15:33:33    750s] 
[07/03 15:33:33    750s] =============================================================================================
[07/03 15:33:33    750s]  Final TAT Report : placeDesign #1                                              23.14-s088_1
[07/03 15:33:33    750s] =============================================================================================
[07/03 15:33:33    750s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:33:33    750s] ---------------------------------------------------------------------------------------------
[07/03 15:33:33    750s] [ CellServerInit         ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.0    0.1
[07/03 15:33:33    750s] [ RefinePlace            ]      1   0:00:16.1  (   4.4 % )     0:00:16.1 /  0:00:20.8    1.3
[07/03 15:33:33    750s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    0.8
[07/03 15:33:33    750s] [ FullDelayCalc          ]      9   0:01:44.3  (  28.1 % )     0:01:44.3 /  0:02:12.3    1.3
[07/03 15:33:33    750s] [ TimingUpdate           ]     12   0:00:51.5  (  13.9 % )     0:00:51.5 /  0:01:16.9    1.5
[07/03 15:33:33    750s] [ MISC                   ]          0:03:18.0  (  53.4 % )     0:03:18.0 /  0:04:14.4    1.3
[07/03 15:33:33    750s] ---------------------------------------------------------------------------------------------
[07/03 15:33:33    750s]  placeDesign #1 TOTAL               0:06:10.7  ( 100.0 % )     0:06:10.7 /  0:08:04.6    1.3
[07/03 15:33:33    750s] ---------------------------------------------------------------------------------------------
[07/03 15:33:34    750s] <CMD> gui_select -rect {1414.35500 1594.46800 2681.45400 470.81500}
[07/03 15:33:40    751s] <CMD> deselectAll
[07/03 15:33:43    752s] <CMD> setDrawView place
[07/03 15:33:45    752s] <CMD> zoomBox -129.62200 65.13300 1833.93300 1822.93400
[07/03 15:33:45    753s] <CMD> zoomBox 10.97700 200.39700 1679.99900 1694.52800
[07/03 15:33:46    753s] <CMD> zoomBox 130.48600 315.37100 1549.15500 1585.38300
[07/03 15:33:54    756s] <CMD> zoomBox -123.27900 89.80300 1840.27800 1847.60600
[07/03 15:34:11    760s] <CMD> timeDesign -preCTS
[07/03 15:34:11    760s] AAE DB initialization (MEM=1961.773438 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/03 15:34:11    760s] #optDebug: fT-S <1 1 0 0 0>
[07/03 15:34:11    760s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:12:44.5/0:16:00.5 (0.8), mem = 3511.1M
[07/03 15:34:11    760s] Info: 2 threads available for lower-level modules during optimization.
[07/03 15:34:12    761s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[07/03 15:34:12    761s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3511.1M, EPOCH TIME: 1751571252.796931
[07/03 15:34:12    761s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:34:12    761s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:34:12    761s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3511.1M, EPOCH TIME: 1751571252.797215
[07/03 15:34:12    761s] Start to check current routing status for nets...
[07/03 15:34:13    761s] All nets are already routed correctly.
[07/03 15:34:13    761s] End to check current routing status for nets (mem=3511.1M)
[07/03 15:34:13    761s] Extraction called for design 'fpga_top' of instances=34313 and nets=58969 using extraction engine 'preRoute' .
[07/03 15:34:13    761s] PreRoute RC Extraction called for design fpga_top.
[07/03 15:34:13    761s] RC Extraction called in multi-corner(2) mode.
[07/03 15:34:13    761s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 15:34:13    761s] Type 'man IMPEXT-6197' for more detail.
[07/03 15:34:13    761s] RCMode: PreRoute
[07/03 15:34:13    761s]       RC Corner Indexes            0       1   
[07/03 15:34:13    761s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 15:34:13    761s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 15:34:13    761s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 15:34:13    761s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 15:34:13    761s] Shrink Factor                : 1.00000
[07/03 15:34:13    761s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 15:34:13    761s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 15:34:13    761s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:34:13    761s] eee: pegSigSF=1.070000
[07/03 15:34:13    761s] Initializing multi-corner resistance tables ...
[07/03 15:34:13    761s] eee: Grid unit RC data computation started
[07/03 15:34:13    761s] eee: Grid unit RC data computation completed
[07/03 15:34:13    761s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:34:13    761s] eee: l=2 avDens=0.129525 usedTrk=12498.334512 availTrk=96493.696867 sigTrk=12498.334512
[07/03 15:34:13    761s] eee: l=3 avDens=0.134881 usedTrk=16357.385512 availTrk=121272.629607 sigTrk=16357.385512
[07/03 15:34:13    761s] eee: l=4 avDens=0.047541 usedTrk=6256.042149 availTrk=131593.565058 sigTrk=6256.042149
[07/03 15:34:13    761s] eee: l=5 avDens=0.044201 usedTrk=4347.260902 availTrk=98352.612709 sigTrk=4347.260902
[07/03 15:34:13    761s] eee: l=6 avDens=0.196194 usedTrk=2195.477726 availTrk=11190.323290 sigTrk=2195.477726
[07/03 15:34:13    761s] eee: l=7 avDens=0.132683 usedTrk=2071.886735 availTrk=15615.276942 sigTrk=2071.886735
[07/03 15:34:13    761s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:34:13    762s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:34:13    762s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.294819 uaWl=1.000000 uaWlH=0.197000 aWlH=0.000000 lMod=0 pMax=0.831800 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:34:13    762s] eee: uC 0.000151 of RC Grid (0 4 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 4 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (0 5 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 5 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000160 of RC Grid (0 7 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 7 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (0 8 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 8 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (0 11 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 11 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000205 of RC Grid (0 12 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000033 of RC Grid (0 12 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (0 14 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 14 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000155 of RC Grid (0 15 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 15 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (0 17 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 17 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000150 of RC Grid (0 18 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 18 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (0 20 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 20 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000147 of RC Grid (0 21 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 21 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000147 of RC Grid (0 23 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 23 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (0 24 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 24 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000149 of RC Grid (0 26 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 26 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (0 27 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 27 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000152 of RC Grid (0 29 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 29 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (0 30 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 30 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000167 of RC Grid (0 32 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 32 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (0 33 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 33 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (0 36 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 36 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000172 of RC Grid (0 37 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 37 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (0 39 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 39 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000153 of RC Grid (0 40 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 40 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (0 42 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 42 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000149 of RC Grid (0 43 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 43 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (0 45 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 45 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000147 of RC Grid (0 46 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (0 46 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000152 of RC Grid (1 4 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 4 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (1 5 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 5 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000162 of RC Grid (1 7 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 7 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (1 8 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 8 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (1 11 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 11 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000212 of RC Grid (1 12 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000031 of RC Grid (1 12 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (1 14 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 14 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000156 of RC Grid (1 15 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 15 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (1 17 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 17 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000150 of RC Grid (1 18 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 18 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (1 20 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 20 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000148 of RC Grid (1 21 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 21 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000147 of RC Grid (1 23 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 23 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000147 of RC Grid (1 24 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 24 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000149 of RC Grid (1 26 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 26 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (1 27 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 27 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000153 of RC Grid (1 29 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 29 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (1 30 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 30 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000169 of RC Grid (1 32 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 32 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (1 33 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 33 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (1 36 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 36 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000175 of RC Grid (1 37 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 37 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (1 39 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 39 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000154 of RC Grid (1 40 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 40 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (1 42 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 42 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000150 of RC Grid (1 43 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 43 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000147 of RC Grid (1 45 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 45 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000148 of RC Grid (1 46 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (1 46 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000153 of RC Grid (2 4 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 4 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (2 5 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 5 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000164 of RC Grid (2 7 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 7 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (2 8 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 8 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (2 11 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 11 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000222 of RC Grid (2 12 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000029 of RC Grid (2 12 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (2 14 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 14 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000158 of RC Grid (2 15 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 15 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (2 17 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 17 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000151 of RC Grid (2 18 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 18 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000147 of RC Grid (2 20 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 20 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000149 of RC Grid (2 21 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 21 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000148 of RC Grid (2 23 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 23 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000147 of RC Grid (2 24 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 24 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000150 of RC Grid (2 26 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 26 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (2 27 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 27 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000154 of RC Grid (2 29 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 29 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (2 30 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 30 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000172 of RC Grid (2 32 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 32 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (2 33 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 33 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (2 36 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 36 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000179 of RC Grid (2 37 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 37 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (2 39 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 39 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000155 of RC Grid (2 40 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 40 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (2 42 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 42 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000150 of RC Grid (2 43 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 43 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000147 of RC Grid (2 45 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 45 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000148 of RC Grid (2 46 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (2 46 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000150 of RC Grid (3 4 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 4 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (3 5 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 5 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000158 of RC Grid (3 7 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 7 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000144 of RC Grid (3 8 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 8 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000144 of RC Grid (3 11 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 11 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000195 of RC Grid (3 12 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000036 of RC Grid (3 12 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (3 14 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 14 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000153 of RC Grid (3 15 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 15 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (3 17 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 17 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000149 of RC Grid (3 18 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 18 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (3 20 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 20 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000147 of RC Grid (3 21 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 21 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (3 23 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 23 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000146 of RC Grid (3 24 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 24 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000148 of RC Grid (3 26 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 26 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: uC 0.000145 of RC Grid (3 27 6) is <  min uC 0.000257 of layer.
[07/03 15:34:13    762s] eee: uR 0.000042 of RC Grid (3 27 6) is > max uR 0.000014 of layer.
[07/03 15:34:13    762s] eee: NetCapCache creation started. (Current Mem: 3511.062M) 
[07/03 15:34:14    762s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  Curr Mem: 3511.062M) 
[07/03 15:34:14    762s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:34:14    762s] eee: Metal Layers Info:
[07/03 15:34:14    762s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:34:14    762s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:34:14    762s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:34:14    762s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:34:14    762s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:34:14    762s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:34:14    762s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:34:14    762s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:34:14    762s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:34:14    762s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:34:14    762s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:34:14    762s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:34:14    762s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:34:14    762s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:34:14    762s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3511.062M)
[07/03 15:34:14    762s] Effort level <high> specified for reg2reg path_group
[07/03 15:34:15    764s] Cell fpga_top LLGs are deleted
[07/03 15:34:15    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:34:15    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:34:15    764s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3511.1M, EPOCH TIME: 1751571255.747648
[07/03 15:34:15    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:34:15    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:34:15    764s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3511.1M, EPOCH TIME: 1751571255.748722
[07/03 15:34:15    764s] Max number of tech site patterns supported in site array is 256.
[07/03 15:34:15    764s] Core basic site is CoreSite
[07/03 15:34:15    764s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:34:15    764s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:34:15    764s] Fast DP-INIT is on for default
[07/03 15:34:15    764s] Atter site array init, number of instance map data is 0.
[07/03 15:34:15    764s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.053, REAL:0.047, MEM:3511.1M, EPOCH TIME: 1751571255.795930
[07/03 15:34:15    764s] 
[07/03 15:34:15    764s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:34:15    764s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:34:15    764s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.072, REAL:0.067, MEM:3511.1M, EPOCH TIME: 1751571255.814163
[07/03 15:34:15    764s] Cell fpga_top LLGs are deleted
[07/03 15:34:15    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:34:15    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:34:15    764s] Starting delay calculation for Setup views
[07/03 15:34:16    765s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 15:34:16    765s] #################################################################################
[07/03 15:34:16    765s] # Design Stage: PreRoute
[07/03 15:34:16    765s] # Design Name: fpga_top
[07/03 15:34:16    765s] # Design Mode: 130nm
[07/03 15:34:16    765s] # Analysis Mode: MMMC Non-OCV 
[07/03 15:34:16    765s] # Parasitics Mode: No SPEF/RCDB 
[07/03 15:34:16    765s] # Signoff Settings: SI Off 
[07/03 15:34:16    765s] #################################################################################
[07/03 15:34:18    768s] Calculate delays in BcWc mode...
[07/03 15:34:18    769s] Topological Sorting (REAL = 0:00:00.0, MEM = 3509.1M, InitMEM = 3509.1M)
[07/03 15:34:18    769s] Start delay calculation (fullDC) (2 T). (MEM=1995.52)
[07/03 15:34:18    769s] Start AAE Lib Loading. (MEM=2004.792969)
[07/03 15:34:19    769s] End AAE Lib Loading. (MEM=2006.773438 CPU=0:00:00.0 Real=0:00:01.0)
[07/03 15:34:19    769s] End AAE Lib Interpolated Model. (MEM=2006.773438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:34:32    794s] Total number of fetched objects 42091
[07/03 15:34:33    794s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[07/03 15:34:33    794s] End delay calculation. (MEM=2054.9 CPU=0:00:22.9 REAL=0:00:13.0)
[07/03 15:34:35    795s] End delay calculation (fullDC). (MEM=1970.37 CPU=0:00:26.6 REAL=0:00:16.0)
[07/03 15:34:35    795s] *** CDM Built up (cpu=0:00:30.8  real=0:00:19.0  mem= 3910.2M) ***
[07/03 15:34:41    802s] *** Done Building Timing Graph (cpu=0:00:37.9 real=0:00:26.0 totSessionCpu=0:13:27 mem=3902.2M)
[07/03 15:34:58    806s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.137  |   N/A   | -0.137  |
|           TNS (ns):| -6.169  |   N/A   | -6.169  |
|    Violating Paths:|   94    |   N/A   |   94    |
|          All Paths:|  5485   |   N/A   |  5485   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    240 (240)     |   -0.232   |    240 (240)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1116 (1116)    |    -59     |   1116 (1116)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.574%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[07/03 15:34:59    806s] Reported timing to dir ./timingReports
[07/03 15:34:59    806s] Total CPU time: 46.4 sec
[07/03 15:34:59    806s] Total Real time: 48.0 sec
[07/03 15:34:59    806s] Total Memory Usage: 3926.15625 Mbytes
[07/03 15:34:59    806s] Info: pop threads available for lower-level modules during optimization.
[07/03 15:34:59    806s] *** timeDesign #1 [finish] () : cpu/real = 0:00:46.4/0:00:47.8 (1.0), totSession cpu/real = 0:13:30.9/0:16:48.3 (0.8), mem = 3926.2M
[07/03 15:34:59    806s] 
[07/03 15:34:59    806s] =============================================================================================
[07/03 15:34:59    806s]  Final TAT Report : timeDesign #1                                               23.14-s088_1
[07/03 15:34:59    806s] =============================================================================================
[07/03 15:34:59    806s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:34:59    806s] ---------------------------------------------------------------------------------------------
[07/03 15:34:59    806s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:34:59    806s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.9 % )     0:00:42.9 /  0:00:41.9    1.0
[07/03 15:34:59    806s] [ DrvReport              ]      1   0:00:13.5  (  28.2 % )     0:00:13.5 /  0:00:02.4    0.2
[07/03 15:34:59    806s] [ ExtractRC              ]      1   0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:00.7    0.9
[07/03 15:34:59    806s] [ UpdateTimingGraph      ]      1   0:00:01.3  (   2.8 % )     0:00:26.1 /  0:00:37.9    1.5
[07/03 15:34:59    806s] [ FullDelayCalc          ]      1   0:00:19.3  (  40.4 % )     0:00:19.3 /  0:00:30.8    1.6
[07/03 15:34:59    806s] [ TimingUpdate           ]      1   0:00:05.4  (  11.4 % )     0:00:05.4 /  0:00:06.6    1.2
[07/03 15:34:59    806s] [ TimingReport           ]      1   0:00:02.4  (   5.1 % )     0:00:02.4 /  0:00:01.1    0.4
[07/03 15:34:59    806s] [ GenerateReports        ]      1   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.4    0.6
[07/03 15:34:59    806s] [ MISC                   ]          0:00:04.1  (   8.5 % )     0:00:04.1 /  0:00:03.8    0.9
[07/03 15:34:59    806s] ---------------------------------------------------------------------------------------------
[07/03 15:34:59    806s]  timeDesign #1 TOTAL                0:00:47.8  ( 100.0 % )     0:00:47.8 /  0:00:46.4    1.0
[07/03 15:34:59    806s] ---------------------------------------------------------------------------------------------
[07/03 15:34:59    806s] <CMD> optDesign -preCTS
[07/03 15:34:59    806s] Executing: place_opt_design -opt
[07/03 15:34:59    806s] #% Begin place_opt_design (date=07/03 15:34:59, mem=1923.1M)
[07/03 15:34:59    807s] **INFO: User settings:
[07/03 15:35:00    807s] setDesignMode -process                              130
[07/03 15:35:00    807s] setExtractRCMode -coupling_c_th                     0.4
[07/03 15:35:00    807s] setExtractRCMode -engine                            preRoute
[07/03 15:35:00    807s] setExtractRCMode -relative_c_th                     1
[07/03 15:35:00    807s] setExtractRCMode -total_c_th                        0
[07/03 15:35:00    807s] setUsefulSkewMode -opt_skew_max_allowed_delay       1
[07/03 15:35:00    807s] setUsefulSkewMode -opt_skew_no_boundary             false
[07/03 15:35:00    807s] setDelayCalMode -enable_high_fanout                 true
[07/03 15:35:00    807s] setDelayCalMode -enable_ideal_seq_async_pins        false
[07/03 15:35:00    807s] setDelayCalMode -eng_enablePrePlacedFlow            false
[07/03 15:35:00    807s] setDelayCalMode -engine                             aae
[07/03 15:35:00    807s] setDelayCalMode -ignoreNetLoad                      false
[07/03 15:35:00    807s] setDelayCalMode -socv_accuracy_mode                 low
[07/03 15:35:00    807s] setPlaceMode -maxRouteLayer                         7
[07/03 15:35:00    807s] setPlaceMode -place_design_floorplan_mode           false
[07/03 15:35:00    807s] setPlaceMode -place_detail_check_route              false
[07/03 15:35:00    807s] setPlaceMode -place_detail_preserve_routing         true
[07/03 15:35:00    807s] setPlaceMode -place_detail_remove_affected_routing  false
[07/03 15:35:00    807s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/03 15:35:00    807s] setPlaceMode -place_global_clock_gate_aware         true
[07/03 15:35:00    807s] setPlaceMode -place_global_cong_effort              auto
[07/03 15:35:00    807s] setPlaceMode -place_global_ignore_scan              true
[07/03 15:35:00    807s] setPlaceMode -place_global_ignore_spare             false
[07/03 15:35:00    807s] setPlaceMode -place_global_module_aware_spare       false
[07/03 15:35:00    807s] setPlaceMode -place_global_place_io_pins            false
[07/03 15:35:00    807s] setPlaceMode -place_global_reorder_scan             true
[07/03 15:35:00    807s] setPlaceMode -powerDriven                           false
[07/03 15:35:00    807s] setPlaceMode -timingDriven                          true
[07/03 15:35:00    807s] setAnalysisMode -checkType                          setup
[07/03 15:35:00    807s] setAnalysisMode -clkSrcPath                         true
[07/03 15:35:00    807s] setAnalysisMode -clockPropagation                   forcedIdeal
[07/03 15:35:00    807s] setAnalysisMode -virtualIPO                         false
[07/03 15:35:00    807s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/03 15:35:00    807s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/03 15:35:00    807s] 
[07/03 15:35:00    807s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:13:31.2/0:16:49.1 (0.8), mem = 3926.2M
[07/03 15:35:00    807s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/03 15:35:01    807s] *** Starting GigaPlace ***
[07/03 15:35:01    807s] -earlyGlobalBlockTracks {}                # string, default="", private
[07/03 15:35:01    807s] -earlyGlobalCapacityScreen {}             # string, default="", private
[07/03 15:35:01    807s] There is no track adjustment
[07/03 15:35:01    807s] Starting place_opt_design V2 flow
[07/03 15:35:01    807s] #optDebug: fT-E <X 2 3 1 0>
[07/03 15:35:01    807s] OPERPROF: Starting DPlace-Init at level 1, MEM:3926.2M, EPOCH TIME: 1751571301.588782
[07/03 15:35:01    807s] Processing tracks to init pin-track alignment.
[07/03 15:35:01    807s] z: 1, totalTracks: 1
[07/03 15:35:01    807s] z: 3, totalTracks: 1
[07/03 15:35:01    807s] z: 5, totalTracks: 1
[07/03 15:35:01    807s] z: 7, totalTracks: 1
[07/03 15:35:01    807s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:35:01    807s] Cell fpga_top LLGs are deleted
[07/03 15:35:01    807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:01    807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:01    807s] # Building fpga_top llgBox search-tree.
[07/03 15:35:01    807s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3923.0M, EPOCH TIME: 1751571301.771452
[07/03 15:35:01    807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:01    807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:01    807s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3923.0M, EPOCH TIME: 1751571301.782865
[07/03 15:35:01    807s] Max number of tech site patterns supported in site array is 256.
[07/03 15:35:01    807s] Core basic site is CoreSite
[07/03 15:35:01    807s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:35:01    807s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/03 15:35:01    807s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[07/03 15:35:01    807s] SiteArray: use 3,309,568 bytes
[07/03 15:35:01    807s] SiteArray: current memory after site array memory allocation 3926.2M
[07/03 15:35:01    807s] SiteArray: FP blocked sites are writable
[07/03 15:35:01    807s] Keep-away cache is enable on metals: 1-7
[07/03 15:35:01    807s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:35:01    807s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3926.2M, EPOCH TIME: 1751571301.850141
[07/03 15:35:01    807s] Process 12974 (called=24206 computed=20) wires and vias for routing blockage analysis
[07/03 15:35:01    807s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.031, REAL:0.018, MEM:3926.2M, EPOCH TIME: 1751571301.868377
[07/03 15:35:01    807s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[07/03 15:35:01    807s] Atter site array init, number of instance map data is 0.
[07/03 15:35:01    807s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.108, REAL:0.094, MEM:3926.2M, EPOCH TIME: 1751571301.876850
[07/03 15:35:01    807s] 
[07/03 15:35:01    807s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:35:01    807s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:35:01    807s] OPERPROF:     Starting CMU at level 3, MEM:3926.2M, EPOCH TIME: 1751571301.890333
[07/03 15:35:01    807s] OPERPROF:     Finished CMU at level 3, CPU:0.018, REAL:0.061, MEM:3926.2M, EPOCH TIME: 1751571301.951625
[07/03 15:35:01    807s] 
[07/03 15:35:01    807s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:35:01    807s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.159, REAL:0.190, MEM:3926.2M, EPOCH TIME: 1751571301.961143
[07/03 15:35:01    807s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3926.2M, EPOCH TIME: 1751571301.961335
[07/03 15:35:01    807s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3926.2M, EPOCH TIME: 1751571301.961549
[07/03 15:35:02    807s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3926.2MB).
[07/03 15:35:02    807s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.316, REAL:0.438, MEM:3926.2M, EPOCH TIME: 1751571302.026803
[07/03 15:35:02    807s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3926.2M, EPOCH TIME: 1751571302.026963
[07/03 15:35:02    807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:02    807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:02    807s] Cell fpga_top LLGs are deleted
[07/03 15:35:02    807s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:02    807s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:02    807s] # Resetting pin-track-align track data.
[07/03 15:35:02    807s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.185, REAL:0.109, MEM:3926.2M, EPOCH TIME: 1751571302.136190
[07/03 15:35:02    807s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:31.9/0:16:51.0 (0.8), mem = 3926.2M
[07/03 15:35:02    807s] VSMManager cleared!
[07/03 15:35:02    807s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (3.8), totSession cpu/real = 0:13:31.9/0:16:51.0 (0.8), mem = 3926.2M
[07/03 15:35:02    807s] 
[07/03 15:35:02    807s] =============================================================================================
[07/03 15:35:02    807s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.14-s088_1
[07/03 15:35:02    807s] =============================================================================================
[07/03 15:35:02    807s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:35:02    807s] ---------------------------------------------------------------------------------------------
[07/03 15:35:02    807s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:35:02    807s] ---------------------------------------------------------------------------------------------
[07/03 15:35:02    807s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:35:02    807s] ---------------------------------------------------------------------------------------------
[07/03 15:35:02    808s] Enable CTE adjustment.
[07/03 15:35:02    808s] Enable Layer aware incrSKP.
[07/03 15:35:02    808s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1902.1M, totSessionCpu=0:13:32 **
[07/03 15:35:03    808s] 
[07/03 15:35:03    808s] Active Setup views: WORST_CASE 
[07/03 15:35:03    808s] Info: 2 threads available for lower-level modules during optimization.
[07/03 15:35:03    808s] GigaOpt running with 2 threads.
[07/03 15:35:03    808s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:32.4/0:16:51.9 (0.8), mem = 3926.2M
[07/03 15:35:03    808s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/03 15:35:03    808s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/03 15:35:03    808s] OPERPROF: Starting DPlace-Init at level 1, MEM:3926.2M, EPOCH TIME: 1751571303.244815
[07/03 15:35:03    808s] Processing tracks to init pin-track alignment.
[07/03 15:35:03    808s] z: 1, totalTracks: 1
[07/03 15:35:03    808s] z: 3, totalTracks: 1
[07/03 15:35:03    808s] z: 5, totalTracks: 1
[07/03 15:35:03    808s] z: 7, totalTracks: 1
[07/03 15:35:03    808s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:35:03    808s] Cell fpga_top LLGs are deleted
[07/03 15:35:03    808s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:03    808s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:03    808s] # Building fpga_top llgBox search-tree.
[07/03 15:35:03    808s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3926.2M, EPOCH TIME: 1751571303.314825
[07/03 15:35:03    808s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:03    808s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:03    808s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3926.2M, EPOCH TIME: 1751571303.318843
[07/03 15:35:03    808s] Max number of tech site patterns supported in site array is 256.
[07/03 15:35:03    808s] Core basic site is CoreSite
[07/03 15:35:03    808s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:35:03    808s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:35:03    808s] Fast DP-INIT is on for default
[07/03 15:35:03    808s] Keep-away cache is enable on metals: 1-7
[07/03 15:35:03    808s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:35:03    808s] Atter site array init, number of instance map data is 0.
[07/03 15:35:03    808s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.069, REAL:0.069, MEM:3926.2M, EPOCH TIME: 1751571303.388167
[07/03 15:35:03    808s] 
[07/03 15:35:03    808s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:35:03    808s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:35:03    808s] OPERPROF:     Starting CMU at level 3, MEM:3926.2M, EPOCH TIME: 1751571303.401288
[07/03 15:35:03    808s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3926.2M, EPOCH TIME: 1751571303.405319
[07/03 15:35:03    808s] 
[07/03 15:35:03    808s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:35:03    808s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.099, REAL:0.100, MEM:3926.2M, EPOCH TIME: 1751571303.414642
[07/03 15:35:03    808s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3926.2M, EPOCH TIME: 1751571303.414812
[07/03 15:35:03    808s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3926.2M, EPOCH TIME: 1751571303.415122
[07/03 15:35:03    808s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3926.2MB).
[07/03 15:35:03    808s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.226, REAL:0.232, MEM:3926.2M, EPOCH TIME: 1751571303.477242
[07/03 15:35:03    808s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3926.2M, EPOCH TIME: 1751571303.480892
[07/03 15:35:03    808s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:03    808s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:03    808s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:03    808s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:35:03    808s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.183, REAL:0.111, MEM:3926.2M, EPOCH TIME: 1751571303.591489
[07/03 15:35:03    808s] 
[07/03 15:35:03    808s] Creating Lib Analyzer ...
[07/03 15:35:03    808s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:35:03    808s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:35:03    808s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:35:03    808s] 
[07/03 15:35:03    808s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:35:04    809s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:34 mem=3926.2M
[07/03 15:35:04    809s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:34 mem=3926.2M
[07/03 15:35:04    809s] Creating Lib Analyzer, finished. 
[07/03 15:35:04    809s] #optDebug: fT-S <1 2 3 1 0>
[07/03 15:35:04    809s] Info: IPO magic value 0x832DBEEF.
[07/03 15:35:04    809s] Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
[07/03 15:35:04    809s]       SynthesisEngine workers will not check out additional licenses.
[07/03 15:36:07    810s] **INFO: Using Advanced Metric Collection system.
[07/03 15:36:11    812s] **optDesign ... cpu = 0:00:05, real = 0:01:09, mem = 1737.3M, totSessionCpu=0:13:37 **
[07/03 15:36:11    812s] #optDebug: { P: 130 W: 7195 FE: standard PE: none LDR: 1}
[07/03 15:36:11    812s] *** optDesign -preCTS ***
[07/03 15:36:11    812s] DRC Margin: user margin 0.0; extra margin 0.2
[07/03 15:36:11    812s] Setup Target Slack: user slack 0; extra slack 0.0
[07/03 15:36:11    812s] Hold Target Slack: user slack 0
[07/03 15:36:11    813s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3926.2M, EPOCH TIME: 1751571371.861954
[07/03 15:36:11    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:11    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:11    813s] 
[07/03 15:36:11    813s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:36:11    813s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:36:11    813s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.050, REAL:0.050, MEM:3926.2M, EPOCH TIME: 1751571371.911454
[07/03 15:36:11    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:11    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:12    813s] Multi-VT timing optimization disabled based on library information.
[07/03 15:36:12    813s] 
[07/03 15:36:12    813s] TimeStamp Deleting Cell Server Begin ...
[07/03 15:36:12    813s] Deleting Lib Analyzer.
[07/03 15:36:12    813s] 
[07/03 15:36:12    813s] TimeStamp Deleting Cell Server End ...
[07/03 15:36:12    813s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:36:12    813s] 
[07/03 15:36:12    813s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 15:36:12    813s] Summary for sequential cells identification: 
[07/03 15:36:12    813s]   Identified SBFF number: 3
[07/03 15:36:12    813s]   Identified MBFF number: 0
[07/03 15:36:12    813s]   Identified SB Latch number: 5
[07/03 15:36:12    813s]   Identified MB Latch number: 0
[07/03 15:36:12    813s]   Not identified SBFF number: 0
[07/03 15:36:12    813s]   Not identified MBFF number: 0
[07/03 15:36:12    813s]   Not identified SB Latch number: 0
[07/03 15:36:12    813s]   Not identified MB Latch number: 0
[07/03 15:36:12    813s]   Number of sequential cells which are not FFs: 2
[07/03 15:36:12    813s]  Visiting view : WORST_CASE
[07/03 15:36:12    813s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/03 15:36:12    813s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/03 15:36:12    813s]  Visiting view : Best_CASE
[07/03 15:36:12    813s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/03 15:36:12    813s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/03 15:36:12    813s] TLC MultiMap info (StdDelay):
[07/03 15:36:12    813s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/03 15:36:12    813s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/03 15:36:12    813s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/03 15:36:12    813s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/03 15:36:12    813s]  Setting StdDelay to: 25.6ps
[07/03 15:36:12    813s] 
[07/03 15:36:12    813s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 15:36:12    813s] 
[07/03 15:36:12    813s] TimeStamp Deleting Cell Server Begin ...
[07/03 15:36:12    813s] 
[07/03 15:36:12    813s] TimeStamp Deleting Cell Server End ...
[07/03 15:36:12    813s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3926.2M, EPOCH TIME: 1751571372.422934
[07/03 15:36:12    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:12    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:12    813s] Cell fpga_top LLGs are deleted
[07/03 15:36:12    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:12    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:12    813s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3926.2M, EPOCH TIME: 1751571372.423290
[07/03 15:36:12    813s] 
[07/03 15:36:12    813s] Creating Lib Analyzer ...
[07/03 15:36:12    813s] 
[07/03 15:36:12    813s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 15:36:12    813s] Summary for sequential cells identification: 
[07/03 15:36:12    813s]   Identified SBFF number: 3
[07/03 15:36:12    813s]   Identified MBFF number: 0
[07/03 15:36:12    813s]   Identified SB Latch number: 5
[07/03 15:36:12    813s]   Identified MB Latch number: 0
[07/03 15:36:12    813s]   Not identified SBFF number: 0
[07/03 15:36:12    813s]   Not identified MBFF number: 0
[07/03 15:36:12    813s]   Not identified SB Latch number: 0
[07/03 15:36:12    813s]   Not identified MB Latch number: 0
[07/03 15:36:12    813s]   Number of sequential cells which are not FFs: 2
[07/03 15:36:12    813s]  Visiting view : WORST_CASE
[07/03 15:36:12    813s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/03 15:36:12    813s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/03 15:36:12    813s]  Visiting view : Best_CASE
[07/03 15:36:12    813s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/03 15:36:12    813s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/03 15:36:12    813s] TLC MultiMap info (StdDelay):
[07/03 15:36:12    813s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/03 15:36:12    813s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/03 15:36:12    813s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/03 15:36:12    813s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/03 15:36:12    813s]  Setting StdDelay to: 25.6ps
[07/03 15:36:12    813s] 
[07/03 15:36:12    813s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 15:36:12    813s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:36:12    813s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:36:12    813s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:36:12    813s] 
[07/03 15:36:12    813s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:36:13    814s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:38 mem=3926.2M
[07/03 15:36:13    814s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:38 mem=3926.2M
[07/03 15:36:13    814s] Creating Lib Analyzer, finished. 
[07/03 15:36:13    814s] ### Creating TopoMgr, started
[07/03 15:36:13    814s] ### Creating TopoMgr, finished
[07/03 15:36:13    814s] #optDebug: Start CG creation (mem=3926.2M)
[07/03 15:36:13    814s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:36:13    814s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:36:13    814s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:36:13    814s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:36:14    814s] ToF 969.8460um
[07/03 15:36:15    815s] (cpu=0:00:01.0, mem=3938.7M)
[07/03 15:36:15    815s]  ...processing cgPrt (cpu=0:00:01.0, mem=3938.7M)
[07/03 15:36:15    815s]  ...processing cgEgp (cpu=0:00:01.0, mem=3938.7M)
[07/03 15:36:15    815s]  ...processing cgPbk (cpu=0:00:01.0, mem=3938.7M)
[07/03 15:36:15    815s]  ...processing cgNrb(cpu=0:00:01.0, mem=3938.7M)
[07/03 15:36:15    815s]  ...processing cgObs (cpu=0:00:01.0, mem=3938.7M)
[07/03 15:36:15    815s]  ...processing cgCon (cpu=0:00:01.0, mem=3938.7M)
[07/03 15:36:15    815s]  ...processing cgPdm (cpu=0:00:01.0, mem=3938.7M)
[07/03 15:36:15    815s] #optDebug: Finish CG creation (cpu=0:00:01.0, mem=3938.7M)
[07/03 15:36:15    815s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:36:15    815s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:36:15    815s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:36:15    815s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:36:15    815s] {MMLU 0 0 39771}
[07/03 15:36:15    815s] [oiLAM] Zs 7, 8
[07/03 15:36:15    815s] ### Creating LA Mngr. totSessionCpu=0:13:40 mem=3938.7M
[07/03 15:36:15    815s] ### Creating LA Mngr, finished. totSessionCpu=0:13:40 mem=3938.7M
[07/03 15:36:15    815s] Running pre-eGR process
[07/03 15:36:15    815s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.74 MB )
[07/03 15:36:15    815s] (I)      Initializing eGR engine (regular)
[07/03 15:36:15    815s] Set min layer with default ( 2 )
[07/03 15:36:15    815s] Set max layer with default ( 127 )
[07/03 15:36:15    815s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:36:15    815s] Min route layer (adjusted) = 2
[07/03 15:36:15    815s] Max route layer (adjusted) = 7
[07/03 15:36:15    815s] (I)      clean place blk overflow:
[07/03 15:36:15    815s] (I)      H : enabled 1.00 0
[07/03 15:36:15    815s] (I)      V : enabled 1.00 0
[07/03 15:36:15    815s] (I)      Initializing eGR engine (regular)
[07/03 15:36:15    815s] Set min layer with default ( 2 )
[07/03 15:36:15    815s] Set max layer with default ( 127 )
[07/03 15:36:15    815s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:36:15    815s] Min route layer (adjusted) = 2
[07/03 15:36:15    815s] Max route layer (adjusted) = 7
[07/03 15:36:15    815s] (I)      clean place blk overflow:
[07/03 15:36:15    815s] (I)      H : enabled 1.00 0
[07/03 15:36:15    815s] (I)      V : enabled 1.00 0
[07/03 15:36:15    815s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.74 MB )
[07/03 15:36:15    815s] (I)      Running eGR Regular flow
[07/03 15:36:15    815s] (I)      # wire layers (front) : 8
[07/03 15:36:15    815s] (I)      # wire layers (back)  : 0
[07/03 15:36:15    815s] (I)      min wire layer : 1
[07/03 15:36:15    815s] (I)      max wire layer : 7
[07/03 15:36:15    815s] (I)      # cut layers (front) : 7
[07/03 15:36:15    815s] (I)      # cut layers (back)  : 0
[07/03 15:36:15    815s] (I)      min cut layer : 1
[07/03 15:36:15    815s] (I)      max cut layer : 6
[07/03 15:36:15    815s] (I)      ================================= Layers =================================
[07/03 15:36:15    815s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:36:15    815s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:36:15    815s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:36:15    815s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:36:15    815s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:36:15    815s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:36:15    815s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:36:15    815s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:36:15    815s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:36:15    815s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:36:15    815s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:36:15    815s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:36:15    815s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:36:15    815s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:36:15    815s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:36:15    815s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:36:15    815s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:36:15    815s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:36:15    815s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:36:15    815s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:36:15    815s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:36:15    815s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:36:15    815s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:36:15    815s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:36:15    815s] (I)      Started Import and model ( Curr Mem: 3.74 MB )
[07/03 15:36:16    815s] (I)      Number of ignored instance 0
[07/03 15:36:16    815s] (I)      Number of inbound cells 84
[07/03 15:36:16    815s] (I)      Number of opened ILM blockages 0
[07/03 15:36:16    815s] (I)      Number of instances temporarily fixed by detailed placement 76
[07/03 15:36:16    815s] (I)      numMoveCells=34229, numMacros=84  numNoFlopBlockages=0  numPads=71  numMultiRowHeightInsts=0
[07/03 15:36:16    815s] (I)      cell height: 3780, count: 34229
[07/03 15:36:16    816s] (I)      Number of nets = 34123 ( 5648 ignored )
[07/03 15:36:16    816s] (I)      rowRegion is not equal to core box, resetting core box
[07/03 15:36:16    816s] (I)      rowRegion : (425480, 425420) - (1431080, 1510280)
[07/03 15:36:16    816s] (I)      coreBox   : (425480, 425420) - (1431080, 1510700)
[07/03 15:36:16    816s] (I)      Identified Clock instances: Flop 5397, Clock buffer/inverter 0, Gate 0, Logic 2
[07/03 15:36:16    816s] (I)      == Non-default Options ==
[07/03 15:36:16    816s] (I)      Maximum routing layer                              : 7
[07/03 15:36:16    816s] (I)      Top routing layer                                  : 7
[07/03 15:36:16    816s] (I)      Buffering-aware routing                            : true
[07/03 15:36:16    816s] (I)      Spread congestion away from blockages              : true
[07/03 15:36:16    816s] (I)      Number of threads                                  : 2
[07/03 15:36:16    816s] (I)      Overflow penalty cost                              : 10
[07/03 15:36:16    816s] (I)      Punch through distance                             : 6000.960000
[07/03 15:36:16    816s] (I)      Source-to-sink ratio                               : 0.300000
[07/03 15:36:16    816s] (I)      Route tie net to shape                             : auto
[07/03 15:36:16    816s] (I)      Method to set GCell size                           : row
[07/03 15:36:16    816s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:36:16    816s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:36:16    816s] (I)      ============== Pin Summary ==============
[07/03 15:36:16    816s] (I)      +-------+--------+---------+------------+
[07/03 15:36:16    816s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:36:16    816s] (I)      +-------+--------+---------+------------+
[07/03 15:36:16    816s] (I)      |     1 | 115781 |   95.33 |        Pin |
[07/03 15:36:16    816s] (I)      |     2 |   5397 |    4.44 | Pin access |
[07/03 15:36:16    816s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:36:16    816s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:36:16    816s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:36:16    816s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:36:16    816s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:36:16    816s] (I)      +-------+--------+---------+------------+
[07/03 15:36:16    816s] (I)      Custom ignore net properties:
[07/03 15:36:16    816s] (I)      1 : NotLegal
[07/03 15:36:16    816s] (I)      Default ignore net properties:
[07/03 15:36:16    816s] (I)      1 : Special
[07/03 15:36:16    816s] (I)      2 : Analog
[07/03 15:36:16    816s] (I)      3 : Fixed
[07/03 15:36:16    816s] (I)      4 : Skipped
[07/03 15:36:16    816s] (I)      5 : MixedSignal
[07/03 15:36:16    816s] (I)      Prerouted net properties:
[07/03 15:36:16    816s] (I)      1 : NotLegal
[07/03 15:36:16    816s] (I)      2 : Special
[07/03 15:36:16    816s] (I)      3 : Analog
[07/03 15:36:16    816s] (I)      4 : Fixed
[07/03 15:36:16    816s] (I)      5 : Skipped
[07/03 15:36:16    816s] (I)      6 : MixedSignal
[07/03 15:36:16    816s] [NR-eGR] Early global route reroute all routable nets
[07/03 15:36:16    816s] (I)      Use row-based GCell size
[07/03 15:36:16    816s] (I)      Use row-based GCell align
[07/03 15:36:16    816s] (I)      layer 0 area = 90000
[07/03 15:36:16    816s] (I)      layer 1 area = 144000
[07/03 15:36:16    816s] (I)      layer 2 area = 144000
[07/03 15:36:16    816s] (I)      layer 3 area = 144000
[07/03 15:36:16    816s] (I)      layer 4 area = 144000
[07/03 15:36:16    816s] (I)      layer 5 area = 0
[07/03 15:36:16    816s] (I)      layer 6 area = 0
[07/03 15:36:16    816s] (I)      GCell unit size   : 3780
[07/03 15:36:16    816s] (I)      GCell multiplier  : 1
[07/03 15:36:16    816s] (I)      GCell row height  : 3780
[07/03 15:36:16    816s] (I)      Actual row height : 3780
[07/03 15:36:16    816s] (I)      GCell align ref   : 425480 425420
[07/03 15:36:16    816s] [NR-eGR] Track table information for default rule: 
[07/03 15:36:16    816s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:36:16    816s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:36:16    816s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:36:16    816s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:36:16    816s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:36:16    816s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:36:16    816s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:36:16    816s] (I)      ================ Default via =================
[07/03 15:36:16    816s] (I)      +---+-------------------+--------------------+
[07/03 15:36:16    816s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:36:16    816s] (I)      +---+-------------------+--------------------+
[07/03 15:36:16    816s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:36:16    816s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:36:16    816s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:36:16    816s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:36:16    816s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:36:16    816s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:36:16    816s] (I)      +---+-------------------+--------------------+
[07/03 15:36:16    816s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:36:16    816s] [NR-eGR] Read 29480 PG shapes
[07/03 15:36:16    816s] [NR-eGR] Read 0 clock shapes
[07/03 15:36:16    816s] [NR-eGR] Read 0 other shapes
[07/03 15:36:16    816s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:36:16    816s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:36:16    816s] [NR-eGR] #Instance Blockages : 26000
[07/03 15:36:16    816s] [NR-eGR] #PG Blockages       : 29480
[07/03 15:36:16    816s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:36:16    816s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:36:16    816s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:36:16    816s] [NR-eGR] #Other Blockages    : 0
[07/03 15:36:16    816s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:36:16    816s] [NR-eGR] #prerouted nets         : 0
[07/03 15:36:16    816s] [NR-eGR] #prerouted special nets : 0
[07/03 15:36:16    816s] [NR-eGR] #prerouted wires        : 0
[07/03 15:36:16    816s] [NR-eGR] Read 34123 nets ( ignored 0 )
[07/03 15:36:16    816s] (I)        Front-side 34123 ( ignored 0 )
[07/03 15:36:16    816s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:36:16    816s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/03 15:36:16    816s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/03 15:36:16    816s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/03 15:36:16    816s] (I)      handle routing halo
[07/03 15:36:16    816s] (I)      Reading macro buffers
[07/03 15:36:16    816s] (I)      Number of macro buffers: 0
[07/03 15:36:17    816s] (I)      early_global_route_priority property id does not exist.
[07/03 15:36:17    816s] (I)      Read Num Blocks=55480  Num Prerouted Wires=0  Num CS=0
[07/03 15:36:17    816s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 0
[07/03 15:36:17    816s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 0
[07/03 15:36:17    816s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 0
[07/03 15:36:17    816s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 0
[07/03 15:36:17    816s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:36:17    816s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:36:17    816s] (I)      Number of ignored nets                =      0
[07/03 15:36:17    816s] (I)      Number of connected nets              =      0
[07/03 15:36:17    816s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:36:17    816s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:36:17    816s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:36:17    816s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:36:17    816s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:36:17    816s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:36:17    816s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:36:17    816s] (I)      Constructing bin map
[07/03 15:36:17    816s] (I)      Initialize bin information with width=7560 height=7560
[07/03 15:36:17    816s] (I)      Done constructing bin map
[07/03 15:36:17    816s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/03 15:36:17    816s] (I)      Ndr track 0 does not exist
[07/03 15:36:17    816s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:36:17    816s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:36:17    816s] (I)      Core area           : (425480, 425420) - (1431080, 1510280)
[07/03 15:36:17    816s] (I)      Site width          :   480  (dbu)
[07/03 15:36:17    816s] (I)      Row height          :  3780  (dbu)
[07/03 15:36:17    816s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:36:17    816s] (I)      GCell width         :  3780  (dbu)
[07/03 15:36:17    816s] (I)      GCell height        :  3780  (dbu)
[07/03 15:36:17    816s] (I)      Grid                :   491   512     7
[07/03 15:36:17    816s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:36:17    816s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:36:17    816s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:36:17    816s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:36:17    816s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:36:17    816s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:36:17    816s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:36:17    816s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:36:17    816s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:36:17    816s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:36:17    816s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:36:17    816s] (I)      --------------------------------------------------------
[07/03 15:36:17    816s] 
[07/03 15:36:17    816s] [NR-eGR] ============ Routing rule table ============
[07/03 15:36:17    816s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34059
[07/03 15:36:17    816s] [NR-eGR] ========================================
[07/03 15:36:17    816s] [NR-eGR] 
[07/03 15:36:17    816s] (I)      ==== NDR : (Default) ====
[07/03 15:36:17    816s] (I)      +--------------+--------+
[07/03 15:36:17    816s] (I)      |           ID |      0 |
[07/03 15:36:17    816s] (I)      |      Default |    yes |
[07/03 15:36:17    816s] (I)      |  Clk Special |     no |
[07/03 15:36:17    816s] (I)      | Hard spacing |     no |
[07/03 15:36:17    816s] (I)      |    NDR track | (none) |
[07/03 15:36:17    816s] (I)      |      NDR via | (none) |
[07/03 15:36:17    816s] (I)      |  Extra space |      0 |
[07/03 15:36:17    816s] (I)      |      Shields |      0 |
[07/03 15:36:17    816s] (I)      |   Demand (H) |      1 |
[07/03 15:36:17    816s] (I)      |   Demand (V) |      1 |
[07/03 15:36:17    816s] (I)      |        #Nets |  34059 |
[07/03 15:36:17    816s] (I)      +--------------+--------+
[07/03 15:36:17    816s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:36:17    816s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:36:17    816s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:36:17    816s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:36:17    816s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:36:17    816s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:36:17    816s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:36:17    816s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:36:17    816s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:36:17    816s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:36:17    816s] (I)      =============== Blocked Tracks ===============
[07/03 15:36:17    816s] (I)      +-------+---------+----------+---------------+
[07/03 15:36:17    816s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:36:17    816s] (I)      +-------+---------+----------+---------------+
[07/03 15:36:17    816s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:36:17    816s] (I)      |     2 | 2262528 |   979898 |        43.31% |
[07/03 15:36:17    816s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 15:36:17    816s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 15:36:17    816s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 15:36:17    816s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 15:36:17    816s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 15:36:17    816s] (I)      +-------+---------+----------+---------------+
[07/03 15:36:17    816s] (I)      Finished Import and model ( CPU: 1.11 sec, Real: 1.58 sec, Curr Mem: 3.80 MB )
[07/03 15:36:17    816s] (I)      Reset routing kernel
[07/03 15:36:17    816s] (I)      Started Global Routing ( Curr Mem: 3.80 MB )
[07/03 15:36:17    816s] (I)      totalPins=115747  totalGlobalPin=112483 (97.18%)
[07/03 15:36:17    816s] (I)      ================== Net Group Info ===================
[07/03 15:36:17    816s] (I)      +----+----------------+--------------+--------------+
[07/03 15:36:17    816s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:36:17    816s] (I)      +----+----------------+--------------+--------------+
[07/03 15:36:17    816s] (I)      |  1 |          34059 |    Metal2(2) | TopMetal2(7) |
[07/03 15:36:17    816s] (I)      +----+----------------+--------------+--------------+
[07/03 15:36:17    817s] (I)      total 2D Cap : 4280557 = (2444209 H, 1836348 V)
[07/03 15:36:17    817s] (I)      total 2D Demand : 3257 = (3257 H, 0 V)
[07/03 15:36:17    817s] (I)      init route region map
[07/03 15:36:17    817s] (I)      #blocked GCells = 74401
[07/03 15:36:17    817s] (I)      #regions = 1031
[07/03 15:36:17    817s] (I)      init safety region map
[07/03 15:36:17    817s] (I)      #blocked GCells = 74401
[07/03 15:36:17    817s] (I)      #regions = 1031
[07/03 15:36:17    817s] (I)      Adjusted 0 GCells for pin access
[07/03 15:36:17    817s] (I)      #blocked areas for congestion spreading : 284
[07/03 15:36:17    817s] [NR-eGR] Layer group 1: route 34059 net(s) in layer range [2, 7]
[07/03 15:36:17    817s] (I)      
[07/03 15:36:17    817s] (I)      ============  Phase 1a Route ============
[07/03 15:36:18    817s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[07/03 15:36:18    817s] (I)      Usage: 324665 = (160071 H, 164594 V) = (6.55% H, 8.96% V) = (6.051e+05um H, 6.222e+05um V)
[07/03 15:36:18    817s] (I)      
[07/03 15:36:18    817s] (I)      ============  Phase 1b Route ============
[07/03 15:36:18    817s] (I)      Usage: 324667 = (160073 H, 164594 V) = (6.55% H, 8.96% V) = (6.051e+05um H, 6.222e+05um V)
[07/03 15:36:18    817s] (I)      Overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 1.227241e+06um
[07/03 15:36:18    817s] (I)      Congestion metric : 0.00%H 0.45%V, 0.46%HV
[07/03 15:36:18    817s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:36:18    817s] (I)      
[07/03 15:36:18    817s] (I)      ============  Phase 1c Route ============
[07/03 15:36:18    817s] (I)      Level2 Grid: 99 x 103
[07/03 15:36:18    817s] (I)      Usage: 324698 = (160104 H, 164594 V) = (6.55% H, 8.96% V) = (6.052e+05um H, 6.222e+05um V)
[07/03 15:36:18    817s] (I)      
[07/03 15:36:18    817s] (I)      ============  Phase 1d Route ============
[07/03 15:36:18    818s] (I)      Usage: 324711 = (160107 H, 164604 V) = (6.55% H, 8.96% V) = (6.052e+05um H, 6.222e+05um V)
[07/03 15:36:18    818s] (I)      
[07/03 15:36:18    818s] (I)      ============  Phase 1e Route ============
[07/03 15:36:18    818s] (I)      Usage: 324711 = (160107 H, 164604 V) = (6.55% H, 8.96% V) = (6.052e+05um H, 6.222e+05um V)
[07/03 15:36:18    818s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.227408e+06um
[07/03 15:36:18    818s] (I)      
[07/03 15:36:18    818s] (I)      ============  Phase 1l Route ============
[07/03 15:36:19    818s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 15:36:19    818s] (I)      Layer  2:    1312268    166740         7      839655     1418265    (37.19%) 
[07/03 15:36:19    818s] (I)      Layer  3:     865152    143986       147     1019427      956419    (51.59%) 
[07/03 15:36:19    818s] (I)      Layer  4:    1003995     44132         1     1151892     1106028    (51.02%) 
[07/03 15:36:19    818s] (I)      Layer  5:     864534     23712       144     1019789      956056    (51.61%) 
[07/03 15:36:19    818s] (I)      Layer  6:     137303         0         0      176887      112237    (61.18%) 
[07/03 15:36:19    818s] (I)      Layer  7:     116908         0         0      124626      112476    (52.56%) 
[07/03 15:36:19    818s] (I)      Total:       4300160    378570       299     4332272     4661479    (48.17%) 
[07/03 15:36:19    818s] (I)      
[07/03 15:36:19    818s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:36:19    818s] [NR-eGR]                        OverCon           OverCon            
[07/03 15:36:19    818s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[07/03 15:36:19    818s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[07/03 15:36:19    818s] [NR-eGR] ---------------------------------------------------------------
[07/03 15:36:19    818s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:36:19    818s] [NR-eGR]  Metal2 ( 2)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:36:19    818s] [NR-eGR]  Metal3 ( 3)         7( 0.01%)        46( 0.04%)   ( 0.04%) 
[07/03 15:36:19    818s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:36:19    818s] [NR-eGR]  Metal5 ( 5)         4( 0.00%)        46( 0.04%)   ( 0.04%) 
[07/03 15:36:19    818s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:36:19    818s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:36:19    818s] [NR-eGR] ---------------------------------------------------------------
[07/03 15:36:19    818s] [NR-eGR]        Total        19( 0.00%)        92( 0.01%)   ( 0.02%) 
[07/03 15:36:19    818s] [NR-eGR] 
[07/03 15:36:19    818s] (I)      Finished Global Routing ( CPU: 2.04 sec, Real: 1.84 sec, Curr Mem: 3.82 MB )
[07/03 15:36:19    818s] (I)      Updating congestion map
[07/03 15:36:19    818s] (I)      total 2D Cap : 4310824 = (2460161 H, 1850663 V)
[07/03 15:36:19    819s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 15:36:19    819s] (I)      Running track assignment and export wires
[07/03 15:36:19    819s] (I)      Delete wires for 34059 nets 
[07/03 15:36:19    819s] (I)      ============= Track Assignment ============
[07/03 15:36:19    819s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.81 MB )
[07/03 15:36:19    819s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 15:36:19    819s] (I)      Run Multi-thread track assignment
[07/03 15:36:20    820s] (I)      Finished Track Assignment (2T) ( CPU: 1.07 sec, Real: 0.70 sec, Curr Mem: 3.85 MB )
[07/03 15:36:20    820s] (I)      Started Export ( Curr Mem: 3.85 MB )
[07/03 15:36:20    820s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 15:36:20    820s] [NR-eGR] Total eGR-routed clock nets wire length: 53893um, number of vias: 18282
[07/03 15:36:20    820s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:36:20    820s] [NR-eGR]                    Length (um)    Vias 
[07/03 15:36:20    820s] [NR-eGR] ---------------------------------------
[07/03 15:36:20    820s] [NR-eGR]  Metal1     (1V)             0  110144 
[07/03 15:36:20    820s] [NR-eGR]  Metal2     (2H)        467886  175838 
[07/03 15:36:20    820s] [NR-eGR]  Metal3     (3V)        552447    8944 
[07/03 15:36:20    820s] [NR-eGR]  Metal4     (4H)        163912    3458 
[07/03 15:36:20    820s] [NR-eGR]  Metal5     (5V)         90255       6 
[07/03 15:36:20    820s] [NR-eGR]  TopMetal1  (6H)             4       0 
[07/03 15:36:20    820s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/03 15:36:20    820s] [NR-eGR] ---------------------------------------
[07/03 15:36:20    820s] [NR-eGR]             Total      1274504  298390 
[07/03 15:36:20    820s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:36:20    820s] [NR-eGR] Total half perimeter of net bounding box: 852593um
[07/03 15:36:20    820s] [NR-eGR] Total length: 1274504um, number of vias: 298390
[07/03 15:36:20    820s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:36:20    820s] (I)      == Layer wire length by net rule ==
[07/03 15:36:20    820s] (I)                           Default 
[07/03 15:36:20    820s] (I)      -----------------------------
[07/03 15:36:20    820s] (I)       Metal1     (1V)         0um 
[07/03 15:36:20    820s] (I)       Metal2     (2H)    467886um 
[07/03 15:36:20    820s] (I)       Metal3     (3V)    552447um 
[07/03 15:36:20    820s] (I)       Metal4     (4H)    163912um 
[07/03 15:36:20    820s] (I)       Metal5     (5V)     90255um 
[07/03 15:36:20    820s] (I)       TopMetal1  (6H)         4um 
[07/03 15:36:20    820s] (I)       TopMetal2  (7V)         0um 
[07/03 15:36:20    820s] (I)      -----------------------------
[07/03 15:36:20    820s] (I)                  Total  1274504um 
[07/03 15:36:20    820s] (I)      == Layer via count by net rule ==
[07/03 15:36:20    820s] (I)                         Default 
[07/03 15:36:20    820s] (I)      ---------------------------
[07/03 15:36:20    820s] (I)       Metal1     (1V)    110144 
[07/03 15:36:20    820s] (I)       Metal2     (2H)    175838 
[07/03 15:36:20    820s] (I)       Metal3     (3V)      8944 
[07/03 15:36:20    820s] (I)       Metal4     (4H)      3458 
[07/03 15:36:20    820s] (I)       Metal5     (5V)         6 
[07/03 15:36:20    820s] (I)       TopMetal1  (6H)         0 
[07/03 15:36:20    820s] (I)       TopMetal2  (7V)         0 
[07/03 15:36:20    820s] (I)      ---------------------------
[07/03 15:36:20    820s] (I)                  Total   298390 
[07/03 15:36:21    821s] (I)      Finished Export ( CPU: 1.26 sec, Real: 1.15 sec, Curr Mem: 3.80 MB )
[07/03 15:36:21    821s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 15:36:21    821s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.73 sec, Real: 5.57 sec, Curr Mem: 3.80 MB )
[07/03 15:36:21    821s] [NR-eGR] Finished Early Global Route ( CPU: 5.76 sec, Real: 5.60 sec, Curr Mem: 3.73 MB )
[07/03 15:36:21    821s] (I)      ============================================ Runtime Summary =============================================
[07/03 15:36:21    821s] (I)       Step                                                       %       Start      Finish      Real       CPU 
[07/03 15:36:21    821s] (I)      ----------------------------------------------------------------------------------------------------------
[07/03 15:36:21    821s] (I)       Early Global Route                                   100.00%  386.79 sec  392.39 sec  5.60 sec  5.76 sec 
[07/03 15:36:21    821s] (I)       +-Early Global Route kernel                           99.46%  386.80 sec  392.37 sec  5.57 sec  5.73 sec 
[07/03 15:36:21    821s] (I)       | +-Import and model                                  28.21%  386.80 sec  388.38 sec  1.58 sec  1.11 sec 
[07/03 15:36:21    821s] (I)       | | +-Create place DB                                 10.18%  386.80 sec  387.37 sec  0.57 sec  0.51 sec 
[07/03 15:36:21    821s] (I)       | | | +-Import place data                             10.18%  386.80 sec  387.37 sec  0.57 sec  0.51 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Read instances and placement                 3.16%  386.80 sec  386.98 sec  0.18 sec  0.17 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Read nets                                    5.45%  386.98 sec  387.29 sec  0.31 sec  0.30 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Read rows                                    0.00%  387.29 sec  387.29 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Read module constraints                      0.00%  387.37 sec  387.37 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | +-Create route DB                                 15.91%  387.37 sec  388.27 sec  0.89 sec  0.52 sec 
[07/03 15:36:21    821s] (I)       | | | +-Import route data (2T)                        14.48%  387.45 sec  388.27 sec  0.81 sec  0.52 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Read blockages ( Layer 2-7 )                 0.71%  387.60 sec  387.64 sec  0.04 sec  0.04 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Read routing blockages                     0.00%  387.60 sec  387.60 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Read bump blockages                        0.00%  387.60 sec  387.60 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Read instance blockages                    0.46%  387.60 sec  387.63 sec  0.03 sec  0.03 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Read PG blockages                          0.21%  387.63 sec  387.64 sec  0.01 sec  0.01 sec 
[07/03 15:36:21    821s] (I)       | | | | | | +-Allocate memory for PG via list          0.06%  387.63 sec  387.63 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Read clock blockages                       0.00%  387.64 sec  387.64 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Read other blockages                       0.00%  387.64 sec  387.64 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Read halo blockages                        0.01%  387.64 sec  387.64 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  387.64 sec  387.64 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Read blackboxes                              0.00%  387.64 sec  387.64 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Read prerouted                               0.01%  387.64 sec  387.64 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Read nets                                    2.91%  387.64 sec  387.81 sec  0.16 sec  0.05 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Set up via pillars                           1.59%  387.90 sec  387.99 sec  0.09 sec  0.06 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Initialize 3D grid graph                     0.29%  387.99 sec  388.01 sec  0.02 sec  0.01 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Model blockage capacity                      3.92%  388.03 sec  388.24 sec  0.22 sec  0.20 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Initialize 3D capacity                     3.76%  388.03 sec  388.24 sec  0.21 sec  0.19 sec 
[07/03 15:36:21    821s] (I)       | | +-Read aux data                                    0.24%  388.27 sec  388.28 sec  0.01 sec  0.01 sec 
[07/03 15:36:21    821s] (I)       | | +-Others data preparation                          0.00%  388.28 sec  388.28 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | +-Create route kernel                              1.44%  388.28 sec  388.36 sec  0.08 sec  0.05 sec 
[07/03 15:36:21    821s] (I)       | +-Global Routing                                    32.90%  388.39 sec  390.23 sec  1.84 sec  2.04 sec 
[07/03 15:36:21    821s] (I)       | | +-Initialization                                   2.14%  388.39 sec  388.51 sec  0.12 sec  0.07 sec 
[07/03 15:36:21    821s] (I)       | | +-Net group 1                                     29.39%  388.51 sec  390.16 sec  1.65 sec  1.92 sec 
[07/03 15:36:21    821s] (I)       | | | +-Generate topology (2T)                         3.18%  388.51 sec  388.69 sec  0.18 sec  0.15 sec 
[07/03 15:36:21    821s] (I)       | | | +-Phase 1a                                       7.39%  388.88 sec  389.29 sec  0.41 sec  0.48 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Pattern routing (2T)                         5.67%  388.88 sec  389.20 sec  0.32 sec  0.39 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Pattern Routing Avoiding Blockages           0.96%  389.20 sec  389.25 sec  0.05 sec  0.05 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Add via demand to 2D                         0.69%  389.25 sec  389.29 sec  0.04 sec  0.04 sec 
[07/03 15:36:21    821s] (I)       | | | +-Phase 1b                                       2.58%  389.29 sec  389.44 sec  0.14 sec  0.15 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Monotonic routing (2T)                       1.20%  389.29 sec  389.36 sec  0.07 sec  0.07 sec 
[07/03 15:36:21    821s] (I)       | | | +-Phase 1c                                       1.47%  389.44 sec  389.52 sec  0.08 sec  0.08 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Two level Routing                            1.44%  389.44 sec  389.52 sec  0.08 sec  0.08 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Two Level Routing (Regular)                1.07%  389.44 sec  389.50 sec  0.06 sec  0.06 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Two Level Routing (Strong)                 0.17%  389.50 sec  389.51 sec  0.01 sec  0.01 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.14%  389.51 sec  389.52 sec  0.01 sec  0.01 sec 
[07/03 15:36:21    821s] (I)       | | | +-Phase 1d                                       3.19%  389.53 sec  389.71 sec  0.18 sec  0.25 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Detoured routing (2T)                        3.18%  389.53 sec  389.71 sec  0.18 sec  0.24 sec 
[07/03 15:36:21    821s] (I)       | | | +-Phase 1e                                       0.69%  389.71 sec  389.75 sec  0.04 sec  0.04 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Route legalization                           0.66%  389.71 sec  389.74 sec  0.04 sec  0.04 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Legalize Blockage Violations               0.59%  389.71 sec  389.74 sec  0.03 sec  0.03 sec 
[07/03 15:36:21    821s] (I)       | | | | | +-Legalize Reach Aware Violations            0.06%  389.74 sec  389.74 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | | | +-Phase 1l                                       7.36%  389.75 sec  390.16 sec  0.41 sec  0.58 sec 
[07/03 15:36:21    821s] (I)       | | | | +-Layer assignment (2T)                        6.87%  389.77 sec  390.16 sec  0.38 sec  0.55 sec 
[07/03 15:36:21    821s] (I)       | +-Export cong map                                    2.98%  390.23 sec  390.40 sec  0.17 sec  0.16 sec 
[07/03 15:36:21    821s] (I)       | | +-Export 2D cong map                               0.94%  390.35 sec  390.40 sec  0.05 sec  0.05 sec 
[07/03 15:36:21    821s] (I)       | +-Extract Global 3D Wires                            1.08%  390.41 sec  390.47 sec  0.06 sec  0.05 sec 
[07/03 15:36:21    821s] (I)       | +-Track Assignment (2T)                             12.49%  390.47 sec  391.17 sec  0.70 sec  1.07 sec 
[07/03 15:36:21    821s] (I)       | | +-Initialization                                   0.20%  390.47 sec  390.48 sec  0.01 sec  0.01 sec 
[07/03 15:36:21    821s] (I)       | | +-Track Assignment Kernel                         12.14%  390.49 sec  391.16 sec  0.68 sec  1.05 sec 
[07/03 15:36:21    821s] (I)       | | +-Free Memory                                      0.00%  391.17 sec  391.17 sec  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)       | +-Export                                            20.53%  391.17 sec  392.32 sec  1.15 sec  1.26 sec 
[07/03 15:36:21    821s] (I)       | | +-Export DB wires                                  4.04%  391.17 sec  391.40 sec  0.23 sec  0.31 sec 
[07/03 15:36:21    821s] (I)       | | | +-Export all nets (2T)                           2.91%  391.19 sec  391.35 sec  0.16 sec  0.23 sec 
[07/03 15:36:21    821s] (I)       | | | +-Set wire vias (2T)                             0.83%  391.35 sec  391.40 sec  0.05 sec  0.06 sec 
[07/03 15:36:21    821s] (I)       | | +-Report wirelength                                4.96%  391.40 sec  391.68 sec  0.28 sec  0.24 sec 
[07/03 15:36:21    821s] (I)       | | +-Update net boxes                                 1.91%  391.68 sec  391.79 sec  0.11 sec  0.19 sec 
[07/03 15:36:21    821s] (I)       | | +-Update timing                                    9.51%  391.79 sec  392.32 sec  0.53 sec  0.52 sec 
[07/03 15:36:21    821s] (I)       | +-Postprocess design                                 0.81%  392.32 sec  392.37 sec  0.05 sec  0.01 sec 
[07/03 15:36:21    821s] (I)      ========================== Summary by functions ==========================
[07/03 15:36:21    821s] (I)       Lv  Step                                           %      Real       CPU 
[07/03 15:36:21    821s] (I)      --------------------------------------------------------------------------
[07/03 15:36:21    821s] (I)        0  Early Global Route                       100.00%  5.60 sec  5.76 sec 
[07/03 15:36:21    821s] (I)        1  Early Global Route kernel                 99.46%  5.57 sec  5.73 sec 
[07/03 15:36:21    821s] (I)        2  Global Routing                            32.90%  1.84 sec  2.04 sec 
[07/03 15:36:21    821s] (I)        2  Import and model                          28.21%  1.58 sec  1.11 sec 
[07/03 15:36:21    821s] (I)        2  Export                                    20.53%  1.15 sec  1.26 sec 
[07/03 15:36:21    821s] (I)        2  Track Assignment (2T)                     12.49%  0.70 sec  1.07 sec 
[07/03 15:36:21    821s] (I)        2  Export cong map                            2.98%  0.17 sec  0.16 sec 
[07/03 15:36:21    821s] (I)        2  Extract Global 3D Wires                    1.08%  0.06 sec  0.05 sec 
[07/03 15:36:21    821s] (I)        2  Postprocess design                         0.81%  0.05 sec  0.01 sec 
[07/03 15:36:21    821s] (I)        3  Net group 1                               29.39%  1.65 sec  1.92 sec 
[07/03 15:36:21    821s] (I)        3  Create route DB                           15.91%  0.89 sec  0.52 sec 
[07/03 15:36:21    821s] (I)        3  Track Assignment Kernel                   12.14%  0.68 sec  1.05 sec 
[07/03 15:36:21    821s] (I)        3  Create place DB                           10.18%  0.57 sec  0.51 sec 
[07/03 15:36:21    821s] (I)        3  Update timing                              9.51%  0.53 sec  0.52 sec 
[07/03 15:36:21    821s] (I)        3  Report wirelength                          4.96%  0.28 sec  0.24 sec 
[07/03 15:36:21    821s] (I)        3  Export DB wires                            4.04%  0.23 sec  0.31 sec 
[07/03 15:36:21    821s] (I)        3  Initialization                             2.34%  0.13 sec  0.08 sec 
[07/03 15:36:21    821s] (I)        3  Update net boxes                           1.91%  0.11 sec  0.19 sec 
[07/03 15:36:21    821s] (I)        3  Create route kernel                        1.44%  0.08 sec  0.05 sec 
[07/03 15:36:21    821s] (I)        3  Export 2D cong map                         0.94%  0.05 sec  0.05 sec 
[07/03 15:36:21    821s] (I)        3  Read aux data                              0.24%  0.01 sec  0.01 sec 
[07/03 15:36:21    821s] (I)        3  Others data preparation                    0.00%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        3  Free Memory                                0.00%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        4  Import route data (2T)                    14.48%  0.81 sec  0.52 sec 
[07/03 15:36:21    821s] (I)        4  Import place data                         10.18%  0.57 sec  0.51 sec 
[07/03 15:36:21    821s] (I)        4  Phase 1a                                   7.39%  0.41 sec  0.48 sec 
[07/03 15:36:21    821s] (I)        4  Phase 1l                                   7.36%  0.41 sec  0.58 sec 
[07/03 15:36:21    821s] (I)        4  Phase 1d                                   3.19%  0.18 sec  0.25 sec 
[07/03 15:36:21    821s] (I)        4  Generate topology (2T)                     3.18%  0.18 sec  0.15 sec 
[07/03 15:36:21    821s] (I)        4  Export all nets (2T)                       2.91%  0.16 sec  0.23 sec 
[07/03 15:36:21    821s] (I)        4  Phase 1b                                   2.58%  0.14 sec  0.15 sec 
[07/03 15:36:21    821s] (I)        4  Phase 1c                                   1.47%  0.08 sec  0.08 sec 
[07/03 15:36:21    821s] (I)        4  Set wire vias (2T)                         0.83%  0.05 sec  0.06 sec 
[07/03 15:36:21    821s] (I)        4  Phase 1e                                   0.69%  0.04 sec  0.04 sec 
[07/03 15:36:21    821s] (I)        5  Read nets                                  8.36%  0.47 sec  0.35 sec 
[07/03 15:36:21    821s] (I)        5  Layer assignment (2T)                      6.87%  0.38 sec  0.55 sec 
[07/03 15:36:21    821s] (I)        5  Pattern routing (2T)                       5.67%  0.32 sec  0.39 sec 
[07/03 15:36:21    821s] (I)        5  Model blockage capacity                    3.92%  0.22 sec  0.20 sec 
[07/03 15:36:21    821s] (I)        5  Detoured routing (2T)                      3.18%  0.18 sec  0.24 sec 
[07/03 15:36:21    821s] (I)        5  Read instances and placement               3.16%  0.18 sec  0.17 sec 
[07/03 15:36:21    821s] (I)        5  Set up via pillars                         1.59%  0.09 sec  0.06 sec 
[07/03 15:36:21    821s] (I)        5  Two level Routing                          1.44%  0.08 sec  0.08 sec 
[07/03 15:36:21    821s] (I)        5  Monotonic routing (2T)                     1.20%  0.07 sec  0.07 sec 
[07/03 15:36:21    821s] (I)        5  Pattern Routing Avoiding Blockages         0.96%  0.05 sec  0.05 sec 
[07/03 15:36:21    821s] (I)        5  Read blockages ( Layer 2-7 )               0.71%  0.04 sec  0.04 sec 
[07/03 15:36:21    821s] (I)        5  Add via demand to 2D                       0.69%  0.04 sec  0.04 sec 
[07/03 15:36:21    821s] (I)        5  Route legalization                         0.66%  0.04 sec  0.04 sec 
[07/03 15:36:21    821s] (I)        5  Initialize 3D grid graph                   0.29%  0.02 sec  0.01 sec 
[07/03 15:36:21    821s] (I)        5  Read prerouted                             0.01%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        5  Read rows                                  0.00%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        6  Initialize 3D capacity                     3.76%  0.21 sec  0.19 sec 
[07/03 15:36:21    821s] (I)        6  Two Level Routing (Regular)                1.07%  0.06 sec  0.06 sec 
[07/03 15:36:21    821s] (I)        6  Legalize Blockage Violations               0.59%  0.03 sec  0.03 sec 
[07/03 15:36:21    821s] (I)        6  Read instance blockages                    0.46%  0.03 sec  0.03 sec 
[07/03 15:36:21    821s] (I)        6  Read PG blockages                          0.21%  0.01 sec  0.01 sec 
[07/03 15:36:21    821s] (I)        6  Two Level Routing (Strong)                 0.17%  0.01 sec  0.01 sec 
[07/03 15:36:21    821s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.14%  0.01 sec  0.01 sec 
[07/03 15:36:21    821s] (I)        6  Legalize Reach Aware Violations            0.06%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        6  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        6  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        6  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] (I)        7  Allocate memory for PG via list            0.06%  0.00 sec  0.00 sec 
[07/03 15:36:21    821s] Running post-eGR process
[07/03 15:36:21    821s] Extraction called for design 'fpga_top' of instances=34313 and nets=58969 using extraction engine 'preRoute' .
[07/03 15:36:21    821s] PreRoute RC Extraction called for design fpga_top.
[07/03 15:36:21    821s] RC Extraction called in multi-corner(2) mode.
[07/03 15:36:21    821s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 15:36:21    821s] Type 'man IMPEXT-6197' for more detail.
[07/03 15:36:21    821s] RCMode: PreRoute
[07/03 15:36:21    821s]       RC Corner Indexes            0       1   
[07/03 15:36:21    821s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 15:36:21    821s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 15:36:21    821s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 15:36:21    821s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 15:36:21    821s] Shrink Factor                : 1.00000
[07/03 15:36:21    821s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 15:36:21    821s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 15:36:21    821s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:36:21    821s] eee: pegSigSF=1.070000
[07/03 15:36:21    821s] Initializing multi-corner resistance tables ...
[07/03 15:36:21    821s] eee: Grid unit RC data computation started
[07/03 15:36:21    821s] eee: Grid unit RC data computation completed
[07/03 15:36:21    821s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:36:22    821s] eee: l=2 avDens=0.130891 usedTrk=12597.823424 availTrk=96246.734993 sigTrk=12597.823424
[07/03 15:36:22    821s] eee: l=3 avDens=0.139363 usedTrk=16679.385508 availTrk=119682.628247 sigTrk=16679.385508
[07/03 15:36:22    821s] eee: l=4 avDens=0.048175 usedTrk=6357.928910 availTrk=131975.415185 sigTrk=6357.928910
[07/03 15:36:22    821s] eee: l=5 avDens=0.044780 usedTrk=4453.560906 availTrk=99455.112709 sigTrk=4453.560906
[07/03 15:36:22    821s] eee: l=6 avDens=0.196940 usedTrk=2194.957091 availTrk=11145.323290 sigTrk=2194.957091
[07/03 15:36:22    821s] eee: l=7 avDens=0.132560 usedTrk=2069.953455 availTrk=15615.276942 sigTrk=2069.953455
[07/03 15:36:22    821s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:36:22    821s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:36:22    821s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.295964 uaWl=1.000000 uaWlH=0.199400 aWlH=0.000000 lMod=0 pMax=0.832200 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:36:22    821s] eee: NetCapCache creation started. (Current Mem: 3968.398M) 
[07/03 15:36:22    822s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 3968.398M) 
[07/03 15:36:22    822s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:36:22    822s] eee: Metal Layers Info:
[07/03 15:36:22    822s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:36:22    822s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:36:22    822s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:36:22    822s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:36:22    822s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:36:22    822s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:36:22    822s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:36:22    822s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:36:22    822s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:36:22    822s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:36:22    822s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:36:22    822s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:36:22    822s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:36:22    822s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:36:22    822s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3968.398M)
[07/03 15:36:22    822s] Cell fpga_top LLGs are deleted
[07/03 15:36:22    822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:22    822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:22    822s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3968.4M, EPOCH TIME: 1751571382.545857
[07/03 15:36:22    822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:22    822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:22    822s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3968.4M, EPOCH TIME: 1751571382.550215
[07/03 15:36:22    822s] Max number of tech site patterns supported in site array is 256.
[07/03 15:36:22    822s] Core basic site is CoreSite
[07/03 15:36:22    822s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:36:22    822s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:36:22    822s] Fast DP-INIT is on for default
[07/03 15:36:22    822s] Atter site array init, number of instance map data is 0.
[07/03 15:36:22    822s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.084, REAL:0.083, MEM:3968.4M, EPOCH TIME: 1751571382.633684
[07/03 15:36:22    822s] 
[07/03 15:36:22    822s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:36:22    822s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:36:22    822s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.115, REAL:0.115, MEM:3968.4M, EPOCH TIME: 1751571382.661245
[07/03 15:36:22    822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:22    822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:22    822s] Starting delay calculation for Setup views
[07/03 15:36:22    822s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 15:36:23    822s] #################################################################################
[07/03 15:36:23    822s] # Design Stage: PreRoute
[07/03 15:36:23    822s] # Design Name: fpga_top
[07/03 15:36:23    822s] # Design Mode: 130nm
[07/03 15:36:23    822s] # Analysis Mode: MMMC Non-OCV 
[07/03 15:36:23    822s] # Parasitics Mode: No SPEF/RCDB 
[07/03 15:36:23    822s] # Signoff Settings: SI Off 
[07/03 15:36:23    822s] #################################################################################
[07/03 15:36:26    828s] Calculate delays in BcWc mode...
[07/03 15:36:26    828s] Topological Sorting (REAL = 0:00:00.0, MEM = 3966.4M, InitMEM = 3966.4M)
[07/03 15:36:26    828s] Start delay calculation (fullDC) (2 T). (MEM=1776.16)
[07/03 15:36:27    828s] End AAE Lib Interpolated Model. (MEM=1785.804688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:36:42    855s] Total number of fetched objects 42091
[07/03 15:36:43    856s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[07/03 15:36:43    856s] End delay calculation. (MEM=1805.53 CPU=0:00:25.0 REAL=0:00:15.0)
[07/03 15:36:43    856s] End delay calculation (fullDC). (MEM=1805.53 CPU=0:00:27.7 REAL=0:00:17.0)
[07/03 15:36:43    856s] *** CDM Built up (cpu=0:00:33.3  real=0:00:20.0  mem= 4032.2M) ***
[07/03 15:36:52    872s] *** Done Building Timing Graph (cpu=0:00:49.9 real=0:00:30.0 totSessionCpu=0:14:36 mem=4040.2M)
[07/03 15:36:54    873s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.114  |
|           TNS (ns):| -4.429  |
|    Violating Paths:|   78    |
|          All Paths:|  5485   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    240 (240)     |   -0.242   |    240 (240)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1116 (1116)    |    -59     |   1116 (1116)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.574%
------------------------------------------------------------------

[07/03 15:36:54    873s] **optDesign ... cpu = 0:01:06, real = 0:01:52, mem = 1777.7M, totSessionCpu=0:14:38 **
[07/03 15:36:54    873s] Begin: Collecting metrics
[07/03 15:36:54    874s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -0.114 |  -4 |       59.57 | 0:00:32  |        4064 |    0 | 240 |
 ------------------------------------------------------------------------------------ 
[07/03 15:36:54    874s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1822.9M, current mem=1780.3M)

[07/03 15:36:54    874s] End: Collecting metrics
[07/03 15:36:54    874s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:06.0/0:01:51.8 (0.6), totSession cpu/real = 0:14:38.4/0:18:43.7 (0.8), mem = 4064.2M
[07/03 15:36:54    874s] 
[07/03 15:36:54    874s] =============================================================================================
[07/03 15:36:54    874s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.14-s088_1
[07/03 15:36:54    874s] =============================================================================================
[07/03 15:36:54    874s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:36:54    874s] ---------------------------------------------------------------------------------------------
[07/03 15:36:54    874s] [ ViewPruning            ]      2   0:00:00.8  (   0.7 % )     0:00:05.8 /  0:00:09.7    1.7
[07/03 15:36:54    874s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.2 % )     0:00:31.6 /  0:00:51.7    1.6
[07/03 15:36:54    874s] [ MetricReport           ]      1   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.4    0.5
[07/03 15:36:54    874s] [ DrvReport              ]      1   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:01.3    1.4
[07/03 15:36:54    874s] [ CellServerInit         ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.5
[07/03 15:36:54    874s] [ LibAnalyzerInit        ]      2   0:00:01.7  (   1.5 % )     0:00:01.7 /  0:00:01.6    0.9
[07/03 15:36:54    874s] [ PowerInterfaceInit     ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.0    0.1
[07/03 15:36:54    874s] [ ChannelGraphInit       ]      1   0:00:01.7  (   1.5 % )     0:00:01.7 /  0:00:01.0    0.6
[07/03 15:36:54    874s] [ MetricInit             ]      1   0:00:03.5  (   3.1 % )     0:00:03.5 /  0:00:02.5    0.7
[07/03 15:36:54    874s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:36:54    874s] [ EarlyGlobalRoute       ]      1   0:00:05.6  (   5.0 % )     0:00:05.6 /  0:00:05.8    1.0
[07/03 15:36:54    874s] [ ExtractRC              ]      1   0:00:00.9  (   0.8 % )     0:00:00.9 /  0:00:00.8    0.8
[07/03 15:36:54    874s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   0.6 % )     0:00:30.1 /  0:00:49.9    1.7
[07/03 15:36:54    874s] [ FullDelayCalc          ]      1   0:00:20.2  (  18.1 % )     0:00:20.2 /  0:00:33.3    1.6
[07/03 15:36:54    874s] [ TimingUpdate           ]      2   0:00:08.5  (   7.6 % )     0:00:08.5 /  0:00:15.2    1.8
[07/03 15:36:54    874s] [ TimingReport           ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    0.9
[07/03 15:36:54    874s] [ MISC                   ]          0:01:05.4  (  58.5 % )     0:01:05.4 /  0:00:02.0    0.0
[07/03 15:36:54    874s] ---------------------------------------------------------------------------------------------
[07/03 15:36:54    874s]  InitOpt #1 TOTAL                   0:01:51.8  ( 100.0 % )     0:01:51.8 /  0:01:06.0    0.6
[07/03 15:36:54    874s] ---------------------------------------------------------------------------------------------
[07/03 15:36:54    874s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/03 15:36:54    874s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 15:36:54    874s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:38 mem=4064.2M
[07/03 15:36:54    874s] OPERPROF: Starting DPlace-Init at level 1, MEM:4064.2M, EPOCH TIME: 1751571414.851033
[07/03 15:36:54    874s] Processing tracks to init pin-track alignment.
[07/03 15:36:54    874s] z: 1, totalTracks: 1
[07/03 15:36:54    874s] z: 3, totalTracks: 1
[07/03 15:36:54    874s] z: 5, totalTracks: 1
[07/03 15:36:54    874s] z: 7, totalTracks: 1
[07/03 15:36:54    874s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:36:54    874s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4064.2M, EPOCH TIME: 1751571414.922237
[07/03 15:36:54    874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:54    874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:54    874s] 
[07/03 15:36:54    874s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:36:54    874s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:36:54    874s] OPERPROF:     Starting CMU at level 3, MEM:4064.2M, EPOCH TIME: 1751571414.974800
[07/03 15:36:54    874s] OPERPROF:     Finished CMU at level 3, CPU:0.012, REAL:0.012, MEM:4064.2M, EPOCH TIME: 1751571414.987161
[07/03 15:36:54    874s] 
[07/03 15:36:54    874s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:36:55    874s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.079, REAL:0.080, MEM:4064.2M, EPOCH TIME: 1751571415.002697
[07/03 15:36:55    874s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4064.2M, EPOCH TIME: 1751571415.002866
[07/03 15:36:55    874s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4064.2M, EPOCH TIME: 1751571415.003210
[07/03 15:36:55    874s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4064.2MB).
[07/03 15:36:55    874s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.168, REAL:0.174, MEM:4064.2M, EPOCH TIME: 1751571415.024709
[07/03 15:36:55    874s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:39 mem=4064.2M
[07/03 15:36:55    874s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4064.2M, EPOCH TIME: 1751571415.197398
[07/03 15:36:55    874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:55    874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:55    874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:55    874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:55    874s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.141, REAL:0.084, MEM:4064.2M, EPOCH TIME: 1751571415.281195
[07/03 15:36:55    874s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 15:36:55    874s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:39 mem=4064.2M
[07/03 15:36:55    874s] OPERPROF: Starting DPlace-Init at level 1, MEM:4064.2M, EPOCH TIME: 1751571415.286919
[07/03 15:36:55    874s] Processing tracks to init pin-track alignment.
[07/03 15:36:55    874s] z: 1, totalTracks: 1
[07/03 15:36:55    874s] z: 3, totalTracks: 1
[07/03 15:36:55    874s] z: 5, totalTracks: 1
[07/03 15:36:55    874s] z: 7, totalTracks: 1
[07/03 15:36:55    874s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:36:55    874s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4064.2M, EPOCH TIME: 1751571415.366235
[07/03 15:36:55    874s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:55    874s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:55    874s] 
[07/03 15:36:55    874s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:36:55    874s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:36:55    874s] OPERPROF:     Starting CMU at level 3, MEM:4064.2M, EPOCH TIME: 1751571415.410523
[07/03 15:36:55    874s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4064.2M, EPOCH TIME: 1751571415.415346
[07/03 15:36:55    874s] 
[07/03 15:36:55    874s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:36:55    874s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.058, REAL:0.059, MEM:4064.2M, EPOCH TIME: 1751571415.425071
[07/03 15:36:55    874s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4064.2M, EPOCH TIME: 1751571415.425221
[07/03 15:36:55    874s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4064.2M, EPOCH TIME: 1751571415.425446
[07/03 15:36:55    874s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4064.2MB).
[07/03 15:36:55    874s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.144, REAL:0.149, MEM:4064.2M, EPOCH TIME: 1751571415.436124
[07/03 15:36:55    875s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:39 mem=4064.2M
[07/03 15:36:55    875s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4064.2M, EPOCH TIME: 1751571415.534511
[07/03 15:36:55    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:55    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:55    875s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:55    875s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:36:55    875s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.126, REAL:0.076, MEM:4064.2M, EPOCH TIME: 1751571415.610351
[07/03 15:36:55    875s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:39.2/0:18:44.5 (0.8), mem = 4064.2M
[07/03 15:36:55    875s] *** Starting optimizing excluded clock nets MEM= 4064.2M) ***
[07/03 15:36:55    875s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4064.2M) ***
[07/03 15:36:55    875s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.2), totSession cpu/real = 0:14:39.2/0:18:44.5 (0.8), mem = 4064.2M
[07/03 15:36:55    875s] 
[07/03 15:36:55    875s] =============================================================================================
[07/03 15:36:55    875s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.14-s088_1
[07/03 15:36:55    875s] =============================================================================================
[07/03 15:36:55    875s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:36:55    875s] ---------------------------------------------------------------------------------------------
[07/03 15:36:55    875s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.2
[07/03 15:36:55    875s] ---------------------------------------------------------------------------------------------
[07/03 15:36:55    875s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.2
[07/03 15:36:55    875s] ---------------------------------------------------------------------------------------------
[07/03 15:36:56    876s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[07/03 15:37:03    885s] The useful skew maximum allowed delay set by user is: 1
[07/03 15:37:05    887s] Deleting Lib Analyzer.
[07/03 15:37:05    887s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:51.5/0:18:54.2 (0.8), mem = 4064.2M
[07/03 15:37:05    887s] Info: 71 io nets excluded
[07/03 15:37:05    887s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:37:05    887s] ### Creating LA Mngr. totSessionCpu=0:14:52 mem=4064.2M
[07/03 15:37:05    887s] ### Creating LA Mngr, finished. totSessionCpu=0:14:52 mem=4064.2M
[07/03 15:37:05    887s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/03 15:37:05    887s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.1
[07/03 15:37:05    887s] 
[07/03 15:37:05    887s] Creating Lib Analyzer ...
[07/03 15:37:05    887s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:37:05    887s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:37:05    887s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:37:05    887s] 
[07/03 15:37:05    887s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:37:06    888s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:53 mem=4064.2M
[07/03 15:37:06    888s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:53 mem=4064.2M
[07/03 15:37:06    888s] Creating Lib Analyzer, finished. 
[07/03 15:37:06    888s] 
[07/03 15:37:06    888s] Active Setup views: WORST_CASE 
[07/03 15:37:07    889s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4064.2M, EPOCH TIME: 1751571427.009735
[07/03 15:37:07    889s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:07    889s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:07    889s] 
[07/03 15:37:07    889s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:37:07    889s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:37:07    889s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.068, REAL:0.072, MEM:4064.2M, EPOCH TIME: 1751571427.081805
[07/03 15:37:07    889s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:07    889s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:07    889s] [oiPhyDebug] optDemand 2003516265600.00, spDemand 649916265600.00.
[07/03 15:37:07    889s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34313
[07/03 15:37:07    889s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 15:37:07    889s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:53 mem=4064.2M
[07/03 15:37:07    889s] OPERPROF: Starting DPlace-Init at level 1, MEM:4064.2M, EPOCH TIME: 1751571427.133806
[07/03 15:37:07    889s] Processing tracks to init pin-track alignment.
[07/03 15:37:07    889s] z: 1, totalTracks: 1
[07/03 15:37:07    889s] z: 3, totalTracks: 1
[07/03 15:37:07    889s] z: 5, totalTracks: 1
[07/03 15:37:07    889s] z: 7, totalTracks: 1
[07/03 15:37:07    889s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:37:07    889s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4064.2M, EPOCH TIME: 1751571427.186028
[07/03 15:37:07    889s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:07    889s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:07    889s] 
[07/03 15:37:07    889s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:37:07    889s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:37:07    889s] OPERPROF:     Starting CMU at level 3, MEM:4064.2M, EPOCH TIME: 1751571427.226308
[07/03 15:37:07    889s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:4064.2M, EPOCH TIME: 1751571427.233702
[07/03 15:37:07    889s] 
[07/03 15:37:07    889s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:37:07    889s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.059, REAL:0.059, MEM:4064.2M, EPOCH TIME: 1751571427.245100
[07/03 15:37:07    889s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4064.2M, EPOCH TIME: 1751571427.245305
[07/03 15:37:07    889s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4064.2M, EPOCH TIME: 1751571427.245586
[07/03 15:37:07    889s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4064.2MB).
[07/03 15:37:07    889s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.127, REAL:0.128, MEM:4064.2M, EPOCH TIME: 1751571427.262192
[07/03 15:37:07    889s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:37:07    889s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34313
[07/03 15:37:07    889s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:54 mem=4064.2M
[07/03 15:37:07    889s] 
[07/03 15:37:07    889s] Footprint cell information for calculating maxBufDist
[07/03 15:37:07    889s] *info: There are 5 candidate Buffer cells
[07/03 15:37:07    889s] *info: There are 5 candidate Inverter cells
[07/03 15:37:07    889s] 
[07/03 15:37:07    889s] #optDebug: Start CG creation (mem=4064.2M)
[07/03 15:37:07    889s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:07    890s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:08    890s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:08    890s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:08    890s] ToF 969.8460um
[07/03 15:37:09    891s] (cpu=0:00:01.1, mem=4114.2M)
[07/03 15:37:09    891s]  ...processing cgPrt (cpu=0:00:01.1, mem=4114.2M)
[07/03 15:37:09    891s]  ...processing cgEgp (cpu=0:00:01.1, mem=4114.2M)
[07/03 15:37:09    891s]  ...processing cgPbk (cpu=0:00:01.1, mem=4114.2M)
[07/03 15:37:09    891s]  ...processing cgNrb(cpu=0:00:01.1, mem=4114.2M)
[07/03 15:37:09    891s]  ...processing cgObs (cpu=0:00:01.1, mem=4114.2M)
[07/03 15:37:09    891s]  ...processing cgCon (cpu=0:00:01.1, mem=4114.2M)
[07/03 15:37:09    891s]  ...processing cgPdm (cpu=0:00:01.1, mem=4114.2M)
[07/03 15:37:09    891s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=4114.2M)
[07/03 15:37:09    891s] ### Creating RouteCongInterface, started
[07/03 15:37:09    891s] 
[07/03 15:37:09    891s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 15:37:09    891s] 
[07/03 15:37:09    891s] #optDebug: {0, 1.000}
[07/03 15:37:09    891s] ### Creating RouteCongInterface, finished
[07/03 15:37:09    891s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:09    891s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:09    891s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:37:09    891s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:37:09    891s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:09    891s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:09    891s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:37:09    891s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:37:09    891s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4114.2M, EPOCH TIME: 1751571429.882167
[07/03 15:37:09    891s] Found 0 hard placement blockage before merging.
[07/03 15:37:09    891s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4114.2M, EPOCH TIME: 1751571429.883005
[07/03 15:37:10    891s] 
[07/03 15:37:10    891s] Netlist preparation processing... 
[07/03 15:37:12    892s] Removed 240 instances
[07/03 15:37:12    892s] *info: Marking 0 isolation instances dont touch
[07/03 15:37:12    892s] *info: Marking 0 level shifter instances dont touch
[07/03 15:37:14    896s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:37:14    896s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34073
[07/03 15:37:14    896s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4133.3M, EPOCH TIME: 1751571434.802716
[07/03 15:37:14    896s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34229).
[07/03 15:37:14    896s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:14    896s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:14    896s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:14    896s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.206, REAL:0.162, MEM:4133.3M, EPOCH TIME: 1751571434.965199
[07/03 15:37:14    896s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.1
[07/03 15:37:14    896s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.8/0:00:09.6 (0.9), totSession cpu/real = 0:15:00.2/0:19:03.8 (0.8), mem = 4133.3M
[07/03 15:37:14    896s] 
[07/03 15:37:14    896s] =============================================================================================
[07/03 15:37:14    896s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.14-s088_1
[07/03 15:37:14    896s] =============================================================================================
[07/03 15:37:14    896s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:37:14    896s] ---------------------------------------------------------------------------------------------
[07/03 15:37:14    896s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  10.1 % )     0:00:01.0 /  0:00:01.0    1.0
[07/03 15:37:14    896s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:14    896s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.6 % )     0:00:00.5 /  0:00:00.6    1.3
[07/03 15:37:14    896s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.2    0.7
[07/03 15:37:14    896s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   5.6 % )     0:00:00.5 /  0:00:00.4    0.8
[07/03 15:37:14    896s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   2.8 % )     0:00:01.6 /  0:00:01.3    0.8
[07/03 15:37:14    896s] [ ChannelGraphInit       ]      1   0:00:01.3  (  13.4 % )     0:00:01.3 /  0:00:01.1    0.9
[07/03 15:37:14    896s] [ PostCommitDelayUpdate  ]      1   0:00:00.4  (   4.6 % )     0:00:02.1 /  0:00:03.4    1.6
[07/03 15:37:14    896s] [ IncrDelayCalc          ]      7   0:00:01.7  (  17.8 % )     0:00:01.7 /  0:00:03.0    1.8
[07/03 15:37:14    896s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 15:37:14    896s] [ TimingUpdate           ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.8
[07/03 15:37:14    896s] [ MISC                   ]          0:00:03.5  (  36.6 % )     0:00:03.5 /  0:00:01.8    0.5
[07/03 15:37:14    896s] ---------------------------------------------------------------------------------------------
[07/03 15:37:14    896s]  SimplifyNetlist #1 TOTAL           0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:08.8    0.9
[07/03 15:37:14    896s] ---------------------------------------------------------------------------------------------
[07/03 15:37:14    896s] Begin: Collecting metrics
[07/03 15:37:15    896s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | -0.114 |  -4 |       59.57 | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist |        |     |             | 0:00:10  |        4133 |      |     |
 ------------------------------------------------------------------------------------- 
[07/03 15:37:15    896s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1784.4M, current mem=1719.1M)

[07/03 15:37:15    896s] End: Collecting metrics
[07/03 15:37:15    896s] Running new flow changes for HFN
[07/03 15:37:15    896s] Begin: GigaOpt high fanout net optimization
[07/03 15:37:15    896s] GigaOpt HFN: use maxLocalDensity 1.2
[07/03 15:37:15    896s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/03 15:37:15    896s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:00.5/0:19:04.2 (0.8), mem = 4133.3M
[07/03 15:37:15    896s] Info: 71 io nets excluded
[07/03 15:37:15    896s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:37:15    896s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.2
[07/03 15:37:15    897s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:37:16    897s] 
[07/03 15:37:16    897s] Active Setup views: WORST_CASE 
[07/03 15:37:16    897s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4133.3M, EPOCH TIME: 1751571436.199363
[07/03 15:37:16    897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:16    897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:16    897s] 
[07/03 15:37:16    897s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:37:16    897s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:37:16    897s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.085, REAL:0.090, MEM:4133.3M, EPOCH TIME: 1751571436.289081
[07/03 15:37:16    897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:16    897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:16    897s] [oiPhyDebug] optDemand 2002209897600.00, spDemand 648609897600.00.
[07/03 15:37:16    897s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34073
[07/03 15:37:16    897s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/03 15:37:16    897s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:02 mem=4133.3M
[07/03 15:37:16    897s] OPERPROF: Starting DPlace-Init at level 1, MEM:4133.3M, EPOCH TIME: 1751571436.323385
[07/03 15:37:16    897s] Processing tracks to init pin-track alignment.
[07/03 15:37:16    897s] z: 1, totalTracks: 1
[07/03 15:37:16    897s] z: 3, totalTracks: 1
[07/03 15:37:16    897s] z: 5, totalTracks: 1
[07/03 15:37:16    897s] z: 7, totalTracks: 1
[07/03 15:37:16    897s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:37:16    897s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4133.3M, EPOCH TIME: 1751571436.373713
[07/03 15:37:16    897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:16    897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:16    897s] 
[07/03 15:37:16    897s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:37:16    897s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:37:16    897s] OPERPROF:     Starting CMU at level 3, MEM:4133.3M, EPOCH TIME: 1751571436.416062
[07/03 15:37:16    897s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4133.3M, EPOCH TIME: 1751571436.421304
[07/03 15:37:16    897s] 
[07/03 15:37:16    897s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:37:16    897s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.056, REAL:0.057, MEM:4133.3M, EPOCH TIME: 1751571436.430308
[07/03 15:37:16    897s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4133.3M, EPOCH TIME: 1751571436.430577
[07/03 15:37:16    897s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4133.3M, EPOCH TIME: 1751571436.430855
[07/03 15:37:16    897s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4133.3MB).
[07/03 15:37:16    897s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.148, REAL:0.160, MEM:4133.3M, EPOCH TIME: 1751571436.483017
[07/03 15:37:16    897s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:37:16    898s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34073
[07/03 15:37:16    898s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:02 mem=4133.3M
[07/03 15:37:16    898s] ### Creating RouteCongInterface, started
[07/03 15:37:17    898s] 
[07/03 15:37:17    898s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/03 15:37:17    898s] 
[07/03 15:37:17    898s] #optDebug: {0, 1.000}
[07/03 15:37:17    898s] ### Creating RouteCongInterface, finished
[07/03 15:37:17    898s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:17    898s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:17    898s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:37:17    898s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:37:17    898s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:17    898s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:17    898s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:37:17    898s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:37:18    899s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:18    899s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:18    899s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:18    899s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:18    899s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:18    899s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:18    899s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:18    899s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:18    899s] AoF 5883.6330um
[07/03 15:37:18    900s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:37:18    900s] Dumping Information for Job ...
[07/03 15:37:18    900s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:37:18    900s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:37:18    900s] [GPS-DRV] Optimizer inputs ============================= 
[07/03 15:37:18    900s] [GPS-DRV] drvFixingStage: Large Scale
[07/03 15:37:18    900s] [GPS-DRV] costLowerBound: 0.1
[07/03 15:37:18    900s] [GPS-DRV] setupTNSCost  : 0
[07/03 15:37:18    900s] [GPS-DRV] maxIter       : 1
[07/03 15:37:18    900s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[07/03 15:37:18    900s] [GPS-DRV] Optimizer parameters ============================= 
[07/03 15:37:18    900s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/03 15:37:18    900s] [GPS-DRV] maxDensity (design): 0.95
[07/03 15:37:18    900s] [GPS-DRV] maxLocalDensity: 1.2
[07/03 15:37:18    900s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/03 15:37:18    900s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[07/03 15:37:18    900s] [GPS-DRV] isCPECostingOn: false
[07/03 15:37:18    900s] [GPS-DRV] All active and enabled setup views
[07/03 15:37:18    900s] [GPS-DRV]     WORST_CASE
[07/03 15:37:18    900s] [GPS-DRV] maxTran off
[07/03 15:37:18    900s] [GPS-DRV] maxCap off
[07/03 15:37:18    900s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/03 15:37:18    900s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[07/03 15:37:18    900s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/03 15:37:18    900s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4133.3M, EPOCH TIME: 1751571438.554150
[07/03 15:37:18    900s] Found 0 hard placement blockage before merging.
[07/03 15:37:18    900s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4133.3M, EPOCH TIME: 1751571438.554955
[07/03 15:37:18    900s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[07/03 15:37:18    900s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/03 15:37:19    900s] +---------+---------+--------+--------+------------+--------+
[07/03 15:37:19    900s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/03 15:37:19    900s] +---------+---------+--------+--------+------------+--------+
[07/03 15:37:19    900s] |   59.45%|        -|  -0.114|  -4.428|   0:00:00.0| 4133.3M|
[07/03 15:37:19    900s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:37:19    901s] Dumping Information for Job ...
[07/03 15:37:19    901s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:37:19    901s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:37:19    901s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:37:19    901s] Dumping Information for Job ...
[07/03 15:37:19    901s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:37:19    901s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:37:19    901s] |   59.45%|        -|  -0.114|  -4.428|   0:00:00.0| 4133.3M|
[07/03 15:37:19    901s] +---------+---------+--------+--------+------------+--------+
[07/03 15:37:19    901s] 
[07/03 15:37:19    901s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4133.3M) ***
[07/03 15:37:19    901s] 
[07/03 15:37:19    901s] ###############################################################################
[07/03 15:37:19    901s] #
[07/03 15:37:19    901s] #  Large fanout net report:  
[07/03 15:37:19    901s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[07/03 15:37:19    901s] #     - current density: 59.45
[07/03 15:37:19    901s] #
[07/03 15:37:19    901s] #  List of high fanout nets:
[07/03 15:37:19    901s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/03 15:37:19    901s] #                   - multi-driver net with 2 drivers
[07/03 15:37:19    901s] #                   - Ignored for optimization
[07/03 15:37:19    901s] #
[07/03 15:37:19    901s] ###############################################################################
[07/03 15:37:19    901s] Bottom Preferred Layer:
[07/03 15:37:19    901s]     None
[07/03 15:37:19    901s] Via Pillar Rule:
[07/03 15:37:19    901s]     None
[07/03 15:37:19    901s] Finished writing unified metrics of routing constraints.
[07/03 15:37:19    901s] 
[07/03 15:37:19    901s] 
[07/03 15:37:19    901s] =======================================================================
[07/03 15:37:19    901s]                 Reasons for remaining drv violations
[07/03 15:37:19    901s] =======================================================================
[07/03 15:37:19    901s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[07/03 15:37:19    901s] 
[07/03 15:37:19    901s] HFNFixing failure reasons
[07/03 15:37:19    901s] ------------------------------------------------
[07/03 15:37:19    901s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[07/03 15:37:19    901s] 
[07/03 15:37:19    901s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:37:19    901s] Total-nets :: 34123, Stn-nets :: 304, ratio :: 0.890895 %, Total-len 1.2745e+06, Stn-len 39130.4
[07/03 15:37:19    901s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34073
[07/03 15:37:19    901s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4133.3M, EPOCH TIME: 1751571439.730174
[07/03 15:37:19    901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33989).
[07/03 15:37:19    901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:19    901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:19    901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:19    901s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.199, REAL:0.133, MEM:4133.3M, EPOCH TIME: 1751571439.863272
[07/03 15:37:19    901s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.2
[07/03 15:37:19    901s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.8/0:00:04.5 (1.1), totSession cpu/real = 0:15:05.3/0:19:08.7 (0.8), mem = 4133.3M
[07/03 15:37:19    901s] 
[07/03 15:37:19    901s] =============================================================================================
[07/03 15:37:19    901s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.14-s088_1
[07/03 15:37:19    901s] =============================================================================================
[07/03 15:37:19    901s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:37:19    901s] ---------------------------------------------------------------------------------------------
[07/03 15:37:19    901s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.5 % )     0:00:00.5 /  0:00:00.5    1.0
[07/03 15:37:19    901s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:19    901s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.6 % )     0:00:00.5 /  0:00:00.6    1.2
[07/03 15:37:19    901s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 15:37:19    901s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  10.0 % )     0:00:00.5 /  0:00:00.4    0.9
[07/03 15:37:19    901s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:19    901s] [ OptimizationStep       ]      1   0:00:00.2  (   3.7 % )     0:00:00.3 /  0:00:00.1    0.6
[07/03 15:37:19    901s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[07/03 15:37:19    901s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:19    901s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[07/03 15:37:19    901s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:19    901s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.8
[07/03 15:37:19    901s] [ DetailPlaceInit        ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.1    0.9
[07/03 15:37:19    901s] [ IncrTimingUpdate       ]      1   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 15:37:19    901s] [ MISC                   ]          0:00:02.5  (  54.0 % )     0:00:02.5 /  0:00:02.8    1.1
[07/03 15:37:19    901s] ---------------------------------------------------------------------------------------------
[07/03 15:37:19    901s]  DrvOpt #1 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.8    1.1
[07/03 15:37:19    901s] ---------------------------------------------------------------------------------------------
[07/03 15:37:19    901s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/03 15:37:19    901s] End: GigaOpt high fanout net optimization
[07/03 15:37:19    901s] Begin: Collecting metrics
[07/03 15:37:20    901s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -0.114 |           |       -4 |       59.57 | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:10  |        4133 |      |     |
| drv_fixing       |     0.000 |   -0.114 |         0 |       -4 |       59.45 | 0:00:05  |        4133 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[07/03 15:37:20    901s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1726.9M, current mem=1726.9M)

[07/03 15:37:20    901s] End: Collecting metrics
[07/03 15:37:21    902s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 15:37:21    902s] Deleting Lib Analyzer.
[07/03 15:37:21    902s] Begin: GigaOpt DRV Optimization
[07/03 15:37:21    902s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[07/03 15:37:21    902s] Begin: Processing multi-driver nets
[07/03 15:37:21    902s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:06.5/0:19:10.0 (0.8), mem = 4133.3M
[07/03 15:37:21    902s] Info: 71 io nets excluded
[07/03 15:37:21    902s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:37:21    902s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.3
[07/03 15:37:21    902s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:37:21    902s] 
[07/03 15:37:21    902s] Creating Lib Analyzer ...
[07/03 15:37:21    902s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:37:21    902s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:37:21    902s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:37:21    902s] 
[07/03 15:37:21    902s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:37:22    903s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:08 mem=4133.3M
[07/03 15:37:22    903s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:08 mem=4133.3M
[07/03 15:37:22    903s] Creating Lib Analyzer, finished. 
[07/03 15:37:22    903s] 
[07/03 15:37:22    903s] Active Setup views: WORST_CASE 
[07/03 15:37:22    903s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4133.3M, EPOCH TIME: 1751571442.494325
[07/03 15:37:22    903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:22    903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:22    903s] 
[07/03 15:37:22    903s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:37:22    903s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:37:22    903s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.098, REAL:0.104, MEM:4133.3M, EPOCH TIME: 1751571442.598091
[07/03 15:37:22    903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:22    903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:22    903s] [oiPhyDebug] optDemand 2002209897600.00, spDemand 648609897600.00.
[07/03 15:37:22    903s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34073
[07/03 15:37:22    903s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/03 15:37:22    903s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:08 mem=4133.3M
[07/03 15:37:22    903s] OPERPROF: Starting DPlace-Init at level 1, MEM:4133.3M, EPOCH TIME: 1751571442.628011
[07/03 15:37:22    903s] Processing tracks to init pin-track alignment.
[07/03 15:37:22    903s] z: 1, totalTracks: 1
[07/03 15:37:22    903s] z: 3, totalTracks: 1
[07/03 15:37:22    903s] z: 5, totalTracks: 1
[07/03 15:37:22    903s] z: 7, totalTracks: 1
[07/03 15:37:22    903s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:37:22    904s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4133.3M, EPOCH TIME: 1751571442.703877
[07/03 15:37:22    904s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:22    904s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:22    904s] 
[07/03 15:37:22    904s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:37:22    904s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:37:22    904s] OPERPROF:     Starting CMU at level 3, MEM:4133.3M, EPOCH TIME: 1751571442.748953
[07/03 15:37:22    904s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4133.3M, EPOCH TIME: 1751571442.754167
[07/03 15:37:22    904s] 
[07/03 15:37:22    904s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:37:22    904s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.059, REAL:0.060, MEM:4133.3M, EPOCH TIME: 1751571442.763800
[07/03 15:37:22    904s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4133.3M, EPOCH TIME: 1751571442.763963
[07/03 15:37:22    904s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4133.3M, EPOCH TIME: 1751571442.764209
[07/03 15:37:22    904s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4133.3MB).
[07/03 15:37:22    904s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.144, REAL:0.149, MEM:4133.3M, EPOCH TIME: 1751571442.777282
[07/03 15:37:22    904s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:37:23    904s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34073
[07/03 15:37:23    904s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:08 mem=4133.3M
[07/03 15:37:23    904s] ### Creating RouteCongInterface, started
[07/03 15:37:23    904s] 
[07/03 15:37:23    904s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/03 15:37:23    904s] 
[07/03 15:37:23    904s] #optDebug: {0, 1.000}
[07/03 15:37:23    904s] ### Creating RouteCongInterface, finished
[07/03 15:37:23    904s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:23    904s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:23    904s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:37:23    904s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:37:23    904s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:23    904s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:23    904s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:37:23    904s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:37:24    906s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:24    906s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:24    906s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:24    906s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:24    906s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:24    906s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:24    906s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:24    906s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:37:24    906s] AoF 5883.6330um
[07/03 15:37:24    906s] Total-nets :: 34123, Stn-nets :: 304, ratio :: 0.890895 %, Total-len 1.2745e+06, Stn-len 39130.4
[07/03 15:37:24    906s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34073
[07/03 15:37:24    906s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4133.3M, EPOCH TIME: 1751571444.850053
[07/03 15:37:24    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:24    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:24    906s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:24    906s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:24    906s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.164, REAL:0.099, MEM:4133.3M, EPOCH TIME: 1751571444.949260
[07/03 15:37:24    906s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.3
[07/03 15:37:24    906s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:04.2/0:00:03.8 (1.1), totSession cpu/real = 0:15:10.7/0:19:13.8 (0.8), mem = 4133.3M
[07/03 15:37:24    906s] 
[07/03 15:37:24    906s] =============================================================================================
[07/03 15:37:24    906s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.14-s088_1
[07/03 15:37:24    906s] =============================================================================================
[07/03 15:37:24    906s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:37:24    906s] ---------------------------------------------------------------------------------------------
[07/03 15:37:24    906s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  21.7 % )     0:00:00.8 /  0:00:00.8    1.0
[07/03 15:37:24    906s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:24    906s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.6 % )     0:00:00.4 /  0:00:00.5    1.3
[07/03 15:37:24    906s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   8.9 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 15:37:24    906s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:24    906s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 15:37:24    906s] [ MISC                   ]          0:00:02.2  (  58.3 % )     0:00:02.2 /  0:00:02.5    1.1
[07/03 15:37:24    906s] ---------------------------------------------------------------------------------------------
[07/03 15:37:24    906s]  DrvOpt #2 TOTAL                    0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:04.2    1.1
[07/03 15:37:24    906s] ---------------------------------------------------------------------------------------------
[07/03 15:37:24    906s] End: Processing multi-driver nets
[07/03 15:37:24    906s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 2 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/03 15:37:24    906s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:10.7/0:19:13.8 (0.8), mem = 4133.3M
[07/03 15:37:25    906s] Info: 71 io nets excluded
[07/03 15:37:25    906s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:37:25    906s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.4
[07/03 15:37:25    907s] 
[07/03 15:37:25    907s] Active Setup views: WORST_CASE 
[07/03 15:37:25    907s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4133.3M, EPOCH TIME: 1751571445.438888
[07/03 15:37:25    907s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:25    907s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:25    907s] 
[07/03 15:37:25    907s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:37:25    907s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:37:25    907s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.052, REAL:0.051, MEM:4133.3M, EPOCH TIME: 1751571445.489425
[07/03 15:37:25    907s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:25    907s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:25    907s] [oiPhyDebug] optDemand 2002209897600.00, spDemand 648609897600.00.
[07/03 15:37:25    907s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34073
[07/03 15:37:25    907s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/03 15:37:25    907s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:11 mem=4133.3M
[07/03 15:37:25    907s] OPERPROF: Starting DPlace-Init at level 1, MEM:4133.3M, EPOCH TIME: 1751571445.533485
[07/03 15:37:25    907s] Processing tracks to init pin-track alignment.
[07/03 15:37:25    907s] z: 1, totalTracks: 1
[07/03 15:37:25    907s] z: 3, totalTracks: 1
[07/03 15:37:25    907s] z: 5, totalTracks: 1
[07/03 15:37:25    907s] z: 7, totalTracks: 1
[07/03 15:37:25    907s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:37:25    907s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4133.3M, EPOCH TIME: 1751571445.609576
[07/03 15:37:25    907s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:25    907s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:25    907s] 
[07/03 15:37:25    907s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:37:25    907s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:37:25    907s] OPERPROF:     Starting CMU at level 3, MEM:4133.3M, EPOCH TIME: 1751571445.718286
[07/03 15:37:25    907s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.008, MEM:4133.3M, EPOCH TIME: 1751571445.726282
[07/03 15:37:25    907s] 
[07/03 15:37:25    907s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:37:25    907s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.118, REAL:0.137, MEM:4133.3M, EPOCH TIME: 1751571445.746718
[07/03 15:37:25    907s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4133.3M, EPOCH TIME: 1751571445.746911
[07/03 15:37:25    907s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4133.3M, EPOCH TIME: 1751571445.747052
[07/03 15:37:25    907s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4133.3MB).
[07/03 15:37:25    907s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.212, REAL:0.245, MEM:4133.3M, EPOCH TIME: 1751571445.778152
[07/03 15:37:25    907s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:37:26    907s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34073
[07/03 15:37:26    907s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:12 mem=4133.3M
[07/03 15:37:26    907s] ### Creating RouteCongInterface, started
[07/03 15:37:26    908s] 
[07/03 15:37:26    908s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/03 15:37:26    908s] 
[07/03 15:37:26    908s] #optDebug: {0, 1.000}
[07/03 15:37:26    908s] ### Creating RouteCongInterface, finished
[07/03 15:37:26    908s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:26    908s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:26    908s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:37:26    908s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:37:26    908s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:26    908s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:26    908s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:37:26    908s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:37:27    909s] [GPS-DRV] Optimizer inputs ============================= 
[07/03 15:37:27    909s] [GPS-DRV] drvFixingStage: Large Scale
[07/03 15:37:27    909s] [GPS-DRV] costLowerBound: 0.1
[07/03 15:37:27    909s] [GPS-DRV] setupTNSCost  : 0
[07/03 15:37:27    909s] [GPS-DRV] maxIter       : 2
[07/03 15:37:27    909s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[07/03 15:37:27    909s] [GPS-DRV] Optimizer parameters ============================= 
[07/03 15:37:27    909s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/03 15:37:27    909s] [GPS-DRV] maxDensity (design): 0.95
[07/03 15:37:27    909s] [GPS-DRV] maxLocalDensity: 1.2
[07/03 15:37:27    909s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/03 15:37:27    909s] [GPS-DRV] Dflt RT Characteristic Length 5669.39um AoF 5883.63um x 1
[07/03 15:37:27    909s] [GPS-DRV] isCPECostingOn: false
[07/03 15:37:27    909s] [GPS-DRV] All active and enabled setup views
[07/03 15:37:27    909s] [GPS-DRV]     WORST_CASE
[07/03 15:37:27    909s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/03 15:37:27    909s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/03 15:37:27    909s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/03 15:37:27    909s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[07/03 15:37:27    909s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/03 15:37:27    909s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4133.3M, EPOCH TIME: 1751571447.078473
[07/03 15:37:27    909s] Found 0 hard placement blockage before merging.
[07/03 15:37:27    909s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4133.3M, EPOCH TIME: 1751571447.079827
[07/03 15:37:27    909s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[07/03 15:37:27    909s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/03 15:37:27    909s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 15:37:27    909s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/03 15:37:27    909s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 15:37:27    909s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/03 15:37:27    909s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 15:37:27    909s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:37:27    910s] Dumping Information for Job ...
[07/03 15:37:27    910s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:37:27    910s] Info: violation cost 220.916977 (cap = 216.220657, tran = 4.696346, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:37:27    910s] |    78|    78|    -0.36|   240|   240|    -0.30|  1076|  1076|     0|     0|    -0.11|    -4.43|       0|       0|       0| 59.45%|          |         |
[07/03 15:37:47    935s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:37:47    936s] Dumping Information for Job ...
[07/03 15:37:47    936s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:37:47    936s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:37:47    936s] |     0|     0|     0.00|     0|     0|     0.00|  1131|  1131|     0|     0|    -0.11|    -4.43|      82|       0|     162| 59.55%| 0:00:20.0|  4186.3M|
[07/03 15:37:47    936s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:37:47    936s] Dumping Information for Job ...
[07/03 15:37:47    936s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:37:47    936s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:37:48    936s] |     0|     0|     0.00|     0|     0|     0.00|  1131|  1131|     0|     0|    -0.11|    -4.43|       0|       0|       0| 59.55%| 0:00:00.0|  4186.3M|
[07/03 15:37:48    936s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 15:37:48    936s] 
[07/03 15:37:48    936s] ###############################################################################
[07/03 15:37:48    936s] #
[07/03 15:37:48    936s] #  Large fanout net report:  
[07/03 15:37:48    936s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[07/03 15:37:48    936s] #     - current density: 59.55
[07/03 15:37:48    936s] #
[07/03 15:37:48    936s] #  List of high fanout nets:
[07/03 15:37:48    936s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/03 15:37:48    936s] #                   - multi-driver net with 2 drivers
[07/03 15:37:48    936s] #                   - Ignored for optimization
[07/03 15:37:48    936s] #        Net(2):  set[0]: (fanouts = 80)
[07/03 15:37:48    936s] #                   - multi-driver net with 2 drivers
[07/03 15:37:48    936s] #                   - Ignored for optimization
[07/03 15:37:48    936s] #        Net(3):  reset[0]: (fanouts = 80)
[07/03 15:37:48    936s] #                   - multi-driver net with 2 drivers
[07/03 15:37:48    936s] #                   - Ignored for optimization
[07/03 15:37:48    936s] #
[07/03 15:37:48    936s] ###############################################################################
[07/03 15:37:48    936s] Bottom Preferred Layer:
[07/03 15:37:48    936s]     None
[07/03 15:37:48    936s] Via Pillar Rule:
[07/03 15:37:48    936s]     None
[07/03 15:37:48    936s] Finished writing unified metrics of routing constraints.
[07/03 15:37:48    936s] 
[07/03 15:37:48    936s] 
[07/03 15:37:48    936s] =======================================================================
[07/03 15:37:48    936s]                 Reasons for remaining drv violations
[07/03 15:37:48    936s] =======================================================================
[07/03 15:37:48    936s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[07/03 15:37:48    936s] 
[07/03 15:37:48    936s] MultiBuffering failure reasons
[07/03 15:37:48    936s] ------------------------------------------------
[07/03 15:37:48    936s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/03 15:37:48    936s] 
[07/03 15:37:48    936s] 
[07/03 15:37:48    936s] *** Finish DRV Fixing (cpu=0:00:27.2 real=0:00:21.0 mem=4186.3M) ***
[07/03 15:37:48    936s] 
[07/03 15:37:48    936s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:37:48    936s] Total-nets :: 34205, Stn-nets :: 304, ratio :: 0.888759 %, Total-len 1.27452e+06, Stn-len 39130.4
[07/03 15:37:48    936s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 15:37:48    936s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4170.3M, EPOCH TIME: 1751571468.451171
[07/03 15:37:48    936s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 15:37:48    936s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:48    936s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:48    936s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:48    936s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.235, REAL:0.167, MEM:4170.3M, EPOCH TIME: 1751571468.618282
[07/03 15:37:48    936s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.4
[07/03 15:37:48    936s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:30.1/0:00:23.7 (1.3), totSession cpu/real = 0:15:40.8/0:19:37.5 (0.8), mem = 4170.3M
[07/03 15:37:48    936s] 
[07/03 15:37:48    936s] =============================================================================================
[07/03 15:37:48    936s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.14-s088_1
[07/03 15:37:48    936s] =============================================================================================
[07/03 15:37:48    936s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:37:48    936s] ---------------------------------------------------------------------------------------------
[07/03 15:37:48    936s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.1
[07/03 15:37:48    936s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:48    936s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.1
[07/03 15:37:48    936s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:37:48    936s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.2
[07/03 15:37:48    936s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:48    936s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:20.8 /  0:00:26.7    1.3
[07/03 15:37:48    936s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:19.7 /  0:00:25.2    1.3
[07/03 15:37:48    936s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:48    936s] [ OptEval                ]      2   0:00:03.6  (  15.1 % )     0:00:03.6 /  0:00:06.1    1.7
[07/03 15:37:48    936s] [ OptCommit              ]      2   0:00:03.6  (  15.1 % )     0:00:03.6 /  0:00:02.4    0.7
[07/03 15:37:48    936s] [ PostCommitDelayUpdate  ]      1   0:00:00.4  (   1.5 % )     0:00:08.0 /  0:00:10.8    1.4
[07/03 15:37:48    936s] [ IncrDelayCalc          ]      7   0:00:07.6  (  32.2 % )     0:00:07.6 /  0:00:10.5    1.4
[07/03 15:37:48    936s] [ DrvFindVioNets         ]      3   0:00:00.7  (   3.0 % )     0:00:00.7 /  0:00:01.1    1.5
[07/03 15:37:48    936s] [ DrvComputeSummary      ]      3   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[07/03 15:37:48    936s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[07/03 15:37:48    936s] [ IncrTimingUpdate       ]      2   0:00:04.5  (  19.2 % )     0:00:04.5 /  0:00:05.9    1.3
[07/03 15:37:48    936s] [ MISC                   ]          0:00:01.6  (   6.8 % )     0:00:01.6 /  0:00:02.0    1.2
[07/03 15:37:48    936s] ---------------------------------------------------------------------------------------------
[07/03 15:37:48    936s]  DrvOpt #3 TOTAL                    0:00:23.7  ( 100.0 % )     0:00:23.7 /  0:00:30.1    1.3
[07/03 15:37:48    936s] ---------------------------------------------------------------------------------------------
[07/03 15:37:48    936s] End: GigaOpt DRV Optimization
[07/03 15:37:48    936s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/03 15:37:48    936s] **optDesign ... cpu = 0:02:09, real = 0:02:46, mem = 1728.8M, totSessionCpu=0:15:41 **
[07/03 15:37:48    936s] Begin: Collecting metrics
[07/03 15:37:48    937s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -0.114 |           |       -4 |       59.57 | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:10  |        4133 |      |     |
| drv_fixing       |     0.000 |   -0.114 |         0 |       -4 |       59.45 | 0:00:05  |        4133 |      |     |
| drv_fixing_2     |     0.000 |   -0.114 |         0 |       -4 |       59.55 | 0:00:27  |        4170 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[07/03 15:37:49    937s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1746.1M, current mem=1728.8M)

[07/03 15:37:49    937s] End: Collecting metrics
[07/03 15:37:49    937s] 
[07/03 15:37:49    937s] Active setup views:
[07/03 15:37:49    937s]  WORST_CASE
[07/03 15:37:49    937s]   Dominating endpoints: 0
[07/03 15:37:49    937s]   Dominating TNS: -0.000
[07/03 15:37:49    937s] 
[07/03 15:37:49    937s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 15:37:49    937s] Deleting Lib Analyzer.
[07/03 15:37:49    937s] Begin: GigaOpt Global Optimization
[07/03 15:37:49    937s] *info: use new DP (enabled)
[07/03 15:37:49    937s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/03 15:37:49    937s] Info: 71 io nets excluded
[07/03 15:37:49    937s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:37:49    937s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:42.0/0:19:38.8 (0.8), mem = 4170.3M
[07/03 15:37:49    937s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.5
[07/03 15:37:49    938s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:37:49    938s] 
[07/03 15:37:49    938s] Creating Lib Analyzer ...
[07/03 15:37:49    938s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:37:49    938s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:37:49    938s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:37:49    938s] 
[07/03 15:37:49    938s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:37:50    938s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:43 mem=4170.3M
[07/03 15:37:50    938s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:43 mem=4170.3M
[07/03 15:37:50    938s] Creating Lib Analyzer, finished. 
[07/03 15:37:50    938s] 
[07/03 15:37:50    938s] Active Setup views: WORST_CASE 
[07/03 15:37:51    939s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4170.3M, EPOCH TIME: 1751571471.010105
[07/03 15:37:51    939s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:51    939s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:51    939s] 
[07/03 15:37:51    939s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:37:51    939s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:37:51    939s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.092, REAL:0.096, MEM:4170.3M, EPOCH TIME: 1751571471.105936
[07/03 15:37:51    939s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:51    939s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:51    939s] [oiPhyDebug] optDemand 2003247734400.00, spDemand 649647734400.00.
[07/03 15:37:51    939s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 15:37:51    939s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/03 15:37:51    939s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:43 mem=4170.3M
[07/03 15:37:51    939s] OPERPROF: Starting DPlace-Init at level 1, MEM:4170.3M, EPOCH TIME: 1751571471.158721
[07/03 15:37:51    939s] Processing tracks to init pin-track alignment.
[07/03 15:37:51    939s] z: 1, totalTracks: 1
[07/03 15:37:51    939s] z: 3, totalTracks: 1
[07/03 15:37:51    939s] z: 5, totalTracks: 1
[07/03 15:37:51    939s] z: 7, totalTracks: 1
[07/03 15:37:51    939s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:37:51    939s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4170.3M, EPOCH TIME: 1751571471.220913
[07/03 15:37:51    939s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:51    939s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:51    939s] 
[07/03 15:37:51    939s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:37:51    939s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:37:51    939s] OPERPROF:     Starting CMU at level 3, MEM:4170.3M, EPOCH TIME: 1751571471.274150
[07/03 15:37:51    939s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4170.3M, EPOCH TIME: 1751571471.278821
[07/03 15:37:51    939s] 
[07/03 15:37:51    939s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:37:51    939s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.068, REAL:0.067, MEM:4170.3M, EPOCH TIME: 1751571471.287878
[07/03 15:37:51    939s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4170.3M, EPOCH TIME: 1751571471.288154
[07/03 15:37:51    939s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4170.3M, EPOCH TIME: 1751571471.288505
[07/03 15:37:51    939s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4170.3MB).
[07/03 15:37:51    939s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.142, MEM:4170.3M, EPOCH TIME: 1751571471.301094
[07/03 15:37:51    939s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:37:51    939s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 15:37:51    939s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:44 mem=4170.3M
[07/03 15:37:51    939s] ### Creating RouteCongInterface, started
[07/03 15:37:52    940s] 
[07/03 15:37:52    940s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 15:37:52    940s] 
[07/03 15:37:52    940s] #optDebug: {0, 1.000}
[07/03 15:37:52    940s] ### Creating RouteCongInterface, finished
[07/03 15:37:52    940s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:52    940s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:52    940s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:37:52    940s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:37:52    940s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:52    940s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:37:52    940s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:37:52    940s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:37:52    940s] *info: 71 io nets excluded
[07/03 15:37:52    940s] *info: 2 clock nets excluded
[07/03 15:37:53    941s] *info: 70 multi-driver nets excluded.
[07/03 15:37:53    941s] *info: 18991 no-driver nets excluded.
[07/03 15:37:53    941s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4170.3M, EPOCH TIME: 1751571473.661457
[07/03 15:37:53    941s] Found 0 hard placement blockage before merging.
[07/03 15:37:53    941s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4170.3M, EPOCH TIME: 1751571473.662570
[07/03 15:37:54    941s] ** GigaOpt Global Opt WNS Slack -0.114  TNS Slack -4.428 
[07/03 15:37:54    942s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:37:54    942s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 15:37:54    942s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:37:54    942s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4170.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:54    942s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:54    942s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:54    942s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:54    942s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:54    942s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:54    942s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:54    942s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:54    942s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:54    942s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:55    942s] |  -0.114|  -4.428|   59.55%|   0:00:01.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:55    942s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:55    942s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:55    942s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:55    942s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:55    943s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:55    943s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:55    943s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:55    943s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:55    943s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:55    943s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:55    943s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:55    943s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:55    943s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:55    943s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:55    944s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:55    944s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:55    944s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:55    944s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:55    944s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:56    944s] |  -0.114|  -4.428|   59.55%|   0:00:01.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:56    944s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:56    944s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:56    944s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:56    945s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:56    945s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:56    945s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:56    945s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:56    945s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:57    946s] |  -0.114|  -4.428|   59.55%|   0:00:01.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:57    946s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:57    946s] |  -0.114|  -4.428|   59.55%|   0:00:00.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:57    946s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:58    947s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
[07/03 15:37:58    947s] Dumping Information for Job ...
[07/03 15:37:58    947s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

[07/03 15:37:58    947s] |  -0.114|  -4.453|   59.55%|   0:00:01.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:58    947s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:58    947s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:58    947s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:58    947s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:59    948s] |  -0.114|  -4.453|   59.55%|   0:00:01.0| 4186.3M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:37:59    948s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:37:59    948s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:37:59    948s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:37:59    948s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:37:59    948s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:37:59    948s] 
[07/03 15:37:59    948s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.4 real=0:00:05.0 mem=4186.3M) ***
[07/03 15:37:59    948s] 
[07/03 15:37:59    948s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.4 real=0:00:05.0 mem=4186.3M) ***
[07/03 15:37:59    948s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:37:59    948s] Bottom Preferred Layer:
[07/03 15:37:59    948s]     None
[07/03 15:37:59    948s] Via Pillar Rule:
[07/03 15:37:59    948s]     None
[07/03 15:37:59    948s] Finished writing unified metrics of routing constraints.
[07/03 15:37:59    948s] ** GigaOpt Global Opt End WNS Slack -0.114  TNS Slack -4.453 
[07/03 15:37:59    948s] Total-nets :: 34205, Stn-nets :: 304, ratio :: 0.888759 %, Total-len 1.27452e+06, Stn-len 39130.4
[07/03 15:37:59    948s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 15:37:59    948s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4170.3M, EPOCH TIME: 1751571479.644635
[07/03 15:37:59    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 15:37:59    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:59    948s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:59    948s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:37:59    948s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.175, REAL:0.109, MEM:4170.3M, EPOCH TIME: 1751571479.753334
[07/03 15:37:59    948s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.5
[07/03 15:37:59    948s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.8/0:00:09.8 (1.1), totSession cpu/real = 0:15:52.8/0:19:48.6 (0.8), mem = 4170.3M
[07/03 15:37:59    948s] 
[07/03 15:37:59    948s] =============================================================================================
[07/03 15:37:59    948s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.14-s088_1
[07/03 15:37:59    948s] =============================================================================================
[07/03 15:37:59    948s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:37:59    948s] ---------------------------------------------------------------------------------------------
[07/03 15:37:59    948s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.1
[07/03 15:37:59    948s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   9.1 % )     0:00:00.9 /  0:00:00.9    1.0
[07/03 15:37:59    948s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:59    948s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   4.2 % )     0:00:00.6 /  0:00:00.6    1.1
[07/03 15:37:59    948s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:37:59    948s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   4.2 % )     0:00:00.4 /  0:00:00.4    1.0
[07/03 15:37:59    948s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:59    948s] [ BottleneckAnalyzerInit ]      5   0:00:02.7  (  27.9 % )     0:00:02.7 /  0:00:04.1    1.5
[07/03 15:37:59    948s] [ TransformInit          ]      1   0:00:01.5  (  15.5 % )     0:00:01.5 /  0:00:01.3    0.9
[07/03 15:37:59    948s] [ OptSingleIteration     ]     17   0:00:00.3  (   2.8 % )     0:00:01.8 /  0:00:01.8    1.0
[07/03 15:37:59    948s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:59    948s] [ OptEval                ]     17   0:00:00.6  (   6.6 % )     0:00:00.6 /  0:00:01.0    1.5
[07/03 15:37:59    948s] [ OptCommit              ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:37:59    948s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 15:37:59    948s] [ IncrDelayCalc          ]      3   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 15:37:59    948s] [ SetupOptGetWorkingSet  ]     17   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.2    0.8
[07/03 15:37:59    948s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/03 15:37:59    948s] [ SetupOptSlackGraph     ]     17   0:00:00.5  (   5.1 % )     0:00:00.5 /  0:00:00.3    0.6
[07/03 15:37:59    948s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    1.1
[07/03 15:37:59    948s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.8
[07/03 15:37:59    948s] [ MISC                   ]          0:00:01.5  (  14.9 % )     0:00:01.5 /  0:00:01.3    0.9
[07/03 15:37:59    948s] ---------------------------------------------------------------------------------------------
[07/03 15:37:59    948s]  GlobalOpt #1 TOTAL                 0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:10.8    1.1
[07/03 15:37:59    948s] ---------------------------------------------------------------------------------------------
[07/03 15:37:59    948s] End: GigaOpt Global Optimization
[07/03 15:37:59    948s] Begin: Collecting metrics
[07/03 15:37:59    949s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -0.114 |           |       -4 |       59.57 | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:10  |        4133 |      |     |
| drv_fixing       |     0.000 |   -0.114 |         0 |       -4 |       59.45 | 0:00:05  |        4133 |      |     |
| drv_fixing_2     |     0.000 |   -0.114 |         0 |       -4 |       59.55 | 0:00:27  |        4170 |    0 |   0 |
| global_opt       |           |   -0.114 |           |       -4 |       59.55 | 0:00:10  |        4170 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[07/03 15:38:00    949s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1755.2M, current mem=1755.2M)

[07/03 15:38:00    949s] End: Collecting metrics
[07/03 15:38:00    949s] *** Timing NOT met, worst failing slack is -0.114
[07/03 15:38:00    949s] *** Check timing (0:00:00.1)
[07/03 15:38:00    949s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 15:38:00    949s] Deleting Lib Analyzer.
[07/03 15:38:00    949s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[07/03 15:38:00    949s] Info: 71 io nets excluded
[07/03 15:38:00    949s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:38:00    949s] ### Creating LA Mngr. totSessionCpu=0:15:54 mem=4170.3M
[07/03 15:38:00    949s] ### Creating LA Mngr, finished. totSessionCpu=0:15:54 mem=4170.3M
[07/03 15:38:00    949s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/03 15:38:00    949s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4170.3M, EPOCH TIME: 1751571480.705490
[07/03 15:38:00    949s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:00    949s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:00    949s] 
[07/03 15:38:00    949s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:38:00    949s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:38:00    949s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.085, REAL:0.088, MEM:4170.3M, EPOCH TIME: 1751571480.793705
[07/03 15:38:00    949s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:00    949s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:00    949s] [oiPhyDebug] optDemand 2003251363200.00, spDemand 649651363200.00.
[07/03 15:38:00    949s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 15:38:00    949s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 15:38:00    949s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:54 mem=4170.3M
[07/03 15:38:00    949s] OPERPROF: Starting DPlace-Init at level 1, MEM:4170.3M, EPOCH TIME: 1751571480.830517
[07/03 15:38:00    949s] Processing tracks to init pin-track alignment.
[07/03 15:38:00    949s] z: 1, totalTracks: 1
[07/03 15:38:00    949s] z: 3, totalTracks: 1
[07/03 15:38:00    949s] z: 5, totalTracks: 1
[07/03 15:38:00    949s] z: 7, totalTracks: 1
[07/03 15:38:00    949s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:38:00    949s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4170.3M, EPOCH TIME: 1751571480.886879
[07/03 15:38:00    949s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:00    949s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:00    949s] 
[07/03 15:38:00    949s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:38:00    949s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:38:00    949s] OPERPROF:     Starting CMU at level 3, MEM:4170.3M, EPOCH TIME: 1751571480.936909
[07/03 15:38:00    949s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4170.3M, EPOCH TIME: 1751571480.941865
[07/03 15:38:00    949s] 
[07/03 15:38:00    949s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:38:00    949s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.065, REAL:0.064, MEM:4170.3M, EPOCH TIME: 1751571480.950423
[07/03 15:38:00    949s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4170.3M, EPOCH TIME: 1751571480.950608
[07/03 15:38:00    949s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4170.3M, EPOCH TIME: 1751571480.950827
[07/03 15:38:00    949s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4170.3MB).
[07/03 15:38:00    949s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.131, REAL:0.132, MEM:4170.3M, EPOCH TIME: 1751571480.962633
[07/03 15:38:01    950s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:38:01    950s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 15:38:01    950s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:54 mem=4186.3M
[07/03 15:38:01    950s] Begin: Area Reclaim Optimization
[07/03 15:38:01    950s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:54.4/0:19:50.1 (0.8), mem = 4186.3M
[07/03 15:38:01    950s] 
[07/03 15:38:01    950s] Creating Lib Analyzer ...
[07/03 15:38:01    950s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:38:01    950s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:38:01    950s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:38:01    950s] 
[07/03 15:38:01    950s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:38:02    951s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:55 mem=4186.3M
[07/03 15:38:02    951s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:55 mem=4186.3M
[07/03 15:38:02    951s] Creating Lib Analyzer, finished. 
[07/03 15:38:02    951s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.6
[07/03 15:38:02    951s] 
[07/03 15:38:02    951s] Active Setup views: WORST_CASE 
[07/03 15:38:02    951s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34155
[07/03 15:38:02    951s] ### Creating RouteCongInterface, started
[07/03 15:38:02    951s] 
[07/03 15:38:02    951s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 15:38:02    951s] 
[07/03 15:38:02    951s] #optDebug: {0, 1.000}
[07/03 15:38:02    951s] ### Creating RouteCongInterface, finished
[07/03 15:38:02    951s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:38:02    951s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:38:02    951s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:38:02    951s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:38:02    951s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:38:02    951s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:38:02    951s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:38:02    951s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:38:02    951s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4186.3M, EPOCH TIME: 1751571482.528563
[07/03 15:38:02    951s] Found 0 hard placement blockage before merging.
[07/03 15:38:02    951s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4186.3M, EPOCH TIME: 1751571482.529432
[07/03 15:38:02    951s] Reclaim Optimization WNS Slack -0.114  TNS Slack -4.453 Density 59.55
[07/03 15:38:02    951s] +---------+---------+--------+--------+------------+--------+
[07/03 15:38:02    951s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/03 15:38:02    951s] +---------+---------+--------+--------+------------+--------+
[07/03 15:38:02    951s] |   59.55%|        -|  -0.114|  -4.453|   0:00:00.0| 4186.3M|
[07/03 15:38:21    980s] |   59.41%|      388|  -0.114|  -4.453|   0:00:19.0| 4186.3M|
[07/03 15:38:22    983s] |   59.41%|        1|  -0.114|  -4.453|   0:00:01.0| 4186.3M|
[07/03 15:38:24    985s] |   59.41%|        1|  -0.114|  -4.453|   0:00:02.0| 4186.3M|
[07/03 15:38:26    987s] |   59.41%|        1|  -0.114|  -4.453|   0:00:02.0| 4186.3M|
[07/03 15:38:27    990s] |   59.41%|        1|  -0.114|  -4.453|   0:00:01.0| 4186.3M|
[07/03 15:38:27    990s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 15:38:28    990s] |   59.41%|        0|  -0.114|  -4.453|   0:00:01.0| 4186.3M|
[07/03 15:38:29    992s] |   59.41%|        0|  -0.114|  -4.453|   0:00:01.0| 4186.3M|
[07/03 15:38:36   1003s] |   59.15%|      529|  -0.114|  -4.453|   0:00:07.0| 4186.3M|
[07/03 15:38:37   1003s] |   59.15%|        0|  -0.114|  -4.453|   0:00:01.0| 4186.3M|
[07/03 15:38:37   1003s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 15:38:37   1004s] |   59.15%|        0|  -0.114|  -4.453|   0:00:00.0| 4186.3M|
[07/03 15:38:37   1004s] +---------+---------+--------+--------+------------+--------+
[07/03 15:38:37   1004s] Reclaim Optimization End WNS Slack -0.114  TNS Slack -4.453 Density 59.15
[07/03 15:38:37   1004s] 
[07/03 15:38:37   1004s] ** Summary: Restruct = 392 Buffer Deletion = 0 Declone = 0 Resize = 529 **
[07/03 15:38:37   1004s] --------------------------------------------------------------
[07/03 15:38:37   1004s] |                                   | Total     | Sequential |
[07/03 15:38:37   1004s] --------------------------------------------------------------
[07/03 15:38:37   1004s] | Num insts resized                 |     529  |       0    |
[07/03 15:38:37   1004s] | Num insts undone                  |       0  |       0    |
[07/03 15:38:37   1004s] | Num insts Downsized               |     529  |       0    |
[07/03 15:38:37   1004s] | Num insts Samesized               |       0  |       0    |
[07/03 15:38:37   1004s] | Num insts Upsized                 |       0  |       0    |
[07/03 15:38:37   1004s] | Num multiple commits+uncommits    |       0  |       -    |
[07/03 15:38:37   1004s] --------------------------------------------------------------
[07/03 15:38:37   1004s] Bottom Preferred Layer:
[07/03 15:38:37   1004s]     None
[07/03 15:38:37   1004s] Via Pillar Rule:
[07/03 15:38:37   1004s]     None
[07/03 15:38:37   1004s] Finished writing unified metrics of routing constraints.
[07/03 15:38:37   1004s] 
[07/03 15:38:37   1004s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/03 15:38:38   1004s] End: Core Area Reclaim Optimization (cpu = 0:00:53.9) (real = 0:00:37.0) **
[07/03 15:38:38   1004s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:38:38   1004s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34155
[07/03 15:38:38   1004s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.6
[07/03 15:38:38   1004s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:53.9/0:00:36.8 (1.5), totSession cpu/real = 0:16:48.3/0:20:26.9 (0.8), mem = 4186.3M
[07/03 15:38:38   1004s] 
[07/03 15:38:38   1004s] =============================================================================================
[07/03 15:38:38   1004s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.14-s088_1
[07/03 15:38:38   1004s] =============================================================================================
[07/03 15:38:38   1004s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:38:38   1004s] ---------------------------------------------------------------------------------------------
[07/03 15:38:38   1004s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.1
[07/03 15:38:38   1004s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   2.3 % )     0:00:00.9 /  0:00:00.8    1.0
[07/03 15:38:38   1004s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:38:38   1004s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:38:38   1004s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.1
[07/03 15:38:38   1004s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:38:38   1004s] [ OptimizationStep       ]      1   0:00:03.6  (   9.8 % )     0:00:35.1 /  0:00:52.3    1.5
[07/03 15:38:38   1004s] [ OptSingleIteration     ]     10   0:00:00.7  (   2.0 % )     0:00:31.5 /  0:00:49.1    1.6
[07/03 15:38:38   1004s] [ OptGetWeight           ]    128   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.4
[07/03 15:38:38   1004s] [ OptEval                ]    128   0:00:16.7  (  45.5 % )     0:00:16.7 /  0:00:28.1    1.7
[07/03 15:38:38   1004s] [ OptCommit              ]    128   0:00:01.0  (   2.7 % )     0:00:01.0 /  0:00:00.8    0.8
[07/03 15:38:38   1004s] [ PostCommitDelayUpdate  ]    128   0:00:01.1  (   2.9 % )     0:00:07.8 /  0:00:11.6    1.5
[07/03 15:38:38   1004s] [ IncrDelayCalc          ]     99   0:00:06.8  (  18.4 % )     0:00:06.8 /  0:00:10.5    1.6
[07/03 15:38:38   1004s] [ IncrTimingUpdate       ]     22   0:00:05.3  (  14.3 % )     0:00:05.3 /  0:00:08.0    1.5
[07/03 15:38:38   1004s] [ MISC                   ]          0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[07/03 15:38:38   1004s] ---------------------------------------------------------------------------------------------
[07/03 15:38:38   1004s]  AreaOpt #1 TOTAL                   0:00:36.8  ( 100.0 % )     0:00:36.8 /  0:00:54.0    1.5
[07/03 15:38:38   1004s] ---------------------------------------------------------------------------------------------
[07/03 15:38:38   1004s] Executing incremental physical updates
[07/03 15:38:38   1004s] Executing incremental physical updates
[07/03 15:38:38   1004s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 15:38:38   1004s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4170.3M, EPOCH TIME: 1751571518.032059
[07/03 15:38:38   1004s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 15:38:38   1004s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:38   1004s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:38   1004s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:38   1004s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.256, REAL:0.245, MEM:4170.3M, EPOCH TIME: 1751571518.276793
[07/03 15:38:38   1004s] End: Area Reclaim Optimization (cpu=0:00:54, real=0:00:37, mem=4170.31M, totSessionCpu=0:16:49).
[07/03 15:38:38   1004s] Begin: Collecting metrics
[07/03 15:38:38   1004s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -0.114 |           |       -4 |       59.57 | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:10  |        4133 |      |     |
| drv_fixing       |     0.000 |   -0.114 |         0 |       -4 |       59.45 | 0:00:05  |        4133 |      |     |
| drv_fixing_2     |     0.000 |   -0.114 |         0 |       -4 |       59.55 | 0:00:27  |        4170 |    0 |   0 |
| global_opt       |           |   -0.114 |           |       -4 |       59.55 | 0:00:10  |        4170 |      |     |
| area_reclaiming  |     0.000 |   -0.114 |         0 |       -4 |       59.15 | 0:00:38  |        4170 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[07/03 15:38:38   1004s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1786.8M, current mem=1755.8M)

[07/03 15:38:38   1004s] End: Collecting metrics
[07/03 15:38:38   1004s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:49.0/0:20:27.5 (0.8), mem = 4170.3M
[07/03 15:38:38   1005s] 
[07/03 15:38:38   1005s] *** Start incrementalPlace ***
[07/03 15:38:38   1005s] User Input Parameters:
[07/03 15:38:38   1005s] - Congestion Driven    : On
[07/03 15:38:38   1005s] - Timing Driven        : On
[07/03 15:38:38   1005s] - Area-Violation Based : On
[07/03 15:38:38   1005s] - Start Rollback Level : -5
[07/03 15:38:38   1005s] - Legalized            : On
[07/03 15:38:38   1005s] - Window Based         : Off
[07/03 15:38:38   1005s] - eDen incr mode       : Off
[07/03 15:38:38   1005s] - Small incr mode      : Off
[07/03 15:38:38   1005s] 
[07/03 15:38:38   1005s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4170.3M, EPOCH TIME: 1751571518.979666
[07/03 15:38:38   1005s] Enable eGR PG blockage caching
[07/03 15:38:38   1005s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4170.3M, EPOCH TIME: 1751571518.979821
[07/03 15:38:39   1005s] no activity file in design. spp won't run.
[07/03 15:38:39   1005s] Effort level <high> specified for reg2reg path_group
[07/03 15:38:43   1010s] No Views given, use default active views for adaptive view pruning
[07/03 15:38:43   1010s] Active views:
[07/03 15:38:43   1010s]   WORST_CASE
[07/03 15:38:43   1010s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4170.3M, EPOCH TIME: 1751571523.290609
[07/03 15:38:43   1010s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.063, REAL:0.073, MEM:4170.3M, EPOCH TIME: 1751571523.363983
[07/03 15:38:43   1010s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4170.3M, EPOCH TIME: 1751571523.364513
[07/03 15:38:43   1010s] Starting Early Global Route congestion estimation: mem = 4170.3M
[07/03 15:38:43   1010s] (I)      Initializing eGR engine (regular)
[07/03 15:38:43   1010s] Set min layer with default ( 2 )
[07/03 15:38:43   1010s] Set max layer with default ( 127 )
[07/03 15:38:43   1010s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:38:43   1010s] Min route layer (adjusted) = 2
[07/03 15:38:43   1010s] Max route layer (adjusted) = 7
[07/03 15:38:43   1010s] (I)      clean place blk overflow:
[07/03 15:38:43   1010s] (I)      H : enabled 1.00 0
[07/03 15:38:43   1010s] (I)      V : enabled 1.00 0
[07/03 15:38:43   1010s] (I)      Initializing eGR engine (regular)
[07/03 15:38:43   1010s] Set min layer with default ( 2 )
[07/03 15:38:43   1010s] Set max layer with default ( 127 )
[07/03 15:38:43   1010s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:38:43   1010s] Min route layer (adjusted) = 2
[07/03 15:38:43   1010s] Max route layer (adjusted) = 7
[07/03 15:38:43   1010s] (I)      clean place blk overflow:
[07/03 15:38:43   1010s] (I)      H : enabled 1.00 0
[07/03 15:38:43   1010s] (I)      V : enabled 1.00 0
[07/03 15:38:43   1010s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.86 MB )
[07/03 15:38:43   1010s] (I)      Running eGR Regular flow
[07/03 15:38:43   1010s] (I)      # wire layers (front) : 8
[07/03 15:38:43   1010s] (I)      # wire layers (back)  : 0
[07/03 15:38:43   1010s] (I)      min wire layer : 1
[07/03 15:38:43   1010s] (I)      max wire layer : 7
[07/03 15:38:43   1010s] (I)      # cut layers (front) : 7
[07/03 15:38:43   1010s] (I)      # cut layers (back)  : 0
[07/03 15:38:43   1010s] (I)      min cut layer : 1
[07/03 15:38:43   1010s] (I)      max cut layer : 6
[07/03 15:38:43   1010s] (I)      ================================= Layers =================================
[07/03 15:38:43   1010s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:38:43   1010s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:38:43   1010s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:38:43   1010s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:38:43   1010s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:38:43   1010s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:38:43   1010s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:38:43   1010s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:38:43   1010s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:38:43   1010s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:38:43   1010s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:38:43   1010s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:38:43   1010s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:38:43   1010s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:38:43   1010s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:38:43   1010s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:38:43   1010s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:38:43   1010s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:38:43   1010s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:38:43   1010s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:38:43   1010s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:38:43   1010s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:38:43   1010s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:38:43   1010s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:38:43   1010s] (I)      Started Import and model ( Curr Mem: 3.86 MB )
[07/03 15:38:44   1011s] (I)      == Non-default Options ==
[07/03 15:38:44   1011s] (I)      Maximum routing layer                              : 7
[07/03 15:38:44   1011s] (I)      Top routing layer                                  : 7
[07/03 15:38:44   1011s] (I)      Number of threads                                  : 2
[07/03 15:38:44   1011s] (I)      Route tie net to shape                             : auto
[07/03 15:38:44   1011s] (I)      Use non-blocking free Dbs wires                    : false
[07/03 15:38:44   1011s] (I)      Method to set GCell size                           : row
[07/03 15:38:44   1011s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:38:44   1011s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:38:44   1011s] (I)      ============== Pin Summary ==============
[07/03 15:38:44   1011s] (I)      +-------+--------+---------+------------+
[07/03 15:38:44   1011s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:38:44   1011s] (I)      +-------+--------+---------+------------+
[07/03 15:38:44   1011s] (I)      |     1 | 115465 |   95.32 |        Pin |
[07/03 15:38:44   1011s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 15:38:44   1011s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:38:44   1011s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:38:44   1011s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:38:44   1011s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:38:44   1011s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:38:44   1011s] (I)      +-------+--------+---------+------------+
[07/03 15:38:44   1011s] (I)      Custom ignore net properties:
[07/03 15:38:44   1011s] (I)      1 : NotLegal
[07/03 15:38:44   1011s] (I)      Default ignore net properties:
[07/03 15:38:44   1011s] (I)      1 : Special
[07/03 15:38:44   1011s] (I)      2 : Analog
[07/03 15:38:44   1011s] (I)      3 : Fixed
[07/03 15:38:44   1011s] (I)      4 : Skipped
[07/03 15:38:44   1011s] (I)      5 : MixedSignal
[07/03 15:38:44   1011s] (I)      Prerouted net properties:
[07/03 15:38:44   1011s] (I)      1 : NotLegal
[07/03 15:38:44   1011s] (I)      2 : Special
[07/03 15:38:44   1011s] (I)      3 : Analog
[07/03 15:38:44   1011s] (I)      4 : Fixed
[07/03 15:38:44   1011s] (I)      5 : Skipped
[07/03 15:38:44   1011s] (I)      6 : MixedSignal
[07/03 15:38:44   1011s] [NR-eGR] Early global route reroute all routable nets
[07/03 15:38:44   1011s] (I)      Use row-based GCell size
[07/03 15:38:44   1011s] (I)      Use row-based GCell align
[07/03 15:38:44   1011s] (I)      layer 0 area = 90000
[07/03 15:38:44   1011s] (I)      layer 1 area = 144000
[07/03 15:38:44   1011s] (I)      layer 2 area = 144000
[07/03 15:38:44   1011s] (I)      layer 3 area = 144000
[07/03 15:38:44   1011s] (I)      layer 4 area = 144000
[07/03 15:38:44   1011s] (I)      layer 5 area = 0
[07/03 15:38:44   1011s] (I)      layer 6 area = 0
[07/03 15:38:44   1011s] (I)      GCell unit size   : 3780
[07/03 15:38:44   1011s] (I)      GCell multiplier  : 1
[07/03 15:38:44   1011s] (I)      GCell row height  : 3780
[07/03 15:38:44   1011s] (I)      Actual row height : 3780
[07/03 15:38:44   1011s] (I)      GCell align ref   : 425480 425420
[07/03 15:38:44   1011s] [NR-eGR] Track table information for default rule: 
[07/03 15:38:44   1011s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:38:44   1011s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:38:44   1011s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:38:44   1011s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:38:44   1011s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:38:44   1011s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:38:44   1011s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:38:44   1011s] (I)      ================ Default via =================
[07/03 15:38:44   1011s] (I)      +---+-------------------+--------------------+
[07/03 15:38:44   1011s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:38:44   1011s] (I)      +---+-------------------+--------------------+
[07/03 15:38:44   1011s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:38:44   1011s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:38:44   1011s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:38:44   1011s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:38:44   1011s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:38:44   1011s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:38:44   1011s] (I)      +---+-------------------+--------------------+
[07/03 15:38:44   1011s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:38:44   1011s] [NR-eGR] Read 29480 PG shapes
[07/03 15:38:44   1011s] [NR-eGR] Read 0 clock shapes
[07/03 15:38:44   1011s] [NR-eGR] Read 0 other shapes
[07/03 15:38:44   1011s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:38:44   1011s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:38:44   1011s] [NR-eGR] #Instance Blockages : 26000
[07/03 15:38:44   1011s] [NR-eGR] #PG Blockages       : 29480
[07/03 15:38:44   1011s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:38:44   1011s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:38:44   1011s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:38:44   1011s] [NR-eGR] #Other Blockages    : 0
[07/03 15:38:44   1011s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:38:44   1011s] [NR-eGR] #prerouted nets         : 0
[07/03 15:38:44   1011s] [NR-eGR] #prerouted special nets : 0
[07/03 15:38:44   1011s] [NR-eGR] #prerouted wires        : 0
[07/03 15:38:44   1011s] [NR-eGR] Read 34205 nets ( ignored 0 )
[07/03 15:38:44   1011s] (I)        Front-side 34205 ( ignored 0 )
[07/03 15:38:44   1011s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:38:44   1011s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:38:44   1011s] (I)      handle routing halo
[07/03 15:38:44   1011s] (I)      Reading macro buffers
[07/03 15:38:44   1011s] (I)      Number of macro buffers: 0
[07/03 15:38:44   1011s] (I)      early_global_route_priority property id does not exist.
[07/03 15:38:44   1011s] (I)      Read Num Blocks=55480  Num Prerouted Wires=0  Num CS=0
[07/03 15:38:44   1011s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 0
[07/03 15:38:44   1011s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 0
[07/03 15:38:44   1011s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 0
[07/03 15:38:45   1011s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 0
[07/03 15:38:45   1011s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:38:45   1011s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:38:45   1011s] (I)      Number of ignored nets                =      0
[07/03 15:38:45   1011s] (I)      Number of connected nets              =      0
[07/03 15:38:45   1011s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:38:45   1011s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:38:45   1011s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:38:45   1011s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:38:45   1011s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:38:45   1011s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:38:45   1011s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:38:45   1011s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/03 15:38:45   1011s] (I)      Ndr track 0 does not exist
[07/03 15:38:45   1011s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:38:45   1011s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:38:45   1011s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:38:45   1011s] (I)      Site width          :   480  (dbu)
[07/03 15:38:45   1011s] (I)      Row height          :  3780  (dbu)
[07/03 15:38:45   1011s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:38:45   1011s] (I)      GCell width         :  3780  (dbu)
[07/03 15:38:45   1011s] (I)      GCell height        :  3780  (dbu)
[07/03 15:38:45   1011s] (I)      Grid                :   491   512     7
[07/03 15:38:45   1011s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:38:45   1011s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:38:45   1011s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:38:45   1011s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:38:45   1011s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:38:45   1011s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:38:45   1011s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:38:45   1011s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:38:45   1011s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:38:45   1011s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:38:45   1011s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:38:45   1011s] (I)      --------------------------------------------------------
[07/03 15:38:45   1011s] 
[07/03 15:38:45   1011s] [NR-eGR] ============ Routing rule table ============
[07/03 15:38:45   1011s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34141
[07/03 15:38:45   1011s] [NR-eGR] ========================================
[07/03 15:38:45   1011s] [NR-eGR] 
[07/03 15:38:45   1011s] (I)      ==== NDR : (Default) ====
[07/03 15:38:45   1011s] (I)      +--------------+--------+
[07/03 15:38:45   1011s] (I)      |           ID |      0 |
[07/03 15:38:45   1011s] (I)      |      Default |    yes |
[07/03 15:38:45   1011s] (I)      |  Clk Special |     no |
[07/03 15:38:45   1011s] (I)      | Hard spacing |     no |
[07/03 15:38:45   1011s] (I)      |    NDR track | (none) |
[07/03 15:38:45   1011s] (I)      |      NDR via | (none) |
[07/03 15:38:45   1011s] (I)      |  Extra space |      0 |
[07/03 15:38:45   1011s] (I)      |      Shields |      0 |
[07/03 15:38:45   1011s] (I)      |   Demand (H) |      1 |
[07/03 15:38:45   1011s] (I)      |   Demand (V) |      1 |
[07/03 15:38:45   1011s] (I)      |        #Nets |  34141 |
[07/03 15:38:45   1011s] (I)      +--------------+--------+
[07/03 15:38:45   1011s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:38:45   1011s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:38:45   1011s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:38:45   1011s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:38:45   1011s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:38:45   1011s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:38:45   1011s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:38:45   1011s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:38:45   1011s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:38:45   1011s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:38:45   1011s] (I)      =============== Blocked Tracks ===============
[07/03 15:38:45   1011s] (I)      +-------+---------+----------+---------------+
[07/03 15:38:45   1011s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:38:45   1011s] (I)      +-------+---------+----------+---------------+
[07/03 15:38:45   1011s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:38:45   1011s] (I)      |     2 | 2262528 |   979898 |        43.31% |
[07/03 15:38:45   1011s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 15:38:45   1011s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 15:38:45   1011s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 15:38:45   1011s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 15:38:45   1011s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 15:38:45   1011s] (I)      +-------+---------+----------+---------------+
[07/03 15:38:45   1012s] (I)      Finished Import and model ( CPU: 1.39 sec, Real: 1.72 sec, Curr Mem: 3.89 MB )
[07/03 15:38:45   1012s] (I)      Reset routing kernel
[07/03 15:38:45   1012s] (I)      Started Global Routing ( Curr Mem: 3.89 MB )
[07/03 15:38:45   1012s] (I)      totalPins=115671  totalGlobalPin=112365 (97.14%)
[07/03 15:38:45   1012s] (I)      ================== Net Group Info ===================
[07/03 15:38:45   1012s] (I)      +----+----------------+--------------+--------------+
[07/03 15:38:45   1012s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:38:45   1012s] (I)      +----+----------------+--------------+--------------+
[07/03 15:38:45   1012s] (I)      |  1 |          34141 |    Metal2(2) | TopMetal2(7) |
[07/03 15:38:45   1012s] (I)      +----+----------------+--------------+--------------+
[07/03 15:38:45   1012s] (I)      total 2D Cap : 4280557 = (2444209 H, 1836348 V)
[07/03 15:38:45   1012s] (I)      total 2D Demand : 3299 = (3299 H, 0 V)
[07/03 15:38:45   1012s] (I)      init route region map
[07/03 15:38:45   1012s] (I)      #blocked GCells = 74401
[07/03 15:38:45   1012s] (I)      #regions = 1031
[07/03 15:38:45   1012s] (I)      init safety region map
[07/03 15:38:45   1012s] (I)      #blocked GCells = 74401
[07/03 15:38:45   1012s] (I)      #regions = 1031
[07/03 15:38:45   1012s] (I)      Adjusted 0 GCells for pin access
[07/03 15:38:45   1012s] [NR-eGR] Layer group 1: route 34141 net(s) in layer range [2, 7]
[07/03 15:38:45   1012s] (I)      
[07/03 15:38:45   1012s] (I)      ============  Phase 1a Route ============
[07/03 15:38:46   1013s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[07/03 15:38:46   1013s] (I)      Usage: 318849 = (158271 H, 160578 V) = (6.48% H, 8.74% V) = (5.983e+05um H, 6.070e+05um V)
[07/03 15:38:46   1013s] (I)      
[07/03 15:38:46   1013s] (I)      ============  Phase 1b Route ============
[07/03 15:38:46   1013s] (I)      Usage: 318851 = (158273 H, 160578 V) = (6.48% H, 8.74% V) = (5.983e+05um H, 6.070e+05um V)
[07/03 15:38:46   1013s] (I)      Overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 1.205257e+06um
[07/03 15:38:46   1013s] (I)      Congestion metric : 0.00%H 0.46%V, 0.46%HV
[07/03 15:38:46   1013s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:38:46   1013s] (I)      
[07/03 15:38:46   1013s] (I)      ============  Phase 1c Route ============
[07/03 15:38:46   1013s] (I)      Level2 Grid: 99 x 103
[07/03 15:38:46   1013s] (I)      Usage: 318884 = (158306 H, 160578 V) = (6.48% H, 8.74% V) = (5.984e+05um H, 6.070e+05um V)
[07/03 15:38:46   1013s] (I)      
[07/03 15:38:46   1013s] (I)      ============  Phase 1d Route ============
[07/03 15:38:47   1014s] (I)      Usage: 318887 = (158309 H, 160578 V) = (6.48% H, 8.74% V) = (5.984e+05um H, 6.070e+05um V)
[07/03 15:38:47   1014s] (I)      
[07/03 15:38:47   1014s] (I)      ============  Phase 1e Route ============
[07/03 15:38:47   1014s] (I)      Usage: 318887 = (158309 H, 160578 V) = (6.48% H, 8.74% V) = (5.984e+05um H, 6.070e+05um V)
[07/03 15:38:47   1014s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.205393e+06um
[07/03 15:38:47   1014s] (I)      
[07/03 15:38:47   1014s] (I)      ============  Phase 1l Route ============
[07/03 15:38:47   1015s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 15:38:47   1015s] (I)      Layer  2:    1312268    165266         4      839655     1418265    (37.19%) 
[07/03 15:38:47   1015s] (I)      Layer  3:     865152    141047       196     1019427      956419    (51.59%) 
[07/03 15:38:48   1015s] (I)      Layer  4:    1003995     43403         2     1151892     1106028    (51.02%) 
[07/03 15:38:48   1015s] (I)      Layer  5:     864534     22587       144     1019789      956056    (51.61%) 
[07/03 15:38:48   1015s] (I)      Layer  6:     137303        30        22      176887      112237    (61.18%) 
[07/03 15:38:48   1015s] (I)      Layer  7:     116908        18         6      124626      112476    (52.56%) 
[07/03 15:38:48   1015s] (I)      Total:       4300160    372351       374     4332272     4661479    (48.17%) 
[07/03 15:38:48   1015s] (I)      
[07/03 15:38:48   1015s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:38:48   1015s] [NR-eGR]                        OverCon           OverCon           OverCon            
[07/03 15:38:48   1015s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[07/03 15:38:48   1015s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[07/03 15:38:48   1015s] [NR-eGR] --------------------------------------------------------------------------------
[07/03 15:38:48   1015s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:38:48   1015s] [NR-eGR]  Metal2 ( 2)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:38:48   1015s] [NR-eGR]  Metal3 ( 3)        55( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[07/03 15:38:48   1015s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:38:48   1015s] [NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[07/03 15:38:48   1015s] [NR-eGR] TopMetal1 ( 6)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[07/03 15:38:48   1015s] [NR-eGR] TopMetal2 ( 7)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[07/03 15:38:48   1015s] [NR-eGR] --------------------------------------------------------------------------------
[07/03 15:38:48   1015s] [NR-eGR]        Total       117( 0.02%)         1( 0.00%)         1( 0.00%)   ( 0.02%) 
[07/03 15:38:48   1015s] [NR-eGR] 
[07/03 15:38:48   1015s] (I)      Finished Global Routing ( CPU: 3.12 sec, Real: 2.90 sec, Curr Mem: 3.91 MB )
[07/03 15:38:48   1015s] (I)      Updating congestion map
[07/03 15:38:48   1015s] (I)      total 2D Cap : 4310824 = (2460161 H, 1850663 V)
[07/03 15:38:48   1015s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 15:38:48   1015s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.77 sec, Real: 4.91 sec, Curr Mem: 3.90 MB )
[07/03 15:38:48   1015s] Early Global Route congestion estimation runtime: 4.97 seconds, mem = 4170.3M
[07/03 15:38:48   1015s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:4.809, REAL:4.973, MEM:4170.3M, EPOCH TIME: 1751571528.337883
[07/03 15:38:48   1015s] OPERPROF: Starting HotSpotCal at level 1, MEM:4170.3M, EPOCH TIME: 1751571528.419232
[07/03 15:38:48   1015s] [hotspot] +------------+---------------+---------------+
[07/03 15:38:48   1015s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 15:38:48   1015s] [hotspot] +------------+---------------+---------------+
[07/03 15:38:48   1015s] [hotspot] | normalized |          0.00 |          0.00 |
[07/03 15:38:48   1015s] [hotspot] +------------+---------------+---------------+
[07/03 15:38:48   1015s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 15:38:48   1015s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 15:38:48   1015s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.079, REAL:0.156, MEM:4170.3M, EPOCH TIME: 1751571528.575701
[07/03 15:38:48   1015s] 
[07/03 15:38:48   1015s] === incrementalPlace Internal Loop 1 ===
[07/03 15:38:48   1015s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 15:38:48   1015s] UM:*                                                                   incrNP_iter_start
[07/03 15:38:48   1015s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/03 15:38:48   1015s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4170.3M, EPOCH TIME: 1751571528.852260
[07/03 15:38:48   1015s] Processing tracks to init pin-track alignment.
[07/03 15:38:48   1015s] z: 1, totalTracks: 1
[07/03 15:38:48   1015s] z: 3, totalTracks: 1
[07/03 15:38:48   1015s] z: 5, totalTracks: 1
[07/03 15:38:48   1015s] z: 7, totalTracks: 1
[07/03 15:38:48   1015s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:38:49   1015s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4170.3M, EPOCH TIME: 1751571529.004804
[07/03 15:38:49   1015s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:49   1015s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:38:49   1015s] 
[07/03 15:38:49   1015s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:38:49   1015s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:38:49   1015s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.128, REAL:0.136, MEM:4170.3M, EPOCH TIME: 1751571529.140427
[07/03 15:38:49   1015s] OPERPROF:   Starting post-place ADS at level 2, MEM:4170.3M, EPOCH TIME: 1751571529.140716
[07/03 15:38:49   1016s] ADSU 0.591 -> 0.592. site 601265.000 -> 601139.000. GS 30.240
[07/03 15:38:49   1016s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.267, REAL:0.301, MEM:4170.3M, EPOCH TIME: 1751571529.441447
[07/03 15:38:49   1016s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4170.3M, EPOCH TIME: 1751571529.479199
[07/03 15:38:49   1016s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4170.3M, EPOCH TIME: 1751571529.483715
[07/03 15:38:49   1016s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4170.3M, EPOCH TIME: 1751571529.483878
[07/03 15:38:49   1016s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.040, REAL:0.054, MEM:4170.3M, EPOCH TIME: 1751571529.532798
[07/03 15:38:49   1016s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4170.3M, EPOCH TIME: 1751571529.593440
[07/03 15:38:49   1016s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.024, REAL:0.029, MEM:4170.3M, EPOCH TIME: 1751571529.622007
[07/03 15:38:49   1016s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4170.3M, EPOCH TIME: 1751571529.628752
[07/03 15:38:49   1016s] no activity file in design. spp won't run.
[07/03 15:38:49   1016s] [spp] 0
[07/03 15:38:49   1016s] [adp] 0:1:1:3
[07/03 15:38:49   1016s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.019, REAL:0.019, MEM:4170.3M, EPOCH TIME: 1751571529.647898
[07/03 15:38:49   1016s] SP #FI/SF FL/PI 0/0 34071/0
[07/03 15:38:49   1016s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.691, REAL:0.819, MEM:4170.3M, EPOCH TIME: 1751571529.670811
[07/03 15:38:49   1016s] PP off. flexM 0
[07/03 15:38:49   1016s] OPERPROF: Starting CDPad at level 1, MEM:4170.3M, EPOCH TIME: 1751571529.739990
[07/03 15:38:49   1016s] 3DP is on.
[07/03 15:38:49   1016s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[07/03 15:38:49   1016s] design sh 0.064. rd 0.200
[07/03 15:38:49   1016s] design sh 0.064. rd 0.200
[07/03 15:38:49   1016s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/03 15:38:49   1016s] design sh 0.062. rd 0.200
[07/03 15:38:50   1017s] CDPadU 0.715 -> 0.659. R=0.591, N=34071, GS=3.780
[07/03 15:38:50   1017s] OPERPROF: Finished CDPad at level 1, CPU:1.413, REAL:1.202, MEM:4170.3M, EPOCH TIME: 1751571530.941726
[07/03 15:38:50   1017s] OPERPROF: Starting InitSKP at level 1, MEM:4170.3M, EPOCH TIME: 1751571530.941947
[07/03 15:38:50   1017s] no activity file in design. spp won't run.
[07/03 15:38:58   1028s] no activity file in design. spp won't run.
[07/03 15:39:10   1043s] *** Finished SKP initialization (cpu=0:00:25.8, real=0:00:20.0)***
[07/03 15:39:10   1043s] OPERPROF: Finished InitSKP at level 1, CPU:25.785, REAL:19.085, MEM:4202.3M, EPOCH TIME: 1751571550.027146
[07/03 15:39:10   1043s] NP #FI/FS/SF FL/PI: 0/84/0 34071/0
[07/03 15:39:10   1044s] no activity file in design. spp won't run.
[07/03 15:39:10   1044s] 
[07/03 15:39:10   1044s] AB Est...
[07/03 15:39:10   1044s] OPERPROF: Starting NP-Place at level 1, MEM:4202.3M, EPOCH TIME: 1751571550.572104
[07/03 15:39:11   1044s] OPERPROF: Finished NP-Place at level 1, CPU:0.339, REAL:0.890, MEM:4252.2M, EPOCH TIME: 1751571551.462528
[07/03 15:39:11   1044s] Iteration  4: Skipped, with CDP Off
[07/03 15:39:11   1044s] 
[07/03 15:39:11   1044s] AB Est...
[07/03 15:39:11   1044s] OPERPROF: Starting NP-Place at level 1, MEM:4268.2M, EPOCH TIME: 1751571551.592280
[07/03 15:39:11   1044s] OPERPROF: Finished NP-Place at level 1, CPU:0.240, REAL:0.197, MEM:4252.2M, EPOCH TIME: 1751571551.789561
[07/03 15:39:11   1045s] Iteration  5: Skipped, with CDP Off
[07/03 15:39:11   1045s] 
[07/03 15:39:11   1045s] AB Est...
[07/03 15:39:11   1045s] OPERPROF: Starting NP-Place at level 1, MEM:4268.2M, EPOCH TIME: 1751571551.936067
[07/03 15:39:12   1045s] OPERPROF: Finished NP-Place at level 1, CPU:0.261, REAL:0.188, MEM:4252.2M, EPOCH TIME: 1751571552.123903
[07/03 15:39:12   1045s] Iteration  6: Skipped, with CDP Off
[07/03 15:39:12   1046s] OPERPROF: Starting NP-Place at level 1, MEM:4284.2M, EPOCH TIME: 1751571552.773778
[07/03 15:39:12   1046s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4889160020.
[07/03 15:39:16   1049s] SKP will use view:
[07/03 15:39:16   1049s]   WORST_CASE
[07/03 15:39:30   1067s] Iteration  7: Total net bbox = 7.311e+05 (3.56e+05 3.75e+05)
[07/03 15:39:30   1067s]               Est.  stn bbox = 1.026e+06 (5.03e+05 5.23e+05)
[07/03 15:39:30   1067s]               cpu = 0:00:21.7 real = 0:00:18.0 mem = 4380.2M
[07/03 15:39:30   1067s] OPERPROF: Finished NP-Place at level 1, CPU:21.847, REAL:18.060, MEM:4380.2M, EPOCH TIME: 1751571570.834077
[07/03 15:39:31   1068s] no activity file in design. spp won't run.
[07/03 15:39:31   1068s] NP #FI/FS/SF FL/PI: 0/84/0 34071/0
[07/03 15:39:31   1068s] no activity file in design. spp won't run.
[07/03 15:39:32   1069s] OPERPROF: Starting NP-Place at level 1, MEM:4348.2M, EPOCH TIME: 1751571572.017190
[07/03 15:39:32   1069s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4847d74020.
[07/03 15:39:59   1105s] Iteration  8: Total net bbox = 7.787e+05 (3.77e+05 4.01e+05)
[07/03 15:39:59   1105s]               Est.  stn bbox = 1.082e+06 (5.27e+05 5.55e+05)
[07/03 15:39:59   1105s]               cpu = 0:00:36.4 real = 0:00:27.0 mem = 4380.2M
[07/03 15:39:59   1105s] OPERPROF: Finished NP-Place at level 1, CPU:36.547, REAL:27.139, MEM:4380.2M, EPOCH TIME: 1751571599.155852
[07/03 15:39:59   1106s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[07/03 15:39:59   1106s] MH legal: No MH instances from GP
[07/03 15:39:59   1106s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/03 15:39:59   1106s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4348.2M, DRC: 0)
[07/03 15:39:59   1106s] no activity file in design. spp won't run.
[07/03 15:39:59   1106s] NP #FI/FS/SF FL/PI: 0/84/0 34071/0
[07/03 15:39:59   1106s] no activity file in design. spp won't run.
[07/03 15:40:00   1106s] OPERPROF: Starting NP-Place at level 1, MEM:4348.2M, EPOCH TIME: 1751571600.296704
[07/03 15:40:00   1106s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48480ae020.
[07/03 15:40:23   1140s] Iteration  9: Total net bbox = 8.192e+05 (3.99e+05 4.20e+05)
[07/03 15:40:23   1140s]               Est.  stn bbox = 1.124e+06 (5.50e+05 5.75e+05)
[07/03 15:40:23   1140s]               cpu = 0:00:33.8 real = 0:00:23.0 mem = 4380.2M
[07/03 15:40:23   1140s] OPERPROF: Finished NP-Place at level 1, CPU:33.884, REAL:22.775, MEM:4380.2M, EPOCH TIME: 1751571623.071999
[07/03 15:40:23   1140s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[07/03 15:40:23   1140s] MH legal: No MH instances from GP
[07/03 15:40:23   1140s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/03 15:40:23   1140s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4348.2M, DRC: 0)
[07/03 15:40:23   1140s] no activity file in design. spp won't run.
[07/03 15:40:23   1140s] NP #FI/FS/SF FL/PI: 0/84/0 34071/0
[07/03 15:40:23   1141s] no activity file in design. spp won't run.
[07/03 15:40:23   1141s] OPERPROF: Starting NP-Place at level 1, MEM:4348.2M, EPOCH TIME: 1751571623.643653
[07/03 15:40:23   1141s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : 0x7f484805e020.
[07/03 15:40:23   1141s] Starting Early Global Route supply map. mem = 4348.2M
[07/03 15:40:23   1141s] (I)      Initializing eGR engine (regular)
[07/03 15:40:23   1141s] Set min layer with default ( 2 )
[07/03 15:40:23   1141s] Set max layer with default ( 127 )
[07/03 15:40:23   1141s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:40:23   1141s] Min route layer (adjusted) = 2
[07/03 15:40:23   1141s] Max route layer (adjusted) = 7
[07/03 15:40:23   1141s] (I)      clean place blk overflow:
[07/03 15:40:23   1141s] (I)      H : enabled 1.00 0
[07/03 15:40:23   1141s] (I)      V : enabled 1.00 0
[07/03 15:40:23   1141s] (I)      Initializing eGR engine (regular)
[07/03 15:40:23   1141s] Set min layer with default ( 2 )
[07/03 15:40:23   1141s] Set max layer with default ( 127 )
[07/03 15:40:23   1141s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:40:23   1141s] Min route layer (adjusted) = 2
[07/03 15:40:23   1141s] Max route layer (adjusted) = 7
[07/03 15:40:23   1141s] (I)      clean place blk overflow:
[07/03 15:40:23   1141s] (I)      H : enabled 1.00 0
[07/03 15:40:23   1141s] (I)      V : enabled 1.00 0
[07/03 15:40:23   1141s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.22 MB )
[07/03 15:40:23   1141s] (I)      Running eGR Regular flow
[07/03 15:40:23   1141s] (I)      # wire layers (front) : 8
[07/03 15:40:23   1141s] (I)      # wire layers (back)  : 0
[07/03 15:40:23   1141s] (I)      min wire layer : 1
[07/03 15:40:23   1141s] (I)      max wire layer : 7
[07/03 15:40:23   1141s] (I)      # cut layers (front) : 7
[07/03 15:40:23   1141s] (I)      # cut layers (back)  : 0
[07/03 15:40:23   1141s] (I)      min cut layer : 1
[07/03 15:40:23   1141s] (I)      max cut layer : 6
[07/03 15:40:23   1141s] (I)      ================================= Layers =================================
[07/03 15:40:23   1141s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:40:23   1141s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:40:23   1141s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:40:23   1141s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:40:23   1141s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:40:23   1141s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:40:23   1141s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:40:23   1141s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:40:23   1141s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:40:23   1141s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:40:23   1141s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:40:23   1141s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:40:23   1141s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:40:23   1141s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:40:23   1141s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:40:23   1141s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:40:23   1141s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:40:23   1141s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:40:23   1141s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:40:23   1141s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:40:23   1141s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:40:23   1141s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:40:23   1141s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:40:23   1141s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:40:25   1142s] Finished Early Global Route supply map. mem = 4404.1M
[07/03 15:42:24   1348s] Iteration 10: Total net bbox = 8.969e+05 (4.40e+05 4.57e+05)
[07/03 15:42:24   1348s]               Est.  stn bbox = 1.199e+06 (5.90e+05 6.09e+05)
[07/03 15:42:24   1348s]               cpu = 0:03:27 real = 0:02:01 mem = 4436.1M
[07/03 15:42:24   1348s] OPERPROF: Finished NP-Place at level 1, CPU:206.890, REAL:120.745, MEM:4436.1M, EPOCH TIME: 1751571744.389106
[07/03 15:42:24   1348s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[07/03 15:42:24   1348s] MH legal: No MH instances from GP
[07/03 15:42:24   1348s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/03 15:42:24   1348s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4404.1M, DRC: 0)
[07/03 15:42:24   1348s] no activity file in design. spp won't run.
[07/03 15:42:24   1348s] NP #FI/FS/SF FL/PI: 0/84/0 34071/0
[07/03 15:42:24   1348s] no activity file in design. spp won't run.
[07/03 15:42:24   1349s] OPERPROF: Starting NP-Place at level 1, MEM:4404.1M, EPOCH TIME: 1751571744.978930
[07/03 15:42:25   1349s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4854728020.
[07/03 15:42:25   1349s] GP RA stats: MHOnly 0 nrInst 34071 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/03 15:42:36   1367s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4468.1M, EPOCH TIME: 1751571756.075252
[07/03 15:42:36   1367s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4468.1M, EPOCH TIME: 1751571756.075429
[07/03 15:42:36   1367s] Iteration 11: Total net bbox = 9.088e+05 (4.48e+05 4.61e+05)
[07/03 15:42:36   1367s]               Est.  stn bbox = 1.208e+06 (5.95e+05 6.13e+05)
[07/03 15:42:36   1367s]               cpu = 0:00:17.8 real = 0:00:11.0 mem = 4468.1M
[07/03 15:42:36   1367s] OPERPROF: Finished NP-Place at level 1, CPU:17.913, REAL:11.127, MEM:4436.1M, EPOCH TIME: 1751571756.106013
[07/03 15:42:36   1367s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[07/03 15:42:36   1367s] MH legal: No MH instances from GP
[07/03 15:42:36   1367s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/03 15:42:36   1367s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4404.1M, DRC: 0)
[07/03 15:42:36   1367s] Move report: Timing Driven Placement moves 34071 insts, mean move: 27.50 um, max move: 462.30 um 
[07/03 15:42:36   1367s] 	Max move on inst (cbx_2__0_/mux_top_ipin_7/sg13g2_inv_4_0_): (443.72, 493.46) --> (660.31, 739.17)
[07/03 15:42:36   1367s] no activity file in design. spp won't run.
[07/03 15:42:36   1367s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4404.1M, EPOCH TIME: 1751571756.395961
[07/03 15:42:36   1367s] Saved padding area to DB
[07/03 15:42:36   1367s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4404.1M, EPOCH TIME: 1751571756.435196
[07/03 15:42:36   1367s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.022, REAL:0.030, MEM:4404.1M, EPOCH TIME: 1751571756.465317
[07/03 15:42:36   1367s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4404.1M, EPOCH TIME: 1751571756.507610
[07/03 15:42:36   1367s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/03 15:42:36   1367s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.025, REAL:0.063, MEM:4404.1M, EPOCH TIME: 1751571756.570606
[07/03 15:42:36   1367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:36   1367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:36   1367s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.130, REAL:0.189, MEM:4404.1M, EPOCH TIME: 1751571756.585172
[07/03 15:42:36   1367s] 
[07/03 15:42:36   1367s] Finished Incremental Placement (cpu=0:05:52, real=0:03:48, mem=4404.1M)
[07/03 15:42:36   1367s] Begin: Reorder Scan Chains
[07/03 15:42:36   1367s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/03 15:42:36   1367s] Type 'man IMPSP-9025' for more detail.
[07/03 15:42:36   1367s] End: Reorder Scan Chains
[07/03 15:42:36   1367s] CongRepair sets shifter mode to gplace
[07/03 15:42:36   1367s] TDRefine: refinePlace mode is spiral
[07/03 15:42:36   1367s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4404.1M, EPOCH TIME: 1751571756.612354
[07/03 15:42:36   1367s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4404.1M, EPOCH TIME: 1751571756.612626
[07/03 15:42:36   1367s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4404.1M, EPOCH TIME: 1751571756.612726
[07/03 15:42:36   1367s] Processing tracks to init pin-track alignment.
[07/03 15:42:36   1367s] z: 1, totalTracks: 1
[07/03 15:42:36   1367s] z: 3, totalTracks: 1
[07/03 15:42:36   1367s] z: 5, totalTracks: 1
[07/03 15:42:36   1367s] z: 7, totalTracks: 1
[07/03 15:42:36   1367s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:42:36   1367s] Cell fpga_top LLGs are deleted
[07/03 15:42:36   1367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:36   1367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:36   1367s] # Building fpga_top llgBox search-tree.
[07/03 15:42:36   1367s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4404.1M, EPOCH TIME: 1751571756.696610
[07/03 15:42:36   1367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:36   1367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:36   1367s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4404.1M, EPOCH TIME: 1751571756.704625
[07/03 15:42:36   1367s] Max number of tech site patterns supported in site array is 256.
[07/03 15:42:36   1367s] Core basic site is CoreSite
[07/03 15:42:36   1367s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:42:36   1367s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:42:36   1367s] Fast DP-INIT is on for default
[07/03 15:42:36   1367s] Keep-away cache is enable on metals: 1-7
[07/03 15:42:36   1367s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:42:36   1367s] Atter site array init, number of instance map data is 0.
[07/03 15:42:36   1367s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.109, REAL:0.142, MEM:4404.1M, EPOCH TIME: 1751571756.846393
[07/03 15:42:36   1367s] 
[07/03 15:42:36   1367s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:42:36   1367s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:42:36   1367s] OPERPROF:         Starting CMU at level 5, MEM:4404.1M, EPOCH TIME: 1751571756.858758
[07/03 15:42:36   1367s] OPERPROF:         Finished CMU at level 5, CPU:0.075, REAL:0.080, MEM:4404.1M, EPOCH TIME: 1751571756.938561
[07/03 15:42:36   1367s] 
[07/03 15:42:36   1367s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:42:36   1367s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.211, REAL:0.251, MEM:4404.1M, EPOCH TIME: 1751571756.947976
[07/03 15:42:36   1367s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4404.1M, EPOCH TIME: 1751571756.948148
[07/03 15:42:36   1367s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4404.1M, EPOCH TIME: 1751571756.948443
[07/03 15:42:36   1367s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4404.1MB).
[07/03 15:42:36   1367s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.299, REAL:0.348, MEM:4404.1M, EPOCH TIME: 1751571756.961006
[07/03 15:42:36   1367s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.299, REAL:0.349, MEM:4404.1M, EPOCH TIME: 1751571756.961152
[07/03 15:42:36   1367s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:42:36   1367s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.2
[07/03 15:42:36   1367s] OPERPROF:   Starting Refine-Place at level 2, MEM:4404.1M, EPOCH TIME: 1751571756.978318
[07/03 15:42:36   1367s] *** Starting refinePlace (0:22:52 mem=4404.1M) ***
[07/03 15:42:37   1367s] Total net bbox length = 9.473e+05 (4.830e+05 4.643e+05) (ext = 6.365e+04)
[07/03 15:42:37   1367s] 
[07/03 15:42:37   1367s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:42:37   1367s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:42:37   1368s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:42:37   1368s] Set min layer with default ( 2 )
[07/03 15:42:37   1368s] Set max layer with default ( 127 )
[07/03 15:42:37   1368s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:42:37   1368s] Min route layer (adjusted) = 2
[07/03 15:42:37   1368s] Max route layer (adjusted) = 7
[07/03 15:42:37   1368s] Set min layer with default ( 2 )
[07/03 15:42:37   1368s] Set max layer with default ( 127 )
[07/03 15:42:37   1368s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:42:37   1368s] Min route layer (adjusted) = 2
[07/03 15:42:37   1368s] Max route layer (adjusted) = 7
[07/03 15:42:37   1368s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4404.1M, EPOCH TIME: 1751571757.255231
[07/03 15:42:37   1368s] Starting refinePlace ...
[07/03 15:42:37   1368s] Set min layer with default ( 2 )
[07/03 15:42:37   1368s] Set max layer with default ( 127 )
[07/03 15:42:37   1368s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:42:37   1368s] Min route layer (adjusted) = 2
[07/03 15:42:37   1368s] Max route layer (adjusted) = 7
[07/03 15:42:37   1368s] Set min layer with default ( 2 )
[07/03 15:42:37   1368s] Set max layer with default ( 127 )
[07/03 15:42:37   1368s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:42:37   1368s] Min route layer (adjusted) = 2
[07/03 15:42:37   1368s] Max route layer (adjusted) = 7
[07/03 15:42:37   1368s] DDP initSite1 nrRow 287 nrJob 287
[07/03 15:42:37   1368s] DDP markSite nrRow 287 nrJob 287
[07/03 15:42:37   1368s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/03 15:42:37   1368s] ** Cut row section cpu time 0:00:00.0.
[07/03 15:42:37   1368s]  ** Cut row section real time 0:00:00.0.
[07/03 15:42:37   1368s]    Spread Effort: high, pre-route mode, useDDP on.
[07/03 15:42:38   1370s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:01.0, mem=4372.1MB) @(0:22:52 - 0:22:54).
[07/03 15:42:38   1370s] Move report: preRPlace moves 34071 insts, mean move: 0.38 um, max move: 6.84 um 
[07/03 15:42:38   1370s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_9_/g6): (810.61, 1356.81) --> (811.40, 1362.86)
[07/03 15:42:38   1370s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/03 15:42:38   1370s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4372.1M, EPOCH TIME: 1751571758.838715
[07/03 15:42:39   1370s] Tweakage: fix icg 0, fix clk 0.
[07/03 15:42:39   1370s] Tweakage: density cost 0, scale 0.4.
[07/03 15:42:39   1370s] Tweakage: activity cost 0, scale 1.0.
[07/03 15:42:39   1370s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4420.0M, EPOCH TIME: 1751571759.011683
[07/03 15:42:39   1370s] Cut to 3 partitions.
[07/03 15:42:39   1370s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4420.0M, EPOCH TIME: 1751571759.054035
[07/03 15:42:39   1370s] Tweakage perm 3390 insts, flip 13281 insts.
[07/03 15:42:39   1371s] Tweakage perm 1611 insts, flip 2117 insts.
[07/03 15:42:39   1371s] Tweakage perm 484 insts, flip 425 insts.
[07/03 15:42:40   1372s] Tweakage perm 66 insts, flip 62 insts.
[07/03 15:42:41   1373s] Tweakage perm 542 insts, flip 2087 insts.
[07/03 15:42:41   1374s] Tweakage perm 62 insts, flip 147 insts.
[07/03 15:42:41   1374s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:4.354, REAL:2.795, MEM:4420.0M, EPOCH TIME: 1751571761.848949
[07/03 15:42:41   1374s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:4.400, REAL:2.843, MEM:4420.0M, EPOCH TIME: 1751571761.855148
[07/03 15:42:41   1374s] Cleanup congestion map
[07/03 15:42:41   1374s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:4.555, REAL:3.034, MEM:4420.0M, EPOCH TIME: 1751571761.872515
[07/03 15:42:41   1374s] Move report: Congestion aware Tweak moves 6856 insts, mean move: 6.91 um, max move: 49.92 um 
[07/03 15:42:41   1374s] 	Max move on inst (grid_io_right_3__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/g6): (1378.28, 512.36) --> (1428.20, 512.36)
[07/03 15:42:41   1374s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:04.6, real=0:00:03.0, mem=4420.0mb) @(0:22:54 - 0:22:59).
[07/03 15:42:41   1374s] Cleanup congestion map
[07/03 15:42:42   1375s] 
[07/03 15:42:42   1375s]  === Spiral for Logical I: (movable: 34071) ===
[07/03 15:42:42   1375s] 
[07/03 15:42:42   1375s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 15:42:42   1375s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f4822343f40.
[07/03 15:42:42   1375s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 3 thread pools are available.
[07/03 15:42:43   1377s] 
[07/03 15:42:43   1377s]  Legalizing fenced HInst  with 8 physical insts
[07/03 15:42:43   1377s] 
[07/03 15:42:43   1377s]  Info: 0 filler has been deleted!
[07/03 15:42:43   1377s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 15:42:43   1377s] [CPU] RefinePlace/Spiral (cpu=0:00:01.2, real=0:00:01.0)
[07/03 15:42:43   1377s] [CPU] RefinePlace/Commit (cpu=0:00:01.6, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.6, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:42:43   1377s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:02.0, mem=4516.0MB) @(0:22:59 - 0:23:02).
[07/03 15:42:43   1377s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:42:43   1377s] Move report: Detail placement moves 34071 insts, mean move: 1.73 um, max move: 49.96 um 
[07/03 15:42:43   1377s] 	Max move on inst (grid_io_right_3__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/g6): (1378.24, 512.36) --> (1428.20, 512.36)
[07/03 15:42:43   1377s] 	Runtime: CPU: 0:00:09.8 REAL: 0:00:06.0 MEM: 4516.0MB
[07/03 15:42:43   1377s] Statistics of distance of Instance movement in refine placement:
[07/03 15:42:43   1377s]   maximum (X+Y) =        49.96 um
[07/03 15:42:43   1377s]   inst (grid_io_right_3__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/g6) with max move: (1378.24, 512.362) -> (1428.2, 512.36)
[07/03 15:42:43   1377s]   mean    (X+Y) =         1.73 um
[07/03 15:42:43   1377s] Summary Report:
[07/03 15:42:43   1377s] Instances move: 34071 (out of 34071 movable)
[07/03 15:42:43   1377s] Instances flipped: 0
[07/03 15:42:43   1377s] Mean displacement: 1.73 um
[07/03 15:42:43   1377s] Max displacement: 49.96 um (Instance: grid_io_right_3__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/g6) (1378.24, 512.362) -> (1428.2, 512.36)
[07/03 15:42:43   1377s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/03 15:42:43   1377s] 	Violation at original loc: Overlapping with other instance
[07/03 15:42:43   1377s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:42:43   1377s] Total instances moved : 34071
[07/03 15:42:43   1377s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:9.826, REAL:6.735, MEM:4516.0M, EPOCH TIME: 1751571763.989879
[07/03 15:42:44   1378s] Total net bbox length = 8.776e+05 (4.143e+05 4.633e+05) (ext = 6.498e+04)
[07/03 15:42:44   1378s] Runtime: CPU: 0:00:10.1 REAL: 0:00:07.0 MEM: 4516.0MB
[07/03 15:42:44   1378s] [CPU] RefinePlace/total (cpu=0:00:10.1, real=0:00:07.0, mem=4516.0MB) @(0:22:52 - 0:23:02).
[07/03 15:42:44   1378s] *** Finished refinePlace (0:23:02 mem=4516.0M) ***
[07/03 15:42:44   1378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.2
[07/03 15:42:44   1378s] OPERPROF:   Finished Refine-Place at level 2, CPU:10.127, REAL:7.081, MEM:4516.0M, EPOCH TIME: 1751571764.059717
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 49.96 um
RPlace-Summary:     Max move: inst grid_io_right_3__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/g6 cell sg13g2_inv_1 loc (1378.24, 512.36) -> (1428.20, 512.36)
RPlace-Summary:     Average move dist: 1.73
RPlace-Summary:     Number of inst moved: 34071
RPlace-Summary:     Number of movable inst: 34071
[07/03 15:42:44   1378s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:42:44   1378s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4516.0M, EPOCH TIME: 1751571764.065188
[07/03 15:42:44   1378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 15:42:44   1378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:44   1378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:44   1378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:44   1378s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.222, REAL:0.195, MEM:4532.0M, EPOCH TIME: 1751571764.260403
[07/03 15:42:44   1378s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:10.660, REAL:7.648, MEM:4532.0M, EPOCH TIME: 1751571764.260802
[07/03 15:42:44   1378s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4532.0M, EPOCH TIME: 1751571764.263868
[07/03 15:42:44   1378s] Starting Early Global Route congestion estimation: mem = 4532.0M
[07/03 15:42:44   1378s] (I)      Initializing eGR engine (regular)
[07/03 15:42:44   1378s] Set min layer with default ( 2 )
[07/03 15:42:44   1378s] Set max layer with default ( 127 )
[07/03 15:42:44   1378s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:42:44   1378s] Min route layer (adjusted) = 2
[07/03 15:42:44   1378s] Max route layer (adjusted) = 7
[07/03 15:42:44   1378s] (I)      clean place blk overflow:
[07/03 15:42:44   1378s] (I)      H : enabled 1.00 0
[07/03 15:42:44   1378s] (I)      V : enabled 1.00 0
[07/03 15:42:44   1378s] (I)      Initializing eGR engine (regular)
[07/03 15:42:44   1378s] Set min layer with default ( 2 )
[07/03 15:42:44   1378s] Set max layer with default ( 127 )
[07/03 15:42:44   1378s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:42:44   1378s] Min route layer (adjusted) = 2
[07/03 15:42:44   1378s] Max route layer (adjusted) = 7
[07/03 15:42:44   1378s] (I)      clean place blk overflow:
[07/03 15:42:44   1378s] (I)      H : enabled 1.00 0
[07/03 15:42:44   1378s] (I)      V : enabled 1.00 0
[07/03 15:42:44   1378s] (I)      Started Early Global Route kernel ( Curr Mem: 4.17 MB )
[07/03 15:42:44   1378s] (I)      Running eGR Regular flow
[07/03 15:42:44   1378s] (I)      # wire layers (front) : 8
[07/03 15:42:44   1378s] (I)      # wire layers (back)  : 0
[07/03 15:42:44   1378s] (I)      min wire layer : 1
[07/03 15:42:44   1378s] (I)      max wire layer : 7
[07/03 15:42:44   1378s] (I)      # cut layers (front) : 7
[07/03 15:42:44   1378s] (I)      # cut layers (back)  : 0
[07/03 15:42:44   1378s] (I)      min cut layer : 1
[07/03 15:42:44   1378s] (I)      max cut layer : 6
[07/03 15:42:44   1378s] (I)      ================================= Layers =================================
[07/03 15:42:44   1378s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:42:44   1378s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:42:44   1378s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:42:44   1378s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:42:44   1378s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:42:44   1378s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:42:44   1378s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:42:44   1378s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:42:44   1378s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:42:44   1378s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:42:44   1378s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:42:44   1378s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:42:44   1378s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:42:44   1378s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:42:44   1378s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:42:44   1378s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:42:44   1378s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:42:44   1378s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:42:44   1378s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:42:44   1378s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:42:44   1378s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:42:44   1378s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:42:44   1378s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:42:44   1378s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:42:44   1378s] (I)      Started Import and model ( Curr Mem: 4.17 MB )
[07/03 15:42:44   1378s] (I)      == Non-default Options ==
[07/03 15:42:44   1378s] (I)      Maximum routing layer                              : 7
[07/03 15:42:44   1378s] (I)      Top routing layer                                  : 7
[07/03 15:42:44   1378s] (I)      Number of threads                                  : 2
[07/03 15:42:44   1378s] (I)      Route tie net to shape                             : auto
[07/03 15:42:44   1378s] (I)      Use non-blocking free Dbs wires                    : false
[07/03 15:42:44   1378s] (I)      Method to set GCell size                           : row
[07/03 15:42:44   1378s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:42:44   1378s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:42:44   1378s] (I)      ============== Pin Summary ==============
[07/03 15:42:44   1378s] (I)      +-------+--------+---------+------------+
[07/03 15:42:44   1378s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:42:44   1378s] (I)      +-------+--------+---------+------------+
[07/03 15:42:44   1378s] (I)      |     1 | 115465 |   95.32 |        Pin |
[07/03 15:42:44   1378s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 15:42:44   1378s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:42:44   1378s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:42:44   1378s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:42:44   1378s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:42:44   1378s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:42:44   1378s] (I)      +-------+--------+---------+------------+
[07/03 15:42:44   1378s] (I)      Custom ignore net properties:
[07/03 15:42:44   1378s] (I)      1 : NotLegal
[07/03 15:42:44   1378s] (I)      Default ignore net properties:
[07/03 15:42:44   1378s] (I)      1 : Special
[07/03 15:42:44   1378s] (I)      2 : Analog
[07/03 15:42:44   1378s] (I)      3 : Fixed
[07/03 15:42:44   1378s] (I)      4 : Skipped
[07/03 15:42:44   1378s] (I)      5 : MixedSignal
[07/03 15:42:44   1378s] (I)      Prerouted net properties:
[07/03 15:42:44   1378s] (I)      1 : NotLegal
[07/03 15:42:44   1378s] (I)      2 : Special
[07/03 15:42:44   1378s] (I)      3 : Analog
[07/03 15:42:44   1378s] (I)      4 : Fixed
[07/03 15:42:44   1378s] (I)      5 : Skipped
[07/03 15:42:44   1378s] (I)      6 : MixedSignal
[07/03 15:42:44   1378s] [NR-eGR] Early global route reroute all routable nets
[07/03 15:42:44   1378s] (I)      Use row-based GCell size
[07/03 15:42:44   1378s] (I)      Use row-based GCell align
[07/03 15:42:44   1378s] (I)      layer 0 area = 90000
[07/03 15:42:44   1378s] (I)      layer 1 area = 144000
[07/03 15:42:44   1378s] (I)      layer 2 area = 144000
[07/03 15:42:44   1378s] (I)      layer 3 area = 144000
[07/03 15:42:44   1378s] (I)      layer 4 area = 144000
[07/03 15:42:44   1378s] (I)      layer 5 area = 0
[07/03 15:42:44   1378s] (I)      layer 6 area = 0
[07/03 15:42:44   1378s] (I)      GCell unit size   : 3780
[07/03 15:42:44   1378s] (I)      GCell multiplier  : 1
[07/03 15:42:44   1378s] (I)      GCell row height  : 3780
[07/03 15:42:44   1378s] (I)      Actual row height : 3780
[07/03 15:42:44   1378s] (I)      GCell align ref   : 425480 425420
[07/03 15:42:44   1378s] [NR-eGR] Track table information for default rule: 
[07/03 15:42:44   1378s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:42:44   1378s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:42:44   1378s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:42:44   1378s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:42:44   1378s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:42:44   1378s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:42:44   1378s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:42:44   1378s] (I)      ================ Default via =================
[07/03 15:42:44   1378s] (I)      +---+-------------------+--------------------+
[07/03 15:42:44   1378s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:42:44   1378s] (I)      +---+-------------------+--------------------+
[07/03 15:42:44   1378s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:42:44   1378s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:42:44   1378s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:42:44   1378s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:42:44   1378s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:42:44   1378s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:42:44   1378s] (I)      +---+-------------------+--------------------+
[07/03 15:42:44   1378s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:42:44   1378s] (I)      Read 29480 PG shapes from cache
[07/03 15:42:44   1378s] [NR-eGR] Read 0 clock shapes
[07/03 15:42:44   1378s] [NR-eGR] Read 0 other shapes
[07/03 15:42:44   1378s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:42:44   1378s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:42:44   1378s] [NR-eGR] #Instance Blockages : 26000
[07/03 15:42:44   1378s] [NR-eGR] #PG Blockages       : 29480
[07/03 15:42:44   1378s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:42:44   1378s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:42:44   1378s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:42:44   1378s] [NR-eGR] #Other Blockages    : 0
[07/03 15:42:44   1378s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:42:44   1378s] [NR-eGR] #prerouted nets         : 0
[07/03 15:42:44   1378s] [NR-eGR] #prerouted special nets : 0
[07/03 15:42:44   1378s] [NR-eGR] #prerouted wires        : 0
[07/03 15:42:44   1378s] [NR-eGR] Read 34205 nets ( ignored 0 )
[07/03 15:42:44   1378s] (I)        Front-side 34205 ( ignored 0 )
[07/03 15:42:44   1378s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:42:44   1378s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:42:44   1378s] (I)      handle routing halo
[07/03 15:42:45   1378s] (I)      Reading macro buffers
[07/03 15:42:45   1378s] (I)      Number of macro buffers: 0
[07/03 15:42:45   1378s] (I)      early_global_route_priority property id does not exist.
[07/03 15:42:45   1378s] (I)      Read Num Blocks=55480  Num Prerouted Wires=0  Num CS=0
[07/03 15:42:45   1379s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 0
[07/03 15:42:45   1379s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 0
[07/03 15:42:45   1379s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 0
[07/03 15:42:45   1379s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 0
[07/03 15:42:45   1379s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:42:45   1379s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:42:45   1379s] (I)      Number of ignored nets                =      0
[07/03 15:42:45   1379s] (I)      Number of connected nets              =      0
[07/03 15:42:45   1379s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:42:45   1379s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:42:45   1379s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:42:45   1379s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:42:45   1379s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:42:45   1379s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:42:45   1379s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:42:45   1379s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/03 15:42:45   1379s] (I)      Ndr track 0 does not exist
[07/03 15:42:45   1379s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:42:45   1379s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:42:45   1379s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:42:45   1379s] (I)      Site width          :   480  (dbu)
[07/03 15:42:45   1379s] (I)      Row height          :  3780  (dbu)
[07/03 15:42:45   1379s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:42:45   1379s] (I)      GCell width         :  3780  (dbu)
[07/03 15:42:45   1379s] (I)      GCell height        :  3780  (dbu)
[07/03 15:42:45   1379s] (I)      Grid                :   491   512     7
[07/03 15:42:45   1379s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:42:45   1379s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:42:45   1379s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:42:45   1379s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:42:45   1379s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:42:45   1379s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:42:45   1379s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:42:45   1379s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:42:45   1379s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:42:45   1379s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:42:45   1379s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:42:45   1379s] (I)      --------------------------------------------------------
[07/03 15:42:45   1379s] 
[07/03 15:42:45   1379s] [NR-eGR] ============ Routing rule table ============
[07/03 15:42:45   1379s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34141
[07/03 15:42:45   1379s] [NR-eGR] ========================================
[07/03 15:42:45   1379s] [NR-eGR] 
[07/03 15:42:45   1379s] (I)      ==== NDR : (Default) ====
[07/03 15:42:45   1379s] (I)      +--------------+--------+
[07/03 15:42:45   1379s] (I)      |           ID |      0 |
[07/03 15:42:45   1379s] (I)      |      Default |    yes |
[07/03 15:42:45   1379s] (I)      |  Clk Special |     no |
[07/03 15:42:45   1379s] (I)      | Hard spacing |     no |
[07/03 15:42:45   1379s] (I)      |    NDR track | (none) |
[07/03 15:42:45   1379s] (I)      |      NDR via | (none) |
[07/03 15:42:45   1379s] (I)      |  Extra space |      0 |
[07/03 15:42:45   1379s] (I)      |      Shields |      0 |
[07/03 15:42:45   1379s] (I)      |   Demand (H) |      1 |
[07/03 15:42:45   1379s] (I)      |   Demand (V) |      1 |
[07/03 15:42:45   1379s] (I)      |        #Nets |  34141 |
[07/03 15:42:45   1379s] (I)      +--------------+--------+
[07/03 15:42:45   1379s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:42:45   1379s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:42:45   1379s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:42:45   1379s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:42:45   1379s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:42:45   1379s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:42:45   1379s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:42:45   1379s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:42:45   1379s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:42:45   1379s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:42:45   1379s] (I)      =============== Blocked Tracks ===============
[07/03 15:42:45   1379s] (I)      +-------+---------+----------+---------------+
[07/03 15:42:45   1379s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:42:45   1379s] (I)      +-------+---------+----------+---------------+
[07/03 15:42:45   1379s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:42:45   1379s] (I)      |     2 | 2262528 |   979960 |        43.31% |
[07/03 15:42:45   1379s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 15:42:45   1379s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 15:42:45   1379s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 15:42:45   1379s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 15:42:45   1379s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 15:42:45   1379s] (I)      +-------+---------+----------+---------------+
[07/03 15:42:45   1379s] (I)      Finished Import and model ( CPU: 0.89 sec, Real: 0.96 sec, Curr Mem: 4.21 MB )
[07/03 15:42:45   1379s] (I)      Reset routing kernel
[07/03 15:42:45   1379s] (I)      Started Global Routing ( Curr Mem: 4.21 MB )
[07/03 15:42:45   1379s] (I)      totalPins=115671  totalGlobalPin=113248 (97.91%)
[07/03 15:42:45   1379s] (I)      ================== Net Group Info ===================
[07/03 15:42:45   1379s] (I)      +----+----------------+--------------+--------------+
[07/03 15:42:45   1379s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:42:45   1379s] (I)      +----+----------------+--------------+--------------+
[07/03 15:42:45   1379s] (I)      |  1 |          34141 |    Metal2(2) | TopMetal2(7) |
[07/03 15:42:45   1379s] (I)      +----+----------------+--------------+--------------+
[07/03 15:42:45   1379s] (I)      total 2D Cap : 4280523 = (2444175 H, 1836348 V)
[07/03 15:42:45   1379s] (I)      total 2D Demand : 2416 = (2416 H, 0 V)
[07/03 15:42:45   1379s] (I)      init route region map
[07/03 15:42:45   1379s] (I)      #blocked GCells = 74401
[07/03 15:42:45   1379s] (I)      #regions = 1031
[07/03 15:42:45   1379s] (I)      init safety region map
[07/03 15:42:45   1379s] (I)      #blocked GCells = 74401
[07/03 15:42:45   1379s] (I)      #regions = 1031
[07/03 15:42:45   1379s] (I)      Adjusted 0 GCells for pin access
[07/03 15:42:45   1379s] [NR-eGR] Layer group 1: route 34141 net(s) in layer range [2, 7]
[07/03 15:42:45   1379s] (I)      
[07/03 15:42:45   1379s] (I)      ============  Phase 1a Route ============
[07/03 15:42:45   1379s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 54
[07/03 15:42:45   1379s] (I)      Usage: 318455 = (159078 H, 159377 V) = (6.51% H, 8.68% V) = (6.013e+05um H, 6.024e+05um V)
[07/03 15:42:46   1380s] (I)      
[07/03 15:42:46   1380s] (I)      ============  Phase 1b Route ============
[07/03 15:42:46   1380s] (I)      Usage: 318463 = (159079 H, 159384 V) = (6.51% H, 8.68% V) = (6.013e+05um H, 6.025e+05um V)
[07/03 15:42:46   1380s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 1.203790e+06um
[07/03 15:42:46   1380s] (I)      Congestion metric : 0.00%H 0.44%V, 0.44%HV
[07/03 15:42:46   1380s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:42:46   1380s] (I)      
[07/03 15:42:46   1380s] (I)      ============  Phase 1c Route ============
[07/03 15:42:46   1380s] (I)      Level2 Grid: 99 x 103
[07/03 15:42:46   1380s] (I)      Usage: 318492 = (159108 H, 159384 V) = (6.51% H, 8.68% V) = (6.014e+05um H, 6.025e+05um V)
[07/03 15:42:46   1380s] (I)      
[07/03 15:42:46   1380s] (I)      ============  Phase 1d Route ============
[07/03 15:42:46   1380s] (I)      Usage: 318494 = (159109 H, 159385 V) = (6.51% H, 8.68% V) = (6.014e+05um H, 6.025e+05um V)
[07/03 15:42:46   1380s] (I)      
[07/03 15:42:46   1380s] (I)      ============  Phase 1e Route ============
[07/03 15:42:46   1380s] (I)      Usage: 318494 = (159109 H, 159385 V) = (6.51% H, 8.68% V) = (6.014e+05um H, 6.025e+05um V)
[07/03 15:42:46   1380s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.203907e+06um
[07/03 15:42:46   1380s] (I)      
[07/03 15:42:46   1380s] (I)      ============  Phase 1l Route ============
[07/03 15:42:46   1381s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 15:42:46   1381s] (I)      Layer  2:    1312229    168310         4      839655     1418265    (37.19%) 
[07/03 15:42:46   1381s] (I)      Layer  3:     865152    139987       201     1019427      956419    (51.59%) 
[07/03 15:42:46   1381s] (I)      Layer  4:    1003995     40309         2     1151892     1106028    (51.02%) 
[07/03 15:42:46   1381s] (I)      Layer  5:     864534     22134       143     1019789      956056    (51.61%) 
[07/03 15:42:46   1381s] (I)      Layer  6:     137303        32        24      176887      112237    (61.18%) 
[07/03 15:42:46   1381s] (I)      Layer  7:     116908        17         5      124626      112476    (52.56%) 
[07/03 15:42:46   1381s] (I)      Total:       4300121    370789       379     4332272     4661479    (48.17%) 
[07/03 15:42:46   1381s] (I)      
[07/03 15:42:46   1381s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:42:46   1381s] [NR-eGR]                        OverCon           OverCon           OverCon            
[07/03 15:42:46   1381s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[07/03 15:42:46   1381s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[07/03 15:42:46   1381s] [NR-eGR] --------------------------------------------------------------------------------
[07/03 15:42:46   1381s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:42:46   1381s] [NR-eGR]  Metal2 ( 2)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:42:46   1381s] [NR-eGR]  Metal3 ( 3)        59( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[07/03 15:42:46   1381s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:42:46   1381s] [NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[07/03 15:42:46   1381s] [NR-eGR] TopMetal1 ( 6)         4( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.01%) 
[07/03 15:42:46   1381s] [NR-eGR] TopMetal2 ( 7)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:42:46   1381s] [NR-eGR] --------------------------------------------------------------------------------
[07/03 15:42:46   1381s] [NR-eGR]        Total       123( 0.02%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[07/03 15:42:46   1381s] [NR-eGR] 
[07/03 15:42:46   1381s] (I)      Finished Global Routing ( CPU: 2.05 sec, Real: 1.66 sec, Curr Mem: 4.23 MB )
[07/03 15:42:46   1381s] (I)      Updating congestion map
[07/03 15:42:47   1381s] (I)      total 2D Cap : 4310766 = (2460103 H, 1850663 V)
[07/03 15:42:47   1381s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 15:42:47   1381s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.12 sec, Real: 2.81 sec, Curr Mem: 4.22 MB )
[07/03 15:42:47   1381s] Early Global Route congestion estimation runtime: 2.89 seconds, mem = 4532.0M
[07/03 15:42:47   1381s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.200, REAL:2.894, MEM:4532.0M, EPOCH TIME: 1751571767.157940
[07/03 15:42:47   1381s] OPERPROF: Starting HotSpotCal at level 1, MEM:4532.0M, EPOCH TIME: 1751571767.158087
[07/03 15:42:47   1381s] [hotspot] +------------+---------------+---------------+
[07/03 15:42:47   1381s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 15:42:47   1381s] [hotspot] +------------+---------------+---------------+
[07/03 15:42:47   1381s] [hotspot] | normalized |          0.00 |          0.00 |
[07/03 15:42:47   1381s] [hotspot] +------------+---------------+---------------+
[07/03 15:42:47   1381s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 15:42:47   1381s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 15:42:47   1381s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.043, MEM:4548.0M, EPOCH TIME: 1751571767.201423
[07/03 15:42:47   1381s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4548.0M, EPOCH TIME: 1751571767.214711
[07/03 15:42:47   1381s] Starting Early Global Route wiring: mem = 4548.0M
[07/03 15:42:47   1381s] (I)      Running track assignment and export wires
[07/03 15:42:47   1381s] (I)      Delete wires for 34141 nets 
[07/03 15:42:47   1381s] (I)      ============= Track Assignment ============
[07/03 15:42:47   1381s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.24 MB )
[07/03 15:42:47   1381s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 15:42:47   1381s] (I)      Run Multi-thread track assignment
[07/03 15:42:47   1382s] (I)      Finished Track Assignment (2T) ( CPU: 0.96 sec, Real: 0.52 sec, Curr Mem: 4.26 MB )
[07/03 15:42:47   1382s] (I)      Started Export ( Curr Mem: 4.26 MB )
[07/03 15:42:48   1382s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 15:42:48   1382s] [NR-eGR] Total eGR-routed clock nets wire length: 49635um, number of vias: 18123
[07/03 15:42:48   1382s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:42:48   1383s] [NR-eGR]                    Length (um)    Vias 
[07/03 15:42:48   1383s] [NR-eGR] ---------------------------------------
[07/03 15:42:48   1383s] [NR-eGR]  Metal1     (1V)             0  110068 
[07/03 15:42:48   1383s] [NR-eGR]  Metal2     (2H)        478555  176095 
[07/03 15:42:48   1383s] [NR-eGR]  Metal3     (3V)        539342    7876 
[07/03 15:42:48   1383s] [NR-eGR]  Metal4     (4H)        149382    2997 
[07/03 15:42:48   1383s] [NR-eGR]  Metal5     (5V)         84146      20 
[07/03 15:42:48   1383s] [NR-eGR]  TopMetal1  (6H)            21       6 
[07/03 15:42:48   1383s] [NR-eGR]  TopMetal2  (7V)            73       0 
[07/03 15:42:48   1383s] [NR-eGR] ---------------------------------------
[07/03 15:42:48   1383s] [NR-eGR]             Total      1251518  297062 
[07/03 15:42:48   1383s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:42:48   1383s] [NR-eGR] Total half perimeter of net bounding box: 877644um
[07/03 15:42:48   1383s] [NR-eGR] Total length: 1251518um, number of vias: 297062
[07/03 15:42:48   1383s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:42:48   1383s] (I)      == Layer wire length by net rule ==
[07/03 15:42:48   1383s] (I)                           Default 
[07/03 15:42:48   1383s] (I)      -----------------------------
[07/03 15:42:48   1383s] (I)       Metal1     (1V)         0um 
[07/03 15:42:48   1383s] (I)       Metal2     (2H)    478555um 
[07/03 15:42:48   1383s] (I)       Metal3     (3V)    539342um 
[07/03 15:42:48   1383s] (I)       Metal4     (4H)    149382um 
[07/03 15:42:48   1383s] (I)       Metal5     (5V)     84146um 
[07/03 15:42:48   1383s] (I)       TopMetal1  (6H)        21um 
[07/03 15:42:48   1383s] (I)       TopMetal2  (7V)        73um 
[07/03 15:42:48   1383s] (I)      -----------------------------
[07/03 15:42:48   1383s] (I)                  Total  1251518um 
[07/03 15:42:48   1383s] (I)      == Layer via count by net rule ==
[07/03 15:42:48   1383s] (I)                         Default 
[07/03 15:42:48   1383s] (I)      ---------------------------
[07/03 15:42:48   1383s] (I)       Metal1     (1V)    110068 
[07/03 15:42:48   1383s] (I)       Metal2     (2H)    176095 
[07/03 15:42:48   1383s] (I)       Metal3     (3V)      7876 
[07/03 15:42:48   1383s] (I)       Metal4     (4H)      2997 
[07/03 15:42:48   1383s] (I)       Metal5     (5V)        20 
[07/03 15:42:48   1383s] (I)       TopMetal1  (6H)         6 
[07/03 15:42:48   1383s] (I)       TopMetal2  (7V)         0 
[07/03 15:42:48   1383s] (I)      ---------------------------
[07/03 15:42:48   1383s] (I)                  Total   297062 
[07/03 15:42:48   1383s] (I)      Finished Export ( CPU: 1.18 sec, Real: 1.00 sec, Curr Mem: 4.19 MB )
[07/03 15:42:48   1383s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 15:42:48   1383s] (I)      Global routing data unavailable, rerun eGR
[07/03 15:42:48   1383s] (I)      Initializing eGR engine (regular)
[07/03 15:42:48   1383s] Set min layer with default ( 2 )
[07/03 15:42:48   1383s] Set max layer with default ( 127 )
[07/03 15:42:48   1383s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:42:48   1383s] Min route layer (adjusted) = 2
[07/03 15:42:48   1383s] Max route layer (adjusted) = 7
[07/03 15:42:49   1383s] (I)      clean place blk overflow:
[07/03 15:42:49   1383s] (I)      H : enabled 1.00 0
[07/03 15:42:49   1383s] (I)      V : enabled 1.00 0
[07/03 15:42:49   1383s] Early Global Route wiring runtime: 1.79 seconds, mem = 4522.5M
[07/03 15:42:49   1383s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.349, REAL:1.795, MEM:4522.5M, EPOCH TIME: 1751571769.009219
[07/03 15:42:49   1383s] OPERPROF: Starting HotSpotCal at level 1, MEM:4522.5M, EPOCH TIME: 1751571769.009328
[07/03 15:42:49   1383s] [hotspot] +------------+---------------+---------------+
[07/03 15:42:49   1383s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 15:42:49   1383s] [hotspot] +------------+---------------+---------------+
[07/03 15:42:49   1383s] [hotspot] | normalized |          0.00 |          0.00 |
[07/03 15:42:49   1383s] [hotspot] +------------+---------------+---------------+
[07/03 15:42:49   1383s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 15:42:49   1383s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 15:42:49   1383s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.022, MEM:4522.5M, EPOCH TIME: 1751571769.030962
[07/03 15:42:49   1383s] [hotspot] Hotspot report including placement blocked areas
[07/03 15:42:49   1383s] OPERPROF: Starting HotSpotCal at level 1, MEM:4522.5M, EPOCH TIME: 1751571769.031185
[07/03 15:42:49   1383s] [hotspot] +------------+---------------+---------------+
[07/03 15:42:49   1383s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 15:42:49   1383s] [hotspot] +------------+---------------+---------------+
[07/03 15:42:49   1383s] [hotspot] | normalized |         12.98 |         12.98 |
[07/03 15:42:49   1383s] [hotspot] +------------+---------------+---------------+
[07/03 15:42:49   1383s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 12.98, normalized total congestion hotspot area = 12.98 (area is in unit of 4 std-cell row bins)
[07/03 15:42:49   1383s] [hotspot] max/total 12.98/12.98, big hotspot (>10) total 12.98
[07/03 15:42:49   1383s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[07/03 15:42:49   1383s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 15:42:49   1383s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[07/03 15:42:49   1383s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 15:42:49   1383s] [hotspot] |  1  |  1332.68   243.98  1393.16   304.46 |        4.98   |             NA                |
[07/03 15:42:49   1383s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 15:42:49   1383s] [hotspot] |  2  |  1332.68   304.46  1393.16   364.94 |        4.98   |             NA                |
[07/03 15:42:49   1383s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 15:42:49   1383s] [hotspot] |  3  |  1332.68   183.50  1393.16   243.98 |        1.51   |             NA                |
[07/03 15:42:49   1383s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 15:42:49   1383s] [hotspot] |  4  |  1332.68   364.94  1393.16   425.42 |        1.51   |             NA                |
[07/03 15:42:49   1383s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 15:42:49   1383s] Top 4 hotspots total area: 12.98
[07/03 15:42:49   1383s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.081, MEM:4522.5M, EPOCH TIME: 1751571769.112568
[07/03 15:42:49   1383s] 0 delay mode for cte disabled.
[07/03 15:42:49   1383s] SKP cleared!
[07/03 15:42:49   1383s] 
[07/03 15:42:49   1383s] *** Finished incrementalPlace (cpu=0:06:19, real=0:04:11)***
[07/03 15:42:49   1384s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4442.5M, EPOCH TIME: 1751571769.421522
[07/03 15:42:49   1384s] Deleting eGR PG blockage cache
[07/03 15:42:49   1384s] Disable eGR PG blockage caching
[07/03 15:42:49   1384s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4442.5M, EPOCH TIME: 1751571769.421842
[07/03 15:42:49   1384s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4442.5M, EPOCH TIME: 1751571769.503677
[07/03 15:42:49   1384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:49   1384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:49   1384s] Cell fpga_top LLGs are deleted
[07/03 15:42:49   1384s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:49   1384s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:42:49   1384s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4442.5M, EPOCH TIME: 1751571769.503954
[07/03 15:42:49   1384s] Start to check current routing status for nets...
[07/03 15:42:49   1384s] All nets are already routed correctly.
[07/03 15:42:49   1384s] End to check current routing status for nets (mem=4442.5M)
[07/03 15:42:49   1384s] Extraction called for design 'fpga_top' of instances=34155 and nets=59343 using extraction engine 'preRoute' .
[07/03 15:42:49   1384s] PreRoute RC Extraction called for design fpga_top.
[07/03 15:42:49   1384s] RC Extraction called in multi-corner(2) mode.
[07/03 15:42:49   1384s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 15:42:49   1384s] Type 'man IMPEXT-6197' for more detail.
[07/03 15:42:49   1384s] RCMode: PreRoute
[07/03 15:42:49   1384s]       RC Corner Indexes            0       1   
[07/03 15:42:49   1384s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 15:42:49   1384s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 15:42:49   1384s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 15:42:49   1384s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 15:42:49   1384s] Shrink Factor                : 1.00000
[07/03 15:42:49   1384s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 15:42:49   1384s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 15:42:50   1384s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:42:50   1384s] eee: pegSigSF=1.070000
[07/03 15:42:50   1384s] Initializing multi-corner resistance tables ...
[07/03 15:42:50   1384s] eee: Grid unit RC data computation started
[07/03 15:42:50   1384s] eee: Grid unit RC data computation completed
[07/03 15:42:50   1384s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:42:50   1384s] eee: l=2 avDens=0.134824 usedTrk=12880.075245 availTrk=95532.167485 sigTrk=12880.075245
[07/03 15:42:50   1384s] eee: l=3 avDens=0.134452 usedTrk=16332.690271 availTrk=121476.346236 sigTrk=16332.690271
[07/03 15:42:50   1384s] eee: l=4 avDens=0.046212 usedTrk=5973.531304 availTrk=129264.145986 sigTrk=5973.531304
[07/03 15:42:50   1384s] eee: l=5 avDens=0.042782 usedTrk=4291.927571 availTrk=100321.362709 sigTrk=4291.927571
[07/03 15:42:50   1384s] eee: l=6 avDens=0.195925 usedTrk=2195.402065 availTrk=11205.323290 sigTrk=2195.402065
[07/03 15:42:50   1384s] eee: l=7 avDens=0.132683 usedTrk=2071.886682 availTrk=15615.276942 sigTrk=2071.886682
[07/03 15:42:50   1384s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:42:50   1384s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:42:50   1384s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.303456 uaWl=1.000000 uaWlH=0.186700 aWlH=0.000000 lMod=0 pMax=0.830000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:42:50   1384s] eee: NetCapCache creation started. (Current Mem: 4442.461M) 
[07/03 15:42:50   1385s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4442.461M) 
[07/03 15:42:50   1385s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:42:50   1385s] eee: Metal Layers Info:
[07/03 15:42:50   1385s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:42:50   1385s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:42:50   1385s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:42:50   1385s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:42:50   1385s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:42:50   1385s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:42:50   1385s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:42:50   1385s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:42:50   1385s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:42:50   1385s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:42:50   1385s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:42:50   1385s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:42:50   1385s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:42:50   1385s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:42:50   1385s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 4442.461M)
[07/03 15:42:50   1385s] **optDesign ... cpu = 0:09:37, real = 0:07:48, mem = 1591.5M, totSessionCpu=0:23:09 **
[07/03 15:42:50   1385s] Starting delay calculation for Setup views
[07/03 15:42:51   1385s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 15:42:51   1385s] #################################################################################
[07/03 15:42:51   1385s] # Design Stage: PreRoute
[07/03 15:42:51   1385s] # Design Name: fpga_top
[07/03 15:42:51   1385s] # Design Mode: 130nm
[07/03 15:42:51   1385s] # Analysis Mode: MMMC Non-OCV 
[07/03 15:42:51   1385s] # Parasitics Mode: No SPEF/RCDB 
[07/03 15:42:51   1385s] # Signoff Settings: SI Off 
[07/03 15:42:51   1385s] #################################################################################
[07/03 15:42:54   1390s] Calculate delays in BcWc mode...
[07/03 15:42:54   1390s] Topological Sorting (REAL = 0:00:00.0, MEM = 4420.5M, InitMEM = 4420.5M)
[07/03 15:42:54   1390s] Start delay calculation (fullDC) (2 T). (MEM=1639.13)
[07/03 15:42:54   1391s] End AAE Lib Interpolated Model. (MEM=1648.468750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:43:06   1413s] Total number of fetched objects 40460
[07/03 15:43:06   1413s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[07/03 15:43:06   1413s] End delay calculation. (MEM=1682.12 CPU=0:00:20.4 REAL=0:00:10.0)
[07/03 15:43:06   1413s] End delay calculation (fullDC). (MEM=1682.12 CPU=0:00:22.9 REAL=0:00:12.0)
[07/03 15:43:06   1413s] *** CDM Built up (cpu=0:00:28.1  real=0:00:15.0  mem= 4419.1M) ***
[07/03 15:43:10   1419s] *** Done Building Timing Graph (cpu=0:00:34.4 real=0:00:20.0 totSessionCpu=0:23:44 mem=4427.1M)
[07/03 15:43:10   1419s] Begin: Collecting metrics
[07/03 15:43:10   1419s] **INFO: Starting Blocking QThread with 2 CPU
[07/03 15:43:10   1419s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/03 15:43:10   1419s] Multi-CPU acceleration using 2 CPU(s).
[07/03 15:43:11      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.1M
[07/03 15:43:11      0s] Multithreaded Timing Analysis is initialized with 2 threads
[07/03 15:43:11      0s] 
[07/03 15:43:12      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1675.4M, current mem=1520.5M)
[07/03 15:43:12      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1675.4M, current mem=1520.5M)
[07/03 15:43:12      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.7/0:00:01.5 (0.5), mem = 0.0M
[07/03 15:43:12      0s] 
[07/03 15:43:12      0s] =============================================================================================
[07/03 15:43:12      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[07/03 15:43:12      0s]                                                                                 23.14-s088_1
[07/03 15:43:12      0s] =============================================================================================
[07/03 15:43:12      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:43:12      0s] ---------------------------------------------------------------------------------------------
[07/03 15:43:12      0s] [ MISC                   ]          0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:00.7    0.5
[07/03 15:43:12      0s] ---------------------------------------------------------------------------------------------
[07/03 15:43:12      0s]  QThreadWorker #1 TOTAL             0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:00.7    0.5
[07/03 15:43:12      0s] ---------------------------------------------------------------------------------------------

[07/03 15:43:12   1419s]  
_______________________________________________________________________
[07/03 15:43:13   1420s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.114 |           |       -4 |       59.57 |            |              | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:10  |        4133 |      |     |
| drv_fixing              |     0.000 |   -0.114 |         0 |       -4 |       59.45 |            |              | 0:00:05  |        4133 |      |     |
| drv_fixing_2            |     0.000 |   -0.114 |         0 |       -4 |       59.55 |            |              | 0:00:27  |        4170 |    0 |   0 |
| global_opt              |           |   -0.114 |           |       -4 |       59.55 |            |              | 0:00:10  |        4170 |      |     |
| area_reclaiming         |     0.000 |   -0.114 |         0 |       -4 |       59.15 |            |              | 0:00:38  |        4170 |      |     |
| incremental_replacement |           |   -0.333 |           |      -11 |             |      12.98 |        12.98 | 0:04:35  |        4427 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:43:13   1420s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:03.0, peak res=1675.4M, current mem=1648.1M)

[07/03 15:43:13   1420s] End: Collecting metrics
[07/03 15:43:13   1420s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:06:55.2/0:04:34.6 (1.5), totSession cpu/real = 0:23:44.2/0:25:02.2 (0.9), mem = 4427.1M
[07/03 15:43:13   1420s] 
[07/03 15:43:13   1420s] =============================================================================================
[07/03 15:43:13   1420s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.14-s088_1
[07/03 15:43:13   1420s] =============================================================================================
[07/03 15:43:13   1420s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:43:13   1420s] ---------------------------------------------------------------------------------------------
[07/03 15:43:13   1420s] [ MetricReport           ]      1   0:00:02.9  (   1.1 % )     0:00:02.9 /  0:00:00.5    0.2
[07/03 15:43:13   1420s] [ RefinePlace            ]      1   0:00:07.1  (   2.6 % )     0:00:07.1 /  0:00:10.1    1.4
[07/03 15:43:13   1420s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    0.9
[07/03 15:43:13   1420s] [ ExtractRC              ]      1   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:00.7    0.9
[07/03 15:43:13   1420s] [ UpdateTimingGraph      ]      1   0:00:00.7  (   0.2 % )     0:00:19.6 /  0:00:34.4    1.8
[07/03 15:43:13   1420s] [ FullDelayCalc          ]      1   0:00:15.7  (   5.7 % )     0:00:15.7 /  0:00:28.1    1.8
[07/03 15:43:13   1420s] [ TimingUpdate           ]      3   0:00:11.1  (   4.0 % )     0:00:11.1 /  0:00:16.3    1.5
[07/03 15:43:13   1420s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/03 15:43:13   1420s] [ MISC                   ]          0:03:56.0  (  85.9 % )     0:03:56.0 /  0:05:58.5    1.5
[07/03 15:43:13   1420s] ---------------------------------------------------------------------------------------------
[07/03 15:43:13   1420s]  IncrReplace #1 TOTAL               0:04:34.6  ( 100.0 % )     0:04:34.6 /  0:06:55.2    1.5
[07/03 15:43:13   1420s] ---------------------------------------------------------------------------------------------
[07/03 15:43:15   1422s] *** Timing NOT met, worst failing slack is -0.333
[07/03 15:43:15   1422s] *** Check timing (0:00:00.1)
[07/03 15:43:15   1422s] Deleting Lib Analyzer.
[07/03 15:43:15   1422s] Begin: GigaOpt Optimization in TNS mode
[07/03 15:43:21   1431s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 2 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[07/03 15:43:21   1431s] Info: 71 io nets excluded
[07/03 15:43:21   1431s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:43:21   1431s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:23:55.9/0:25:10.4 (1.0), mem = 4451.1M
[07/03 15:43:21   1431s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.7
[07/03 15:43:21   1431s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:43:21   1431s] 
[07/03 15:43:21   1431s] Creating Lib Analyzer ...
[07/03 15:43:21   1431s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:43:21   1431s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:43:21   1431s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:43:21   1431s] 
[07/03 15:43:21   1432s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:43:22   1432s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:57 mem=4451.1M
[07/03 15:43:22   1432s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:57 mem=4451.1M
[07/03 15:43:22   1432s] Creating Lib Analyzer, finished. 
[07/03 15:43:22   1432s] 
[07/03 15:43:22   1432s] Active Setup views: WORST_CASE 
[07/03 15:43:22   1432s] Cell fpga_top LLGs are deleted
[07/03 15:43:22   1432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:22   1432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:22   1432s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4451.1M, EPOCH TIME: 1751571802.639301
[07/03 15:43:22   1432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:22   1432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:22   1432s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4451.1M, EPOCH TIME: 1751571802.643760
[07/03 15:43:22   1432s] Max number of tech site patterns supported in site array is 256.
[07/03 15:43:22   1432s] Core basic site is CoreSite
[07/03 15:43:22   1432s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:43:22   1432s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:43:22   1432s] Fast DP-INIT is on for default
[07/03 15:43:22   1433s] Atter site array init, number of instance map data is 0.
[07/03 15:43:22   1433s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.058, REAL:0.053, MEM:4451.1M, EPOCH TIME: 1751571802.696906
[07/03 15:43:22   1433s] 
[07/03 15:43:22   1433s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:22   1433s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:22   1433s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.082, REAL:0.078, MEM:4451.1M, EPOCH TIME: 1751571802.717094
[07/03 15:43:22   1433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:22   1433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:22   1433s] [oiPhyDebug] optDemand 1998867772800.00, spDemand 645267772800.00.
[07/03 15:43:22   1433s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 15:43:22   1433s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[07/03 15:43:22   1433s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:23:57 mem=4451.1M
[07/03 15:43:22   1433s] OPERPROF: Starting DPlace-Init at level 1, MEM:4451.1M, EPOCH TIME: 1751571802.748776
[07/03 15:43:22   1433s] Processing tracks to init pin-track alignment.
[07/03 15:43:22   1433s] z: 1, totalTracks: 1
[07/03 15:43:22   1433s] z: 3, totalTracks: 1
[07/03 15:43:22   1433s] z: 5, totalTracks: 1
[07/03 15:43:22   1433s] z: 7, totalTracks: 1
[07/03 15:43:22   1433s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:43:22   1433s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4451.1M, EPOCH TIME: 1751571802.795824
[07/03 15:43:22   1433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:22   1433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:22   1433s] 
[07/03 15:43:22   1433s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:22   1433s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:22   1433s] OPERPROF:     Starting CMU at level 3, MEM:4451.1M, EPOCH TIME: 1751571802.833902
[07/03 15:43:22   1433s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4451.1M, EPOCH TIME: 1751571802.838283
[07/03 15:43:22   1433s] 
[07/03 15:43:22   1433s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:43:22   1433s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.052, REAL:0.051, MEM:4451.1M, EPOCH TIME: 1751571802.847033
[07/03 15:43:22   1433s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4451.1M, EPOCH TIME: 1751571802.847291
[07/03 15:43:22   1433s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4451.1M, EPOCH TIME: 1751571802.847830
[07/03 15:43:22   1433s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4451.1MB).
[07/03 15:43:22   1433s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.115, MEM:4451.1M, EPOCH TIME: 1751571802.863902
[07/03 15:43:22   1433s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:43:23   1433s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 15:43:23   1433s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:23:58 mem=4451.1M
[07/03 15:43:23   1433s] ### Creating RouteCongInterface, started
[07/03 15:43:23   1433s] 
[07/03 15:43:23   1433s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.9500} {6, 0.024, 0.9500} {7, 0.024, 0.9500} 
[07/03 15:43:23   1433s] 
[07/03 15:43:23   1433s] #optDebug: {0, 1.000}
[07/03 15:43:23   1433s] ### Creating RouteCongInterface, finished
[07/03 15:43:23   1433s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:23   1433s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:23   1433s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:43:23   1433s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:43:23   1433s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:23   1433s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:23   1433s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:43:23   1433s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:43:24   1434s] *info: 71 io nets excluded
[07/03 15:43:24   1434s] *info: 2 clock nets excluded
[07/03 15:43:24   1434s] *info: 70 multi-driver nets excluded.
[07/03 15:43:24   1434s] *info: 18991 no-driver nets excluded.
[07/03 15:43:24   1434s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6317.1
[07/03 15:43:24   1434s] PathGroup :  reg2reg  TargetSlack : 0 
[07/03 15:43:24   1434s] ** GigaOpt Optimizer WNS Slack -0.333 TNS Slack -11.362 Density 59.15
[07/03 15:43:24   1434s] Optimizer TNS Opt
[07/03 15:43:24   1434s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.333|-11.362|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.333|-11.362|
+----------+------+-------+

[07/03 15:43:24   1435s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4451.1M, EPOCH TIME: 1751571804.892806
[07/03 15:43:24   1435s] Found 0 hard placement blockage before merging.
[07/03 15:43:24   1435s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4451.1M, EPOCH TIME: 1751571804.893750
[07/03 15:43:25   1435s] 
[07/03 15:43:25   1435s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=4451.1M) ***
[07/03 15:43:25   1435s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:43:25   1435s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.333|-11.362|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.333|-11.362|
+----------+------+-------+

[07/03 15:43:25   1435s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.333|-11.362|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.333|-11.362|
+----------+------+-------+

[07/03 15:43:25   1435s] Bottom Preferred Layer:
[07/03 15:43:25   1435s]     None
[07/03 15:43:25   1435s] Via Pillar Rule:
[07/03 15:43:25   1435s]     None
[07/03 15:43:25   1435s] Finished writing unified metrics of routing constraints.
[07/03 15:43:25   1435s] 
[07/03 15:43:25   1435s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4467.1M) ***
[07/03 15:43:25   1435s] 
[07/03 15:43:25   1435s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6317.1
[07/03 15:43:25   1435s] Total-nets :: 34205, Stn-nets :: 64, ratio :: 0.187107 %, Total-len 1.25152e+06, Stn-len 0
[07/03 15:43:25   1435s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 15:43:25   1435s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4451.1M, EPOCH TIME: 1751571805.422847
[07/03 15:43:25   1435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 15:43:25   1435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:25   1435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:25   1435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:25   1435s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.205, REAL:0.141, MEM:4451.1M, EPOCH TIME: 1751571805.564171
[07/03 15:43:25   1435s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.7
[07/03 15:43:25   1435s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:23:59.9/0:25:14.4 (1.0), mem = 4451.1M
[07/03 15:43:25   1435s] 
[07/03 15:43:25   1435s] =============================================================================================
[07/03 15:43:25   1435s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              23.14-s088_1
[07/03 15:43:25   1435s] =============================================================================================
[07/03 15:43:25   1435s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:43:25   1435s] ---------------------------------------------------------------------------------------------
[07/03 15:43:25   1435s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:43:25   1435s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  20.6 % )     0:00:00.8 /  0:00:00.8    1.0
[07/03 15:43:25   1435s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:25   1435s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.9 % )     0:00:00.4 /  0:00:00.5    1.3
[07/03 15:43:25   1435s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:00.3    0.9
[07/03 15:43:25   1435s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.3    1.1
[07/03 15:43:25   1435s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:25   1435s] [ TransformInit          ]      1   0:00:01.1  (  26.6 % )     0:00:01.1 /  0:00:00.9    0.9
[07/03 15:43:25   1435s] [ TnsPass                ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 15:43:25   1435s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 15:43:25   1435s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[07/03 15:43:25   1435s] [ MISC                   ]          0:00:01.0  (  25.3 % )     0:00:01.0 /  0:00:01.0    1.0
[07/03 15:43:25   1435s] ---------------------------------------------------------------------------------------------
[07/03 15:43:25   1435s]  TnsOpt #1 TOTAL                    0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[07/03 15:43:25   1435s] ---------------------------------------------------------------------------------------------
[07/03 15:43:25   1435s] Begin: Collecting metrics
[07/03 15:43:25   1435s] 
	GigaOpt Setup Optimization summary:
[07/03 15:43:25   1435s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.333 |         0 |      -11 |       59.15 | 0:00:03  |        4451 |
	| end_setup_fixing |     0.000 |   -0.333 |         0 |      -11 |       59.15 | 0:00:01  |        4451 |
	 ------------------------------------------------------------------------------------------------------- 
[07/03 15:43:25   1435s] 
[07/03 15:43:25   1436s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.114 |           |       -4 |       59.57 |            |              | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:10  |        4133 |      |     |
| drv_fixing              |     0.000 |   -0.114 |         0 |       -4 |       59.45 |            |              | 0:00:05  |        4133 |      |     |
| drv_fixing_2            |     0.000 |   -0.114 |         0 |       -4 |       59.55 |            |              | 0:00:27  |        4170 |    0 |   0 |
| global_opt              |           |   -0.114 |           |       -4 |       59.55 |            |              | 0:00:10  |        4170 |      |     |
| area_reclaiming         |     0.000 |   -0.114 |         0 |       -4 |       59.15 |            |              | 0:00:38  |        4170 |      |     |
| incremental_replacement |           |   -0.333 |           |      -11 |             |      12.98 |        12.98 | 0:04:35  |        4427 |      |     |
| tns_fixing              |     0.000 |   -0.333 |         0 |      -11 |       59.15 |            |              | 0:00:04  |        4451 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:43:25   1436s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1657.8M, current mem=1638.8M)

[07/03 15:43:25   1436s] End: Collecting metrics
[07/03 15:43:25   1436s] End: GigaOpt Optimization in TNS mode
[07/03 15:43:26   1436s] *** Timing NOT met, worst failing slack is -0.333
[07/03 15:43:26   1436s] *** Check timing (0:00:00.0)
[07/03 15:43:26   1436s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 15:43:26   1436s] Deleting Lib Analyzer.
[07/03 15:43:26   1436s] Begin: GigaOpt Optimization in WNS mode
[07/03 15:43:26   1436s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 2 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[07/03 15:43:26   1436s] Info: 71 io nets excluded
[07/03 15:43:26   1436s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:43:26   1436s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:24:00.8/0:25:15.4 (1.0), mem = 4451.1M
[07/03 15:43:26   1436s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.8
[07/03 15:43:26   1436s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:43:26   1436s] 
[07/03 15:43:26   1436s] Creating Lib Analyzer ...
[07/03 15:43:26   1436s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:43:26   1436s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:43:26   1436s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:43:26   1436s] 
[07/03 15:43:26   1436s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:43:27   1437s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:02 mem=4451.1M
[07/03 15:43:27   1437s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:02 mem=4451.1M
[07/03 15:43:27   1437s] Creating Lib Analyzer, finished. 
[07/03 15:43:27   1437s] 
[07/03 15:43:27   1437s] Active Setup views: WORST_CASE 
[07/03 15:43:27   1437s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4451.1M, EPOCH TIME: 1751571807.752842
[07/03 15:43:27   1437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:27   1437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:27   1438s] 
[07/03 15:43:27   1438s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:27   1438s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:27   1438s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.059, REAL:0.058, MEM:4451.1M, EPOCH TIME: 1751571807.811255
[07/03 15:43:27   1438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:27   1438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:27   1438s] [oiPhyDebug] optDemand 1998867772800.00, spDemand 645267772800.00.
[07/03 15:43:27   1438s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 15:43:27   1438s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[07/03 15:43:27   1438s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:24:02 mem=4451.1M
[07/03 15:43:27   1438s] OPERPROF: Starting DPlace-Init at level 1, MEM:4451.1M, EPOCH TIME: 1751571807.843281
[07/03 15:43:27   1438s] Processing tracks to init pin-track alignment.
[07/03 15:43:27   1438s] z: 1, totalTracks: 1
[07/03 15:43:27   1438s] z: 3, totalTracks: 1
[07/03 15:43:27   1438s] z: 5, totalTracks: 1
[07/03 15:43:27   1438s] z: 7, totalTracks: 1
[07/03 15:43:27   1438s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:43:27   1438s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4451.1M, EPOCH TIME: 1751571807.887625
[07/03 15:43:27   1438s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:27   1438s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:27   1438s] 
[07/03 15:43:27   1438s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:27   1438s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:27   1438s] OPERPROF:     Starting CMU at level 3, MEM:4451.1M, EPOCH TIME: 1751571807.942849
[07/03 15:43:27   1438s] OPERPROF:     Finished CMU at level 3, CPU:0.015, REAL:0.016, MEM:4451.1M, EPOCH TIME: 1751571807.958992
[07/03 15:43:27   1438s] 
[07/03 15:43:27   1438s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:43:27   1438s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.084, REAL:0.090, MEM:4451.1M, EPOCH TIME: 1751571807.977705
[07/03 15:43:27   1438s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4451.1M, EPOCH TIME: 1751571807.978069
[07/03 15:43:27   1438s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.001, MEM:4451.1M, EPOCH TIME: 1751571807.979505
[07/03 15:43:27   1438s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4451.1MB).
[07/03 15:43:27   1438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.148, REAL:0.156, MEM:4451.1M, EPOCH TIME: 1751571807.999451
[07/03 15:43:28   1438s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:43:28   1438s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 15:43:28   1438s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:24:03 mem=4451.1M
[07/03 15:43:28   1438s] ### Creating RouteCongInterface, started
[07/03 15:43:28   1438s] 
[07/03 15:43:28   1438s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.9500} {6, 0.024, 0.9500} {7, 0.024, 0.9500} 
[07/03 15:43:28   1438s] 
[07/03 15:43:28   1438s] #optDebug: {0, 1.000}
[07/03 15:43:28   1438s] ### Creating RouteCongInterface, finished
[07/03 15:43:28   1438s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:28   1438s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:28   1438s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:43:28   1438s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:43:28   1438s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:28   1438s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:28   1438s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:43:28   1438s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:43:29   1439s] *info: 71 io nets excluded
[07/03 15:43:29   1439s] *info: 2 clock nets excluded
[07/03 15:43:29   1439s] *info: 70 multi-driver nets excluded.
[07/03 15:43:29   1439s] *info: 18991 no-driver nets excluded.
[07/03 15:43:29   1439s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6317.2
[07/03 15:43:29   1439s] PathGroup :  reg2reg  TargetSlack : 0.0256 
[07/03 15:43:29   1440s] ** GigaOpt Optimizer WNS Slack -0.333 TNS Slack -11.362 Density 59.15
[07/03 15:43:29   1440s] Optimizer WNS Pass 0
[07/03 15:43:29   1440s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.333|-11.362|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.333|-11.362|
+----------+------+-------+

[07/03 15:43:30   1440s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4451.1M, EPOCH TIME: 1751571810.042445
[07/03 15:43:30   1440s] Found 0 hard placement blockage before merging.
[07/03 15:43:30   1440s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.004, REAL:0.004, MEM:4451.1M, EPOCH TIME: 1751571810.046671
[07/03 15:43:30   1440s] Active Path Group: default 
[07/03 15:43:30   1440s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:43:30   1440s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 15:43:30   1440s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:43:30   1440s] |  -0.333|   -0.333| -11.362|  -11.362|   59.15%|   0:00:00.0| 4451.1M|WORST_CASE|  default| grid_clb_1__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:43:30   1440s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_6/logical_tile_clb_mo |
[07/03 15:43:30   1440s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:43:30   1440s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:43:30   1440s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:43:30   1440s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].
[07/03 15:43:30   1440s] Dumping Information for Job ...
[07/03 15:43:30   1440s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].

[07/03 15:43:31   1441s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
[07/03 15:43:31   1441s] Dumping Information for Job ...
[07/03 15:43:31   1441s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

**ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].
[07/03 15:43:31   1441s] Dumping Information for Job ...
[07/03 15:43:31   1441s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].

**ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
[07/03 15:43:32   1443s] Dumping Information for Job ...
[07/03 15:43:32   1443s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

[07/03 15:43:32   1443s] |  -0.195|   -0.195| -11.483|  -11.483|   59.15%|   0:00:02.0| 4488.1M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:43:32   1443s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[07/03 15:43:32   1443s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:43:32   1443s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:43:32   1443s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:43:32   1443s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:43:32   1443s] 
[07/03 15:43:32   1443s] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:02.0 mem=4488.1M) ***
[07/03 15:43:32   1443s] 
[07/03 15:43:32   1443s] *** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:02.0 mem=4488.1M) ***
[07/03 15:43:32   1443s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:43:32   1443s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.195|-11.483|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.195|-11.483|
+----------+------+-------+

[07/03 15:43:33   1443s] ** GigaOpt Optimizer WNS Slack -0.195 TNS Slack -11.483 Density 59.15
[07/03 15:43:33   1443s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6317.1
[07/03 15:43:33   1443s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6317.1
[07/03 15:43:33   1443s] ** GigaOpt Optimizer WNS Slack -0.195 TNS Slack -11.483 Density 59.15
[07/03 15:43:33   1444s] Optimizer WNS Pass 1
[07/03 15:43:33   1444s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.195|-11.483|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.195|-11.483|
+----------+------+-------+

[07/03 15:43:33   1444s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4488.1M, EPOCH TIME: 1751571813.681456
[07/03 15:43:33   1444s] Found 0 hard placement blockage before merging.
[07/03 15:43:33   1444s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.003, REAL:0.003, MEM:4488.1M, EPOCH TIME: 1751571813.684228
[07/03 15:43:33   1444s] Active Path Group: default 
[07/03 15:43:33   1444s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:43:33   1444s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 15:43:33   1444s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:43:33   1444s] |  -0.195|   -0.195| -11.483|  -11.483|   59.15%|   0:00:00.0| 4488.1M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:43:33   1444s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[07/03 15:43:33   1444s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:43:33   1444s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:43:33   1444s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:43:34   1445s] |  -0.195|   -0.195| -11.483|  -11.483|   59.15%|   0:00:01.0| 4488.1M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:43:34   1445s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[07/03 15:43:34   1445s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:43:34   1445s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:43:34   1445s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:43:34   1445s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:43:34   1445s] 
[07/03 15:43:34   1445s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=4488.1M) ***
[07/03 15:43:35   1446s] 
[07/03 15:43:35   1446s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:02.0 mem=4488.1M) ***
[07/03 15:43:35   1446s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:43:35   1446s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.195|-11.483|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.195|-11.483|
+----------+------+-------+

[07/03 15:43:35   1446s] ** GigaOpt Optimizer WNS Slack -0.195 TNS Slack -11.483 Density 59.15
[07/03 15:43:35   1446s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6317.2
[07/03 15:43:35   1446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6317.2
[07/03 15:43:35   1446s] ** GigaOpt Optimizer WNS Slack -0.195 TNS Slack -11.483 Density 59.15
[07/03 15:43:35   1446s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.195|-11.483|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.195|-11.483|
+----------+------+-------+

[07/03 15:43:35   1446s] Bottom Preferred Layer:
[07/03 15:43:35   1446s]     None
[07/03 15:43:35   1446s] Via Pillar Rule:
[07/03 15:43:35   1446s]     None
[07/03 15:43:35   1446s] Finished writing unified metrics of routing constraints.
[07/03 15:43:35   1446s] 
[07/03 15:43:35   1446s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.8 real=0:00:06.0 mem=4504.1M) ***
[07/03 15:43:35   1446s] 
[07/03 15:43:35   1446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6317.2
[07/03 15:43:35   1446s] Total-nets :: 34206, Stn-nets :: 66, ratio :: 0.192949 %, Total-len 1.25152e+06, Stn-len 112.92
[07/03 15:43:35   1446s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34156
[07/03 15:43:35   1446s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4488.1M, EPOCH TIME: 1751571815.782851
[07/03 15:43:35   1446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:43:35   1446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:35   1446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:35   1446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:35   1446s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.200, REAL:0.120, MEM:4488.1M, EPOCH TIME: 1751571815.903092
[07/03 15:43:35   1446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.8
[07/03 15:43:35   1446s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.1/0:00:09.4 (1.1), totSession cpu/real = 0:24:10.9/0:25:24.8 (1.0), mem = 4488.1M
[07/03 15:43:35   1446s] 
[07/03 15:43:35   1446s] =============================================================================================
[07/03 15:43:35   1446s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              23.14-s088_1
[07/03 15:43:35   1446s] =============================================================================================
[07/03 15:43:35   1446s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:43:35   1446s] ---------------------------------------------------------------------------------------------
[07/03 15:43:35   1446s] [ SlackTraversorInit     ]      3   0:00:00.6  (   6.8 % )     0:00:00.8 /  0:00:00.8    1.0
[07/03 15:43:35   1446s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  10.8 % )     0:00:01.0 /  0:00:01.0    0.9
[07/03 15:43:35   1446s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:35   1446s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.0 % )     0:00:00.4 /  0:00:00.5    1.2
[07/03 15:43:35   1446s] [ PlacerPlacementInit    ]      2   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.4    0.9
[07/03 15:43:35   1446s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.1
[07/03 15:43:35   1446s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:35   1446s] [ TransformInit          ]      1   0:00:01.1  (  11.7 % )     0:00:01.1 /  0:00:01.0    0.9
[07/03 15:43:35   1446s] [ OptimizationStep       ]      2   0:00:00.6  (   6.2 % )     0:00:03.7 /  0:00:04.6    1.2
[07/03 15:43:35   1446s] [ OptSingleIteration     ]     10   0:00:00.1  (   0.9 % )     0:00:03.2 /  0:00:04.2    1.3
[07/03 15:43:35   1446s] [ OptGetWeight           ]     10   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 15:43:35   1446s] [ OptEval                ]     10   0:00:02.3  (  24.5 % )     0:00:02.3 /  0:00:03.5    1.5
[07/03 15:43:35   1446s] [ OptCommit              ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/03 15:43:35   1446s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.8
[07/03 15:43:35   1446s] [ IncrDelayCalc          ]     15   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.2    0.9
[07/03 15:43:35   1446s] [ SetupOptGetWorkingSet  ]     30   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.1    0.7
[07/03 15:43:35   1446s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:35   1446s] [ SetupOptSlackGraph     ]     10   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.3
[07/03 15:43:35   1446s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.1    0.9
[07/03 15:43:35   1446s] [ IncrTimingUpdate       ]     14   0:00:00.3  (   3.2 % )     0:00:00.3 /  0:00:00.3    0.9
[07/03 15:43:35   1446s] [ MISC                   ]          0:00:01.7  (  17.8 % )     0:00:01.7 /  0:00:01.7    1.0
[07/03 15:43:35   1446s] ---------------------------------------------------------------------------------------------
[07/03 15:43:35   1446s]  WnsOpt #1 TOTAL                    0:00:09.4  ( 100.0 % )     0:00:09.4 /  0:00:10.1    1.1
[07/03 15:43:35   1446s] ---------------------------------------------------------------------------------------------
[07/03 15:43:35   1446s] Begin: Collecting metrics
[07/03 15:43:35   1446s] 
	GigaOpt Setup Optimization summary:
[07/03 15:43:36   1447s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.000 |   -0.333 |         0 |      -11 |       59.15 | 0:00:04  |        4451 |
	| wns_pass_0       |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:03  |        4488 |
	| legalization_0   |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:00  |        4488 |
	| init_wns_pass_1  |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:00  |        4488 |
	| legalization_1   |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:02  |        4488 |
	| end_setup_fixing |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:00  |        4488 |
	 ------------------------------------------------------------------------------------------------------- 
[07/03 15:43:36   1447s] 
[07/03 15:43:36   1447s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.114 |           |       -4 |       59.57 |            |              | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:10  |        4133 |      |     |
| drv_fixing              |     0.000 |   -0.114 |         0 |       -4 |       59.45 |            |              | 0:00:05  |        4133 |      |     |
| drv_fixing_2            |     0.000 |   -0.114 |         0 |       -4 |       59.55 |            |              | 0:00:27  |        4170 |    0 |   0 |
| global_opt              |           |   -0.114 |           |       -4 |       59.55 |            |              | 0:00:10  |        4170 |      |     |
| area_reclaiming         |     0.000 |   -0.114 |         0 |       -4 |       59.15 |            |              | 0:00:38  |        4170 |      |     |
| incremental_replacement |           |   -0.333 |           |      -11 |             |      12.98 |        12.98 | 0:04:35  |        4427 |      |     |
| tns_fixing              |     0.000 |   -0.333 |         0 |      -11 |       59.15 |            |              | 0:00:04  |        4451 |      |     |
| wns_fixing              |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:09  |        4488 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:43:36   1447s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1667.8M, current mem=1643.7M)

[07/03 15:43:36   1447s] End: Collecting metrics
[07/03 15:43:36   1447s] End: GigaOpt Optimization in WNS mode
[07/03 15:43:36   1447s] *** Timing NOT met, worst failing slack is -0.194
[07/03 15:43:36   1447s] *** Check timing (0:00:00.1)
[07/03 15:43:36   1447s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 15:43:36   1447s] Deleting Lib Analyzer.
[07/03 15:43:36   1447s] Begin: GigaOpt Optimization in TNS mode
[07/03 15:43:36   1447s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 2 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[07/03 15:43:37   1448s] Info: 71 io nets excluded
[07/03 15:43:37   1448s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:43:37   1448s] *** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:24:12.1/0:25:26.1 (1.0), mem = 4488.1M
[07/03 15:43:37   1448s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.9
[07/03 15:43:37   1448s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:43:37   1448s] 
[07/03 15:43:37   1448s] Creating Lib Analyzer ...
[07/03 15:43:37   1448s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:43:37   1448s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:43:37   1448s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:43:37   1448s] 
[07/03 15:43:37   1448s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:43:38   1449s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:13 mem=4488.1M
[07/03 15:43:38   1449s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:13 mem=4488.1M
[07/03 15:43:38   1449s] Creating Lib Analyzer, finished. 
[07/03 15:43:38   1449s] 
[07/03 15:43:38   1449s] Active Setup views: WORST_CASE 
[07/03 15:43:38   1449s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4488.1M, EPOCH TIME: 1751571818.328930
[07/03 15:43:38   1449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:38   1449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:38   1449s] 
[07/03 15:43:38   1449s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:38   1449s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:38   1449s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.051, REAL:0.050, MEM:4488.1M, EPOCH TIME: 1751571818.378658
[07/03 15:43:38   1449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:38   1449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:38   1449s] [oiPhyDebug] optDemand 1998893174400.00, spDemand 645293174400.00.
[07/03 15:43:38   1449s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34156
[07/03 15:43:38   1449s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[07/03 15:43:38   1449s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:24:13 mem=4488.1M
[07/03 15:43:38   1449s] OPERPROF: Starting DPlace-Init at level 1, MEM:4488.1M, EPOCH TIME: 1751571818.411042
[07/03 15:43:38   1449s] Processing tracks to init pin-track alignment.
[07/03 15:43:38   1449s] z: 1, totalTracks: 1
[07/03 15:43:38   1449s] z: 3, totalTracks: 1
[07/03 15:43:38   1449s] z: 5, totalTracks: 1
[07/03 15:43:38   1449s] z: 7, totalTracks: 1
[07/03 15:43:38   1449s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:43:38   1449s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4488.1M, EPOCH TIME: 1751571818.460027
[07/03 15:43:38   1449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:38   1449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:38   1449s] 
[07/03 15:43:38   1449s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:38   1449s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:38   1449s] OPERPROF:     Starting CMU at level 3, MEM:4488.1M, EPOCH TIME: 1751571818.501525
[07/03 15:43:38   1449s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.007, MEM:4488.1M, EPOCH TIME: 1751571818.508135
[07/03 15:43:38   1449s] 
[07/03 15:43:38   1449s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:43:38   1449s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.061, REAL:0.060, MEM:4488.1M, EPOCH TIME: 1751571818.520408
[07/03 15:43:38   1449s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4488.1M, EPOCH TIME: 1751571818.520786
[07/03 15:43:38   1449s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4488.1M, EPOCH TIME: 1751571818.521106
[07/03 15:43:38   1449s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4488.1MB).
[07/03 15:43:38   1449s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.122, REAL:0.123, MEM:4488.1M, EPOCH TIME: 1751571818.533609
[07/03 15:43:38   1449s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:43:38   1449s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34156
[07/03 15:43:38   1449s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:24:14 mem=4488.1M
[07/03 15:43:38   1449s] ### Creating RouteCongInterface, started
[07/03 15:43:39   1450s] 
[07/03 15:43:39   1450s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.9500} {6, 0.024, 0.9500} {7, 0.024, 0.9500} 
[07/03 15:43:39   1450s] 
[07/03 15:43:39   1450s] #optDebug: {0, 1.000}
[07/03 15:43:39   1450s] ### Creating RouteCongInterface, finished
[07/03 15:43:39   1450s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:39   1450s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:39   1450s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:43:39   1450s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:43:39   1450s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:39   1450s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:39   1450s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:43:39   1450s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:43:39   1450s] *info: 71 io nets excluded
[07/03 15:43:39   1450s] *info: 2 clock nets excluded
[07/03 15:43:39   1450s] *info: 70 multi-driver nets excluded.
[07/03 15:43:39   1450s] *info: 18991 no-driver nets excluded.
[07/03 15:43:40   1450s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6317.3
[07/03 15:43:40   1450s] PathGroup :  reg2reg  TargetSlack : 0.0256 
[07/03 15:43:40   1451s] ** GigaOpt Optimizer WNS Slack -0.195 TNS Slack -11.483 Density 59.15
[07/03 15:43:40   1451s] Optimizer TNS Opt
[07/03 15:43:40   1451s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.195|-11.483|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.195|-11.483|
+----------+------+-------+

[07/03 15:43:40   1451s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4488.1M, EPOCH TIME: 1751571820.361079
[07/03 15:43:40   1451s] Found 0 hard placement blockage before merging.
[07/03 15:43:40   1451s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4488.1M, EPOCH TIME: 1751571820.361928
[07/03 15:43:40   1451s] Active Path Group: default 
[07/03 15:43:40   1451s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:43:40   1451s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 15:43:40   1451s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:43:40   1451s] |  -0.195|   -0.195| -11.483|  -11.483|   59.15%|   0:00:00.0| 4488.1M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:43:40   1451s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[07/03 15:43:40   1451s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:43:40   1451s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:43:40   1451s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:43:45   1457s] |  -0.195|   -0.195| -11.481|  -11.481|   59.15%|   0:00:05.0| 4488.1M|WORST_CASE|  default| grid_clb_2__1_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:43:45   1457s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[07/03 15:43:45   1457s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:43:45   1457s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:43:45   1457s] |        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B        |
[07/03 15:43:46   1458s] |  -0.195|   -0.195| -11.480|  -11.480|   59.15%|   0:00:01.0| 4488.1M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:43:46   1458s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[07/03 15:43:46   1458s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:43:46   1458s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:43:46   1458s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:43:46   1458s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:43:46   1458s] 
[07/03 15:43:46   1458s] *** Finish Core Optimize Step (cpu=0:00:06.6 real=0:00:06.0 mem=4488.1M) ***
[07/03 15:43:46   1458s] 
[07/03 15:43:46   1458s] *** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:06.0 mem=4488.1M) ***
[07/03 15:43:46   1458s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:43:46   1458s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.195|-11.480|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.195|-11.480|
+----------+------+-------+

[07/03 15:43:46   1458s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6317.3
[07/03 15:43:46   1458s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4520.1M, EPOCH TIME: 1751571826.749100
[07/03 15:43:46   1458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34073).
[07/03 15:43:46   1458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:46   1458s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:46   1458s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:46   1458s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.214, REAL:0.186, MEM:4520.1M, EPOCH TIME: 1751571826.934745
[07/03 15:43:47   1459s] *** Finished re-routing un-routed nets (4520.1M) ***
[07/03 15:43:47   1459s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
[07/03 15:43:47   1459s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
[07/03 15:43:47   1459s] OPERPROF: Starting DPlace-Init at level 1, MEM:4520.1M, EPOCH TIME: 1751571827.998477
[07/03 15:43:48   1459s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4520.1M, EPOCH TIME: 1751571828.107398
[07/03 15:43:48   1459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:48   1459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:48   1459s] 
[07/03 15:43:48   1459s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:48   1459s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:48   1459s] OPERPROF:     Starting CMU at level 3, MEM:4520.1M, EPOCH TIME: 1751571828.197536
[07/03 15:43:48   1459s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.008, MEM:4520.1M, EPOCH TIME: 1751571828.205582
[07/03 15:43:48   1459s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.103, REAL:0.112, MEM:4520.1M, EPOCH TIME: 1751571828.219777
[07/03 15:43:48   1459s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4520.1M, EPOCH TIME: 1751571828.220081
[07/03 15:43:48   1459s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4520.1M, EPOCH TIME: 1751571828.220341
[07/03 15:43:48   1459s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.221, REAL:0.239, MEM:4520.1M, EPOCH TIME: 1751571828.237830
[07/03 15:43:48   1459s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:43:48   1460s] 
[07/03 15:43:48   1460s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=4520.1M) ***
[07/03 15:43:48   1460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6317.3
[07/03 15:43:49   1460s] ** GigaOpt Optimizer WNS Slack -0.195 TNS Slack -11.480 Density 59.15
[07/03 15:43:49   1460s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.195|-11.480|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.195|-11.480|
+----------+------+-------+

[07/03 15:43:49   1460s] Bottom Preferred Layer:
[07/03 15:43:49   1460s]     None
[07/03 15:43:49   1460s] Via Pillar Rule:
[07/03 15:43:49   1460s]     None
[07/03 15:43:49   1460s] Finished writing unified metrics of routing constraints.
[07/03 15:43:49   1460s] 
[07/03 15:43:49   1460s] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.0 real=0:00:09.0 mem=4520.1M) ***
[07/03 15:43:49   1460s] 
[07/03 15:43:49   1460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6317.3
[07/03 15:43:49   1460s] Total-nets :: 34207, Stn-nets :: 68, ratio :: 0.19879 %, Total-len 1.25434e+06, Stn-len 2949.42
[07/03 15:43:49   1461s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34157
[07/03 15:43:49   1461s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4488.1M, EPOCH TIME: 1751571829.554456
[07/03 15:43:49   1461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:49   1461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:49   1461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:49   1461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:49   1461s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.206, REAL:0.159, MEM:4488.1M, EPOCH TIME: 1751571829.713417
[07/03 15:43:49   1461s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.9
[07/03 15:43:49   1461s] *** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:13.1/0:00:12.5 (1.0), totSession cpu/real = 0:24:25.2/0:25:38.6 (1.0), mem = 4488.1M
[07/03 15:43:49   1461s] 
[07/03 15:43:49   1461s] =============================================================================================
[07/03 15:43:49   1461s]  Step TAT Report : TnsOpt #2 / place_opt_design #1                              23.14-s088_1
[07/03 15:43:49   1461s] =============================================================================================
[07/03 15:43:49   1461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:43:49   1461s] ---------------------------------------------------------------------------------------------
[07/03 15:43:49   1461s] [ SlackTraversorInit     ]      2   0:00:00.4  (   3.4 % )     0:00:00.5 /  0:00:00.5    0.9
[07/03 15:43:49   1461s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   7.4 % )     0:00:00.9 /  0:00:00.9    1.0
[07/03 15:43:49   1461s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:49   1461s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.4 % )     0:00:00.4 /  0:00:00.5    1.2
[07/03 15:43:49   1461s] [ PlacerPlacementInit    ]      1   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.3    0.9
[07/03 15:43:49   1461s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.3    1.3
[07/03 15:43:49   1461s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:49   1461s] [ TransformInit          ]      1   0:00:01.0  (   7.8 % )     0:00:01.0 /  0:00:00.9    0.9
[07/03 15:43:49   1461s] [ OptimizationStep       ]      1   0:00:00.3  (   2.1 % )     0:00:05.8 /  0:00:06.7    1.2
[07/03 15:43:49   1461s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.3 % )     0:00:05.5 /  0:00:06.5    1.2
[07/03 15:43:49   1461s] [ OptGetWeight           ]     13   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.6
[07/03 15:43:49   1461s] [ OptEval                ]     13   0:00:04.9  (  39.2 % )     0:00:04.9 /  0:00:06.2    1.3
[07/03 15:43:49   1461s] [ OptCommit              ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:49   1461s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[07/03 15:43:49   1461s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[07/03 15:43:49   1461s] [ SetupOptGetWorkingSet  ]     39   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.0    0.1
[07/03 15:43:49   1461s] [ SetupOptGetActiveNode  ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:49   1461s] [ SetupOptSlackGraph     ]     13   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.3
[07/03 15:43:49   1461s] [ TnsPass                ]      1   0:00:00.3  (   2.8 % )     0:00:08.9 /  0:00:09.5    1.1
[07/03 15:43:49   1461s] [ RefinePlace            ]      1   0:00:01.7  (  13.8 % )     0:00:02.0 /  0:00:01.8    0.9
[07/03 15:43:49   1461s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 15:43:49   1461s] [ TimingUpdate           ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.2    0.6
[07/03 15:43:49   1461s] [ IncrTimingUpdate       ]     18   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.1    0.8
[07/03 15:43:49   1461s] [ MISC                   ]          0:00:00.9  (   7.3 % )     0:00:00.9 /  0:00:00.9    1.0
[07/03 15:43:49   1461s] ---------------------------------------------------------------------------------------------
[07/03 15:43:49   1461s]  TnsOpt #2 TOTAL                    0:00:12.5  ( 100.0 % )     0:00:12.5 /  0:00:13.1    1.0
[07/03 15:43:49   1461s] ---------------------------------------------------------------------------------------------
[07/03 15:43:49   1461s] Begin: Collecting metrics
[07/03 15:43:49   1461s] 
	GigaOpt Setup Optimization summary:
[07/03 15:43:49   1461s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:04  |        4488 |
	| tns_pass_0       |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:06  |        4488 |
	| legalization_0   |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:03  |        4520 |
	| end_setup_fixing |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:00  |        4520 |
	 ------------------------------------------------------------------------------------------------------- 
[07/03 15:43:49   1461s] 
[07/03 15:43:50   1461s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.114 |           |       -4 |       59.57 |            |              | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:10  |        4133 |      |     |
| drv_fixing              |     0.000 |   -0.114 |         0 |       -4 |       59.45 |            |              | 0:00:05  |        4133 |      |     |
| drv_fixing_2            |     0.000 |   -0.114 |         0 |       -4 |       59.55 |            |              | 0:00:27  |        4170 |    0 |   0 |
| global_opt              |           |   -0.114 |           |       -4 |       59.55 |            |              | 0:00:10  |        4170 |      |     |
| area_reclaiming         |     0.000 |   -0.114 |         0 |       -4 |       59.15 |            |              | 0:00:38  |        4170 |      |     |
| incremental_replacement |           |   -0.333 |           |      -11 |             |      12.98 |        12.98 | 0:04:35  |        4427 |      |     |
| tns_fixing              |     0.000 |   -0.333 |         0 |      -11 |       59.15 |            |              | 0:00:04  |        4451 |      |     |
| wns_fixing              |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:09  |        4488 |      |     |
| tns_fixing_2            |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:14  |        4520 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:43:50   1461s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1665.4M, current mem=1645.1M)

[07/03 15:43:50   1461s] End: Collecting metrics
[07/03 15:43:50   1461s] End: GigaOpt Optimization in TNS mode
[07/03 15:43:50   1462s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/03 15:43:50   1462s] Info: 71 io nets excluded
[07/03 15:43:51   1462s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:43:51   1462s] ### Creating LA Mngr. totSessionCpu=0:24:26 mem=4488.1M
[07/03 15:43:51   1462s] ### Creating LA Mngr, finished. totSessionCpu=0:24:26 mem=4488.1M
[07/03 15:43:51   1462s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/03 15:43:51   1462s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4488.1M, EPOCH TIME: 1751571831.145054
[07/03 15:43:51   1462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:51   1462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:51   1462s] 
[07/03 15:43:51   1462s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:51   1462s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:51   1462s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.088, REAL:0.092, MEM:4488.1M, EPOCH TIME: 1751571831.237486
[07/03 15:43:51   1462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:51   1462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:51   1462s] [oiPhyDebug] optDemand 1998900432000.00, spDemand 645300432000.00.
[07/03 15:43:51   1462s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34157
[07/03 15:43:51   1462s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 15:43:51   1462s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:24:27 mem=4488.1M
[07/03 15:43:51   1462s] OPERPROF: Starting DPlace-Init at level 1, MEM:4488.1M, EPOCH TIME: 1751571831.282891
[07/03 15:43:51   1462s] Processing tracks to init pin-track alignment.
[07/03 15:43:51   1462s] z: 1, totalTracks: 1
[07/03 15:43:51   1462s] z: 3, totalTracks: 1
[07/03 15:43:51   1462s] z: 5, totalTracks: 1
[07/03 15:43:51   1462s] z: 7, totalTracks: 1
[07/03 15:43:51   1462s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:43:51   1462s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4488.1M, EPOCH TIME: 1751571831.356096
[07/03 15:43:51   1462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:51   1462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:51   1462s] 
[07/03 15:43:51   1462s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:51   1462s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:51   1462s] OPERPROF:     Starting CMU at level 3, MEM:4488.1M, EPOCH TIME: 1751571831.415255
[07/03 15:43:51   1462s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4488.1M, EPOCH TIME: 1751571831.419200
[07/03 15:43:51   1462s] 
[07/03 15:43:51   1462s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:43:51   1462s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.073, REAL:0.072, MEM:4488.1M, EPOCH TIME: 1751571831.428521
[07/03 15:43:51   1462s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4488.1M, EPOCH TIME: 1751571831.428774
[07/03 15:43:51   1462s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4488.1M, EPOCH TIME: 1751571831.429159
[07/03 15:43:51   1462s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4488.1MB).
[07/03 15:43:51   1462s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.154, REAL:0.158, MEM:4488.1M, EPOCH TIME: 1751571831.440840
[07/03 15:43:51   1462s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:43:51   1463s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34157
[07/03 15:43:51   1463s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:24:27 mem=4504.1M
[07/03 15:43:51   1463s] Begin: Area Reclaim Optimization
[07/03 15:43:51   1463s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:24:27.1/0:25:40.6 (1.0), mem = 4504.1M
[07/03 15:43:51   1463s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.10
[07/03 15:43:51   1463s] 
[07/03 15:43:51   1463s] Active Setup views: WORST_CASE 
[07/03 15:43:51   1463s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34157
[07/03 15:43:51   1463s] ### Creating RouteCongInterface, started
[07/03 15:43:52   1463s] 
[07/03 15:43:52   1463s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 15:43:52   1463s] 
[07/03 15:43:52   1463s] #optDebug: {0, 1.000}
[07/03 15:43:52   1463s] ### Creating RouteCongInterface, finished
[07/03 15:43:52   1463s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:52   1463s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:52   1463s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:43:52   1463s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:43:52   1463s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:52   1463s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:52   1463s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:43:52   1463s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:43:52   1463s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4504.1M, EPOCH TIME: 1751571832.144777
[07/03 15:43:52   1463s] Found 0 hard placement blockage before merging.
[07/03 15:43:52   1463s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4504.1M, EPOCH TIME: 1751571832.145503
[07/03 15:43:52   1463s] Reclaim Optimization WNS Slack -0.195  TNS Slack -11.480 Density 59.15
[07/03 15:43:52   1463s] +---------+---------+--------+--------+------------+--------+
[07/03 15:43:52   1463s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/03 15:43:52   1463s] +---------+---------+--------+--------+------------+--------+
[07/03 15:43:52   1463s] |   59.15%|        -|  -0.195| -11.480|   0:00:00.0| 4504.1M|
[07/03 15:43:52   1464s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 15:43:53   1464s] |   59.15%|        0|  -0.195| -11.481|   0:00:01.0| 4504.1M|
[07/03 15:43:54   1465s] |   59.15%|        1|  -0.195| -11.481|   0:00:01.0| 4504.1M|
[07/03 15:43:55   1467s] |   59.15%|        4|  -0.195| -11.400|   0:00:01.0| 4504.1M|
[07/03 15:43:55   1468s] |   59.15%|        0|  -0.195| -11.400|   0:00:00.0| 4504.1M|
[07/03 15:43:55   1468s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 15:43:55   1468s] #optDebug: RTR_SNLTF <10.0000 3.7800> <37.8000> 
[07/03 15:43:55   1468s] |   59.15%|        0|  -0.195| -11.400|   0:00:00.0| 4504.1M|
[07/03 15:43:55   1468s] +---------+---------+--------+--------+------------+--------+
[07/03 15:43:55   1468s] Reclaim Optimization End WNS Slack -0.195  TNS Slack -11.400 Density 59.15
[07/03 15:43:55   1468s] 
[07/03 15:43:55   1468s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 4 **
[07/03 15:43:55   1468s] --------------------------------------------------------------
[07/03 15:43:55   1468s] |                                   | Total     | Sequential |
[07/03 15:43:55   1468s] --------------------------------------------------------------
[07/03 15:43:55   1468s] | Num insts resized                 |       4  |       0    |
[07/03 15:43:55   1468s] | Num insts undone                  |       0  |       0    |
[07/03 15:43:55   1468s] | Num insts Downsized               |       4  |       0    |
[07/03 15:43:55   1468s] | Num insts Samesized               |       0  |       0    |
[07/03 15:43:55   1468s] | Num insts Upsized                 |       0  |       0    |
[07/03 15:43:55   1468s] | Num multiple commits+uncommits    |       0  |       -    |
[07/03 15:43:55   1468s] --------------------------------------------------------------
[07/03 15:43:56   1468s] Bottom Preferred Layer:
[07/03 15:43:56   1468s]     None
[07/03 15:43:56   1468s] Via Pillar Rule:
[07/03 15:43:56   1468s]     None
[07/03 15:43:56   1468s] Finished writing unified metrics of routing constraints.
[07/03 15:43:56   1468s] 
[07/03 15:43:56   1468s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/03 15:43:56   1468s] End: Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:05.0) **
[07/03 15:43:56   1468s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4520.1M, EPOCH TIME: 1751571836.057690
[07/03 15:43:56   1468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:43:56   1468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:56   1468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:56   1468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:56   1468s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.254, REAL:0.234, MEM:4520.1M, EPOCH TIME: 1751571836.291475
[07/03 15:43:56   1469s] *** Finished re-routing un-routed nets (4520.1M) ***
[07/03 15:43:56   1469s] OPERPROF: Starting DPlace-Init at level 1, MEM:4520.1M, EPOCH TIME: 1751571836.834555
[07/03 15:43:56   1469s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4520.1M, EPOCH TIME: 1751571836.906947
[07/03 15:43:56   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:56   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:56   1469s] 
[07/03 15:43:56   1469s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:56   1469s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:56   1469s] OPERPROF:     Starting CMU at level 3, MEM:4520.1M, EPOCH TIME: 1751571836.955875
[07/03 15:43:56   1469s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:4520.1M, EPOCH TIME: 1751571836.962970
[07/03 15:43:56   1469s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.069, REAL:0.068, MEM:4520.1M, EPOCH TIME: 1751571836.975210
[07/03 15:43:56   1469s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4520.1M, EPOCH TIME: 1751571836.975388
[07/03 15:43:56   1469s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4520.1M, EPOCH TIME: 1751571836.975615
[07/03 15:43:56   1469s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4520.1M, EPOCH TIME: 1751571836.993965
[07/03 15:43:56   1469s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:4520.1M, EPOCH TIME: 1751571836.995137
[07/03 15:43:56   1469s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.155, REAL:0.161, MEM:4520.1M, EPOCH TIME: 1751571836.995387
[07/03 15:43:57   1469s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:43:57   1469s] 
[07/03 15:43:57   1469s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=4520.1M) ***
[07/03 15:43:57   1469s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:43:57   1469s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34156
[07/03 15:43:57   1469s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.10
[07/03 15:43:57   1469s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:06.7/0:00:05.6 (1.2), totSession cpu/real = 0:24:33.8/0:25:46.1 (1.0), mem = 4520.1M
[07/03 15:43:57   1469s] 
[07/03 15:43:57   1469s] =============================================================================================
[07/03 15:43:57   1469s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.14-s088_1
[07/03 15:43:57   1469s] =============================================================================================
[07/03 15:43:57   1469s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:43:57   1469s] ---------------------------------------------------------------------------------------------
[07/03 15:43:57   1469s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.1
[07/03 15:43:57   1469s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:57   1469s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:43:57   1469s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.3    1.1
[07/03 15:43:57   1469s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:57   1469s] [ OptimizationStep       ]      1   0:00:01.8  (  31.5 % )     0:00:03.4 /  0:00:04.5    1.3
[07/03 15:43:57   1469s] [ OptSingleIteration     ]      5   0:00:00.2  (   3.3 % )     0:00:01.7 /  0:00:02.9    1.7
[07/03 15:43:57   1469s] [ OptGetWeight           ]     49   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:57   1469s] [ OptEval                ]     49   0:00:01.2  (  22.3 % )     0:00:01.2 /  0:00:02.4    1.9
[07/03 15:43:57   1469s] [ OptCommit              ]     49   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:43:57   1469s] [ PostCommitDelayUpdate  ]     49   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.4
[07/03 15:43:57   1469s] [ IncrDelayCalc          ]     14   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.5
[07/03 15:43:57   1469s] [ RefinePlace            ]      1   0:00:01.1  (  20.3 % )     0:00:01.3 /  0:00:01.3    1.1
[07/03 15:43:57   1469s] [ TimingUpdate           ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 15:43:57   1469s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.3
[07/03 15:43:57   1469s] [ MISC                   ]          0:00:00.3  (   4.6 % )     0:00:00.3 /  0:00:00.2    0.9
[07/03 15:43:57   1469s] ---------------------------------------------------------------------------------------------
[07/03 15:43:57   1469s]  AreaOpt #2 TOTAL                   0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:06.7    1.2
[07/03 15:43:57   1469s] ---------------------------------------------------------------------------------------------
[07/03 15:43:57   1469s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34156
[07/03 15:43:57   1469s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4488.1M, EPOCH TIME: 1751571837.284485
[07/03 15:43:57   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:57   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:57   1469s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:57   1469s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:57   1469s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.158, REAL:0.132, MEM:4488.1M, EPOCH TIME: 1751571837.416411
[07/03 15:43:57   1469s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:06, mem=4488.14M, totSessionCpu=0:24:34).
[07/03 15:43:57   1469s] Begin: Collecting metrics
[07/03 15:43:57   1470s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.114 |           |       -4 |       59.57 |            |              | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:10  |        4133 |      |     |
| drv_fixing              |     0.000 |   -0.114 |         0 |       -4 |       59.45 |            |              | 0:00:05  |        4133 |      |     |
| drv_fixing_2            |     0.000 |   -0.114 |         0 |       -4 |       59.55 |            |              | 0:00:27  |        4170 |    0 |   0 |
| global_opt              |           |   -0.114 |           |       -4 |       59.55 |            |              | 0:00:10  |        4170 |      |     |
| area_reclaiming         |     0.000 |   -0.114 |         0 |       -4 |       59.15 |            |              | 0:00:38  |        4170 |      |     |
| incremental_replacement |           |   -0.333 |           |      -11 |             |      12.98 |        12.98 | 0:04:35  |        4427 |      |     |
| tns_fixing              |     0.000 |   -0.333 |         0 |      -11 |       59.15 |            |              | 0:00:04  |        4451 |      |     |
| wns_fixing              |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:09  |        4488 |      |     |
| tns_fixing_2            |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:14  |        4520 |      |     |
| area_reclaiming_2       |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:07  |        4488 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:43:57   1470s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1646.3M, current mem=1646.3M)

[07/03 15:43:57   1470s] End: Collecting metrics
[07/03 15:43:58   1470s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[07/03 15:43:58   1470s]                                            # bool, default=false, private
[07/03 15:43:58   1470s] Begin: GigaOpt postEco DRV Optimization
[07/03 15:43:58   1470s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[07/03 15:43:58   1470s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:24:34.8/0:25:47.2 (1.0), mem = 4488.1M
[07/03 15:43:58   1471s] Info: 71 io nets excluded
[07/03 15:43:58   1471s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:43:58   1471s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.11
[07/03 15:43:58   1471s] 
[07/03 15:43:58   1471s] Active Setup views: WORST_CASE 
[07/03 15:43:58   1471s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4488.1M, EPOCH TIME: 1751571838.960249
[07/03 15:43:58   1471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:58   1471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:59   1471s] 
[07/03 15:43:59   1471s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:59   1471s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:59   1471s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.058, REAL:0.059, MEM:4488.1M, EPOCH TIME: 1751571839.019090
[07/03 15:43:59   1471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:59   1471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:59   1471s] [oiPhyDebug] optDemand 1998882288000.00, spDemand 645282288000.00.
[07/03 15:43:59   1471s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34156
[07/03 15:43:59   1471s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 15:43:59   1471s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:24:36 mem=4488.1M
[07/03 15:43:59   1471s] OPERPROF: Starting DPlace-Init at level 1, MEM:4488.1M, EPOCH TIME: 1751571839.058519
[07/03 15:43:59   1471s] Processing tracks to init pin-track alignment.
[07/03 15:43:59   1471s] z: 1, totalTracks: 1
[07/03 15:43:59   1471s] z: 3, totalTracks: 1
[07/03 15:43:59   1471s] z: 5, totalTracks: 1
[07/03 15:43:59   1471s] z: 7, totalTracks: 1
[07/03 15:43:59   1471s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:43:59   1471s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4488.1M, EPOCH TIME: 1751571839.106066
[07/03 15:43:59   1471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:59   1471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:43:59   1471s] 
[07/03 15:43:59   1471s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:43:59   1471s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:43:59   1471s] OPERPROF:     Starting CMU at level 3, MEM:4488.1M, EPOCH TIME: 1751571839.204296
[07/03 15:43:59   1471s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.008, MEM:4488.1M, EPOCH TIME: 1751571839.212325
[07/03 15:43:59   1471s] 
[07/03 15:43:59   1471s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:43:59   1471s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.110, REAL:0.118, MEM:4488.1M, EPOCH TIME: 1751571839.223794
[07/03 15:43:59   1471s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4488.1M, EPOCH TIME: 1751571839.224337
[07/03 15:43:59   1471s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.001, MEM:4488.1M, EPOCH TIME: 1751571839.224968
[07/03 15:43:59   1471s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4488.1MB).
[07/03 15:43:59   1471s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.187, REAL:0.197, MEM:4488.1M, EPOCH TIME: 1751571839.255081
[07/03 15:43:59   1471s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:43:59   1472s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34156
[07/03 15:43:59   1472s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:24:36 mem=4488.1M
[07/03 15:43:59   1472s] ### Creating RouteCongInterface, started
[07/03 15:43:59   1472s] 
[07/03 15:43:59   1472s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/03 15:43:59   1472s] 
[07/03 15:43:59   1472s] #optDebug: {0, 1.000}
[07/03 15:43:59   1472s] ### Creating RouteCongInterface, finished
[07/03 15:43:59   1472s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:59   1472s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:59   1472s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:43:59   1472s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:43:59   1472s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:59   1472s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:43:59   1472s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:43:59   1472s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:44:00   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:44:00   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:44:00   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:44:00   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:44:00   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:44:00   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:44:00   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:44:00   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:44:00   1473s] AoF 5883.6330um
[07/03 15:44:01   1474s] [GPS-DRV] Optimizer inputs ============================= 
[07/03 15:44:01   1474s] [GPS-DRV] drvFixingStage: Small Scale
[07/03 15:44:01   1474s] [GPS-DRV] costLowerBound: 0.1
[07/03 15:44:01   1474s] [GPS-DRV] setupTNSCost  : 1
[07/03 15:44:01   1474s] [GPS-DRV] maxIter       : 3
[07/03 15:44:01   1474s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[07/03 15:44:01   1474s] [GPS-DRV] Optimizer parameters ============================= 
[07/03 15:44:01   1474s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/03 15:44:01   1474s] [GPS-DRV] maxDensity (design): 0.95
[07/03 15:44:01   1474s] [GPS-DRV] maxLocalDensity: 0.98
[07/03 15:44:01   1474s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/03 15:44:01   1474s] [GPS-DRV] Dflt RT Characteristic Length 5282.51um AoF 5883.63um x 1
[07/03 15:44:01   1474s] [GPS-DRV] isCPECostingOn: false
[07/03 15:44:01   1474s] [GPS-DRV] All active and enabled setup views
[07/03 15:44:01   1474s] [GPS-DRV]     WORST_CASE
[07/03 15:44:01   1474s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/03 15:44:01   1474s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/03 15:44:01   1474s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/03 15:44:01   1474s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[07/03 15:44:01   1474s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/03 15:44:01   1474s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4488.1M, EPOCH TIME: 1751571841.129289
[07/03 15:44:01   1474s] Found 0 hard placement blockage before merging.
[07/03 15:44:01   1474s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4488.1M, EPOCH TIME: 1751571841.130648
[07/03 15:44:01   1474s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[07/03 15:44:01   1474s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/03 15:44:01   1474s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 15:44:01   1474s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/03 15:44:01   1474s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 15:44:01   1474s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/03 15:44:01   1474s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 15:44:01   1474s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:44:02   1475s] Dumping Information for Job ...
[07/03 15:44:02   1475s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:44:02   1475s] Info: violation cost 0.069757 (cap = 0.069757, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:44:02   1475s] |     0|     0|     0.00|     5|     5|    -0.01|  1131|  1131|     0|     0|    -0.19|   -11.40|       0|       0|       0| 59.15%|          |         |
[07/03 15:44:02   1476s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:44:02   1476s] Dumping Information for Job ...
[07/03 15:44:02   1476s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:44:02   1476s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:44:02   1476s] |     0|     0|     0.00|     0|     0|     0.00|  1131|  1131|     0|     0|    -0.19|   -11.40|       0|       0|       5| 59.15%| 0:00:00.0|  4523.2M|
[07/03 15:44:02   1476s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:44:02   1476s] Dumping Information for Job ...
[07/03 15:44:02   1476s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:44:02   1476s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:44:03   1476s] |     0|     0|     0.00|     0|     0|     0.00|  1131|  1131|     0|     0|    -0.19|   -11.40|       0|       0|       0| 59.15%| 0:00:00.0|  4523.2M|
[07/03 15:44:03   1476s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 15:44:03   1476s] 
[07/03 15:44:03   1476s] ###############################################################################
[07/03 15:44:03   1476s] #
[07/03 15:44:03   1476s] #  Large fanout net report:  
[07/03 15:44:03   1476s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[07/03 15:44:03   1476s] #     - current density: 59.15
[07/03 15:44:03   1476s] #
[07/03 15:44:03   1476s] #  List of high fanout nets:
[07/03 15:44:03   1476s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/03 15:44:03   1476s] #                   - multi-driver net with 2 drivers
[07/03 15:44:03   1476s] #                   - Ignored for optimization
[07/03 15:44:03   1476s] #        Net(2):  set[0]: (fanouts = 80)
[07/03 15:44:03   1476s] #                   - multi-driver net with 2 drivers
[07/03 15:44:03   1476s] #                   - Ignored for optimization
[07/03 15:44:03   1476s] #        Net(3):  reset[0]: (fanouts = 80)
[07/03 15:44:03   1476s] #                   - multi-driver net with 2 drivers
[07/03 15:44:03   1476s] #                   - Ignored for optimization
[07/03 15:44:03   1476s] #
[07/03 15:44:03   1476s] ###############################################################################
[07/03 15:44:03   1476s] Bottom Preferred Layer:
[07/03 15:44:03   1476s]     None
[07/03 15:44:03   1476s] Via Pillar Rule:
[07/03 15:44:03   1476s]     None
[07/03 15:44:03   1476s] Finished writing unified metrics of routing constraints.
[07/03 15:44:03   1477s] 
[07/03 15:44:03   1477s] 
[07/03 15:44:03   1477s] =======================================================================
[07/03 15:44:03   1477s]                 Reasons for remaining drv violations
[07/03 15:44:03   1477s] =======================================================================
[07/03 15:44:03   1477s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[07/03 15:44:03   1477s] 
[07/03 15:44:03   1477s] MultiBuffering failure reasons
[07/03 15:44:03   1477s] ------------------------------------------------
[07/03 15:44:03   1477s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/03 15:44:03   1477s] 
[07/03 15:44:03   1477s] SingleBuffering failure reasons
[07/03 15:44:03   1477s] ------------------------------------------------
[07/03 15:44:03   1477s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/03 15:44:03   1477s] 
[07/03 15:44:03   1477s] 
[07/03 15:44:03   1477s] *** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=4523.2M) ***
[07/03 15:44:03   1477s] 
[07/03 15:44:03   1477s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:44:03   1477s] Total-nets :: 34206, Stn-nets :: 67, ratio :: 0.195872 %, Total-len 1.25434e+06, Stn-len 2949.97
[07/03 15:44:03   1477s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34156
[07/03 15:44:03   1477s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4507.2M, EPOCH TIME: 1751571843.573511
[07/03 15:44:03   1477s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:44:03   1477s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:03   1477s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:03   1477s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:03   1477s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.175, REAL:0.138, MEM:4507.2M, EPOCH TIME: 1751571843.711850
[07/03 15:44:03   1477s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.11
[07/03 15:44:03   1477s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:06.4/0:00:05.4 (1.2), totSession cpu/real = 0:24:41.2/0:25:52.6 (1.0), mem = 4507.2M
[07/03 15:44:03   1477s] 
[07/03 15:44:03   1477s] =============================================================================================
[07/03 15:44:03   1477s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              23.14-s088_1
[07/03 15:44:03   1477s] =============================================================================================
[07/03 15:44:03   1477s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:44:03   1477s] ---------------------------------------------------------------------------------------------
[07/03 15:44:03   1477s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.1
[07/03 15:44:03   1477s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:44:03   1477s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   5.4 % )     0:00:00.5 /  0:00:00.6    1.2
[07/03 15:44:03   1477s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:44:03   1477s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.4    1.1
[07/03 15:44:03   1477s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:44:03   1477s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.5 /  0:00:02.1    1.4
[07/03 15:44:03   1477s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.8    1.3
[07/03 15:44:03   1477s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:44:03   1477s] [ OptEval                ]      2   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.4    1.1
[07/03 15:44:03   1477s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:44:03   1477s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.7
[07/03 15:44:03   1477s] [ IncrDelayCalc          ]      5   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.3    1.8
[07/03 15:44:03   1477s] [ DrvFindVioNets         ]      3   0:00:00.6  (  11.7 % )     0:00:00.6 /  0:00:01.0    1.6
[07/03 15:44:03   1477s] [ DrvComputeSummary      ]      3   0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.3    1.2
[07/03 15:44:03   1477s] [ DetailPlaceInit        ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:44:03   1477s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.4
[07/03 15:44:03   1477s] [ MISC                   ]          0:00:02.6  (  49.1 % )     0:00:02.6 /  0:00:02.9    1.1
[07/03 15:44:03   1477s] ---------------------------------------------------------------------------------------------
[07/03 15:44:03   1477s]  DrvOpt #4 TOTAL                    0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:06.4    1.2
[07/03 15:44:03   1477s] ---------------------------------------------------------------------------------------------
[07/03 15:44:03   1477s] Begin: Collecting metrics
[07/03 15:44:04   1477s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.114 |           |       -4 |       59.57 |            |              | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:10  |        4133 |      |     |
| drv_fixing              |     0.000 |   -0.114 |         0 |       -4 |       59.45 |            |              | 0:00:05  |        4133 |      |     |
| drv_fixing_2            |     0.000 |   -0.114 |         0 |       -4 |       59.55 |            |              | 0:00:27  |        4170 |    0 |   0 |
| global_opt              |           |   -0.114 |           |       -4 |       59.55 |            |              | 0:00:10  |        4170 |      |     |
| area_reclaiming         |     0.000 |   -0.114 |         0 |       -4 |       59.15 |            |              | 0:00:38  |        4170 |      |     |
| incremental_replacement |           |   -0.333 |           |      -11 |             |      12.98 |        12.98 | 0:04:35  |        4427 |      |     |
| tns_fixing              |     0.000 |   -0.333 |         0 |      -11 |       59.15 |            |              | 0:00:04  |        4451 |      |     |
| wns_fixing              |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:09  |        4488 |      |     |
| tns_fixing_2            |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:14  |        4520 |      |     |
| area_reclaiming_2       |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:07  |        4488 |      |     |
| drv_eco_fixing          |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:05  |        4507 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:44:04   1477s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1647.8M, current mem=1647.8M)

[07/03 15:44:04   1477s] End: Collecting metrics
[07/03 15:44:04   1477s] End: GigaOpt postEco DRV Optimization
[07/03 15:44:05   1479s] GigaOpt: WNS changes after postEco optimization: -0.194 -> -0.194 (bump = 0.0)
[07/03 15:44:05   1479s] GigaOpt: Skipping nonLegal postEco optimization
[07/03 15:44:06   1479s] Design TNS changes after trial route: -11.400 -> -11.400
[07/03 15:44:06   1479s] Begin: GigaOpt TNS non-legal recovery
[07/03 15:44:06   1479s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 2 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -preCTS
[07/03 15:44:06   1479s] Info: 71 io nets excluded
[07/03 15:44:06   1480s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:44:06   1480s] *** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:24:44.0/0:25:55.4 (1.0), mem = 4507.2M
[07/03 15:44:06   1480s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.12
[07/03 15:44:06   1480s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:44:06   1480s] 
[07/03 15:44:06   1480s] Active Setup views: WORST_CASE 
[07/03 15:44:06   1480s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4507.2M, EPOCH TIME: 1751571846.849990
[07/03 15:44:06   1480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:06   1480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:06   1480s] 
[07/03 15:44:06   1480s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:44:06   1480s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:44:06   1480s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.054, REAL:0.052, MEM:4507.2M, EPOCH TIME: 1751571846.902104
[07/03 15:44:06   1480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:06   1480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:06   1480s] [oiPhyDebug] optDemand 1998905875200.00, spDemand 645305875200.00.
[07/03 15:44:06   1480s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34156
[07/03 15:44:06   1480s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[07/03 15:44:06   1480s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:24:44 mem=4507.2M
[07/03 15:44:06   1480s] OPERPROF: Starting DPlace-Init at level 1, MEM:4507.2M, EPOCH TIME: 1751571846.936942
[07/03 15:44:06   1480s] Processing tracks to init pin-track alignment.
[07/03 15:44:06   1480s] z: 1, totalTracks: 1
[07/03 15:44:06   1480s] z: 3, totalTracks: 1
[07/03 15:44:06   1480s] z: 5, totalTracks: 1
[07/03 15:44:06   1480s] z: 7, totalTracks: 1
[07/03 15:44:06   1480s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:44:06   1480s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4507.2M, EPOCH TIME: 1751571846.984377
[07/03 15:44:06   1480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:06   1480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:07   1480s] 
[07/03 15:44:07   1480s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:44:07   1480s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:44:07   1480s] OPERPROF:     Starting CMU at level 3, MEM:4507.2M, EPOCH TIME: 1751571847.073738
[07/03 15:44:07   1480s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.005, MEM:4507.2M, EPOCH TIME: 1751571847.078263
[07/03 15:44:07   1480s] 
[07/03 15:44:07   1480s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:44:07   1480s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.101, REAL:0.105, MEM:4507.2M, EPOCH TIME: 1751571847.089407
[07/03 15:44:07   1480s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4507.2M, EPOCH TIME: 1751571847.089631
[07/03 15:44:07   1480s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4507.2M, EPOCH TIME: 1751571847.089944
[07/03 15:44:07   1480s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4507.2MB).
[07/03 15:44:07   1480s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.161, REAL:0.166, MEM:4507.2M, EPOCH TIME: 1751571847.103422
[07/03 15:44:07   1480s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:44:07   1480s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34156
[07/03 15:44:07   1480s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:24:45 mem=4507.2M
[07/03 15:44:07   1480s] ### Creating RouteCongInterface, started
[07/03 15:44:07   1481s] 
[07/03 15:44:07   1481s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.9500} {6, 0.024, 0.9500} {7, 0.024, 0.9500} 
[07/03 15:44:07   1481s] 
[07/03 15:44:07   1481s] #optDebug: {0, 1.000}
[07/03 15:44:07   1481s] ### Creating RouteCongInterface, finished
[07/03 15:44:07   1481s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:44:07   1481s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:44:07   1481s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:44:07   1481s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:44:07   1481s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:44:07   1481s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:44:07   1481s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:44:07   1481s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:44:08   1481s] *info: 71 io nets excluded
[07/03 15:44:08   1481s] *info: 2 clock nets excluded
[07/03 15:44:08   1482s] *info: 70 multi-driver nets excluded.
[07/03 15:44:08   1482s] *info: 18991 no-driver nets excluded.
[07/03 15:44:08   1482s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6317.4
[07/03 15:44:08   1482s] PathGroup :  reg2reg  TargetSlack : 0 
[07/03 15:44:08   1482s] ** GigaOpt Optimizer WNS Slack -0.195 TNS Slack -11.400 Density 59.15
[07/03 15:44:09   1482s] Optimizer TNS Opt
[07/03 15:44:09   1482s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.195|-11.400|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.195|-11.400|
+----------+------+-------+

[07/03 15:44:09   1482s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4507.2M, EPOCH TIME: 1751571849.281396
[07/03 15:44:09   1482s] Found 0 hard placement blockage before merging.
[07/03 15:44:09   1482s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.012, REAL:0.012, MEM:4507.2M, EPOCH TIME: 1751571849.293533
[07/03 15:44:09   1483s] Active Path Group: default 
[07/03 15:44:09   1483s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:44:09   1483s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 15:44:09   1483s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:44:09   1483s] |  -0.195|   -0.195| -11.400|  -11.400|   59.15%|   0:00:00.0| 4507.2M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:44:09   1483s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[07/03 15:44:09   1483s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:44:09   1483s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:44:09   1483s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:44:12   1486s] |  -0.195|   -0.195| -11.400|  -11.400|   59.15%|   0:00:03.0| 4507.2M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:44:12   1486s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[07/03 15:44:12   1486s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:44:12   1486s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:44:12   1486s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:44:12   1486s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:44:12   1486s] 
[07/03 15:44:12   1486s] *** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:03.0 mem=4507.2M) ***
[07/03 15:44:12   1486s] 
[07/03 15:44:12   1486s] *** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:03.0 mem=4507.2M) ***
[07/03 15:44:12   1486s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:44:12   1486s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.195|-11.400|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.195|-11.400|
+----------+------+-------+

[07/03 15:44:12   1486s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.195|-11.400|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.195|-11.400|
+----------+------+-------+

[07/03 15:44:12   1487s] Bottom Preferred Layer:
[07/03 15:44:12   1487s]     None
[07/03 15:44:12   1487s] Via Pillar Rule:
[07/03 15:44:12   1487s]     None
[07/03 15:44:12   1487s] Finished writing unified metrics of routing constraints.
[07/03 15:44:12   1487s] 
[07/03 15:44:12   1487s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.0 real=0:00:04.0 mem=4523.2M) ***
[07/03 15:44:12   1487s] 
[07/03 15:44:12   1487s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6317.4
[07/03 15:44:12   1487s] Total-nets :: 34206, Stn-nets :: 67, ratio :: 0.195872 %, Total-len 1.25434e+06, Stn-len 2949.97
[07/03 15:44:12   1487s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34156
[07/03 15:44:12   1487s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4507.2M, EPOCH TIME: 1751571852.767636
[07/03 15:44:12   1487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:44:12   1487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:12   1487s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:12   1487s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:12   1487s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.244, REAL:0.162, MEM:4507.2M, EPOCH TIME: 1751571852.929576
[07/03 15:44:12   1487s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.12
[07/03 15:44:12   1487s] *** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:07.4/0:00:06.4 (1.2), totSession cpu/real = 0:24:51.5/0:26:01.8 (1.0), mem = 4507.2M
[07/03 15:44:12   1487s] 
[07/03 15:44:12   1487s] =============================================================================================
[07/03 15:44:12   1487s]  Step TAT Report : TnsOpt #3 / place_opt_design #1                              23.14-s088_1
[07/03 15:44:12   1487s] =============================================================================================
[07/03 15:44:12   1487s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:44:12   1487s] ---------------------------------------------------------------------------------------------
[07/03 15:44:12   1487s] [ SlackTraversorInit     ]      1   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    0.8
[07/03 15:44:12   1487s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:44:12   1487s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.7 % )     0:00:00.5 /  0:00:00.6    1.2
[07/03 15:44:12   1487s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.1
[07/03 15:44:12   1487s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 15:44:12   1487s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:44:12   1487s] [ TransformInit          ]      1   0:00:00.9  (  13.5 % )     0:00:00.9 /  0:00:00.9    1.0
[07/03 15:44:12   1487s] [ OptimizationStep       ]      1   0:00:00.4  (   6.5 % )     0:00:02.9 /  0:00:03.9    1.3
[07/03 15:44:12   1487s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.5 % )     0:00:02.4 /  0:00:03.6    1.5
[07/03 15:44:12   1487s] [ OptGetWeight           ]     10   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.7
[07/03 15:44:12   1487s] [ OptEval                ]     10   0:00:02.2  (  34.9 % )     0:00:02.2 /  0:00:03.4    1.5
[07/03 15:44:12   1487s] [ OptCommit              ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:44:12   1487s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:44:12   1487s] [ SetupOptGetWorkingSet  ]     10   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/03 15:44:12   1487s] [ SetupOptGetActiveNode  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:44:12   1487s] [ SetupOptSlackGraph     ]     10   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[07/03 15:44:12   1487s] [ TnsPass                ]      1   0:00:00.0  (   0.3 % )     0:00:03.2 /  0:00:04.2    1.3
[07/03 15:44:12   1487s] [ DetailPlaceInit        ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:44:12   1487s] [ IncrTimingUpdate       ]     14   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.4
[07/03 15:44:12   1487s] [ MISC                   ]          0:00:01.2  (  19.3 % )     0:00:01.2 /  0:00:01.1    0.9
[07/03 15:44:12   1487s] ---------------------------------------------------------------------------------------------
[07/03 15:44:12   1487s]  TnsOpt #3 TOTAL                    0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:07.4    1.2
[07/03 15:44:12   1487s] ---------------------------------------------------------------------------------------------
[07/03 15:44:12   1487s] Begin: Collecting metrics
[07/03 15:44:12   1487s] 
	GigaOpt Setup Optimization summary:
[07/03 15:44:12   1487s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:03  |        4507 |
	| end_setup_fixing |     0.000 |   -0.195 |         0 |      -11 |       59.15 | 0:00:03  |        4507 |
	 ------------------------------------------------------------------------------------------------------- 
[07/03 15:44:12   1487s] 
[07/03 15:44:13   1487s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.114 |           |       -4 |       59.57 |            |              | 0:00:32  |        4064 |    0 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:10  |        4133 |      |     |
| drv_fixing              |     0.000 |   -0.114 |         0 |       -4 |       59.45 |            |              | 0:00:05  |        4133 |      |     |
| drv_fixing_2            |     0.000 |   -0.114 |         0 |       -4 |       59.55 |            |              | 0:00:27  |        4170 |    0 |   0 |
| global_opt              |           |   -0.114 |           |       -4 |       59.55 |            |              | 0:00:10  |        4170 |      |     |
| area_reclaiming         |     0.000 |   -0.114 |         0 |       -4 |       59.15 |            |              | 0:00:38  |        4170 |      |     |
| incremental_replacement |           |   -0.333 |           |      -11 |             |      12.98 |        12.98 | 0:04:35  |        4427 |      |     |
| tns_fixing              |     0.000 |   -0.333 |         0 |      -11 |       59.15 |            |              | 0:00:04  |        4451 |      |     |
| wns_fixing              |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:09  |        4488 |      |     |
| tns_fixing_2            |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:14  |        4520 |      |     |
| area_reclaiming_2       |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:07  |        4488 |      |     |
| drv_eco_fixing          |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:05  |        4507 |    0 |   0 |
| tns_eco_fixing          |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:07  |        4507 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:44:13   1487s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1620.8M, current mem=1607.8M)

[07/03 15:44:13   1487s] End: Collecting metrics
[07/03 15:44:13   1487s] End: GigaOpt TNS non-legal recovery
[07/03 15:44:13   1488s] Register exp ratio and priority group on 0 nets on 39614 nets : 
[07/03 15:44:14   1488s] 
[07/03 15:44:14   1488s] Active setup views:
[07/03 15:44:14   1488s]  WORST_CASE
[07/03 15:44:14   1488s]   Dominating endpoints: 0
[07/03 15:44:14   1488s]   Dominating TNS: -0.000
[07/03 15:44:14   1488s] 
[07/03 15:44:20   1498s] Extraction called for design 'fpga_top' of instances=34156 and nets=59344 using extraction engine 'preRoute' .
[07/03 15:44:20   1498s] PreRoute RC Extraction called for design fpga_top.
[07/03 15:44:20   1498s] RC Extraction called in multi-corner(2) mode.
[07/03 15:44:20   1498s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 15:44:20   1498s] Type 'man IMPEXT-6197' for more detail.
[07/03 15:44:20   1498s] RCMode: PreRoute
[07/03 15:44:20   1498s]       RC Corner Indexes            0       1   
[07/03 15:44:20   1498s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 15:44:20   1498s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 15:44:20   1498s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 15:44:20   1498s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 15:44:20   1498s] Shrink Factor                : 1.00000
[07/03 15:44:20   1498s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 15:44:20   1498s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[07/03 15:44:20   1498s] Grid density data update skipped
[07/03 15:44:20   1498s] eee: pegSigSF=1.070000
[07/03 15:44:20   1498s] Initializing multi-corner resistance tables ...
[07/03 15:44:20   1498s] eee: Grid unit RC data computation started
[07/03 15:44:21   1499s] eee: Grid unit RC data computation completed
[07/03 15:44:21   1499s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:44:21   1499s] eee: l=2 avDens=0.134824 usedTrk=12880.075245 availTrk=95532.167485 sigTrk=12880.075245
[07/03 15:44:21   1499s] eee: l=3 avDens=0.134452 usedTrk=16332.690271 availTrk=121476.346236 sigTrk=16332.690271
[07/03 15:44:21   1499s] eee: l=4 avDens=0.046212 usedTrk=5973.531304 availTrk=129264.145986 sigTrk=5973.531304
[07/03 15:44:21   1499s] eee: l=5 avDens=0.042782 usedTrk=4291.927571 availTrk=100321.362709 sigTrk=4291.927571
[07/03 15:44:21   1499s] eee: l=6 avDens=0.195925 usedTrk=2195.402065 availTrk=11205.323290 sigTrk=2195.402065
[07/03 15:44:21   1499s] eee: l=7 avDens=0.132683 usedTrk=2071.886682 availTrk=15615.276942 sigTrk=2071.886682
[07/03 15:44:21   1499s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:44:21   1499s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:44:21   1499s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.303456 uaWl=0.000000 uaWlH=0.186700 aWlH=0.000000 lMod=0 pMax=0.830000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:44:21   1499s] eee: NetCapCache creation started. (Current Mem: 4489.695M) 
[07/03 15:44:21   1499s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4489.695M) 
[07/03 15:44:21   1499s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:44:21   1499s] eee: Metal Layers Info:
[07/03 15:44:21   1499s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:44:21   1499s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:44:21   1499s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:44:21   1499s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:44:21   1499s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:44:21   1499s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:44:21   1499s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:44:21   1499s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:44:21   1499s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:44:21   1499s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:44:21   1499s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:44:21   1499s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:44:21   1499s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:44:21   1499s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:44:21   1499s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4489.695M)
[07/03 15:44:21   1499s] Skewing Data Summary (End_of_FINAL)
[07/03 15:44:21   1499s] 
[07/03 15:44:21   1499s] Skew summary for view WORST_CASE:
[07/03 15:44:21   1499s] * Accumulated skew : count = 0
[07/03 15:44:21   1499s] *     Internal use : count = 0
[07/03 15:44:21   1499s] 
[07/03 15:44:21   1499s] Starting delay calculation for Setup views
[07/03 15:44:22   1500s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 15:44:22   1500s] #################################################################################
[07/03 15:44:22   1500s] # Design Stage: PreRoute
[07/03 15:44:22   1500s] # Design Name: fpga_top
[07/03 15:44:22   1500s] # Design Mode: 130nm
[07/03 15:44:22   1500s] # Analysis Mode: MMMC Non-OCV 
[07/03 15:44:22   1500s] # Parasitics Mode: No SPEF/RCDB 
[07/03 15:44:22   1500s] # Signoff Settings: SI Off 
[07/03 15:44:22   1500s] #################################################################################
[07/03 15:44:26   1506s] Calculate delays in BcWc mode...
[07/03 15:44:26   1506s] Topological Sorting (REAL = 0:00:00.0, MEM = 4477.7M, InitMEM = 4477.7M)
[07/03 15:44:26   1506s] Start delay calculation (fullDC) (2 T). (MEM=1560.57)
[07/03 15:44:27   1506s] End AAE Lib Interpolated Model. (MEM=1569.867188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:44:41   1529s] Total number of fetched objects 40461
[07/03 15:44:42   1529s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[07/03 15:44:42   1529s] End delay calculation. (MEM=1547.86 CPU=0:00:21.1 REAL=0:00:13.0)
[07/03 15:44:42   1529s] End delay calculation (fullDC). (MEM=1547.86 CPU=0:00:23.7 REAL=0:00:16.0)
[07/03 15:44:42   1529s] *** CDM Built up (cpu=0:00:29.9  real=0:00:20.0  mem= 4457.2M) ***
[07/03 15:44:46   1536s] *** Done Building Timing Graph (cpu=0:00:36.5 real=0:00:25.0 totSessionCpu=0:25:40 mem=4465.2M)
[07/03 15:44:47   1536s] OPTC: user 20.0
[07/03 15:44:47   1536s] Reported timing to dir ./timingReports
[07/03 15:44:47   1536s] **optDesign ... cpu = 0:12:08, real = 0:09:45, mem = 1494.4M, totSessionCpu=0:25:41 **
[07/03 15:44:48   1536s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4465.2M, EPOCH TIME: 1751571888.243901
[07/03 15:44:48   1536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:48   1536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:48   1536s] 
[07/03 15:44:48   1536s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:44:48   1536s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:44:48   1536s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.069, REAL:0.071, MEM:4465.2M, EPOCH TIME: 1751571888.315224
[07/03 15:44:48   1536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:44:48   1536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:45:09   1549s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.195  |   N/A   | -0.195  |
|           TNS (ns):| -11.418 |   N/A   | -11.418 |
|    Violating Paths:|   106   |   N/A   |   106   |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1131 (1131)    |    -59     |   1131 (1131)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.152%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[07/03 15:45:09   1549s] Begin: Collecting metrics
[07/03 15:45:09   1549s] **INFO: Starting Blocking QThread with 2 CPU
[07/03 15:45:09   1549s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/03 15:45:09   1549s] Multi-CPU acceleration using 2 CPU(s).
[07/03 15:45:11      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.7M
[07/03 15:45:11      0s] Multithreaded Timing Analysis is initialized with 2 threads
[07/03 15:45:11      0s] 
[07/03 15:45:11      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1563.9M, current mem=1383.6M)
[07/03 15:45:11      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1446.8M, current mem=1389.5M)
[07/03 15:45:11      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.7 (0.6), mem = 0.7M
[07/03 15:45:11      0s] 
[07/03 15:45:11      0s] =============================================================================================
[07/03 15:45:11      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.14-s088_1
[07/03 15:45:11      0s] =============================================================================================
[07/03 15:45:11      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:45:11      0s] ---------------------------------------------------------------------------------------------
[07/03 15:45:11      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.5    0.6
[07/03 15:45:11      0s] ---------------------------------------------------------------------------------------------
[07/03 15:45:11      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.5    0.6
[07/03 15:45:11      0s] ---------------------------------------------------------------------------------------------

[07/03 15:45:11   1549s]  
_______________________________________________________________________
[07/03 15:45:12   1550s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:45:12   1550s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[07/03 15:45:12   1550s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[07/03 15:45:12   1550s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[07/03 15:45:12   1550s] | initial_summary         |           |   -0.114 |           |       -4 |       59.57 |            |              | 0:00:32  |        4064 |    0 | 240 |
[07/03 15:45:12   1550s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:10  |        4133 |      |     |
[07/03 15:45:12   1550s] | drv_fixing              |     0.000 |   -0.114 |         0 |       -4 |       59.45 |            |              | 0:00:05  |        4133 |      |     |
[07/03 15:45:12   1550s] | drv_fixing_2            |     0.000 |   -0.114 |         0 |       -4 |       59.55 |            |              | 0:00:27  |        4170 |    0 |   0 |
[07/03 15:45:12   1550s] | global_opt              |           |   -0.114 |           |       -4 |       59.55 |            |              | 0:00:10  |        4170 |      |     |
[07/03 15:45:12   1550s] | area_reclaiming         |     0.000 |   -0.114 |         0 |       -4 |       59.15 |            |              | 0:00:38  |        4170 |      |     |
[07/03 15:45:12   1550s] | incremental_replacement |           |   -0.333 |           |      -11 |             |      12.98 |        12.98 | 0:04:35  |        4427 |      |     |
[07/03 15:45:12   1550s] | tns_fixing              |     0.000 |   -0.333 |         0 |      -11 |       59.15 |            |              | 0:00:04  |        4451 |      |     |
[07/03 15:45:12   1550s] | wns_fixing              |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:09  |        4488 |      |     |
[07/03 15:45:12   1550s] | tns_fixing_2            |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:14  |        4520 |      |     |
[07/03 15:45:12   1550s] | area_reclaiming_2       |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:07  |        4488 |      |     |
[07/03 15:45:12   1550s] | drv_eco_fixing          |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:05  |        4507 |    0 |   0 |
[07/03 15:45:12   1550s] | tns_eco_fixing          |     0.000 |   -0.195 |         0 |      -11 |       59.15 |            |              | 0:00:07  |        4507 |      |     |
[07/03 15:45:12   1550s] | final_summary           |           |   -0.195 |           |      -11 |       59.15 |            |              | 0:00:25  |        4520 |    0 |   0 |
[07/03 15:45:12   1550s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:45:12   1550s] Ending "collect_metrics" (total cpu=0:00:00.8, real=0:00:03.0, peak res=1563.9M, current mem=1464.3M)

[07/03 15:45:12   1550s] End: Collecting metrics
[07/03 15:45:12   1550s] **optDesign ... cpu = 0:12:22, real = 0:10:10, mem = 1464.3M, totSessionCpu=0:25:54 **
[07/03 15:45:12   1550s] *** Finished optDesign ***
[07/03 15:45:12   1550s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 15:45:12   1550s] UM:*                                                                   final
[07/03 15:45:12   1550s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 15:45:12   1550s] UM:*                                                                   opt_design_prects
[07/03 15:45:24   1550s] Info: final physical memory for 3 CRR processes is 720.45MB.
[07/03 15:45:29   1550s] Info: Summary of CRR changes:
[07/03 15:45:29   1550s]       - Timing transform commits:       0
[07/03 15:45:30   1551s] 
[07/03 15:45:30   1551s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:13:40 real=  0:12:28)
[07/03 15:45:30   1551s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:09.1 real=0:00:09.9)
[07/03 15:45:30   1551s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.3 real=0:00:10.4)
[07/03 15:45:30   1551s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:03 real=0:00:44.7)
[07/03 15:45:30   1551s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:06:20 real=  0:04:12)
[07/03 15:45:30   1551s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:18.4 real=0:00:18.0)
[07/03 15:45:30   1551s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:10.8 real=0:00:10.1)
[07/03 15:45:30   1551s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:17.1 real=0:00:15.1)
[07/03 15:45:31   1551s] Deleting Lib Analyzer.
[07/03 15:45:31   1551s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/03 15:45:31   1551s] clean pInstBBox. size 0
[07/03 15:45:32   1551s] Cell fpga_top LLGs are deleted
[07/03 15:45:32   1551s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:45:32   1551s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:45:32   1551s] Info: pop threads available for lower-level modules during optimization.
[07/03 15:45:32   1551s] 
[07/03 15:45:32   1551s] TimeStamp Deleting Cell Server Begin ...
[07/03 15:45:32   1551s] 
[07/03 15:45:32   1551s] TimeStamp Deleting Cell Server End ...
[07/03 15:45:32   1551s] Disable CTE adjustment.
[07/03 15:45:32   1551s] Disable Layer aware incrSKP.
[07/03 15:45:32   1551s] #optDebug: fT-D <X 1 0 0 0>
[07/03 15:45:32   1551s] VSMManager cleared!
[07/03 15:45:32   1551s] **place_opt_design ... cpu = 0:12:24, real = 0:10:31, mem = 4519.7M **
[07/03 15:45:32   1551s] *** Finished GigaPlace ***
[07/03 15:45:32   1551s] 
[07/03 15:45:32   1551s] *** Summary of all messages that are not suppressed in this session:
[07/03 15:45:32   1551s] Severity  ID               Count  Summary                                  
[07/03 15:45:32   1551s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[07/03 15:45:32   1551s] ERROR     IMPESI-2221         70  No driver %s is found in the delay stage...
[07/03 15:45:32   1551s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/03 15:45:32   1551s] WARNING   IMPOPT-7330          9  Net %s has fanout exceed delaycal_use_de...
[07/03 15:45:32   1551s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[07/03 15:45:32   1551s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[07/03 15:45:32   1551s] *** Message Summary: 34 warning(s), 70 error(s)
[07/03 15:45:32   1551s] 
[07/03 15:45:32   1551s] *** place_opt_design #1 [finish] () : cpu/real = 0:12:24.5/0:10:32.7 (1.2), totSession cpu/real = 0:25:55.7/0:27:21.8 (0.9), mem = 4519.7M
[07/03 15:45:32   1551s] 
[07/03 15:45:32   1551s] =============================================================================================
[07/03 15:45:32   1551s]  Final TAT Report : place_opt_design #1                                         23.14-s088_1
[07/03 15:45:32   1551s] =============================================================================================
[07/03 15:45:32   1551s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:45:32   1551s] ---------------------------------------------------------------------------------------------
[07/03 15:45:32   1551s] [ InitOpt                ]      1   0:01:12.9  (  11.5 % )     0:01:51.8 /  0:01:06.0    0.6
[07/03 15:45:32   1551s] [ WnsOpt                 ]      1   0:00:09.4  (   1.5 % )     0:00:09.4 /  0:00:10.1    1.1
[07/03 15:45:32   1551s] [ TnsOpt                 ]      3   0:00:20.9  (   3.3 % )     0:00:22.8 /  0:00:24.5    1.1
[07/03 15:45:32   1551s] [ GlobalOpt              ]      1   0:00:09.8  (   1.6 % )     0:00:09.8 /  0:00:10.8    1.1
[07/03 15:45:32   1551s] [ DrvOpt                 ]      4   0:00:37.4  (   5.9 % )     0:00:37.4 /  0:00:45.5    1.2
[07/03 15:45:32   1551s] [ SimplifyNetlist        ]      1   0:00:09.5  (   1.5 % )     0:00:09.6 /  0:00:08.8    0.9
[07/03 15:45:32   1551s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[07/03 15:45:32   1551s] [ AreaOpt                ]      2   0:00:41.1  (   6.5 % )     0:00:42.3 /  0:01:00.7    1.4
[07/03 15:45:32   1551s] [ ExcludedClockNetOpt    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.2
[07/03 15:45:32   1551s] [ ViewPruning            ]     10   0:00:01.7  (   0.3 % )     0:00:06.9 /  0:00:10.7    1.6
[07/03 15:45:32   1551s] [ OptSummaryReport       ]      2   0:00:00.8  (   0.1 % )     0:00:52.7 /  0:01:04.6    1.2
[07/03 15:45:32   1551s] [ MetricReport           ]     14   0:00:11.4  (   1.8 % )     0:00:11.4 /  0:00:05.8    0.5
[07/03 15:45:32   1551s] [ DrvReport              ]      2   0:00:12.5  (   2.0 % )     0:00:12.5 /  0:00:03.8    0.3
[07/03 15:45:32   1551s] [ SlackTraversorInit     ]     17   0:00:02.7  (   0.4 % )     0:00:04.8 /  0:00:04.9    1.0
[07/03 15:45:32   1551s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:45:32   1551s] [ PlacerInterfaceInit    ]      2   0:00:00.6  (   0.1 % )     0:00:00.9 /  0:00:01.1    1.3
[07/03 15:45:32   1551s] [ ReportTranViolation    ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[07/03 15:45:32   1551s] [ ReportCapViolation     ]      2   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.9    1.3
[07/03 15:45:32   1551s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:45:32   1551s] [ IncrReplace            ]      1   0:03:56.4  (  37.4 % )     0:04:34.6 /  0:06:55.2    1.5
[07/03 15:45:32   1551s] [ RefinePlace            ]      3   0:00:10.0  (   1.6 % )     0:00:10.3 /  0:00:13.2    1.3
[07/03 15:45:32   1551s] [ DetailPlaceInit        ]      5   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:00.9    0.9
[07/03 15:45:32   1551s] [ EarlyGlobalRoute       ]      1   0:00:05.6  (   0.9 % )     0:00:05.6 /  0:00:05.8    1.0
[07/03 15:45:32   1551s] [ ExtractRC              ]      3   0:00:02.6  (   0.4 % )     0:00:02.6 /  0:00:02.3    0.9
[07/03 15:45:32   1551s] [ UpdateTimingGraph      ]      8   0:00:02.2  (   0.3 % )     0:01:28.1 /  0:02:19.2    1.6
[07/03 15:45:32   1551s] [ FullDelayCalc          ]      3   0:00:55.6  (   8.8 % )     0:00:55.6 /  0:01:31.3    1.6
[07/03 15:45:32   1551s] [ TimingUpdate           ]     43   0:00:48.6  (   7.7 % )     0:00:48.6 /  0:01:14.5    1.5
[07/03 15:45:32   1551s] [ TimingReport           ]      2   0:00:01.3  (   0.2 % )     0:00:01.3 /  0:00:01.0    0.8
[07/03 15:45:32   1551s] [ GenerateReports        ]      1   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.5    0.6
[07/03 15:45:32   1551s] [ IncrTimingUpdate       ]     17   0:00:02.1  (   0.3 % )     0:00:02.1 /  0:00:02.1    1.0
[07/03 15:45:32   1551s] [ MISC                   ]          0:00:34.6  (   5.5 % )     0:00:34.6 /  0:00:11.1    0.3
[07/03 15:45:32   1551s] ---------------------------------------------------------------------------------------------
[07/03 15:45:32   1551s]  place_opt_design #1 TOTAL          0:10:32.7  ( 100.0 % )     0:10:32.7 /  0:12:24.5    1.2
[07/03 15:45:32   1551s] ---------------------------------------------------------------------------------------------
[07/03 15:45:33   1551s] #% End place_opt_design (date=07/03 15:45:32, total cpu=0:12:25, real=0:10:34, peak res=1923.1M, current mem=1313.4M)
[07/03 15:51:13   1589s] <CMD> set_ccopt_property buffer_cells {sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8}
[07/03 15:51:14   1589s] <CMD> set_ccopt_property inverter_cells {sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8}
[07/03 15:51:14   1589s] <CMD> set_ccopt_property delay_cells {sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1}
[07/03 15:51:14   1589s] <CMD> create_ccopt_clock_tree_spec
[07/03 15:51:14   1589s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[07/03 15:51:14   1589s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/03 15:51:14   1589s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:51:14   1589s] 
[07/03 15:51:14   1589s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 15:51:14   1589s] Summary for sequential cells identification: 
[07/03 15:51:14   1589s]   Identified SBFF number: 3
[07/03 15:51:14   1589s]   Identified MBFF number: 0
[07/03 15:51:14   1589s]   Identified SB Latch number: 5
[07/03 15:51:14   1589s]   Identified MB Latch number: 0
[07/03 15:51:14   1589s]   Not identified SBFF number: 0
[07/03 15:51:14   1589s]   Not identified MBFF number: 0
[07/03 15:51:14   1589s]   Not identified SB Latch number: 0
[07/03 15:51:14   1589s]   Not identified MB Latch number: 0
[07/03 15:51:14   1589s]   Number of sequential cells which are not FFs: 2
[07/03 15:51:14   1589s]  Visiting view : WORST_CASE
[07/03 15:51:14   1589s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/03 15:51:14   1589s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/03 15:51:14   1589s]  Visiting view : Best_CASE
[07/03 15:51:14   1589s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/03 15:51:14   1589s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/03 15:51:14   1589s] TLC MultiMap info (StdDelay):
[07/03 15:51:14   1589s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/03 15:51:14   1589s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/03 15:51:14   1589s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/03 15:51:14   1589s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/03 15:51:14   1589s]  Setting StdDelay to: 25.6ps
[07/03 15:51:14   1589s] 
[07/03 15:51:14   1589s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 15:51:15   1589s] Reset timing graph...
[07/03 15:51:15   1590s] Ignoring AAE DB Resetting ...
[07/03 15:51:15   1590s] Reset timing graph done.
[07/03 15:51:16   1590s] Ignoring AAE DB Resetting ...
[07/03 15:51:21   1596s] Analyzing clock structure...
[07/03 15:51:22   1596s] Analyzing clock structure done.
[07/03 15:51:22   1596s] Reset timing graph...
[07/03 15:51:22   1597s] Ignoring AAE DB Resetting ...
[07/03 15:51:22   1597s] Reset timing graph done.
[07/03 15:51:23   1597s] Extracting original clock gating for prog_clk[0]...
[07/03 15:51:23   1597s]   clock_tree prog_clk[0] contains 5317 sinks and 0 clock gates.
[07/03 15:51:23   1597s] Extracting original clock gating for prog_clk[0] done.
[07/03 15:51:23   1598s] Extracting original clock gating for clk[0]...
[07/03 15:51:23   1598s]   clock_tree clk[0] contains 80 sinks and 0 clock gates.
[07/03 15:51:23   1598s] Extracting original clock gating for clk[0] done.
[07/03 15:51:23   1598s] The skew group clk[0]/CONSTRAINTS was created. It contains 80 sinks and 1 sources.
[07/03 15:51:23   1598s] The skew group prog_clk[0]/CONSTRAINTS was created. It contains 5317 sinks and 1 sources.
[07/03 15:51:23   1598s] Checking clock tree convergence...
[07/03 15:51:23   1598s] Checking clock tree convergence done.
[07/03 15:51:23   1598s] <CMD> clock_opt_design
[07/03 15:51:23   1598s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:26:42.1/0:33:12.6 (0.8), mem = 4510.2M
[07/03 15:51:23   1598s] **INFO: User's settings:
[07/03 15:51:23   1598s] setOptMode -opt_view_pruning_hold_views_active_list            { Best_CASE }
[07/03 15:51:23   1598s] setOptMode -opt_view_pruning_setup_views_active_list           { WORST_CASE }
[07/03 15:51:23   1598s] setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST_CASE}
[07/03 15:51:23   1598s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST_CASE}
[07/03 15:51:23   1598s] setOptMode -opt_drv_margin                                     0
[07/03 15:51:23   1598s] setOptMode -opt_drv                                            true
[07/03 15:51:23   1598s] setOptMode -opt_resize_flip_flops                              true
[07/03 15:51:23   1598s] setOptMode -opt_setup_target_slack                             0
[07/03 15:51:23   1598s] 
[07/03 15:51:23   1598s] Hard fence disabled
[07/03 15:51:24   1598s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4510.2M, EPOCH TIME: 1751572284.166566
[07/03 15:51:24   1598s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4510.2M, EPOCH TIME: 1751572284.169042
[07/03 15:51:24   1598s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4510.2M, EPOCH TIME: 1751572284.169434
[07/03 15:51:24   1598s] Processing tracks to init pin-track alignment.
[07/03 15:51:24   1598s] z: 1, totalTracks: 1
[07/03 15:51:24   1598s] z: 3, totalTracks: 1
[07/03 15:51:24   1598s] z: 5, totalTracks: 1
[07/03 15:51:24   1598s] z: 7, totalTracks: 1
[07/03 15:51:24   1598s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:51:24   1598s] Cell fpga_top LLGs are deleted
[07/03 15:51:24   1598s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:24   1598s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:24   1598s] # Building fpga_top llgBox search-tree.
[07/03 15:51:24   1598s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4510.2M, EPOCH TIME: 1751572284.320517
[07/03 15:51:24   1598s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:24   1598s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:24   1598s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4510.2M, EPOCH TIME: 1751572284.328054
[07/03 15:51:24   1598s] Max number of tech site patterns supported in site array is 256.
[07/03 15:51:24   1598s] Core basic site is CoreSite
[07/03 15:51:24   1598s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:51:24   1598s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:51:24   1598s] Fast DP-INIT is on for default
[07/03 15:51:24   1598s] Keep-away cache is enable on metals: 1-7
[07/03 15:51:24   1598s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:51:24   1598s] Atter site array init, number of instance map data is 0.
[07/03 15:51:24   1598s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.052, REAL:0.048, MEM:4510.2M, EPOCH TIME: 1751572284.375907
[07/03 15:51:24   1598s] 
[07/03 15:51:24   1598s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:51:24   1598s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:51:24   1598s] OPERPROF:         Starting CMU at level 5, MEM:4510.2M, EPOCH TIME: 1751572284.386867
[07/03 15:51:24   1598s] OPERPROF:         Finished CMU at level 5, CPU:0.006, REAL:0.005, MEM:4510.2M, EPOCH TIME: 1751572284.392324
[07/03 15:51:24   1598s] 
[07/03 15:51:24   1598s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:51:24   1598s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.102, REAL:0.106, MEM:4510.2M, EPOCH TIME: 1751572284.426802
[07/03 15:51:24   1598s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4510.2M, EPOCH TIME: 1751572284.427131
[07/03 15:51:24   1598s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.004, REAL:0.005, MEM:4510.2M, EPOCH TIME: 1751572284.431748
[07/03 15:51:24   1598s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4510.2MB).
[07/03 15:51:24   1598s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.251, REAL:0.286, MEM:4510.2M, EPOCH TIME: 1751572284.455931
[07/03 15:51:24   1598s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.252, REAL:0.287, MEM:4510.2M, EPOCH TIME: 1751572284.456007
[07/03 15:51:24   1598s] TDRefine: refinePlace mode is spiral
[07/03 15:51:24   1598s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:51:24   1598s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.3
[07/03 15:51:24   1598s] OPERPROF:   Starting Refine-Place at level 2, MEM:4510.2M, EPOCH TIME: 1751572284.462495
[07/03 15:51:24   1598s] *** Starting refinePlace (0:26:43 mem=4510.2M) ***
[07/03 15:51:24   1598s] Total net bbox length = 8.776e+05 (4.144e+05 4.633e+05) (ext = 6.498e+04)
[07/03 15:51:24   1598s] 
[07/03 15:51:24   1598s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:51:24   1598s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:51:24   1598s] Set min layer with default ( 2 )
[07/03 15:51:24   1598s] Set max layer with default ( 127 )
[07/03 15:51:24   1598s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:24   1598s] Min route layer (adjusted) = 2
[07/03 15:51:24   1598s] Max route layer (adjusted) = 7
[07/03 15:51:24   1598s] Set min layer with default ( 2 )
[07/03 15:51:24   1598s] Set max layer with default ( 127 )
[07/03 15:51:24   1598s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:24   1598s] Min route layer (adjusted) = 2
[07/03 15:51:24   1598s] Max route layer (adjusted) = 7
[07/03 15:51:24   1598s] 
[07/03 15:51:24   1598s] Starting Small incrNP...
[07/03 15:51:24   1598s] User Input Parameters:
[07/03 15:51:24   1598s] - Congestion Driven    : Off
[07/03 15:51:24   1598s] - Timing Driven        : Off
[07/03 15:51:24   1598s] - Area-Violation Based : Off
[07/03 15:51:24   1598s] - Start Rollback Level : -5
[07/03 15:51:24   1598s] - Legalized            : On
[07/03 15:51:24   1598s] - Window Based         : Off
[07/03 15:51:24   1598s] - eDen incr mode       : Off
[07/03 15:51:24   1598s] - Small incr mode      : On
[07/03 15:51:24   1598s] 
[07/03 15:51:24   1598s] default core: bins with density > 0.750 = 29.50 % ( 231 / 783 )
[07/03 15:51:24   1598s] Density distribution unevenness ratio = 17.790%
[07/03 15:51:24   1598s] Density distribution unevenness ratio (U70) = 4.994%
[07/03 15:51:24   1598s] Density distribution unevenness ratio (U80) = 0.006%
[07/03 15:51:24   1598s] Density distribution unevenness ratio (U90) = 0.000%
[07/03 15:51:24   1598s] cost 0.815190, thresh 1.000000
[07/03 15:51:24   1598s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4510.2M)
[07/03 15:51:24   1598s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:51:24   1598s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4510.2M, EPOCH TIME: 1751572284.840977
[07/03 15:51:24   1598s] Starting refinePlace ...
[07/03 15:51:24   1598s] Set min layer with default ( 2 )
[07/03 15:51:24   1598s] Set max layer with default ( 127 )
[07/03 15:51:24   1598s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:24   1598s] Min route layer (adjusted) = 2
[07/03 15:51:24   1598s] Max route layer (adjusted) = 7
[07/03 15:51:25   1598s] Set min layer with default ( 2 )
[07/03 15:51:25   1598s] Set max layer with default ( 127 )
[07/03 15:51:25   1598s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:25   1598s] Min route layer (adjusted) = 2
[07/03 15:51:25   1598s] Max route layer (adjusted) = 7
[07/03 15:51:25   1599s] DDP initSite1 nrRow 287 nrJob 287
[07/03 15:51:25   1599s] DDP markSite nrRow 287 nrJob 287
[07/03 15:51:25   1599s]   Spread Effort: high, standalone mode, useDDP on.
[07/03 15:51:25   1599s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=4510.2MB) @(0:26:43 - 0:26:43).
[07/03 15:51:25   1599s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:51:25   1599s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:51:25   1599s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4510.2MB
[07/03 15:51:25   1599s] Statistics of distance of Instance movement in refine placement:
[07/03 15:51:25   1599s]   maximum (X+Y) =         0.00 um
[07/03 15:51:25   1599s]   mean    (X+Y) =         0.00 um
[07/03 15:51:25   1599s] Summary Report:
[07/03 15:51:25   1599s] Instances move: 0 (out of 34072 movable)
[07/03 15:51:25   1599s] Instances flipped: 0
[07/03 15:51:25   1599s] Mean displacement: 0.00 um
[07/03 15:51:25   1599s] Max displacement: 0.00 um 
[07/03 15:51:25   1599s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:51:25   1599s] Total instances moved : 0
[07/03 15:51:25   1599s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.409, REAL:0.504, MEM:4510.2M, EPOCH TIME: 1751572285.344788
[07/03 15:51:25   1599s] Total net bbox length = 8.776e+05 (4.144e+05 4.633e+05) (ext = 6.498e+04)
[07/03 15:51:25   1599s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4510.2MB
[07/03 15:51:25   1599s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=4510.2MB) @(0:26:43 - 0:26:43).
[07/03 15:51:25   1599s] *** Finished refinePlace (0:26:43 mem=4510.2M) ***
[07/03 15:51:25   1599s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.3
[07/03 15:51:25   1599s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.740, REAL:0.974, MEM:4510.2M, EPOCH TIME: 1751572285.436695
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/03 15:51:25   1599s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:51:25   1599s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4510.2M, EPOCH TIME: 1751572285.452122
[07/03 15:51:25   1599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:25   1599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:25   1599s] Cell fpga_top LLGs are deleted
[07/03 15:51:25   1599s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:25   1599s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:25   1599s] # Resetting pin-track-align track data.
[07/03 15:51:25   1599s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.266, REAL:0.253, MEM:4510.2M, EPOCH TIME: 1751572285.705160
[07/03 15:51:25   1599s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.278, REAL:1.539, MEM:4510.2M, EPOCH TIME: 1751572285.705710
[07/03 15:51:25   1599s] ccopt_args: 
[07/03 15:51:25   1599s] Turning off fast DC mode.
[07/03 15:51:25   1599s] Runtime...
[07/03 15:51:26   1599s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[07/03 15:51:26   1599s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[07/03 15:51:26   1599s] Set place::cacheFPlanSiteMark to 1
[07/03 15:51:26   1599s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[07/03 15:51:26   1599s] Using CCOpt effort standard.
[07/03 15:51:26   1599s] Updating ideal nets and annotations...
[07/03 15:51:26   1599s] Reset timing graph...
[07/03 15:51:26   1599s] Ignoring AAE DB Resetting ...
[07/03 15:51:26   1599s] Reset timing graph done.
[07/03 15:51:26   1599s] Ignoring AAE DB Resetting ...
[07/03 15:51:30   1605s] Reset timing graph...
[07/03 15:51:31   1606s] Ignoring AAE DB Resetting ...
[07/03 15:51:31   1606s] Reset timing graph done.
[07/03 15:51:31   1606s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[07/03 15:51:31   1606s] Updating ideal nets and annotations done. (took cpu=0:00:06.4 real=0:00:05.0)
[07/03 15:51:31   1606s] CCOpt::Phase::Initialization...
[07/03 15:51:31   1606s] Check Prerequisites...
[07/03 15:51:31   1606s] Leaving CCOpt scope - CheckPlace...
[07/03 15:51:31   1606s] OPERPROF: Starting checkPlace at level 1, MEM:4510.2M, EPOCH TIME: 1751572291.330800
[07/03 15:51:31   1606s] Processing tracks to init pin-track alignment.
[07/03 15:51:31   1606s] z: 1, totalTracks: 1
[07/03 15:51:31   1606s] z: 3, totalTracks: 1
[07/03 15:51:31   1606s] z: 5, totalTracks: 1
[07/03 15:51:31   1606s] z: 7, totalTracks: 1
[07/03 15:51:31   1606s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:51:31   1606s] Cell fpga_top LLGs are deleted
[07/03 15:51:31   1606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:31   1606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:31   1606s] # Building fpga_top llgBox search-tree.
[07/03 15:51:31   1606s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4510.2M, EPOCH TIME: 1751572291.375154
[07/03 15:51:31   1606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:31   1606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:31   1606s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4510.2M, EPOCH TIME: 1751572291.380342
[07/03 15:51:31   1606s] Max number of tech site patterns supported in site array is 256.
[07/03 15:51:31   1606s] Core basic site is CoreSite
[07/03 15:51:31   1606s] After signature check, allow fast init is false, keep pre-filter is true.
[07/03 15:51:31   1606s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/03 15:51:31   1606s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[07/03 15:51:31   1606s] SiteArray: use 3,309,568 bytes
[07/03 15:51:31   1606s] SiteArray: current memory after site array memory allocation 4510.2M
[07/03 15:51:31   1606s] SiteArray: FP blocked sites are writable
[07/03 15:51:31   1606s] Keep-away cache is enable on metals: 1-7
[07/03 15:51:31   1606s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[07/03 15:51:31   1606s] Atter site array init, number of instance map data is 0.
[07/03 15:51:31   1606s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.075, REAL:0.087, MEM:4510.2M, EPOCH TIME: 1751572291.466867
[07/03 15:51:31   1606s] 
[07/03 15:51:31   1606s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:51:31   1606s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:51:31   1606s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.087, REAL:0.099, MEM:4510.2M, EPOCH TIME: 1751572291.474356
[07/03 15:51:31   1606s] 
[07/03 15:51:31   1606s] Begin checking placement ... (start mem=4510.2M, init mem=4510.2M)
[07/03 15:51:31   1606s] Begin checking exclusive groups violation ...
[07/03 15:51:31   1606s] There are 0 groups to check, max #box is 0, total #box is 0
[07/03 15:51:31   1606s] Finished checking exclusive groups violations. Found 0 Vio.
[07/03 15:51:31   1606s] 
[07/03 15:51:31   1606s] Running CheckPlace using 2 threads!...
[07/03 15:51:32   1607s] 
[07/03 15:51:32   1607s] ...checkPlace MT is done!
[07/03 15:51:32   1607s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4478.2M, EPOCH TIME: 1751572292.139279
[07/03 15:51:32   1607s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.026, REAL:0.027, MEM:4478.2M, EPOCH TIME: 1751572292.166089
[07/03 15:51:32   1607s] Overlapping with other instance:	6
[07/03 15:51:32   1607s] *info: Placed = 34072         
[07/03 15:51:32   1607s] *info: Unplaced = 0           
[07/03 15:51:32   1607s] Placement Density:59.15%(645305/1090935)
[07/03 15:51:32   1607s] Placement Density (including fixed std cells):59.15%(645305/1090935)
[07/03 15:51:32   1607s] Cell fpga_top LLGs are deleted
[07/03 15:51:32   1607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:51:32   1607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:32   1607s] # Resetting pin-track-align track data.
[07/03 15:51:32   1607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:32   1607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:32   1607s] Finished checkPlace (total: cpu=0:00:01.1, real=0:00:01.0; vio checks: cpu=0:00:00.9, real=0:00:01.0; mem=4478.2M)
[07/03 15:51:32   1607s] OPERPROF: Finished checkPlace at level 1, CPU:1.106, REAL:0.929, MEM:4478.2M, EPOCH TIME: 1751572292.260292
[07/03 15:51:32   1607s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[07/03 15:51:32   1607s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.1 real=0:00:01.0)
[07/03 15:51:32   1607s] Innovus will update I/O latencies
[07/03 15:51:32   1607s] Reset timing graph...
[07/03 15:51:32   1607s] Ignoring AAE DB Resetting ...
[07/03 15:51:32   1607s] Reset timing graph done.
[07/03 15:51:32   1607s] Ignoring AAE DB Resetting ...
[07/03 15:51:36   1612s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[07/03 15:51:36   1612s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[07/03 15:51:36   1612s] Affected nets:
[07/03 15:51:36   1612s] prog_clk[0]
[07/03 15:51:36   1612s] clk[0]
[07/03 15:51:36   1612s] 
[07/03 15:51:36   1613s] No differences between SDC and CTS transition time annotations found.
[07/03 15:51:36   1613s] No differences between SDC and CTS delay annotations found.
[07/03 15:51:36   1613s] Reset timing graph...
[07/03 15:51:37   1613s] Ignoring AAE DB Resetting ...
[07/03 15:51:37   1613s] Reset timing graph done.
[07/03 15:51:37   1613s] Found 2 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[07/03 15:51:37   1613s] 
[07/03 15:51:37   1613s] 
[07/03 15:51:37   1613s] Ideal Nets:
[07/03 15:51:37   1613s] 
[07/03 15:51:37   1613s] ------------------------------------------------------------------------------------------------------------------------
[07/03 15:51:37   1613s] Net            Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[07/03 15:51:37   1613s] ------------------------------------------------------------------------------------------------------------------------
[07/03 15:51:37   1613s] clk[0]         no                                      no                                       no
[07/03 15:51:37   1613s] clk[0]         no                                      no                                       no
[07/03 15:51:37   1613s] prog_clk[0]    no                                      no                                       no
[07/03 15:51:37   1613s] prog_clk[0]    no                                      no                                       no
[07/03 15:51:37   1613s] clk[0]         no                                      no                                       no
[07/03 15:51:37   1613s] clk[0]         no                                      no                                       no
[07/03 15:51:37   1613s] prog_clk[0]    no                                      no                                       no
[07/03 15:51:37   1613s] prog_clk[0]    no                                      no                                       no
[07/03 15:51:37   1613s] ------------------------------------------------------------------------------------------------------------------------
[07/03 15:51:37   1613s] 
[07/03 15:51:37   1613s] 
[07/03 15:51:37   1613s] Check Prerequisites done. (took cpu=0:00:07.4 real=0:00:06.0)
[07/03 15:51:37   1613s] CCOpt::Phase::Initialization done. (took cpu=0:00:07.4 real=0:00:06.0)
[07/03 15:51:37   1613s] Info: 2 threads available for lower-level modules during optimization.
[07/03 15:51:37   1613s] Executing ccopt post-processing.
[07/03 15:51:37   1613s] Synthesizing clock trees with CCOpt...
[07/03 15:51:37   1613s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:26:57.7/0:33:26.3 (0.8), mem = 4478.2M
[07/03 15:51:37   1613s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/03 15:51:37   1613s] CCOpt::Phase::PreparingToBalance...
[07/03 15:51:37   1613s] Leaving CCOpt scope - Initializing power interface...
[07/03 15:51:37   1613s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:51:37   1613s] 
[07/03 15:51:37   1613s] Positive (advancing) pin insertion delays
[07/03 15:51:37   1613s] =========================================
[07/03 15:51:37   1613s] 
[07/03 15:51:37   1613s] Found 0 advancing pin insertion delay (0.000% of 5397 clock tree sinks)
[07/03 15:51:37   1613s] 
[07/03 15:51:37   1613s] Negative (delaying) pin insertion delays
[07/03 15:51:37   1613s] ========================================
[07/03 15:51:37   1613s] 
[07/03 15:51:37   1613s] Found 0 delaying pin insertion delay (0.000% of 5397 clock tree sinks)
[07/03 15:51:37   1613s] Notify start of optimization...
[07/03 15:51:37   1613s] Notify start of optimization done.
[07/03 15:51:37   1613s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[07/03 15:51:37   1613s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4478.2M, EPOCH TIME: 1751572297.668193
[07/03 15:51:37   1613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:37   1613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:37   1613s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4478.2M, EPOCH TIME: 1751572297.668525
[07/03 15:51:38   1614s] [oiLAM] Zs 7, 8
[07/03 15:51:38   1614s] ### Creating LA Mngr. totSessionCpu=0:26:58 mem=4478.2M
[07/03 15:51:38   1614s] ### Creating LA Mngr, finished. totSessionCpu=0:26:58 mem=4478.2M
[07/03 15:51:38   1614s] Running pre-eGR process
[07/03 15:51:38   1614s] (I)      Started Early Global Route ( Curr Mem: 3.87 MB )
[07/03 15:51:38   1614s] (I)      Initializing eGR engine (regular)
[07/03 15:51:38   1614s] Set min layer with default ( 2 )
[07/03 15:51:38   1614s] Set max layer with default ( 127 )
[07/03 15:51:38   1614s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:38   1614s] Min route layer (adjusted) = 2
[07/03 15:51:38   1614s] Max route layer (adjusted) = 7
[07/03 15:51:38   1614s] (I)      clean place blk overflow:
[07/03 15:51:38   1614s] (I)      H : enabled 1.00 0
[07/03 15:51:38   1614s] (I)      V : enabled 1.00 0
[07/03 15:51:38   1614s] (I)      Initializing eGR engine (regular)
[07/03 15:51:38   1614s] Set min layer with default ( 2 )
[07/03 15:51:38   1614s] Set max layer with default ( 127 )
[07/03 15:51:38   1614s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:38   1614s] Min route layer (adjusted) = 2
[07/03 15:51:38   1614s] Max route layer (adjusted) = 7
[07/03 15:51:38   1614s] (I)      clean place blk overflow:
[07/03 15:51:38   1614s] (I)      H : enabled 1.00 0
[07/03 15:51:38   1614s] (I)      V : enabled 1.00 0
[07/03 15:51:38   1614s] (I)      Started Early Global Route kernel ( Curr Mem: 3.87 MB )
[07/03 15:51:38   1614s] (I)      Running eGR Regular flow
[07/03 15:51:38   1614s] (I)      # wire layers (front) : 8
[07/03 15:51:38   1614s] (I)      # wire layers (back)  : 0
[07/03 15:51:38   1614s] (I)      min wire layer : 1
[07/03 15:51:38   1614s] (I)      max wire layer : 7
[07/03 15:51:38   1614s] (I)      # cut layers (front) : 7
[07/03 15:51:38   1614s] (I)      # cut layers (back)  : 0
[07/03 15:51:38   1614s] (I)      min cut layer : 1
[07/03 15:51:38   1614s] (I)      max cut layer : 6
[07/03 15:51:38   1614s] (I)      ================================= Layers =================================
[07/03 15:51:38   1614s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:51:38   1614s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:51:38   1614s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:51:38   1614s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:51:38   1614s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:51:38   1614s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:51:38   1614s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:51:38   1614s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:51:38   1614s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:51:38   1614s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:51:38   1614s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:51:38   1614s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:51:38   1614s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:51:38   1614s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:51:38   1614s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:51:38   1614s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:51:38   1614s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:51:38   1614s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:51:38   1614s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:51:38   1614s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:51:38   1614s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:51:38   1614s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:51:38   1614s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:51:38   1614s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:51:38   1614s] (I)      Started Import and model ( Curr Mem: 3.87 MB )
[07/03 15:51:38   1614s] (I)      == Non-default Options ==
[07/03 15:51:38   1614s] (I)      Maximum routing layer                              : 7
[07/03 15:51:38   1614s] (I)      Top routing layer                                  : 7
[07/03 15:51:38   1614s] (I)      Number of threads                                  : 2
[07/03 15:51:38   1614s] (I)      Route tie net to shape                             : auto
[07/03 15:51:38   1614s] (I)      Method to set GCell size                           : row
[07/03 15:51:38   1614s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:51:38   1614s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:51:38   1614s] (I)      ============== Pin Summary ==============
[07/03 15:51:38   1614s] (I)      +-------+--------+---------+------------+
[07/03 15:51:38   1614s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:51:38   1614s] (I)      +-------+--------+---------+------------+
[07/03 15:51:38   1614s] (I)      |     1 | 115467 |   95.32 |        Pin |
[07/03 15:51:38   1614s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 15:51:38   1614s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:51:38   1614s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:51:38   1614s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:51:38   1614s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:51:38   1614s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:51:38   1614s] (I)      +-------+--------+---------+------------+
[07/03 15:51:38   1614s] (I)      Custom ignore net properties:
[07/03 15:51:38   1614s] (I)      1 : NotLegal
[07/03 15:51:38   1614s] (I)      Default ignore net properties:
[07/03 15:51:38   1614s] (I)      1 : Special
[07/03 15:51:38   1614s] (I)      2 : Analog
[07/03 15:51:38   1614s] (I)      3 : Fixed
[07/03 15:51:38   1614s] (I)      4 : Skipped
[07/03 15:51:38   1614s] (I)      5 : MixedSignal
[07/03 15:51:38   1614s] (I)      Prerouted net properties:
[07/03 15:51:38   1614s] (I)      1 : NotLegal
[07/03 15:51:38   1614s] (I)      2 : Special
[07/03 15:51:38   1614s] (I)      3 : Analog
[07/03 15:51:38   1614s] (I)      4 : Fixed
[07/03 15:51:38   1614s] (I)      5 : Skipped
[07/03 15:51:38   1614s] (I)      6 : MixedSignal
[07/03 15:51:38   1614s] [NR-eGR] Early global route reroute all routable nets
[07/03 15:51:38   1614s] (I)      Use row-based GCell size
[07/03 15:51:38   1614s] (I)      Use row-based GCell align
[07/03 15:51:38   1614s] (I)      layer 0 area = 90000
[07/03 15:51:38   1614s] (I)      layer 1 area = 144000
[07/03 15:51:38   1614s] (I)      layer 2 area = 144000
[07/03 15:51:38   1614s] (I)      layer 3 area = 144000
[07/03 15:51:38   1614s] (I)      layer 4 area = 144000
[07/03 15:51:38   1614s] (I)      layer 5 area = 0
[07/03 15:51:38   1614s] (I)      layer 6 area = 0
[07/03 15:51:38   1614s] (I)      GCell unit size   : 3780
[07/03 15:51:38   1614s] (I)      GCell multiplier  : 1
[07/03 15:51:38   1614s] (I)      GCell row height  : 3780
[07/03 15:51:38   1614s] (I)      Actual row height : 3780
[07/03 15:51:38   1614s] (I)      GCell align ref   : 425480 425420
[07/03 15:51:38   1614s] [NR-eGR] Track table information for default rule: 
[07/03 15:51:38   1614s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:51:38   1614s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:51:38   1614s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:51:38   1614s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:51:38   1614s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:51:38   1614s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:51:38   1614s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:51:38   1614s] (I)      ================ Default via =================
[07/03 15:51:38   1614s] (I)      +---+-------------------+--------------------+
[07/03 15:51:38   1614s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:51:38   1614s] (I)      +---+-------------------+--------------------+
[07/03 15:51:38   1614s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:51:38   1614s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:51:38   1614s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:51:38   1614s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:51:38   1614s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:51:38   1614s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:51:38   1614s] (I)      +---+-------------------+--------------------+
[07/03 15:51:38   1614s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:51:38   1614s] [NR-eGR] Read 29480 PG shapes
[07/03 15:51:38   1614s] [NR-eGR] Read 0 clock shapes
[07/03 15:51:38   1614s] [NR-eGR] Read 0 other shapes
[07/03 15:51:38   1614s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:51:38   1614s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:51:38   1614s] [NR-eGR] #Instance Blockages : 26000
[07/03 15:51:38   1614s] [NR-eGR] #PG Blockages       : 29480
[07/03 15:51:38   1614s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:51:38   1614s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:51:38   1614s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:51:38   1614s] [NR-eGR] #Other Blockages    : 0
[07/03 15:51:38   1614s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:51:38   1614s] [NR-eGR] #prerouted nets         : 0
[07/03 15:51:38   1614s] [NR-eGR] #prerouted special nets : 0
[07/03 15:51:38   1614s] [NR-eGR] #prerouted wires        : 0
[07/03 15:51:38   1614s] [NR-eGR] Read 34206 nets ( ignored 0 )
[07/03 15:51:38   1614s] (I)        Front-side 34206 ( ignored 0 )
[07/03 15:51:38   1614s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:51:38   1614s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/03 15:51:39   1614s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/03 15:51:39   1614s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/03 15:51:39   1614s] (I)      handle routing halo
[07/03 15:51:39   1614s] (I)      Reading macro buffers
[07/03 15:51:39   1614s] (I)      Number of macro buffers: 0
[07/03 15:51:39   1614s] (I)      early_global_route_priority property id does not exist.
[07/03 15:51:39   1614s] (I)      Read Num Blocks=55480  Num Prerouted Wires=0  Num CS=0
[07/03 15:51:39   1615s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 0
[07/03 15:51:39   1615s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 0
[07/03 15:51:39   1615s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 0
[07/03 15:51:39   1615s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 0
[07/03 15:51:39   1615s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:51:39   1615s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:51:39   1615s] (I)      Number of ignored nets                =      0
[07/03 15:51:39   1615s] (I)      Number of connected nets              =      0
[07/03 15:51:39   1615s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:51:39   1615s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:51:39   1615s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:51:39   1615s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:51:39   1615s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:51:39   1615s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:51:39   1615s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:51:39   1615s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/03 15:51:39   1615s] (I)      Ndr track 0 does not exist
[07/03 15:51:39   1615s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:51:39   1615s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:51:39   1615s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:51:39   1615s] (I)      Site width          :   480  (dbu)
[07/03 15:51:39   1615s] (I)      Row height          :  3780  (dbu)
[07/03 15:51:39   1615s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:51:39   1615s] (I)      GCell width         :  3780  (dbu)
[07/03 15:51:39   1615s] (I)      GCell height        :  3780  (dbu)
[07/03 15:51:39   1615s] (I)      Grid                :   491   512     7
[07/03 15:51:39   1615s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:51:39   1615s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:51:39   1615s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:51:39   1615s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:51:39   1615s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:51:39   1615s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:51:39   1615s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:51:39   1615s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:51:39   1615s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:51:39   1615s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:51:39   1615s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:51:39   1615s] (I)      --------------------------------------------------------
[07/03 15:51:39   1615s] 
[07/03 15:51:39   1615s] [NR-eGR] ============ Routing rule table ============
[07/03 15:51:39   1615s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34142
[07/03 15:51:39   1615s] [NR-eGR] ========================================
[07/03 15:51:39   1615s] [NR-eGR] 
[07/03 15:51:39   1615s] (I)      ==== NDR : (Default) ====
[07/03 15:51:39   1615s] (I)      +--------------+--------+
[07/03 15:51:39   1615s] (I)      |           ID |      0 |
[07/03 15:51:39   1615s] (I)      |      Default |    yes |
[07/03 15:51:39   1615s] (I)      |  Clk Special |     no |
[07/03 15:51:39   1615s] (I)      | Hard spacing |     no |
[07/03 15:51:39   1615s] (I)      |    NDR track | (none) |
[07/03 15:51:39   1615s] (I)      |      NDR via | (none) |
[07/03 15:51:39   1615s] (I)      |  Extra space |      0 |
[07/03 15:51:39   1615s] (I)      |      Shields |      0 |
[07/03 15:51:39   1615s] (I)      |   Demand (H) |      1 |
[07/03 15:51:39   1615s] (I)      |   Demand (V) |      1 |
[07/03 15:51:39   1615s] (I)      |        #Nets |  34142 |
[07/03 15:51:39   1615s] (I)      +--------------+--------+
[07/03 15:51:39   1615s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:51:39   1615s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:51:39   1615s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:51:39   1615s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:51:39   1615s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:51:39   1615s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:51:39   1615s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:51:39   1615s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:51:39   1615s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:51:39   1615s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:51:39   1615s] (I)      =============== Blocked Tracks ===============
[07/03 15:51:39   1615s] (I)      +-------+---------+----------+---------------+
[07/03 15:51:39   1615s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:51:39   1615s] (I)      +-------+---------+----------+---------------+
[07/03 15:51:39   1615s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:51:39   1615s] (I)      |     2 | 2262528 |   979960 |        43.31% |
[07/03 15:51:39   1615s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 15:51:39   1615s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 15:51:39   1615s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 15:51:39   1615s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 15:51:39   1615s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 15:51:39   1615s] (I)      +-------+---------+----------+---------------+
[07/03 15:51:39   1615s] (I)      Finished Import and model ( CPU: 0.97 sec, Real: 1.11 sec, Curr Mem: 3.90 MB )
[07/03 15:51:39   1615s] (I)      Reset routing kernel
[07/03 15:51:39   1615s] (I)      Started Global Routing ( Curr Mem: 3.90 MB )
[07/03 15:51:39   1615s] (I)      totalPins=115673  totalGlobalPin=113250 (97.91%)
[07/03 15:51:39   1615s] (I)      ================== Net Group Info ===================
[07/03 15:51:39   1615s] (I)      +----+----------------+--------------+--------------+
[07/03 15:51:39   1615s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:51:39   1615s] (I)      +----+----------------+--------------+--------------+
[07/03 15:51:39   1615s] (I)      |  1 |          34142 |    Metal2(2) | TopMetal2(7) |
[07/03 15:51:39   1615s] (I)      +----+----------------+--------------+--------------+
[07/03 15:51:39   1615s] (I)      total 2D Cap : 4280523 = (2444175 H, 1836348 V)
[07/03 15:51:39   1615s] (I)      total 2D Demand : 2416 = (2416 H, 0 V)
[07/03 15:51:39   1615s] (I)      init route region map
[07/03 15:51:39   1615s] (I)      #blocked GCells = 74401
[07/03 15:51:39   1615s] (I)      #regions = 1031
[07/03 15:51:39   1615s] (I)      init safety region map
[07/03 15:51:39   1615s] (I)      #blocked GCells = 74401
[07/03 15:51:39   1615s] (I)      #regions = 1031
[07/03 15:51:39   1615s] (I)      Adjusted 0 GCells for pin access
[07/03 15:51:39   1615s] [NR-eGR] Layer group 1: route 34142 net(s) in layer range [2, 7]
[07/03 15:51:39   1615s] (I)      
[07/03 15:51:39   1615s] (I)      ============  Phase 1a Route ============
[07/03 15:51:40   1615s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 54
[07/03 15:51:40   1615s] (I)      Usage: 318457 = (159083 H, 159374 V) = (6.51% H, 8.68% V) = (6.013e+05um H, 6.024e+05um V)
[07/03 15:51:40   1616s] (I)      
[07/03 15:51:40   1616s] (I)      ============  Phase 1b Route ============
[07/03 15:51:40   1616s] (I)      Usage: 318464 = (159084 H, 159380 V) = (6.51% H, 8.68% V) = (6.013e+05um H, 6.025e+05um V)
[07/03 15:51:40   1616s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 1.203794e+06um
[07/03 15:51:40   1616s] (I)      Congestion metric : 0.00%H 0.44%V, 0.44%HV
[07/03 15:51:40   1616s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:51:40   1616s] (I)      
[07/03 15:51:40   1616s] (I)      ============  Phase 1c Route ============
[07/03 15:51:40   1616s] (I)      Level2 Grid: 99 x 103
[07/03 15:51:40   1616s] (I)      Usage: 318493 = (159113 H, 159380 V) = (6.51% H, 8.68% V) = (6.014e+05um H, 6.025e+05um V)
[07/03 15:51:40   1616s] (I)      
[07/03 15:51:40   1616s] (I)      ============  Phase 1d Route ============
[07/03 15:51:40   1616s] (I)      Usage: 318495 = (159114 H, 159381 V) = (6.51% H, 8.68% V) = (6.015e+05um H, 6.025e+05um V)
[07/03 15:51:40   1616s] (I)      
[07/03 15:51:40   1616s] (I)      ============  Phase 1e Route ============
[07/03 15:51:40   1616s] (I)      Usage: 318495 = (159114 H, 159381 V) = (6.51% H, 8.68% V) = (6.015e+05um H, 6.025e+05um V)
[07/03 15:51:40   1616s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.203911e+06um
[07/03 15:51:40   1616s] (I)      
[07/03 15:51:40   1616s] (I)      ============  Phase 1l Route ============
[07/03 15:51:41   1617s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 15:51:41   1617s] (I)      Layer  2:    1312229    168324         2      839655     1418265    (37.19%) 
[07/03 15:51:41   1617s] (I)      Layer  3:     865152    140234       200     1019427      956419    (51.59%) 
[07/03 15:51:41   1617s] (I)      Layer  4:    1003995     40307         2     1151892     1106028    (51.02%) 
[07/03 15:51:41   1617s] (I)      Layer  5:     864534     21877       143     1019789      956056    (51.61%) 
[07/03 15:51:41   1617s] (I)      Layer  6:     137303        32        24      176887      112237    (61.18%) 
[07/03 15:51:41   1617s] (I)      Layer  7:     116908        17         5      124626      112476    (52.56%) 
[07/03 15:51:41   1617s] (I)      Total:       4300121    370791       376     4332272     4661479    (48.17%) 
[07/03 15:51:41   1617s] (I)      
[07/03 15:51:41   1617s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:51:41   1617s] [NR-eGR]                        OverCon           OverCon           OverCon            
[07/03 15:51:41   1617s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[07/03 15:51:41   1617s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[07/03 15:51:41   1617s] [NR-eGR] --------------------------------------------------------------------------------
[07/03 15:51:41   1617s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:51:41   1617s] [NR-eGR]  Metal2 ( 2)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:51:41   1617s] [NR-eGR]  Metal3 ( 3)        58( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[07/03 15:51:41   1617s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:51:41   1617s] [NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[07/03 15:51:41   1617s] [NR-eGR] TopMetal1 ( 6)         4( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.01%) 
[07/03 15:51:41   1617s] [NR-eGR] TopMetal2 ( 7)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:51:41   1617s] [NR-eGR] --------------------------------------------------------------------------------
[07/03 15:51:41   1617s] [NR-eGR]        Total       120( 0.02%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[07/03 15:51:41   1617s] [NR-eGR] 
[07/03 15:51:41   1617s] (I)      Finished Global Routing ( CPU: 2.20 sec, Real: 1.78 sec, Curr Mem: 3.93 MB )
[07/03 15:51:41   1617s] (I)      Updating congestion map
[07/03 15:51:41   1617s] (I)      total 2D Cap : 4310766 = (2460103 H, 1850663 V)
[07/03 15:51:41   1617s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 15:51:41   1617s] (I)      Running track assignment and export wires
[07/03 15:51:41   1617s] (I)      Delete wires for 34142 nets 
[07/03 15:51:41   1617s] (I)      ============= Track Assignment ============
[07/03 15:51:41   1617s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.91 MB )
[07/03 15:51:41   1617s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 15:51:41   1617s] (I)      Run Multi-thread track assignment
[07/03 15:51:42   1618s] (I)      Finished Track Assignment (2T) ( CPU: 0.91 sec, Real: 0.49 sec, Curr Mem: 3.96 MB )
[07/03 15:51:42   1618s] (I)      Started Export ( Curr Mem: 3.96 MB )
[07/03 15:51:42   1618s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 15:51:42   1618s] [NR-eGR] Total eGR-routed clock nets wire length: 49649um, number of vias: 18127
[07/03 15:51:42   1618s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:51:42   1619s] [NR-eGR]                    Length (um)    Vias 
[07/03 15:51:42   1619s] [NR-eGR] ---------------------------------------
[07/03 15:51:42   1619s] [NR-eGR]  Metal1     (1V)             0  110070 
[07/03 15:51:42   1619s] [NR-eGR]  Metal2     (2H)        478671  176076 
[07/03 15:51:42   1619s] [NR-eGR]  Metal3     (3V)        540264    7904 
[07/03 15:51:42   1619s] [NR-eGR]  Metal4     (4H)        149375    2984 
[07/03 15:51:42   1619s] [NR-eGR]  Metal5     (5V)         83163      22 
[07/03 15:51:42   1619s] [NR-eGR]  TopMetal1  (6H)            22       6 
[07/03 15:51:42   1619s] [NR-eGR]  TopMetal2  (7V)            73       0 
[07/03 15:51:42   1619s] [NR-eGR] ---------------------------------------
[07/03 15:51:42   1619s] [NR-eGR]             Total      1251569  297062 
[07/03 15:51:42   1619s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:51:42   1619s] [NR-eGR] Total half perimeter of net bounding box: 877647um
[07/03 15:51:42   1619s] [NR-eGR] Total length: 1251569um, number of vias: 297062
[07/03 15:51:42   1619s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:51:42   1619s] (I)      == Layer wire length by net rule ==
[07/03 15:51:42   1619s] (I)                           Default 
[07/03 15:51:42   1619s] (I)      -----------------------------
[07/03 15:51:42   1619s] (I)       Metal1     (1V)         0um 
[07/03 15:51:42   1619s] (I)       Metal2     (2H)    478671um 
[07/03 15:51:42   1619s] (I)       Metal3     (3V)    540264um 
[07/03 15:51:42   1619s] (I)       Metal4     (4H)    149375um 
[07/03 15:51:42   1619s] (I)       Metal5     (5V)     83163um 
[07/03 15:51:42   1619s] (I)       TopMetal1  (6H)        22um 
[07/03 15:51:42   1619s] (I)       TopMetal2  (7V)        73um 
[07/03 15:51:42   1619s] (I)      -----------------------------
[07/03 15:51:42   1619s] (I)                  Total  1251569um 
[07/03 15:51:42   1619s] (I)      == Layer via count by net rule ==
[07/03 15:51:42   1619s] (I)                         Default 
[07/03 15:51:42   1619s] (I)      ---------------------------
[07/03 15:51:42   1619s] (I)       Metal1     (1V)    110070 
[07/03 15:51:42   1619s] (I)       Metal2     (2H)    176076 
[07/03 15:51:42   1619s] (I)       Metal3     (3V)      7904 
[07/03 15:51:42   1619s] (I)       Metal4     (4H)      2984 
[07/03 15:51:42   1619s] (I)       Metal5     (5V)        22 
[07/03 15:51:42   1619s] (I)       TopMetal1  (6H)         6 
[07/03 15:51:42   1619s] (I)       TopMetal2  (7V)         0 
[07/03 15:51:42   1619s] (I)      ---------------------------
[07/03 15:51:42   1619s] (I)                  Total   297062 
[07/03 15:51:42   1619s] (I)      Finished Export ( CPU: 0.93 sec, Real: 0.73 sec, Curr Mem: 3.96 MB )
[07/03 15:51:42   1619s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[07/03 15:51:42   1619s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 15:51:42   1619s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.23 sec, Real: 4.37 sec, Curr Mem: 3.96 MB )
[07/03 15:51:42   1619s] [NR-eGR] Finished Early Global Route ( CPU: 5.28 sec, Real: 4.42 sec, Curr Mem: 3.90 MB )
[07/03 15:51:42   1619s] (I)      ========================================== Runtime Summary ===========================================
[07/03 15:51:42   1619s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/03 15:51:42   1619s] (I)      ------------------------------------------------------------------------------------------------------
[07/03 15:51:42   1619s] (I)       Early Global Route                             100.00%  1309.27 sec  1313.69 sec  4.42 sec  5.28 sec 
[07/03 15:51:42   1619s] (I)       +-Early Global Route kernel                     98.83%  1309.28 sec  1313.65 sec  4.37 sec  5.23 sec 
[07/03 15:51:42   1619s] (I)       | +-Import and model                            25.08%  1309.33 sec  1310.44 sec  1.11 sec  0.97 sec 
[07/03 15:51:42   1619s] (I)       | | +-Create place DB                            9.94%  1309.33 sec  1309.77 sec  0.44 sec  0.40 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Import place data                        9.93%  1309.33 sec  1309.77 sec  0.44 sec  0.40 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Read instances and placement           3.92%  1309.33 sec  1309.50 sec  0.17 sec  0.14 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Read nets                              5.80%  1309.51 sec  1309.77 sec  0.26 sec  0.25 sec 
[07/03 15:51:42   1619s] (I)       | | +-Create route DB                           14.29%  1309.77 sec  1310.40 sec  0.63 sec  0.54 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Import route data (2T)                  14.28%  1309.77 sec  1310.40 sec  0.63 sec  0.54 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Read blockages ( Layer 2-7 )           0.82%  1309.82 sec  1309.86 sec  0.04 sec  0.04 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Read routing blockages               0.00%  1309.82 sec  1309.82 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Read bump blockages                  0.00%  1309.82 sec  1309.82 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Read instance blockages              0.56%  1309.82 sec  1309.85 sec  0.02 sec  0.02 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Read PG blockages                    0.22%  1309.85 sec  1309.86 sec  0.01 sec  0.01 sec 
[07/03 15:51:42   1619s] (I)       | | | | | | +-Allocate memory for PG via list    0.07%  1309.85 sec  1309.85 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Read clock blockages                 0.00%  1309.86 sec  1309.86 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Read other blockages                 0.00%  1309.86 sec  1309.86 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Read halo blockages                  0.01%  1309.86 sec  1309.86 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1309.86 sec  1309.86 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Read blackboxes                        0.00%  1309.86 sec  1309.86 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Read prerouted                         0.01%  1309.86 sec  1309.86 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Read nets                              2.72%  1309.86 sec  1309.98 sec  0.12 sec  0.08 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Set up via pillars                     2.59%  1310.05 sec  1310.16 sec  0.11 sec  0.10 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Initialize 3D grid graph               0.79%  1310.16 sec  1310.20 sec  0.03 sec  0.03 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Model blockage capacity                3.43%  1310.22 sec  1310.37 sec  0.15 sec  0.15 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Initialize 3D capacity               3.20%  1310.22 sec  1310.36 sec  0.14 sec  0.14 sec 
[07/03 15:51:42   1619s] (I)       | | +-Read aux data                              0.00%  1310.40 sec  1310.40 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | +-Others data preparation                    0.00%  1310.40 sec  1310.40 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | | +-Create route kernel                        0.54%  1310.40 sec  1310.42 sec  0.02 sec  0.02 sec 
[07/03 15:51:42   1619s] (I)       | +-Global Routing                              40.19%  1310.45 sec  1312.22 sec  1.78 sec  2.20 sec 
[07/03 15:51:42   1619s] (I)       | | +-Initialization                             2.39%  1310.45 sec  1310.55 sec  0.11 sec  0.08 sec 
[07/03 15:51:42   1619s] (I)       | | +-Net group 1                               36.65%  1310.56 sec  1312.18 sec  1.62 sec  2.06 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Generate topology (2T)                   2.36%  1310.56 sec  1310.66 sec  0.10 sec  0.16 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Phase 1a                                 7.89%  1310.85 sec  1311.20 sec  0.35 sec  0.42 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Pattern routing (2T)                   5.34%  1310.85 sec  1311.08 sec  0.24 sec  0.31 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.13%  1311.09 sec  1311.14 sec  0.05 sec  0.05 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Add via demand to 2D                   1.31%  1311.14 sec  1311.20 sec  0.06 sec  0.06 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Phase 1b                                 4.43%  1311.20 sec  1311.39 sec  0.20 sec  0.23 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Monotonic routing (2T)                 2.68%  1311.20 sec  1311.31 sec  0.12 sec  0.15 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Phase 1c                                 1.36%  1311.39 sec  1311.45 sec  0.06 sec  0.06 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Two level Routing                      1.36%  1311.39 sec  1311.45 sec  0.06 sec  0.06 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Two Level Routing (Regular)          1.04%  1311.40 sec  1311.44 sec  0.05 sec  0.05 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Two Level Routing (Strong)           0.20%  1311.44 sec  1311.45 sec  0.01 sec  0.01 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Phase 1d                                 4.93%  1311.45 sec  1311.67 sec  0.22 sec  0.34 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Detoured routing (2T)                  4.92%  1311.45 sec  1311.67 sec  0.22 sec  0.34 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Phase 1e                                 0.66%  1311.67 sec  1311.70 sec  0.03 sec  0.03 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Route legalization                     0.61%  1311.67 sec  1311.70 sec  0.03 sec  0.03 sec 
[07/03 15:51:42   1619s] (I)       | | | | | +-Legalize Blockage Violations         0.60%  1311.67 sec  1311.70 sec  0.03 sec  0.03 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Phase 1l                                10.74%  1311.70 sec  1312.18 sec  0.47 sec  0.65 sec 
[07/03 15:51:42   1619s] (I)       | | | | +-Layer assignment (2T)                 10.15%  1311.73 sec  1312.18 sec  0.45 sec  0.63 sec 
[07/03 15:51:42   1619s] (I)       | +-Export cong map                              3.83%  1312.22 sec  1312.39 sec  0.17 sec  0.17 sec 
[07/03 15:51:42   1619s] (I)       | | +-Export 2D cong map                         0.99%  1312.35 sec  1312.39 sec  0.04 sec  0.04 sec 
[07/03 15:51:42   1619s] (I)       | +-Extract Global 3D Wires                      0.60%  1312.40 sec  1312.43 sec  0.03 sec  0.02 sec 
[07/03 15:51:42   1619s] (I)       | +-Track Assignment (2T)                       11.17%  1312.43 sec  1312.92 sec  0.49 sec  0.91 sec 
[07/03 15:51:42   1619s] (I)       | | +-Initialization                             0.26%  1312.43 sec  1312.44 sec  0.01 sec  0.01 sec 
[07/03 15:51:42   1619s] (I)       | | +-Track Assignment Kernel                   10.66%  1312.44 sec  1312.91 sec  0.47 sec  0.89 sec 
[07/03 15:51:42   1619s] (I)       | | +-Free Memory                                0.00%  1312.92 sec  1312.92 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | +-Export                                      16.51%  1312.92 sec  1313.65 sec  0.73 sec  0.93 sec 
[07/03 15:51:42   1619s] (I)       | | +-Export DB wires                            5.36%  1312.92 sec  1313.16 sec  0.24 sec  0.41 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Export all nets (2T)                     4.15%  1312.93 sec  1313.12 sec  0.18 sec  0.32 sec 
[07/03 15:51:42   1619s] (I)       | | | +-Set wire vias (2T)                       0.87%  1313.12 sec  1313.16 sec  0.04 sec  0.07 sec 
[07/03 15:51:42   1619s] (I)       | | +-Report wirelength                          7.89%  1313.16 sec  1313.51 sec  0.35 sec  0.29 sec 
[07/03 15:51:42   1619s] (I)       | | +-Update net boxes                           3.24%  1313.51 sec  1313.65 sec  0.14 sec  0.22 sec 
[07/03 15:51:42   1619s] (I)       | | +-Update timing                              0.00%  1313.65 sec  1313.65 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)       | +-Postprocess design                           0.03%  1313.65 sec  1313.65 sec  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)      ======================= Summary by functions ========================
[07/03 15:51:42   1619s] (I)       Lv  Step                                      %      Real       CPU 
[07/03 15:51:42   1619s] (I)      ---------------------------------------------------------------------
[07/03 15:51:42   1619s] (I)        0  Early Global Route                  100.00%  4.42 sec  5.28 sec 
[07/03 15:51:42   1619s] (I)        1  Early Global Route kernel            98.83%  4.37 sec  5.23 sec 
[07/03 15:51:42   1619s] (I)        2  Global Routing                       40.19%  1.78 sec  2.20 sec 
[07/03 15:51:42   1619s] (I)        2  Import and model                     25.08%  1.11 sec  0.97 sec 
[07/03 15:51:42   1619s] (I)        2  Export                               16.51%  0.73 sec  0.93 sec 
[07/03 15:51:42   1619s] (I)        2  Track Assignment (2T)                11.17%  0.49 sec  0.91 sec 
[07/03 15:51:42   1619s] (I)        2  Export cong map                       3.83%  0.17 sec  0.17 sec 
[07/03 15:51:42   1619s] (I)        2  Extract Global 3D Wires               0.60%  0.03 sec  0.02 sec 
[07/03 15:51:42   1619s] (I)        2  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        3  Net group 1                          36.65%  1.62 sec  2.06 sec 
[07/03 15:51:42   1619s] (I)        3  Create route DB                      14.29%  0.63 sec  0.54 sec 
[07/03 15:51:42   1619s] (I)        3  Track Assignment Kernel              10.66%  0.47 sec  0.89 sec 
[07/03 15:51:42   1619s] (I)        3  Create place DB                       9.94%  0.44 sec  0.40 sec 
[07/03 15:51:42   1619s] (I)        3  Report wirelength                     7.89%  0.35 sec  0.29 sec 
[07/03 15:51:42   1619s] (I)        3  Export DB wires                       5.36%  0.24 sec  0.41 sec 
[07/03 15:51:42   1619s] (I)        3  Update net boxes                      3.24%  0.14 sec  0.22 sec 
[07/03 15:51:42   1619s] (I)        3  Initialization                        2.65%  0.12 sec  0.09 sec 
[07/03 15:51:42   1619s] (I)        3  Export 2D cong map                    0.99%  0.04 sec  0.04 sec 
[07/03 15:51:42   1619s] (I)        3  Create route kernel                   0.54%  0.02 sec  0.02 sec 
[07/03 15:51:42   1619s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        4  Import route data (2T)               14.28%  0.63 sec  0.54 sec 
[07/03 15:51:42   1619s] (I)        4  Phase 1l                             10.74%  0.47 sec  0.65 sec 
[07/03 15:51:42   1619s] (I)        4  Import place data                     9.93%  0.44 sec  0.40 sec 
[07/03 15:51:42   1619s] (I)        4  Phase 1a                              7.89%  0.35 sec  0.42 sec 
[07/03 15:51:42   1619s] (I)        4  Phase 1d                              4.93%  0.22 sec  0.34 sec 
[07/03 15:51:42   1619s] (I)        4  Phase 1b                              4.43%  0.20 sec  0.23 sec 
[07/03 15:51:42   1619s] (I)        4  Export all nets (2T)                  4.15%  0.18 sec  0.32 sec 
[07/03 15:51:42   1619s] (I)        4  Generate topology (2T)                2.36%  0.10 sec  0.16 sec 
[07/03 15:51:42   1619s] (I)        4  Phase 1c                              1.36%  0.06 sec  0.06 sec 
[07/03 15:51:42   1619s] (I)        4  Set wire vias (2T)                    0.87%  0.04 sec  0.07 sec 
[07/03 15:51:42   1619s] (I)        4  Phase 1e                              0.66%  0.03 sec  0.03 sec 
[07/03 15:51:42   1619s] (I)        5  Layer assignment (2T)                10.15%  0.45 sec  0.63 sec 
[07/03 15:51:42   1619s] (I)        5  Read nets                             8.51%  0.38 sec  0.33 sec 
[07/03 15:51:42   1619s] (I)        5  Pattern routing (2T)                  5.34%  0.24 sec  0.31 sec 
[07/03 15:51:42   1619s] (I)        5  Detoured routing (2T)                 4.92%  0.22 sec  0.34 sec 
[07/03 15:51:42   1619s] (I)        5  Read instances and placement          3.92%  0.17 sec  0.14 sec 
[07/03 15:51:42   1619s] (I)        5  Model blockage capacity               3.43%  0.15 sec  0.15 sec 
[07/03 15:51:42   1619s] (I)        5  Monotonic routing (2T)                2.68%  0.12 sec  0.15 sec 
[07/03 15:51:42   1619s] (I)        5  Set up via pillars                    2.59%  0.11 sec  0.10 sec 
[07/03 15:51:42   1619s] (I)        5  Two level Routing                     1.36%  0.06 sec  0.06 sec 
[07/03 15:51:42   1619s] (I)        5  Add via demand to 2D                  1.31%  0.06 sec  0.06 sec 
[07/03 15:51:42   1619s] (I)        5  Pattern Routing Avoiding Blockages    1.13%  0.05 sec  0.05 sec 
[07/03 15:51:42   1619s] (I)        5  Read blockages ( Layer 2-7 )          0.82%  0.04 sec  0.04 sec 
[07/03 15:51:42   1619s] (I)        5  Initialize 3D grid graph              0.79%  0.03 sec  0.03 sec 
[07/03 15:51:42   1619s] (I)        5  Route legalization                    0.61%  0.03 sec  0.03 sec 
[07/03 15:51:42   1619s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        6  Initialize 3D capacity                3.20%  0.14 sec  0.14 sec 
[07/03 15:51:42   1619s] (I)        6  Two Level Routing (Regular)           1.04%  0.05 sec  0.05 sec 
[07/03 15:51:42   1619s] (I)        6  Legalize Blockage Violations          0.60%  0.03 sec  0.03 sec 
[07/03 15:51:42   1619s] (I)        6  Read instance blockages               0.56%  0.02 sec  0.02 sec 
[07/03 15:51:42   1619s] (I)        6  Read PG blockages                     0.22%  0.01 sec  0.01 sec 
[07/03 15:51:42   1619s] (I)        6  Two Level Routing (Strong)            0.20%  0.01 sec  0.01 sec 
[07/03 15:51:42   1619s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] (I)        7  Allocate memory for PG via list       0.07%  0.00 sec  0.00 sec 
[07/03 15:51:42   1619s] Running post-eGR process
[07/03 15:51:42   1619s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:05.7 real=0:00:05.2)
[07/03 15:51:42   1619s] Legalization setup...
[07/03 15:51:42   1619s] Using cell based legalization.
[07/03 15:51:42   1619s] Initializing placement interface...
[07/03 15:51:42   1619s]   Use check_library -place or consult logv if problems occur.
[07/03 15:51:42   1619s]   Leaving CCOpt scope - Initializing placement interface...
[07/03 15:51:42   1619s] OPERPROF: Starting DPlace-Init at level 1, MEM:4494.2M, EPOCH TIME: 1751572302.914152
[07/03 15:51:42   1619s] Processing tracks to init pin-track alignment.
[07/03 15:51:42   1619s] z: 1, totalTracks: 1
[07/03 15:51:42   1619s] z: 3, totalTracks: 1
[07/03 15:51:42   1619s] z: 5, totalTracks: 1
[07/03 15:51:42   1619s] z: 7, totalTracks: 1
[07/03 15:51:42   1619s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:51:43   1619s] Cell fpga_top LLGs are deleted
[07/03 15:51:43   1619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:43   1619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:43   1619s] # Building fpga_top llgBox search-tree.
[07/03 15:51:43   1619s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4494.2M, EPOCH TIME: 1751572303.054984
[07/03 15:51:43   1619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:43   1619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:43   1619s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4494.2M, EPOCH TIME: 1751572303.076637
[07/03 15:51:43   1619s] Max number of tech site patterns supported in site array is 256.
[07/03 15:51:43   1619s] Core basic site is CoreSite
[07/03 15:51:43   1619s] After signature check, allow fast init is false, keep pre-filter is true.
[07/03 15:51:43   1619s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/03 15:51:43   1619s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[07/03 15:51:43   1619s] SiteArray: use 3,309,568 bytes
[07/03 15:51:43   1619s] SiteArray: current memory after site array memory allocation 4494.2M
[07/03 15:51:43   1619s] SiteArray: FP blocked sites are writable
[07/03 15:51:43   1619s] Keep-away cache is enable on metals: 1-7
[07/03 15:51:43   1619s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:51:43   1619s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:4494.2M, EPOCH TIME: 1751572303.222278
[07/03 15:51:43   1619s] Process 12974 (called=24206 computed=20) wires and vias for routing blockage analysis
[07/03 15:51:43   1619s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.030, REAL:0.018, MEM:4494.2M, EPOCH TIME: 1751572303.240285
[07/03 15:51:43   1619s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[07/03 15:51:43   1619s] Atter site array init, number of instance map data is 0.
[07/03 15:51:43   1619s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.145, REAL:0.177, MEM:4494.2M, EPOCH TIME: 1751572303.253510
[07/03 15:51:43   1619s] 
[07/03 15:51:43   1619s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:51:43   1619s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:51:43   1619s] OPERPROF:     Starting CMU at level 3, MEM:4494.2M, EPOCH TIME: 1751572303.295507
[07/03 15:51:43   1619s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4494.2M, EPOCH TIME: 1751572303.299704
[07/03 15:51:43   1619s] 
[07/03 15:51:43   1619s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:51:43   1619s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.208, REAL:0.254, MEM:4494.2M, EPOCH TIME: 1751572303.308898
[07/03 15:51:43   1619s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4494.2M, EPOCH TIME: 1751572303.309059
[07/03 15:51:43   1619s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4494.2M, EPOCH TIME: 1751572303.309269
[07/03 15:51:43   1619s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4494.2MB).
[07/03 15:51:43   1619s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.336, REAL:0.437, MEM:4494.2M, EPOCH TIME: 1751572303.351192
[07/03 15:51:43   1619s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.4)
[07/03 15:51:43   1619s] Initializing placement interface done.
[07/03 15:51:43   1619s] Leaving CCOpt scope - Cleaning up placement interface...
[07/03 15:51:43   1619s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4494.2M, EPOCH TIME: 1751572303.352378
[07/03 15:51:43   1619s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:43   1619s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:43   1620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:43   1620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:43   1620s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.208, REAL:0.177, MEM:4494.2M, EPOCH TIME: 1751572303.529641
[07/03 15:51:43   1620s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:51:43   1620s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:51:43   1620s] Leaving CCOpt scope - Initializing placement interface...
[07/03 15:51:43   1620s] OPERPROF: Starting DPlace-Init at level 1, MEM:4494.2M, EPOCH TIME: 1751572303.793342
[07/03 15:51:43   1620s] Processing tracks to init pin-track alignment.
[07/03 15:51:43   1620s] z: 1, totalTracks: 1
[07/03 15:51:43   1620s] z: 3, totalTracks: 1
[07/03 15:51:43   1620s] z: 5, totalTracks: 1
[07/03 15:51:43   1620s] z: 7, totalTracks: 1
[07/03 15:51:43   1620s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:51:43   1620s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4494.2M, EPOCH TIME: 1751572303.856472
[07/03 15:51:43   1620s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:43   1620s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:43   1620s] 
[07/03 15:51:43   1620s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:51:43   1620s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:51:43   1620s] OPERPROF:     Starting CMU at level 3, MEM:4494.2M, EPOCH TIME: 1751572303.940993
[07/03 15:51:43   1620s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.016, MEM:4494.2M, EPOCH TIME: 1751572303.956563
[07/03 15:51:43   1620s] 
[07/03 15:51:43   1620s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:51:43   1620s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.121, REAL:0.138, MEM:4494.2M, EPOCH TIME: 1751572303.994385
[07/03 15:51:43   1620s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4494.2M, EPOCH TIME: 1751572303.994849
[07/03 15:51:43   1620s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.001, MEM:4494.2M, EPOCH TIME: 1751572303.995772
[07/03 15:51:44   1620s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4494.2MB).
[07/03 15:51:44   1620s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.201, REAL:0.220, MEM:4494.2M, EPOCH TIME: 1751572304.013836
[07/03 15:51:44   1620s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:51:44   1620s] Set min layer with default ( 2 )
[07/03 15:51:44   1620s] Set max layer with default ( 127 )
[07/03 15:51:44   1620s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:44   1620s] Min route layer (adjusted) = 2
[07/03 15:51:44   1620s] Max route layer (adjusted) = 7
[07/03 15:51:44   1620s] [PSP]    Load db... (mem=3.9M)
[07/03 15:51:44   1620s] [PSP]    Read data from FE... (mem=3.9M)
[07/03 15:51:44   1620s] (I)      Number of ignored instance 0
[07/03 15:51:44   1620s] (I)      Number of inbound cells 0
[07/03 15:51:44   1620s] (I)      Number of opened ILM blockages 0
[07/03 15:51:44   1620s] (I)      Number of instances temporarily fixed by detailed placement 76
[07/03 15:51:44   1620s] (I)      numMoveCells=34072, numMacros=84  numNoFlopBlockages=0  numPads=71  numMultiRowHeightInsts=0
[07/03 15:51:44   1620s] (I)      cell height: 3780, count: 34072
[07/03 15:51:44   1620s] (I)      rowRegion is not equal to core box, resetting core box
[07/03 15:51:44   1620s] (I)      rowRegion : (425480, 425420) - (1431080, 1510280)
[07/03 15:51:44   1620s] (I)      coreBox   : (425480, 425420) - (1431080, 1510700)
[07/03 15:51:44   1620s] [PSP]    Done Read data from FE (cpu=0.185s, mem=3.9M)
[07/03 15:51:44   1620s] 
[07/03 15:51:44   1620s] [PSP]    Done Load db (cpu=0.186s, mem=3.9M)
[07/03 15:51:44   1620s] 
[07/03 15:51:44   1620s] [PSP]    Constructing placeable region... (mem=3.9M)
[07/03 15:51:44   1620s] (I)      Constructing bin map
[07/03 15:51:44   1620s] (I)      Initialize bin information with width=37800 height=37800
[07/03 15:51:44   1620s] (I)      Done constructing bin map
[07/03 15:51:44   1620s] [PSP]    Compute region effective width... (mem=3.9M)
[07/03 15:51:44   1620s] [PSP]    Done Compute region effective width (cpu=0.001s, mem=3.9M)
[07/03 15:51:44   1620s] 
[07/03 15:51:44   1620s] [PSP]    Done Constructing placeable region (cpu=0.026s, mem=3.9M)
[07/03 15:51:44   1620s] 
[07/03 15:51:44   1620s] Legalization setup done. (took cpu=0:00:01.2 real=0:00:01.4)
[07/03 15:51:44   1620s] Validating CTS configuration...
[07/03 15:51:44   1620s] Checking module port directions...
[07/03 15:51:44   1620s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:51:44   1620s] Non-default CCOpt properties:
[07/03 15:51:44   1620s]   Public non-default CCOpt properties:
[07/03 15:51:44   1620s]     buffer_cells is set for at least one object
[07/03 15:51:44   1620s]     cts_merge_clock_gates is set for at least one object
[07/03 15:51:44   1620s]     cts_merge_clock_logic is set for at least one object
[07/03 15:51:44   1620s]     delay_cells is set for at least one object
[07/03 15:51:44   1620s]     inverter_cells is set for at least one object
[07/03 15:51:44   1620s]     route_type is set for at least one object
[07/03 15:51:44   1620s]   No private non-default CCOpt properties
[07/03 15:51:44   1620s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 15:51:44   1621s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:51:44   1621s] eee: pegSigSF=1.070000
[07/03 15:51:44   1621s] Initializing multi-corner resistance tables ...
[07/03 15:51:44   1621s] eee: Grid unit RC data computation started
[07/03 15:51:45   1621s] eee: Grid unit RC data computation completed
[07/03 15:51:45   1621s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:51:45   1621s] eee: l=2 avDens=0.134427 usedTrk=12883.143111 availTrk=95837.351829 sigTrk=12883.143111
[07/03 15:51:45   1621s] eee: l=3 avDens=0.134653 usedTrk=16357.096344 availTrk=121476.346236 sigTrk=16357.096344
[07/03 15:51:45   1621s] eee: l=4 avDens=0.046208 usedTrk=5973.344523 availTrk=129271.355715 sigTrk=5973.344523
[07/03 15:51:45   1621s] eee: l=5 avDens=0.042758 usedTrk=4265.938686 availTrk=99770.112709 sigTrk=4265.938686
[07/03 15:51:45   1621s] eee: l=6 avDens=0.195666 usedTrk=2195.440160 availTrk=11220.323290 sigTrk=2195.440160
[07/03 15:51:45   1621s] eee: l=7 avDens=0.132683 usedTrk=2071.886682 availTrk=15615.276942 sigTrk=2071.886682
[07/03 15:51:45   1621s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:51:45   1621s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:51:45   1621s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.302505 uaWl=1.000000 uaWlH=0.185900 aWlH=0.000000 lMod=0 pMax=0.829900 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:51:45   1621s] eee: NetCapCache creation started. (Current Mem: 4494.219M) 
[07/03 15:51:45   1621s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4494.219M) 
[07/03 15:51:45   1621s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:51:45   1621s] eee: Metal Layers Info:
[07/03 15:51:45   1621s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:51:45   1621s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:51:45   1621s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:51:45   1621s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:51:45   1621s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:51:45   1621s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:51:45   1621s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:51:45   1621s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:51:45   1621s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:51:45   1621s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:51:45   1621s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:51:45   1621s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:51:45   1621s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:51:45   1621s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:51:45   1621s] Route type trimming info:
[07/03 15:51:45   1621s]   No route type modifications were made.
[07/03 15:51:45   1621s] End AAE Lib Interpolated Model. (MEM=1368.281250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:51:47   1621s] (I)      Filtering out regions for small cell: sg13g2_buf_8
[07/03 15:51:47   1621s] (I)      Filtering out regions for small cell: sg13g2_buf_4
[07/03 15:51:47   1621s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/03 15:51:47   1621s] (I)      Filtering out regions for small cell: sg13g2_buf_1
[07/03 15:51:47   1621s] (I)      Filtering out regions for small cell: sg13g2_buf_2
[07/03 15:51:48   1622s] Library trimming buffers in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
[07/03 15:51:48   1622s] Original list had 5 cells:
[07/03 15:51:48   1622s] sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
[07/03 15:51:48   1622s] Library trimming was not able to trim any cells:
[07/03 15:51:48   1622s] sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
[07/03 15:51:48   1622s] (I)      Filtering out regions for small cell: sg13g2_inv_8
[07/03 15:51:48   1622s] (I)      Filtering out regions for small cell: sg13g2_inv_2
[07/03 15:51:48   1622s] (I)      Filtering out regions for small cell: sg13g2_inv_4
[07/03 15:51:48   1622s] (I)      Filtering out regions for small cell: sg13g2_inv_16
[07/03 15:51:48   1622s] (I)      Filtering out regions for small cell: sg13g2_inv_1
[07/03 15:51:48   1622s] Library trimming inverters in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
[07/03 15:51:48   1622s] Original list had 5 cells:
[07/03 15:51:48   1622s] sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[07/03 15:51:48   1622s] Library trimming was not able to trim any cells:
[07/03 15:51:48   1622s] sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[07/03 15:51:48   1622s] (I)      Filtering out regions for small cell: sg13g2_dlygate4sd2_1
[07/03 15:51:48   1622s] (I)      Filtering out regions for small cell: sg13g2_dlygate4sd1_1
[07/03 15:51:48   1622s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/03 15:51:52   1625s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree prog_clk[0]. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[07/03 15:51:52   1625s] Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[07/03 15:51:52   1625s] Non-default CCOpt properties:
[07/03 15:51:52   1625s]   Public non-default CCOpt properties:
[07/03 15:51:52   1625s]     cts_merge_clock_gates: true (default: false)
[07/03 15:51:52   1625s]     cts_merge_clock_logic: true (default: false)
[07/03 15:51:52   1625s]     route_type (leaf): default_route_type_leaf (default: default)
[07/03 15:51:52   1625s]     route_type (top): default_route_type_nonleaf (default: default)
[07/03 15:51:52   1625s]     route_type (trunk): default_route_type_nonleaf (default: default)
[07/03 15:51:52   1625s]   No private non-default CCOpt properties
[07/03 15:51:52   1625s] For power domain auto-default:
[07/03 15:51:52   1625s]   Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1
[07/03 15:51:52   1625s]   Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1
[07/03 15:51:52   1625s]   Delay buffers: sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd2_1
[07/03 15:51:52   1625s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 1090935.216um^2
[07/03 15:51:52   1625s] Top Routing info:
[07/03 15:51:52   1625s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/03 15:51:52   1625s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/03 15:51:52   1625s] Trunk Routing info:
[07/03 15:51:52   1625s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/03 15:51:52   1625s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/03 15:51:52   1625s] Leaf Routing info:
[07/03 15:51:52   1625s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/03 15:51:52   1625s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/03 15:51:52   1625s] For timing_corner MAX_DEALY:setup, late and power domain auto-default:
[07/03 15:51:52   1625s]   Slew time target (leaf):    0.177ns
[07/03 15:51:52   1625s]   Slew time target (trunk):   0.177ns
[07/03 15:51:52   1625s]   Slew time target (top):     0.177ns (Note: no nets are considered top nets in this clock tree)
[07/03 15:51:52   1625s]   Buffer unit delay: 0.109ns
[07/03 15:51:52   1625s]   Buffer max distance: 1437.102um
[07/03 15:51:52   1625s] Fastest wire driving cells and distances:
[07/03 15:51:52   1625s]   Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1437.102um, saturatedSlew=0.156ns, speed=6571.111um per ns, cellArea=31.564um^2 per 1000um}
[07/03 15:51:52   1625s]   Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1082.051um, saturatedSlew=0.138ns, speed=8175.678um per ns, cellArea=31.859um^2 per 1000um}
[07/03 15:51:52   1625s] 
[07/03 15:51:52   1625s] 
[07/03 15:51:52   1625s] Logic Sizing Table:
[07/03 15:51:52   1625s] 
[07/03 15:51:52   1625s] ----------------------------------------------------------
[07/03 15:51:52   1625s] Cell    Instance count    Source    Eligible library cells
[07/03 15:51:52   1625s] ----------------------------------------------------------
[07/03 15:51:52   1625s]   (empty table)
[07/03 15:51:52   1625s] ----------------------------------------------------------
[07/03 15:51:52   1625s] 
[07/03 15:51:52   1625s] 
[07/03 15:51:52   1625s] Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[07/03 15:51:52   1625s]  Created from constraint modes: {[]}
[07/03 15:51:52   1625s]   Sources:                     pin clk[0]
[07/03 15:51:52   1625s]   Total number of sinks:       80
[07/03 15:51:52   1625s]   Delay constrained sinks:     80
[07/03 15:51:52   1625s]   Constrains:                  default
[07/03 15:51:52   1625s]   Non-leaf sinks:              0
[07/03 15:51:52   1625s]   Ignore pins:                 0
[07/03 15:51:52   1625s]  Timing corner MAX_DEALY:setup.late:
[07/03 15:51:52   1625s]   Skew target:                 0.109ns
[07/03 15:51:52   1625s] Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[07/03 15:51:52   1625s]  Created from constraint modes: {[]}
[07/03 15:51:52   1625s]   Sources:                     pin prog_clk[0]
[07/03 15:51:52   1625s]   Total number of sinks:       5317
[07/03 15:51:52   1625s]   Delay constrained sinks:     5317
[07/03 15:51:52   1625s]   Constrains:                  default
[07/03 15:51:52   1625s]   Non-leaf sinks:              0
[07/03 15:51:52   1625s]   Ignore pins:                 0
[07/03 15:51:52   1625s]  Timing corner MAX_DEALY:setup.late:
[07/03 15:51:52   1625s]   Skew target:                 0.109ns
[07/03 15:51:52   1625s] Primary reporting skew groups are:
[07/03 15:51:52   1625s] skew_group prog_clk[0]/CONSTRAINTS with 5317 clock sinks
[07/03 15:51:52   1625s] 
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Constraint summary
[07/03 15:51:52   1626s] ==================
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Transition constraints are active in the following delay corners:
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] MAX_DEALY:setup.late
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Cap constraints are active in the following delay corners:
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] MAX_DEALY:setup.late
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Transition constraint summary:
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] -------------------------------------------------------------------------------------------
[07/03 15:51:52   1626s] Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[07/03 15:51:52   1626s] -------------------------------------------------------------------------------------------
[07/03 15:51:52   1626s] MAX_DEALY:setup.late (primary)         -            -              -                -
[07/03 15:51:52   1626s]               -                      0.177         5401      auto computed    all
[07/03 15:51:52   1626s] -------------------------------------------------------------------------------------------
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Capacitance constraint summary:
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] ------------------------------------------------------------------------------------------------------
[07/03 15:51:52   1626s] Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[07/03 15:51:52   1626s] ------------------------------------------------------------------------------------------------------
[07/03 15:51:52   1626s] MAX_DEALY:setup.late (primary)        -            -                    -                      -
[07/03 15:51:52   1626s]               -                     0.600          2        library_or_sdc_constraint    all
[07/03 15:51:52   1626s] ------------------------------------------------------------------------------------------------------
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Clock DAG hash initial state: 35d90a49a34f3951 4d1e7e5f26f3a174
[07/03 15:51:52   1626s] CTS services accumulated run-time stats initial state:
[07/03 15:51:52   1626s]   delay calculator: calls=5503, total_wall_time=0.595s, mean_wall_time=0.108ms
[07/03 15:51:52   1626s]   steiner router: calls=5505, total_wall_time=0.199s, mean_wall_time=0.036ms
[07/03 15:51:52   1626s] Clock DAG stats initial state:
[07/03 15:51:52   1626s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:51:52   1626s]   sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:51:52   1626s]   misc counts      : r=2, pp=0, mci=0
[07/03 15:51:52   1626s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:51:52   1626s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:51:52   1626s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 15:51:52   1626s] UM:*                                                                   InitialState
[07/03 15:51:52   1626s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/03 15:51:52   1626s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Layer information for route type default_route_type_leaf:
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] ------------------------------------------------------------------------
[07/03 15:51:52   1626s] Layer        Preferred    Route    Res.          Cap.          RC
[07/03 15:51:52   1626s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/03 15:51:52   1626s] ------------------------------------------------------------------------
[07/03 15:51:52   1626s] Metal1       N            V          0.844         0.158         0.133
[07/03 15:51:52   1626s] Metal2       N            H          0.515         0.180         0.093
[07/03 15:51:52   1626s] Metal3       Y            V          0.515         0.172         0.089
[07/03 15:51:52   1626s] Metal4       Y            H          0.515         0.180         0.093
[07/03 15:51:52   1626s] Metal5       N            V          0.515         0.172         0.089
[07/03 15:51:52   1626s] TopMetal1    N            H          0.013         0.304         0.004
[07/03 15:51:52   1626s] TopMetal2    N            V          0.007         0.243         0.002
[07/03 15:51:52   1626s] ------------------------------------------------------------------------
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/03 15:51:52   1626s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Layer information for route type default_route_type_nonleaf:
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] ------------------------------------------------------------------------
[07/03 15:51:52   1626s] Layer        Preferred    Route    Res.          Cap.          RC
[07/03 15:51:52   1626s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/03 15:51:52   1626s] ------------------------------------------------------------------------
[07/03 15:51:52   1626s] Metal1       N            V          0.844         0.235         0.198
[07/03 15:51:52   1626s] Metal2       N            H          0.515         0.266         0.137
[07/03 15:51:52   1626s] Metal3       Y            V          0.515         0.254         0.131
[07/03 15:51:52   1626s] Metal4       Y            H          0.515         0.266         0.137
[07/03 15:51:52   1626s] Metal5       N            V          0.515         0.254         0.131
[07/03 15:51:52   1626s] TopMetal1    N            H          0.013         0.320         0.004
[07/03 15:51:52   1626s] TopMetal2    N            V          0.007         0.307         0.002
[07/03 15:51:52   1626s] ------------------------------------------------------------------------
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/03 15:51:52   1626s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Layer information for route type default_route_type_nonleaf:
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] ------------------------------------------------------------------------
[07/03 15:51:52   1626s] Layer        Preferred    Route    Res.          Cap.          RC
[07/03 15:51:52   1626s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/03 15:51:52   1626s] ------------------------------------------------------------------------
[07/03 15:51:52   1626s] Metal1       N            V          0.844         0.158         0.133
[07/03 15:51:52   1626s] Metal2       N            H          0.515         0.180         0.093
[07/03 15:51:52   1626s] Metal3       Y            V          0.515         0.172         0.089
[07/03 15:51:52   1626s] Metal4       Y            H          0.515         0.180         0.093
[07/03 15:51:52   1626s] Metal5       N            V          0.515         0.172         0.089
[07/03 15:51:52   1626s] TopMetal1    N            H          0.013         0.304         0.004
[07/03 15:51:52   1626s] TopMetal2    N            V          0.007         0.243         0.002
[07/03 15:51:52   1626s] ------------------------------------------------------------------------
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Via selection for estimated routes (rule default):
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] ------------------------------------------------------------------------------
[07/03 15:51:52   1626s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[07/03 15:51:52   1626s] Range                                 (Ohm)     (fF)     (fs)     Only
[07/03 15:51:52   1626s] ------------------------------------------------------------------------------
[07/03 15:51:52   1626s] Metal1-Metal2          Via1_XX_so     20.000    0.000    0.000    false
[07/03 15:51:52   1626s] Metal2-Metal3          Via2_XX_so     20.000    0.000    0.000    false
[07/03 15:51:52   1626s] Metal3-Metal4          Via3_XX_so     20.000    0.000    0.000    false
[07/03 15:51:52   1626s] Metal4-Metal5          Via4_XX_so     20.000    0.000    0.000    false
[07/03 15:51:52   1626s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.000    0.000    false
[07/03 15:51:52   1626s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.000    0.000    false
[07/03 15:51:52   1626s] ------------------------------------------------------------------------------
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
[07/03 15:51:52   1626s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[07/03 15:51:52   1626s] Type 'man IMPCCOPT-2314' for more detail.
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Ideal and dont_touch net fanout counts:
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] -----------------------------------------------------------
[07/03 15:51:52   1626s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[07/03 15:51:52   1626s] -----------------------------------------------------------
[07/03 15:51:52   1626s]       1            10                      0
[07/03 15:51:52   1626s]      11           100                      1
[07/03 15:51:52   1626s]     101          1000                      0
[07/03 15:51:52   1626s]    1001         10000                      1
[07/03 15:51:52   1626s]   10001           +                        0
[07/03 15:51:52   1626s] -----------------------------------------------------------
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] Top ideal and dont_touch nets by fanout:
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] ------------------------
[07/03 15:51:52   1626s] Net name       Fanout ()
[07/03 15:51:52   1626s] ------------------------
[07/03 15:51:52   1626s] prog_clk[0]      5317
[07/03 15:51:52   1626s] clk[0]             80
[07/03 15:51:52   1626s] ------------------------
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] 
[07/03 15:51:52   1626s] No dont_touch hnets found in the clock tree
[07/03 15:51:52   1626s] No dont_touch hpins found in the clock network.
[07/03 15:51:52   1626s] Checking for illegal sizes of clock logic instances...
[07/03 15:51:52   1626s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:51:53   1626s] 
[07/03 15:51:53   1626s] 
[07/03 15:51:53   1626s] Validating CTS configuration done. (took cpu=0:00:05.6 real=0:00:09.2)
[07/03 15:51:53   1626s] CCOpt configuration status: all checks passed.
[07/03 15:51:53   1626s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[07/03 15:51:53   1626s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[07/03 15:51:53   1626s]   No exclusion drivers are needed.
[07/03 15:51:53   1626s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[07/03 15:51:53   1626s] Antenna diode management...
[07/03 15:51:53   1626s]   Found 0 antenna diodes in the clock trees.
[07/03 15:51:53   1626s]   
[07/03 15:51:53   1626s] Antenna diode management done.
[07/03 15:51:53   1626s] Adding driver cells for primary IOs...
[07/03 15:51:53   1626s] Adding driver cells for primary IOs done.
[07/03 15:51:53   1626s] Adding driver cells for primary IOs...
[07/03 15:51:53   1626s] Adding driver cells for primary IOs done.
[07/03 15:51:53   1626s] 
[07/03 15:51:53   1626s] ----------------------------------------------------------------------------------------------
[07/03 15:51:53   1626s] CCOpt reported the following when adding drivers below input ports and above output ports     
[07/03 15:51:53   1626s] ----------------------------------------------------------------------------------------------
[07/03 15:51:53   1626s]   (empty table)
[07/03 15:51:53   1626s] ----------------------------------------------------------------------------------------------
[07/03 15:51:53   1626s] 
[07/03 15:51:53   1626s] 
[07/03 15:51:53   1626s] Adding driver cell for primary IO roots...
[07/03 15:51:53   1626s] Adding driver cell for primary IO roots done.
[07/03 15:51:53   1626s] Maximizing clock DAG abstraction...
[07/03 15:51:53   1626s]   Removing clock DAG drivers
[07/03 15:51:53   1626s] Maximizing clock DAG abstraction done.
[07/03 15:51:53   1626s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:12.8 real=0:00:16.2)
[07/03 15:51:53   1626s] Synthesizing clock trees...
[07/03 15:51:53   1626s]   Preparing To Balance...
[07/03 15:51:53   1626s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/03 15:51:53   1626s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4498.3M, EPOCH TIME: 1751572313.845069
[07/03 15:51:53   1626s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:53   1626s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:54   1626s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:54   1626s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:54   1626s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.271, REAL:0.262, MEM:4506.3M, EPOCH TIME: 1751572314.106660
[07/03 15:51:54   1626s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/03 15:51:54   1626s]   Leaving CCOpt scope - Initializing placement interface...
[07/03 15:51:54   1626s] OPERPROF: Starting DPlace-Init at level 1, MEM:4506.3M, EPOCH TIME: 1751572314.107182
[07/03 15:51:54   1626s] Processing tracks to init pin-track alignment.
[07/03 15:51:54   1626s] z: 1, totalTracks: 1
[07/03 15:51:54   1626s] z: 3, totalTracks: 1
[07/03 15:51:54   1626s] z: 5, totalTracks: 1
[07/03 15:51:54   1626s] z: 7, totalTracks: 1
[07/03 15:51:54   1626s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:51:54   1626s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4506.3M, EPOCH TIME: 1751572314.193040
[07/03 15:51:54   1626s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:54   1626s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:54   1627s] 
[07/03 15:51:54   1627s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:51:54   1627s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:51:54   1627s] OPERPROF:     Starting CMU at level 3, MEM:4506.3M, EPOCH TIME: 1751572314.291805
[07/03 15:51:54   1627s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:4506.3M, EPOCH TIME: 1751572314.296020
[07/03 15:51:54   1627s] 
[07/03 15:51:54   1627s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:51:54   1627s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.101, REAL:0.117, MEM:4506.3M, EPOCH TIME: 1751572314.309898
[07/03 15:51:54   1627s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4506.3M, EPOCH TIME: 1751572314.310158
[07/03 15:51:54   1627s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.001, MEM:4506.3M, EPOCH TIME: 1751572314.311122
[07/03 15:51:54   1627s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4506.3MB).
[07/03 15:51:54   1627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.213, REAL:0.238, MEM:4506.3M, EPOCH TIME: 1751572314.345675
[07/03 15:51:54   1627s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:51:54   1627s]   Merging duplicate siblings in DAG...
[07/03 15:51:54   1627s]     Clock DAG hash before merging: 35d90a49a34f3951 4d1e7e5f26f3a174
[07/03 15:51:54   1627s]     CTS services accumulated run-time stats before merging:
[07/03 15:51:54   1627s]       delay calculator: calls=5503, total_wall_time=0.595s, mean_wall_time=0.108ms
[07/03 15:51:54   1627s]       steiner router: calls=5505, total_wall_time=0.199s, mean_wall_time=0.036ms
[07/03 15:51:54   1627s]     Clock DAG stats before merging:
[07/03 15:51:54   1627s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:51:54   1627s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:51:54   1627s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:51:54   1627s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:51:54   1627s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:51:54   1627s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 15:51:54   1627s] UM:*                                                                   before merging
[07/03 15:51:54   1627s]     Resynthesising clock tree into netlist...
[07/03 15:51:54   1627s]       Reset timing graph...
[07/03 15:51:54   1627s] Ignoring AAE DB Resetting ...
[07/03 15:51:54   1627s]       Reset timing graph done.
[07/03 15:51:54   1627s]     Resynthesising clock tree into netlist done.
[07/03 15:51:54   1627s]     Merging duplicate clock dag driver clones in DAG...
[07/03 15:51:54   1627s]     Merging duplicate clock dag driver clones in DAG done.
[07/03 15:51:54   1627s]     
[07/03 15:51:54   1627s]     Disconnecting clock tree from netlist...
[07/03 15:51:54   1627s]     Disconnecting clock tree from netlist done.
[07/03 15:51:54   1627s]   Merging duplicate siblings in DAG done.
[07/03 15:51:54   1627s]   Applying movement limits...
[07/03 15:51:54   1627s]   Applying movement limits done.
[07/03 15:51:54   1627s]   Preparing To Balance done. (took cpu=0:00:00.8 real=0:00:00.9)
[07/03 15:51:54   1627s]   CCOpt::Phase::Construction...
[07/03 15:51:54   1627s]   Stage::Clustering...
[07/03 15:51:54   1627s]   Clustering...
[07/03 15:51:54   1627s]     Clock DAG hash before 'Clustering': 35d90a49a34f3951 4d1e7e5f26f3a174
[07/03 15:51:54   1627s]     CTS services accumulated run-time stats before 'Clustering':
[07/03 15:51:54   1627s]       delay calculator: calls=5503, total_wall_time=0.595s, mean_wall_time=0.108ms
[07/03 15:51:54   1627s]       steiner router: calls=5505, total_wall_time=0.199s, mean_wall_time=0.036ms
[07/03 15:51:54   1627s]     Initialize for clustering...
[07/03 15:51:54   1627s]     Clock DAG hash before clustering: 35d90a49a34f3951 4d1e7e5f26f3a174
[07/03 15:51:54   1627s]     CTS services accumulated run-time stats before clustering:
[07/03 15:51:54   1627s]       delay calculator: calls=5503, total_wall_time=0.595s, mean_wall_time=0.108ms
[07/03 15:51:54   1627s]       steiner router: calls=5505, total_wall_time=0.199s, mean_wall_time=0.036ms
[07/03 15:51:54   1627s]     Clock DAG stats before clustering:
[07/03 15:51:54   1627s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:51:54   1627s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:51:54   1627s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:51:54   1627s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:51:54   1627s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:51:55   1627s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 15:51:55   1627s] UM:*                                                                   before clustering
[07/03 15:51:55   1627s]     Computing max distances from locked parents...
[07/03 15:51:55   1627s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[07/03 15:51:55   1627s]     Computing max distances from locked parents done.
[07/03 15:51:55   1627s]     Preplacing multi-input logics...
[07/03 15:51:55   1627s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:51:55   1627s]     Computing optimal clock node locations...
[07/03 15:51:55   1627s]     : End AAE Lib Interpolated Model. (MEM=1464.257812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:51:55   1627s] ...20% ...40% ...60% ...80% ...100% 
[07/03 15:51:55   1627s]     Optimal path computation stats:
[07/03 15:51:55   1627s]       Successful          : 0
[07/03 15:51:55   1627s]       Unsuccessful        : 0
[07/03 15:51:55   1627s]       Immovable           : 2
[07/03 15:51:55   1627s]       lockedParentLocation: 0
[07/03 15:51:55   1627s]       Region hash         : 9b63d8a4eba3eebd
[07/03 15:51:55   1627s]     Unsuccessful details:
[07/03 15:51:55   1627s]     
[07/03 15:51:55   1627s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/03 15:51:55   1627s]     Initialize for clustering done. (took cpu=0:00:00.3 real=0:00:00.5)
[07/03 15:51:55   1627s]     Bottom-up phase...
[07/03 15:51:55   1627s]     Clustering bottom-up starting from leaves...
[07/03 15:51:55   1627s]       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/03 15:51:55   1627s]       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:51:55   1627s]       Clustering clock_tree prog_clk[0]...
[07/03 15:51:55   1627s] Clustering clock_tree clk[0]...
[07/03 15:51:55   1627s] Clustering clock_tree clk[0] done.
[07/03 15:51:55   1628s]       Clustering clock_tree prog_clk[0] done.
[07/03 15:51:55   1628s]     Clustering bottom-up starting from leaves done.
[07/03 15:51:55   1628s]     Rebuilding the clock tree after clustering...
[07/03 15:51:55   1628s]     Rebuilding the clock tree after clustering done.
[07/03 15:51:55   1628s]     Clock DAG hash after bottom-up phase: 35d90a49a34f3951 4d1e7e5f26f3a174
[07/03 15:51:55   1628s]     CTS services accumulated run-time stats after bottom-up phase:
[07/03 15:51:55   1628s]       delay calculator: calls=5505, total_wall_time=0.595s, mean_wall_time=0.108ms
[07/03 15:51:55   1628s]       steiner router: calls=5505, total_wall_time=0.199s, mean_wall_time=0.036ms
[07/03 15:51:55   1628s]     Clock DAG stats after bottom-up phase:
[07/03 15:51:55   1628s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:51:55   1628s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:51:55   1628s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:51:55   1628s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:51:55   1628s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:51:56   1628s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 15:51:56   1628s] UM:*                                                                   after bottom-up phase
[07/03 15:51:56   1628s]     Bottom-up phase done. (took cpu=0:00:00.6 real=0:00:00.7)
[07/03 15:51:56   1628s]     Legalizing clock trees...
[07/03 15:51:56   1628s]     Resynthesising clock tree into netlist...
[07/03 15:51:56   1628s]       Reset timing graph...
[07/03 15:51:56   1628s] Ignoring AAE DB Resetting ...
[07/03 15:51:56   1628s]       Reset timing graph done.
[07/03 15:51:56   1628s]     Resynthesising clock tree into netlist done.
[07/03 15:51:56   1628s]     Commiting net attributes....
[07/03 15:51:56   1628s]     Commiting net attributes. done.
[07/03 15:51:56   1628s]     Leaving CCOpt scope - ClockRefiner...
[07/03 15:51:56   1628s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4506.3M, EPOCH TIME: 1751572316.209308
[07/03 15:51:56   1628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:56   1628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:56   1628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:56   1628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:56   1628s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.248, REAL:0.271, MEM:4506.3M, EPOCH TIME: 1751572316.479897
[07/03 15:51:56   1629s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:51:56   1629s]     Assigned high priority to 5397 instances.
[07/03 15:51:56   1629s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[07/03 15:51:56   1629s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[07/03 15:51:56   1629s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4506.3M, EPOCH TIME: 1751572316.740751
[07/03 15:51:56   1629s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4506.3M, EPOCH TIME: 1751572316.740876
[07/03 15:51:56   1629s] Processing tracks to init pin-track alignment.
[07/03 15:51:56   1629s] z: 1, totalTracks: 1
[07/03 15:51:56   1629s] z: 3, totalTracks: 1
[07/03 15:51:56   1629s] z: 5, totalTracks: 1
[07/03 15:51:56   1629s] z: 7, totalTracks: 1
[07/03 15:51:56   1629s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:51:56   1629s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4506.3M, EPOCH TIME: 1751572316.832748
[07/03 15:51:56   1629s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:56   1629s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:51:56   1629s] 
[07/03 15:51:56   1629s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:51:56   1629s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:51:56   1629s] OPERPROF:       Starting CMU at level 4, MEM:4506.3M, EPOCH TIME: 1751572316.911415
[07/03 15:51:56   1629s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.006, MEM:4506.3M, EPOCH TIME: 1751572316.917348
[07/03 15:51:56   1629s] 
[07/03 15:51:56   1629s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:51:56   1629s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.089, REAL:0.105, MEM:4506.3M, EPOCH TIME: 1751572316.937293
[07/03 15:51:56   1629s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4506.3M, EPOCH TIME: 1751572316.937452
[07/03 15:51:56   1629s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4506.3M, EPOCH TIME: 1751572316.937549
[07/03 15:51:56   1629s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4506.3MB).
[07/03 15:51:56   1629s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.187, REAL:0.212, MEM:4506.3M, EPOCH TIME: 1751572316.952398
[07/03 15:51:56   1629s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.187, REAL:0.212, MEM:4506.3M, EPOCH TIME: 1751572316.952455
[07/03 15:51:56   1629s] TDRefine: refinePlace mode is spiral
[07/03 15:51:56   1629s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:51:56   1629s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.4
[07/03 15:51:56   1629s] OPERPROF: Starting Refine-Place at level 1, MEM:4506.3M, EPOCH TIME: 1751572316.957705
[07/03 15:51:56   1629s] *** Starting refinePlace (0:27:13 mem=4506.3M) ***
[07/03 15:51:57   1629s] Total net bbox length = 8.776e+05 (4.144e+05 4.633e+05) (ext = 6.498e+04)
[07/03 15:51:57   1629s] 
[07/03 15:51:57   1629s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:51:57   1629s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:51:57   1629s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:51:57   1629s] Set min layer with default ( 2 )
[07/03 15:51:57   1629s] Set max layer with default ( 127 )
[07/03 15:51:57   1629s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:57   1629s] Min route layer (adjusted) = 2
[07/03 15:51:57   1629s] Max route layer (adjusted) = 7
[07/03 15:51:57   1629s] Set min layer with default ( 2 )
[07/03 15:51:57   1629s] Set max layer with default ( 127 )
[07/03 15:51:57   1629s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:57   1629s] Min route layer (adjusted) = 2
[07/03 15:51:57   1629s] Max route layer (adjusted) = 7
[07/03 15:51:57   1629s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4506.3M, EPOCH TIME: 1751572317.173971
[07/03 15:51:57   1629s] Starting refinePlace ...
[07/03 15:51:57   1629s] Set min layer with default ( 2 )
[07/03 15:51:57   1629s] Set max layer with default ( 127 )
[07/03 15:51:57   1629s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:57   1629s] Min route layer (adjusted) = 2
[07/03 15:51:57   1629s] Max route layer (adjusted) = 7
[07/03 15:51:57   1629s] One DDP V2 for no tweak run.
[07/03 15:51:57   1629s] Set min layer with default ( 2 )
[07/03 15:51:57   1629s] Set max layer with default ( 127 )
[07/03 15:51:57   1629s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:51:57   1629s] Min route layer (adjusted) = 2
[07/03 15:51:57   1629s] Max route layer (adjusted) = 7
[07/03 15:51:57   1629s] DDP initSite1 nrRow 287 nrJob 287
[07/03 15:51:57   1629s] DDP markSite nrRow 287 nrJob 287
[07/03 15:51:57   1629s]   Spread Effort: high, standalone mode, useDDP on.
[07/03 15:51:57   1629s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4522.3MB) @(0:27:13 - 0:27:14).
[07/03 15:51:57   1629s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:51:57   1629s] wireLenOptFixPriorityInst 5397 inst fixed
[07/03 15:51:57   1629s] 
[07/03 15:51:57   1629s]  === Spiral for Logical I: (movable: 34072) ===
[07/03 15:51:57   1630s] 
[07/03 15:51:57   1630s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 15:51:59   1632s] 
[07/03 15:51:59   1632s]  Legalizing fenced HInst  with 8 physical insts
[07/03 15:51:59   1632s] 
[07/03 15:51:59   1632s]  Info: 0 filler has been deleted!
[07/03 15:51:59   1633s] Move report: legalization moves 5 insts, mean move: 1.81 um, max move: 3.78 um spiral
[07/03 15:51:59   1633s] 	Max move on inst (grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/g26): (1201.64, 1396.88) --> (1201.64, 1400.66)
[07/03 15:51:59   1633s] [CPU] RefinePlace/Spiral (cpu=0:00:01.1, real=0:00:00.0)
[07/03 15:51:59   1633s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:51:59   1633s] [CPU] RefinePlace/Legalization (cpu=0:00:03.2, real=0:00:02.0, mem=4490.3MB) @(0:27:14 - 0:27:17).
[07/03 15:51:59   1633s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:51:59   1633s] Move report: Detail placement moves 5 insts, mean move: 1.81 um, max move: 3.78 um 
[07/03 15:51:59   1633s] 	Max move on inst (grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/g26): (1201.64, 1396.88) --> (1201.64, 1400.66)
[07/03 15:51:59   1633s] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 4490.3MB
[07/03 15:51:59   1633s] Statistics of distance of Instance movement in refine placement:
[07/03 15:51:59   1633s]   maximum (X+Y) =         3.78 um
[07/03 15:51:59   1633s]   inst (grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/g26) with max move: (1201.64, 1396.88) -> (1201.64, 1400.66)
[07/03 15:51:59   1633s]   mean    (X+Y) =         1.81 um
[07/03 15:51:59   1633s] Summary Report:
[07/03 15:51:59   1633s] Instances move: 5 (out of 34072 movable)
[07/03 15:51:59   1633s] Instances flipped: 0
[07/03 15:51:59   1633s] Mean displacement: 1.81 um
[07/03 15:51:59   1633s] Max displacement: 3.78 um (Instance: grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/g26) (1201.64, 1396.88) -> (1201.64, 1400.66)
[07/03 15:51:59   1633s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/03 15:51:59   1633s] 	Violation at original loc: Overlapping with other instance
[07/03 15:51:59   1633s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:51:59   1633s] Total instances moved : 5
[07/03 15:51:59   1633s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:3.653, REAL:2.607, MEM:4490.3M, EPOCH TIME: 1751572319.780846
[07/03 15:51:59   1633s] Total net bbox length = 8.776e+05 (4.144e+05 4.633e+05) (ext = 6.497e+04)
[07/03 15:51:59   1633s] Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 4490.3MB
[07/03 15:51:59   1633s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:03.0, mem=4490.3MB) @(0:27:13 - 0:27:17).
[07/03 15:51:59   1633s] *** Finished refinePlace (0:27:17 mem=4490.3M) ***
[07/03 15:51:59   1633s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.4
[07/03 15:51:59   1633s] OPERPROF: Finished Refine-Place at level 1, CPU:3.940, REAL:2.914, MEM:4490.3M, EPOCH TIME: 1751572319.872057
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 3.78 um
RPlace-Summary:     Max move: inst grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_6/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/g26 cell sg13g2_inv_1 loc (1201.64, 1396.88) -> (1201.64, 1400.66)
RPlace-Summary:     Average move dist: 1.81
RPlace-Summary:     Number of inst moved: 5
RPlace-Summary:     Number of movable inst: 34072
[07/03 15:51:59   1633s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:51:59   1633s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4490.3M, EPOCH TIME: 1751572319.881668
[07/03 15:51:59   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:51:59   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:00   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:00   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:00   1633s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.257, REAL:0.214, MEM:4506.3M, EPOCH TIME: 1751572320.095498
[07/03 15:52:00   1633s]     ClockRefiner summary
[07/03 15:52:00   1633s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/03 15:52:00   1633s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/03 15:52:00   1633s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/03 15:52:00   1633s]     Revert refine place priority changes on 0 instances.
[07/03 15:52:00   1633s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:52:00   1633s] OPERPROF: Starting DPlace-Init at level 1, MEM:4506.3M, EPOCH TIME: 1751572320.341233
[07/03 15:52:00   1633s] Processing tracks to init pin-track alignment.
[07/03 15:52:00   1633s] z: 1, totalTracks: 1
[07/03 15:52:00   1633s] z: 3, totalTracks: 1
[07/03 15:52:00   1633s] z: 5, totalTracks: 1
[07/03 15:52:00   1633s] z: 7, totalTracks: 1
[07/03 15:52:00   1633s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:52:00   1633s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4506.3M, EPOCH TIME: 1751572320.439867
[07/03 15:52:00   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:00   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:00   1633s] 
[07/03 15:52:00   1633s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:52:00   1633s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:52:00   1633s] OPERPROF:     Starting CMU at level 3, MEM:4506.3M, EPOCH TIME: 1751572320.496680
[07/03 15:52:00   1633s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4506.3M, EPOCH TIME: 1751572320.501374
[07/03 15:52:00   1633s] 
[07/03 15:52:00   1633s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:52:00   1633s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.090, REAL:0.095, MEM:4506.3M, EPOCH TIME: 1751572320.534715
[07/03 15:52:00   1633s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4506.3M, EPOCH TIME: 1751572320.535297
[07/03 15:52:00   1633s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4506.3M, EPOCH TIME: 1751572320.536246
[07/03 15:52:00   1633s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4506.3MB).
[07/03 15:52:00   1633s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.188, REAL:0.208, MEM:4506.3M, EPOCH TIME: 1751572320.549368
[07/03 15:52:00   1633s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.3 real=0:00:04.3)
[07/03 15:52:00   1633s]     Disconnecting clock tree from netlist...
[07/03 15:52:00   1633s]     Disconnecting clock tree from netlist done.
[07/03 15:52:00   1633s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/03 15:52:00   1633s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4506.3M, EPOCH TIME: 1751572320.656757
[07/03 15:52:00   1633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:00   1633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:00   1634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:00   1634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:00   1634s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.213, REAL:0.170, MEM:4506.3M, EPOCH TIME: 1751572320.827120
[07/03 15:52:00   1634s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:52:00   1634s]     Leaving CCOpt scope - Initializing placement interface...
[07/03 15:52:00   1634s] OPERPROF: Starting DPlace-Init at level 1, MEM:4506.3M, EPOCH TIME: 1751572320.835381
[07/03 15:52:00   1634s] Processing tracks to init pin-track alignment.
[07/03 15:52:00   1634s] z: 1, totalTracks: 1
[07/03 15:52:00   1634s] z: 3, totalTracks: 1
[07/03 15:52:00   1634s] z: 5, totalTracks: 1
[07/03 15:52:00   1634s] z: 7, totalTracks: 1
[07/03 15:52:00   1634s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:52:00   1634s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4506.3M, EPOCH TIME: 1751572320.941507
[07/03 15:52:00   1634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:00   1634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:01   1634s] 
[07/03 15:52:01   1634s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:52:01   1634s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:52:01   1634s] OPERPROF:     Starting CMU at level 3, MEM:4506.3M, EPOCH TIME: 1751572321.053813
[07/03 15:52:01   1634s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:4506.3M, EPOCH TIME: 1751572321.060905
[07/03 15:52:01   1634s] 
[07/03 15:52:01   1634s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:52:01   1634s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.125, REAL:0.132, MEM:4506.3M, EPOCH TIME: 1751572321.073776
[07/03 15:52:01   1634s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4506.3M, EPOCH TIME: 1751572321.073965
[07/03 15:52:01   1634s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4506.3M, EPOCH TIME: 1751572321.074122
[07/03 15:52:01   1634s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4506.3MB).
[07/03 15:52:01   1634s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.252, MEM:4506.3M, EPOCH TIME: 1751572321.086908
[07/03 15:52:01   1634s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.3)
[07/03 15:52:01   1634s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/03 15:52:01   1634s] End AAE Lib Interpolated Model. (MEM=1501.148438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:52:01   1634s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/03 15:52:01   1634s]     
[07/03 15:52:01   1634s]     Clock tree legalization - Histogram:
[07/03 15:52:01   1634s]     ====================================
[07/03 15:52:01   1634s]     
[07/03 15:52:01   1634s]     --------------------------------
[07/03 15:52:01   1634s]     Movement (um)    Number of cells
[07/03 15:52:01   1634s]     --------------------------------
[07/03 15:52:01   1634s]       (empty table)
[07/03 15:52:01   1634s]     --------------------------------
[07/03 15:52:01   1634s]     
[07/03 15:52:01   1634s]     
[07/03 15:52:01   1634s]     Clock tree legalization - There are no Movements:
[07/03 15:52:01   1634s]     =================================================
[07/03 15:52:01   1634s]     
[07/03 15:52:01   1634s]     ---------------------------------------------
[07/03 15:52:01   1634s]     Movement (um)    Desired     Achieved    Node
[07/03 15:52:01   1634s]                      location    location    
[07/03 15:52:01   1634s]     ---------------------------------------------
[07/03 15:52:01   1634s]       (empty table)
[07/03 15:52:01   1634s]     ---------------------------------------------
[07/03 15:52:01   1634s]     
[07/03 15:52:01   1634s]     Legalizing clock trees done. (took cpu=0:00:06.0 real=0:00:05.2)
[07/03 15:52:01   1634s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/03 15:52:01   1634s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:52:01   1634s]     Clock DAG hash after 'Clustering': 35d90a49a34f3951 4d1e7e5f26f3a174 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:52:01   1634s]     CTS services accumulated run-time stats after 'Clustering':
[07/03 15:52:01   1634s]       delay calculator: calls=5509, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:52:01   1634s]       steiner router: calls=5505, total_wall_time=0.199s, mean_wall_time=0.036ms
[07/03 15:52:01   1634s]     Clock DAG stats after 'Clustering':
[07/03 15:52:01   1634s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:52:01   1634s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:52:01   1634s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:52:01   1634s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:52:01   1634s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:52:01   1634s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:52:01   1634s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:52:01   1634s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:52:01   1634s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:52:01   1634s]     Clock DAG net violations after 'Clustering':
[07/03 15:52:01   1634s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:52:01   1634s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[07/03 15:52:01   1634s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:52:01   1634s]     Primary reporting skew groups after 'Clustering':
[07/03 15:52:01   1634s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:52:01   1635s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:52:01   1635s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:52:01   1635s]     Skew group summary after 'Clustering':
[07/03 15:52:01   1635s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:52:02   1635s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:52:02   1635s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:52:02   1635s]   Clustering done. (took cpu=0:00:07.7 real=0:00:07.3)
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   Post-Clustering Statistics Report
[07/03 15:52:02   1635s]   =================================
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   Fanout Statistics:
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   ----------------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   Net Type    Count    Mean        Min.      Max.      Std. Dev.    Fanout
[07/03 15:52:02   1635s]                        Fanout      Fanout    Fanout    Fanout       Distribution
[07/03 15:52:02   1635s]   ----------------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   Trunk         1         2.000       2          2        0.000     {1 <= 2}
[07/03 15:52:02   1635s]   Leaf          2      2698.500      80       5317     3703.118     {1 <= 1127, 1 <= 5319}
[07/03 15:52:02   1635s]   ----------------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   Clustering Failure Statistics:
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   --------------------------------
[07/03 15:52:02   1635s]   Net Type    Clusters    Clusters
[07/03 15:52:02   1635s]               Tried       Failed
[07/03 15:52:02   1635s]   --------------------------------
[07/03 15:52:02   1635s]     (empty table)
[07/03 15:52:02   1635s]   --------------------------------
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   Clustering Partition Statistics:
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   ----------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[07/03 15:52:02   1635s]               Fraction    Fraction    Count        Size    Size    Size    Size
[07/03 15:52:02   1635s]   ----------------------------------------------------------------------------------
[07/03 15:52:02   1635s]     (empty table)
[07/03 15:52:02   1635s]   ----------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   Longest 5 runtime clustering solutions:
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   -----------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree     Driver
[07/03 15:52:02   1635s]   -----------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   487185.034     5317        0                  1          prog_clk[0]    prog_clk[0]
[07/03 15:52:02   1635s]    19347.590      80         0                  1          clk[0]         clk[0]
[07/03 15:52:02   1635s]   -----------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   Longest 10 runtime per clock tree:
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   ----------------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   Wall Time     Mean          Min           Max           Std. Dev    Count    Clock Tree
[07/03 15:52:02   1635s]   ----------------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   487185.034    487185.034    487185.034    487185.034     0.000         1     prog_clk[0]
[07/03 15:52:02   1635s]    19347.590     19347.590     19347.590     19347.590     0.000         1     clk[0]
[07/03 15:52:02   1635s]   ----------------------------------------------------------------------------------------
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   Bottom-up runtime statistics:
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   ------------------------------------------------------------
[07/03 15:52:02   1635s]   Mean          Min          Max           Std. Dev      Count
[07/03 15:52:02   1635s]   ------------------------------------------------------------
[07/03 15:52:02   1635s]   253266.312    19347.590    487185.034    330811.029       2
[07/03 15:52:02   1635s]   ------------------------------------------------------------
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   
[07/03 15:52:02   1635s]   Looking for fanout violations...
[07/03 15:52:02   1635s]   Looking for fanout violations done.
[07/03 15:52:02   1635s]   Removing clustering added virtual delays...
[07/03 15:52:02   1635s]     Resynthesising clock tree into netlist...
[07/03 15:52:02   1635s]       Reset timing graph...
[07/03 15:52:02   1635s] Ignoring AAE DB Resetting ...
[07/03 15:52:02   1635s]       Reset timing graph done.
[07/03 15:52:02   1635s]     Resynthesising clock tree into netlist done.
[07/03 15:52:02   1635s]     Disconnecting clock tree from netlist...
[07/03 15:52:02   1635s]     Disconnecting clock tree from netlist done.
[07/03 15:52:02   1635s]   Removing clustering added virtual delays done.
[07/03 15:52:02   1635s]   CongRepair After Initial Clustering...
[07/03 15:52:02   1635s]   Reset timing graph...
[07/03 15:52:02   1635s] Ignoring AAE DB Resetting ...
[07/03 15:52:02   1635s]   Reset timing graph done.
[07/03 15:52:02   1635s]   Leaving CCOpt scope - Early Global Route...
[07/03 15:52:02   1635s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4506.3M, EPOCH TIME: 1751572322.233493
[07/03 15:52:02   1635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5397).
[07/03 15:52:02   1635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:02   1635s] Cell fpga_top LLGs are deleted
[07/03 15:52:02   1635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:02   1635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:02   1635s] # Resetting pin-track-align track data.
[07/03 15:52:02   1635s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.251, REAL:0.231, MEM:4506.3M, EPOCH TIME: 1751572322.464558
[07/03 15:52:02   1635s]   Clock implementation routing...
[07/03 15:52:02   1635s] Net route status summary:
[07/03 15:52:02   1635s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:52:02   1635s]   Non-clock: 59342 (unrouted=25202, trialRouted=34140, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25138, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:52:02   1635s]     Routing using eGR only...
[07/03 15:52:02   1635s]       Early Global Route - eGR only step...
[07/03 15:52:02   1635s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[07/03 15:52:02   1635s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[07/03 15:52:03   1636s] (ccopt eGR): Start to route 2 all nets
[07/03 15:52:03   1636s] (I)      Running eGR regular flow
[07/03 15:52:03   1636s] Running assign ptn pin
[07/03 15:52:03   1636s] Running config msv constraints
[07/03 15:52:03   1636s] Running pre-eGR process
[07/03 15:52:03   1636s] [PSP]    Started Early Global Route ( Curr Mem: 3.98 MB )
[07/03 15:52:03   1636s] (I)      Initializing eGR engine (clean)
[07/03 15:52:03   1636s] Set min layer with default ( 2 )
[07/03 15:52:03   1636s] Set max layer with default ( 127 )
[07/03 15:52:03   1636s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:52:03   1636s] Min route layer (adjusted) = 2
[07/03 15:52:03   1636s] Max route layer (adjusted) = 7
[07/03 15:52:03   1636s] (I)      clean place blk overflow:
[07/03 15:52:03   1636s] (I)      H : enabled 1.00 0
[07/03 15:52:03   1636s] (I)      V : enabled 1.00 0
[07/03 15:52:03   1636s] (I)      Initializing eGR engine (clean)
[07/03 15:52:03   1636s] Set min layer with default ( 2 )
[07/03 15:52:03   1636s] Set max layer with default ( 127 )
[07/03 15:52:03   1636s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:52:03   1636s] Min route layer (adjusted) = 2
[07/03 15:52:03   1636s] Max route layer (adjusted) = 7
[07/03 15:52:03   1636s] (I)      clean place blk overflow:
[07/03 15:52:03   1636s] (I)      H : enabled 1.00 0
[07/03 15:52:03   1636s] (I)      V : enabled 1.00 0
[07/03 15:52:03   1636s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.98 MB )
[07/03 15:52:03   1636s] (I)      Running eGR Cong Clean flow
[07/03 15:52:03   1636s] (I)      # wire layers (front) : 8
[07/03 15:52:03   1636s] (I)      # wire layers (back)  : 0
[07/03 15:52:03   1636s] (I)      min wire layer : 1
[07/03 15:52:03   1636s] (I)      max wire layer : 7
[07/03 15:52:03   1636s] (I)      # cut layers (front) : 7
[07/03 15:52:03   1636s] (I)      # cut layers (back)  : 0
[07/03 15:52:03   1636s] (I)      min cut layer : 1
[07/03 15:52:03   1636s] (I)      max cut layer : 6
[07/03 15:52:03   1636s] (I)      ================================= Layers =================================
[07/03 15:52:03   1636s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:03   1636s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:52:03   1636s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:03   1636s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:52:03   1636s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:52:03   1636s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:52:03   1636s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:52:03   1636s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:52:03   1636s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:52:03   1636s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:52:03   1636s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:52:03   1636s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:52:03   1636s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:52:03   1636s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:52:03   1636s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:52:03   1636s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:52:03   1636s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:52:03   1636s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:52:03   1636s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:03   1636s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:52:03   1636s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:52:03   1636s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:52:03   1636s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:52:03   1636s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:03   1636s] (I)      Started Import and model ( Curr Mem: 3.98 MB )
[07/03 15:52:04   1636s] (I)      == Non-default Options ==
[07/03 15:52:04   1636s] (I)      Clean congestion better                            : true
[07/03 15:52:04   1636s] (I)      Estimate vias on DPT layer                         : true
[07/03 15:52:04   1636s] (I)      Rerouting rounds                                   : 10
[07/03 15:52:04   1636s] (I)      Clean congestion layer assignment rounds           : 3
[07/03 15:52:04   1636s] (I)      Layer constraints as soft constraints              : true
[07/03 15:52:04   1636s] (I)      Soft top layer                                     : true
[07/03 15:52:04   1636s] (I)      Skip prospective layer relax nets                  : true
[07/03 15:52:04   1636s] (I)      Better NDR handling                                : true
[07/03 15:52:04   1636s] (I)      Improved NDR modeling in LA                        : true
[07/03 15:52:04   1636s] (I)      Routing cost fix for NDR handling                  : true
[07/03 15:52:04   1636s] (I)      Block tracks for preroutes                         : true
[07/03 15:52:04   1636s] (I)      Assign IRoute by net group key                     : true
[07/03 15:52:04   1636s] (I)      Block unroutable channels                          : true
[07/03 15:52:04   1636s] (I)      Block unroutable channels 3D                       : true
[07/03 15:52:04   1636s] (I)      Bound layer relaxed segment wl                     : true
[07/03 15:52:04   1636s] (I)      Blocked pin reach length threshold                 : 2
[07/03 15:52:04   1636s] (I)      Check blockage within NDR space in TA              : true
[07/03 15:52:04   1636s] (I)      Skip must join for term with via pillar            : true
[07/03 15:52:04   1636s] (I)      Model find APA for IO pin                          : true
[07/03 15:52:04   1636s] (I)      On pin location for off pin term                   : true
[07/03 15:52:04   1636s] (I)      Handle EOL spacing                                 : true
[07/03 15:52:04   1636s] (I)      Merge PG vias by gap                               : true
[07/03 15:52:04   1636s] (I)      Maximum routing layer                              : 7
[07/03 15:52:04   1636s] (I)      Top routing layer                                  : 7
[07/03 15:52:04   1636s] (I)      Ignore routing layer                               : true
[07/03 15:52:04   1636s] (I)      Route selected nets only                           : true
[07/03 15:52:04   1636s] (I)      Refine MST                                         : true
[07/03 15:52:04   1636s] (I)      Honor PRL                                          : true
[07/03 15:52:04   1636s] (I)      Strong congestion aware                            : true
[07/03 15:52:04   1636s] (I)      Improved initial location for IRoutes              : true
[07/03 15:52:04   1636s] (I)      Multi panel TA                                     : true
[07/03 15:52:04   1636s] (I)      Penalize wire overlap                              : true
[07/03 15:52:04   1636s] (I)      Expand small instance blockage                     : true
[07/03 15:52:04   1636s] (I)      Reduce via in TA                                   : true
[07/03 15:52:04   1636s] (I)      SS-aware routing                                   : true
[07/03 15:52:04   1636s] (I)      Improve tree edge sharing                          : true
[07/03 15:52:04   1636s] (I)      Improve 2D via estimation                          : true
[07/03 15:52:04   1636s] (I)      Refine Steiner tree                                : true
[07/03 15:52:04   1636s] (I)      Build spine tree                                   : true
[07/03 15:52:04   1636s] (I)      Model pass through capacity                        : true
[07/03 15:52:04   1636s] (I)      Extend blockages by a half GCell                   : true
[07/03 15:52:04   1636s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[07/03 15:52:04   1636s] (I)      Consider pin shapes                                : true
[07/03 15:52:04   1636s] (I)      Consider pin shapes for all nodes                  : true
[07/03 15:52:04   1636s] (I)      Consider NR APA                                    : true
[07/03 15:52:04   1636s] (I)      Consider IO pin shape                              : true
[07/03 15:52:04   1636s] (I)      Fix pin connection bug                             : true
[07/03 15:52:04   1636s] (I)      Consider layer RC for local wires                  : true
[07/03 15:52:04   1636s] (I)      Honor layer constraint                             : true
[07/03 15:52:04   1636s] (I)      Route to clock mesh pin                            : true
[07/03 15:52:04   1636s] (I)      LA-aware pin escape length                         : 2
[07/03 15:52:04   1636s] (I)      Connect multiple ports                             : true
[07/03 15:52:04   1636s] (I)      Split for must join                                : true
[07/03 15:52:04   1636s] (I)      Number of threads                                  : 2
[07/03 15:52:04   1636s] (I)      Routing effort level                               : 10000
[07/03 15:52:04   1636s] (I)      Prefer layer length threshold                      : 8
[07/03 15:52:04   1636s] (I)      Overflow penalty cost                              : 10
[07/03 15:52:04   1636s] (I)      A-star cost                                        : 0.300000
[07/03 15:52:04   1636s] (I)      Misalignment cost                                  : 10.000000
[07/03 15:52:04   1636s] (I)      Threshold for short IRoute                         : 6
[07/03 15:52:04   1636s] (I)      Via cost during post routing                       : 1.000000
[07/03 15:52:04   1636s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/03 15:52:04   1636s] (I)      Source-to-sink ratio                               : 0.300000
[07/03 15:52:04   1636s] (I)      Scenic ratio bound                                 : 3.000000
[07/03 15:52:04   1636s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/03 15:52:04   1636s] (I)      Net layer relax scenic ratio                       : 1.250000
[07/03 15:52:04   1636s] (I)      Layer demotion scenic scale                        : 1.000000
[07/03 15:52:04   1636s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/03 15:52:04   1636s] (I)      PG-aware similar topology routing                  : true
[07/03 15:52:04   1636s] (I)      Maze routing via cost fix                          : true
[07/03 15:52:04   1636s] (I)      Apply PRL on PG terms                              : true
[07/03 15:52:04   1636s] (I)      Apply PRL on obs objects                           : true
[07/03 15:52:04   1636s] (I)      Handle range-type spacing rules                    : true
[07/03 15:52:04   1636s] (I)      PG gap threshold multiplier                        : 10.000000
[07/03 15:52:04   1636s] (I)      Parallel spacing query fix                         : true
[07/03 15:52:04   1636s] (I)      Force source to root IR                            : true
[07/03 15:52:04   1636s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/03 15:52:04   1636s] (I)      Multi-pass Schedule                                : {{} {} {}}
[07/03 15:52:04   1636s] (I)      Route tie net to shape                             : auto
[07/03 15:52:04   1636s] (I)      Do not relax to DPT layer                          : true
[07/03 15:52:04   1636s] (I)      No DPT in post routing                             : true
[07/03 15:52:04   1636s] (I)      Modeling PG via merging fix                        : true
[07/03 15:52:04   1636s] (I)      Shield aware TA                                    : true
[07/03 15:52:04   1636s] (I)      Strong shield aware TA                             : true
[07/03 15:52:04   1636s] (I)      Overflow calculation fix in LA                     : true
[07/03 15:52:04   1636s] (I)      Post routing fix                                   : true
[07/03 15:52:04   1636s] (I)      Strong post routing                                : true
[07/03 15:52:04   1636s] (I)      Violation on path threshold                        : 1
[07/03 15:52:04   1636s] (I)      Pass through capacity modeling                     : true
[07/03 15:52:04   1636s] (I)      Read layer and via RC                              : true
[07/03 15:52:04   1636s] (I)      Select the non-relaxed segments in post routing stage : true
[07/03 15:52:04   1636s] (I)      Select term pin box for io pin                     : true
[07/03 15:52:04   1636s] (I)      Penalize NDR sharing                               : true
[07/03 15:52:04   1636s] (I)      Enable special modeling                            : false
[07/03 15:52:04   1636s] (I)      Keep fixed segments                                : true
[07/03 15:52:04   1636s] (I)      Reorder net groups by key                          : true
[07/03 15:52:04   1636s] (I)      Increase net scenic ratio                          : true
[07/03 15:52:04   1636s] (I)      Method to set GCell size                           : row
[07/03 15:52:04   1636s] (I)      Connect multiple ports and must join fix           : true
[07/03 15:52:04   1636s] (I)      Avoid high resistance layers                       : true
[07/03 15:52:04   1636s] (I)      Segment length threshold                           : 1
[07/03 15:52:04   1636s] (I)      Model find APA for IO pin fix                      : true
[07/03 15:52:04   1636s] (I)      Avoid connecting non-metal layers                  : true
[07/03 15:52:04   1636s] (I)      Use track pitch for NDR                            : true
[07/03 15:52:04   1636s] (I)      Decide max and min layer to relax with layer difference : true
[07/03 15:52:04   1636s] (I)      Handle non-default track width                     : false
[07/03 15:52:04   1636s] (I)      Block unroutable channels fix                      : true
[07/03 15:52:04   1636s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:52:04   1636s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:52:04   1636s] (I)      ============== Pin Summary ==============
[07/03 15:52:04   1636s] (I)      +-------+--------+---------+------------+
[07/03 15:52:04   1636s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:52:04   1636s] (I)      +-------+--------+---------+------------+
[07/03 15:52:04   1636s] (I)      |     1 | 115467 |   95.32 |        Pin |
[07/03 15:52:04   1636s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 15:52:04   1636s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:52:04   1636s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:52:04   1636s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:52:04   1636s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:52:04   1636s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:52:04   1636s] (I)      +-------+--------+---------+------------+
[07/03 15:52:04   1636s] (I)      Custom ignore net properties:
[07/03 15:52:04   1636s] (I)      1 : NotLegal
[07/03 15:52:04   1636s] (I)      2 : NotSelected
[07/03 15:52:04   1636s] (I)      Default ignore net properties:
[07/03 15:52:04   1636s] (I)      1 : Special
[07/03 15:52:04   1636s] (I)      2 : Analog
[07/03 15:52:04   1636s] (I)      3 : Fixed
[07/03 15:52:04   1636s] (I)      4 : Skipped
[07/03 15:52:04   1636s] (I)      5 : MixedSignal
[07/03 15:52:04   1636s] (I)      Prerouted net properties:
[07/03 15:52:04   1636s] (I)      1 : NotLegal
[07/03 15:52:04   1636s] (I)      2 : Special
[07/03 15:52:04   1636s] (I)      3 : Analog
[07/03 15:52:04   1636s] (I)      4 : Fixed
[07/03 15:52:04   1636s] (I)      5 : Skipped
[07/03 15:52:04   1636s] (I)      6 : MixedSignal
[07/03 15:52:04   1636s] [NR-eGR] Early global route reroute 2 out of 34206 routable nets
[07/03 15:52:04   1636s] (I)      Use row-based GCell size
[07/03 15:52:04   1636s] (I)      Use row-based GCell align
[07/03 15:52:04   1636s] (I)      layer 0 area = 90000
[07/03 15:52:04   1636s] (I)      layer 1 area = 144000
[07/03 15:52:04   1636s] (I)      layer 2 area = 144000
[07/03 15:52:04   1636s] (I)      layer 3 area = 144000
[07/03 15:52:04   1636s] (I)      layer 4 area = 144000
[07/03 15:52:04   1636s] (I)      layer 5 area = 0
[07/03 15:52:04   1636s] (I)      layer 6 area = 0
[07/03 15:52:04   1636s] (I)      GCell unit size   : 3780
[07/03 15:52:04   1636s] (I)      GCell multiplier  : 1
[07/03 15:52:04   1636s] (I)      GCell row height  : 3780
[07/03 15:52:04   1636s] (I)      Actual row height : 3780
[07/03 15:52:04   1636s] (I)      GCell align ref   : 425480 425420
[07/03 15:52:04   1636s] [NR-eGR] Track table information for default rule: 
[07/03 15:52:04   1636s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:52:04   1636s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:52:04   1636s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:52:04   1636s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:52:04   1636s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:52:04   1636s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:52:04   1636s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:52:04   1636s] (I)      ================ Default via =================
[07/03 15:52:04   1636s] (I)      +---+-------------------+--------------------+
[07/03 15:52:04   1636s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:52:04   1636s] (I)      +---+-------------------+--------------------+
[07/03 15:52:04   1636s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:52:04   1636s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:52:04   1636s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:52:04   1636s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:52:04   1636s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:52:04   1636s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:52:04   1636s] (I)      +---+-------------------+--------------------+
[07/03 15:52:04   1636s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:52:04   1636s] [NR-eGR] Read 51867 PG shapes
[07/03 15:52:04   1636s] [NR-eGR] Read 0 clock shapes
[07/03 15:52:04   1636s] [NR-eGR] Read 0 other shapes
[07/03 15:52:04   1636s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:52:04   1636s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:52:04   1636s] [NR-eGR] #Instance Blockages : 62376
[07/03 15:52:04   1636s] [NR-eGR] #PG Blockages       : 51867
[07/03 15:52:04   1636s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:52:04   1636s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:52:04   1636s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:52:04   1636s] [NR-eGR] #Other Blockages    : 0
[07/03 15:52:04   1636s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:52:04   1636s] [NR-eGR] #prerouted nets         : 0
[07/03 15:52:04   1636s] [NR-eGR] #prerouted special nets : 0
[07/03 15:52:04   1636s] [NR-eGR] #prerouted wires        : 0
[07/03 15:52:04   1636s] [NR-eGR] Read 34206 nets ( ignored 34204 )
[07/03 15:52:04   1636s] (I)        Front-side 34206 ( ignored 34204 )
[07/03 15:52:04   1636s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:52:04   1636s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:52:04   1636s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[07/03 15:52:04   1636s] [NR-eGR] #via pillars        : 0
[07/03 15:52:04   1636s] [NR-eGR] #must join all port : 0
[07/03 15:52:04   1636s] [NR-eGR] #multiple ports     : 0
[07/03 15:52:04   1636s] [NR-eGR] #has must join      : 0
[07/03 15:52:04   1636s] (I)      handle routing halo
[07/03 15:52:04   1636s] (I)      Reading macro buffers
[07/03 15:52:04   1636s] (I)      Number of macro buffers: 0
[07/03 15:52:04   1636s] (I)      ============ RC Report:  =============
[07/03 15:52:04   1636s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/03 15:52:04   1636s] (I)      --------------------------------------
[07/03 15:52:04   1636s] (I)          Metal2         0.515        0.266 
[07/03 15:52:04   1636s] (I)          Metal3         0.515        0.254 
[07/03 15:52:04   1636s] (I)          Metal4         0.515        0.266 
[07/03 15:52:04   1636s] (I)          Metal5         0.515        0.254 
[07/03 15:52:04   1636s] (I)       TopMetal1         0.013        0.320 
[07/03 15:52:04   1636s] (I)       TopMetal2         0.007        0.307 
[07/03 15:52:04   1636s] (I)      ============ RC Report:  =============
[07/03 15:52:04   1636s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/03 15:52:04   1636s] (I)      --------------------------------------
[07/03 15:52:04   1636s] (I)          Metal2         0.515        0.180 
[07/03 15:52:04   1636s] (I)          Metal3         0.515        0.172 
[07/03 15:52:04   1636s] (I)          Metal4         0.515        0.180 
[07/03 15:52:04   1636s] (I)          Metal5         0.515        0.172 
[07/03 15:52:04   1636s] (I)       TopMetal1         0.013        0.304 
[07/03 15:52:04   1636s] (I)       TopMetal2         0.007        0.243 
[07/03 15:52:04   1636s] (I)      early_global_route_priority property id does not exist.
[07/03 15:52:04   1636s] (I)      Read Num Blocks=119758  Num Prerouted Wires=0  Num CS=0
[07/03 15:52:04   1636s] (I)      Layer 1 (H) : #blockages 48723 : #preroutes 0
[07/03 15:52:04   1636s] (I)      Layer 2 (V) : #blockages 14501 : #preroutes 0
[07/03 15:52:04   1636s] (I)      Layer 3 (H) : #blockages 26389 : #preroutes 0
[07/03 15:52:04   1636s] (I)      Layer 4 (V) : #blockages 19511 : #preroutes 0
[07/03 15:52:04   1637s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:52:04   1637s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:52:04   1637s] (I)      Moved 1 terms for better access 
[07/03 15:52:04   1637s] (I)      Number of ignored nets                =  34204
[07/03 15:52:04   1637s] (I)      Number of connected nets              =      0
[07/03 15:52:04   1637s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:52:04   1637s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:52:04   1637s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:52:04   1637s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:52:04   1637s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:52:04   1637s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:52:04   1637s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:52:04   1637s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[07/03 15:52:04   1637s] (I)      Ndr track 0 does not exist
[07/03 15:52:04   1637s] (I)      Ndr track 0 does not exist
[07/03 15:52:04   1637s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:52:04   1637s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:52:04   1637s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:52:04   1637s] (I)      Site width          :   480  (dbu)
[07/03 15:52:04   1637s] (I)      Row height          :  3780  (dbu)
[07/03 15:52:04   1637s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:52:04   1637s] (I)      GCell width         :  3780  (dbu)
[07/03 15:52:04   1637s] (I)      GCell height        :  3780  (dbu)
[07/03 15:52:04   1637s] (I)      Grid                :   491   512     7
[07/03 15:52:04   1637s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:52:04   1637s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:52:04   1637s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:52:04   1637s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:52:04   1637s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:52:04   1637s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:52:04   1637s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:52:04   1637s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:52:04   1637s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:52:04   1637s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:52:04   1637s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:52:04   1637s] (I)      --------------------------------------------------------
[07/03 15:52:04   1637s] 
[07/03 15:52:04   1637s] [NR-eGR] ============ Routing rule table ============
[07/03 15:52:04   1637s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[07/03 15:52:04   1637s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[07/03 15:52:04   1637s] [NR-eGR] ========================================
[07/03 15:52:04   1637s] [NR-eGR] 
[07/03 15:52:04   1637s] (I)      ==== NDR : (Default) ====
[07/03 15:52:04   1637s] (I)      +--------------+--------+
[07/03 15:52:04   1637s] (I)      |           ID |      0 |
[07/03 15:52:04   1637s] (I)      |      Default |    yes |
[07/03 15:52:04   1637s] (I)      |  Clk Special |     no |
[07/03 15:52:04   1637s] (I)      | Hard spacing |     no |
[07/03 15:52:04   1637s] (I)      |    NDR track | (none) |
[07/03 15:52:04   1637s] (I)      |      NDR via | (none) |
[07/03 15:52:04   1637s] (I)      |  Extra space |      0 |
[07/03 15:52:04   1637s] (I)      |      Shields |      0 |
[07/03 15:52:04   1637s] (I)      |   Demand (H) |      1 |
[07/03 15:52:04   1637s] (I)      |   Demand (V) |      1 |
[07/03 15:52:04   1637s] (I)      |        #Nets |      1 |
[07/03 15:52:04   1637s] (I)      +--------------+--------+
[07/03 15:52:04   1637s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:52:04   1637s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:52:04   1637s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:52:04   1637s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:52:04   1637s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:52:04   1637s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:52:04   1637s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:52:04   1637s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:52:04   1637s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:52:04   1637s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:52:04   1637s] (I)      ======== NDR :  =========
[07/03 15:52:04   1637s] (I)      +--------------+--------+
[07/03 15:52:04   1637s] (I)      |           ID |      1 |
[07/03 15:52:04   1637s] (I)      |      Default |     no |
[07/03 15:52:04   1637s] (I)      |  Clk Special |     no |
[07/03 15:52:04   1637s] (I)      | Hard spacing |     no |
[07/03 15:52:04   1637s] (I)      |    NDR track | (none) |
[07/03 15:52:04   1637s] (I)      |      NDR via | (none) |
[07/03 15:52:04   1637s] (I)      |  Extra space |      1 |
[07/03 15:52:04   1637s] (I)      |      Shields |      0 |
[07/03 15:52:04   1637s] (I)      |   Demand (H) |      2 |
[07/03 15:52:04   1637s] (I)      |   Demand (V) |      2 |
[07/03 15:52:04   1637s] (I)      |        #Nets |      1 |
[07/03 15:52:04   1637s] (I)      +--------------+--------+
[07/03 15:52:04   1637s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:52:04   1637s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:52:04   1637s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:52:04   1637s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[07/03 15:52:04   1637s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[07/03 15:52:04   1637s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[07/03 15:52:04   1637s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[07/03 15:52:04   1637s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[07/03 15:52:04   1637s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[07/03 15:52:04   1637s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:52:04   1637s] (I)      =============== Blocked Tracks ===============
[07/03 15:52:04   1637s] (I)      +-------+---------+----------+---------------+
[07/03 15:52:04   1637s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:52:04   1637s] (I)      +-------+---------+----------+---------------+
[07/03 15:52:04   1637s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:52:04   1637s] (I)      |     2 | 2262528 |   963487 |        42.58% |
[07/03 15:52:04   1637s] (I)      |     3 | 1978368 |  1169452 |        59.11% |
[07/03 15:52:04   1637s] (I)      |     4 | 2262528 |  1287227 |        56.89% |
[07/03 15:52:04   1637s] (I)      |     5 | 1978368 |  1170128 |        59.15% |
[07/03 15:52:04   1637s] (I)      |     6 |  377088 |   244192 |        64.76% |
[07/03 15:52:04   1637s] (I)      |     7 |  237056 |   121102 |        51.09% |
[07/03 15:52:04   1637s] (I)      +-------+---------+----------+---------------+
[07/03 15:52:04   1637s] (I)      Finished Import and model ( CPU: 0.94 sec, Real: 0.97 sec, Curr Mem: 4.00 MB )
[07/03 15:52:04   1637s] (I)      Reset routing kernel
[07/03 15:52:04   1637s] (I)      Started Global Routing ( Curr Mem: 4.00 MB )
[07/03 15:52:04   1637s] (I)      totalPins=5401  totalGlobalPin=5399 (99.96%)
[07/03 15:52:04   1637s] (I)      ================== Net Group Info ===================
[07/03 15:52:04   1637s] (I)      +----+----------------+--------------+--------------+
[07/03 15:52:04   1637s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:52:04   1637s] (I)      +----+----------------+--------------+--------------+
[07/03 15:52:04   1637s] (I)      |  1 |              1 |    Metal3(3) |    Metal4(4) |
[07/03 15:52:04   1637s] (I)      |  2 |              1 |    Metal2(2) | TopMetal2(7) |
[07/03 15:52:04   1637s] (I)      +----+----------------+--------------+--------------+
[07/03 15:52:04   1637s] (I)      total 2D Cap : 1829891 = (1007350 H, 822541 V)
[07/03 15:52:04   1637s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/03 15:52:04   1637s] (I)      init route region map
[07/03 15:52:04   1637s] (I)      #blocked GCells = 120122
[07/03 15:52:04   1637s] (I)      #regions = 787
[07/03 15:52:04   1637s] (I)      init safety region map
[07/03 15:52:04   1637s] (I)      #blocked GCells = 120122
[07/03 15:52:04   1637s] (I)      #regions = 787
[07/03 15:52:04   1637s] (I)      Adjusted 0 GCells for pin access
[07/03 15:52:04   1637s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/03 15:52:04   1637s] (I)      
[07/03 15:52:04   1637s] (I)      ============  Phase 1a Route ============
[07/03 15:52:04   1637s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/03 15:52:04   1637s] (I)      Usage: 969 = (470 H, 499 V) = (0.05% H, 0.06% V) = (1.777e+03um H, 1.886e+03um V)
[07/03 15:52:04   1637s] (I)      
[07/03 15:52:04   1637s] (I)      ============  Phase 1b Route ============
[07/03 15:52:04   1637s] (I)      Usage: 969 = (470 H, 499 V) = (0.05% H, 0.06% V) = (1.777e+03um H, 1.886e+03um V)
[07/03 15:52:04   1637s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.662820e+03um
[07/03 15:52:04   1637s] (I)      
[07/03 15:52:04   1637s] (I)      ============  Phase 1c Route ============
[07/03 15:52:04   1637s] (I)      Usage: 969 = (470 H, 499 V) = (0.05% H, 0.06% V) = (1.777e+03um H, 1.886e+03um V)
[07/03 15:52:04   1637s] (I)      
[07/03 15:52:04   1637s] (I)      ============  Phase 1d Route ============
[07/03 15:52:04   1637s] (I)      Usage: 969 = (470 H, 499 V) = (0.05% H, 0.06% V) = (1.777e+03um H, 1.886e+03um V)
[07/03 15:52:04   1637s] (I)      
[07/03 15:52:04   1637s] (I)      ============  Phase 1e Route ============
[07/03 15:52:04   1637s] (I)      Usage: 969 = (470 H, 499 V) = (0.05% H, 0.06% V) = (1.777e+03um H, 1.886e+03um V)
[07/03 15:52:04   1637s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.662820e+03um
[07/03 15:52:04   1637s] (I)      
[07/03 15:52:04   1637s] (I)      ============  Phase 1f Route ============
[07/03 15:52:04   1637s] (I)      Usage: 969 = (470 H, 499 V) = (0.05% H, 0.06% V) = (1.777e+03um H, 1.886e+03um V)
[07/03 15:52:04   1637s] (I)      
[07/03 15:52:04   1637s] (I)      ============  Phase 1g Route ============
[07/03 15:52:05   1637s] (I)      Usage: 795 = (367 H, 428 V) = (0.04% H, 0.05% V) = (1.387e+03um H, 1.618e+03um V)
[07/03 15:52:05   1637s] (I)      #Nets         : 1
[07/03 15:52:05   1637s] (I)      #Relaxed nets : 1
[07/03 15:52:05   1637s] (I)      Wire length   : 0
[07/03 15:52:05   1637s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 5]
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1h Route ============
[07/03 15:52:05   1637s] (I)      Usage: 795 = (367 H, 428 V) = (0.04% H, 0.05% V) = (1.387e+03um H, 1.618e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1l Route ============
[07/03 15:52:05   1637s] (I)      total 2D Cap : 2654076 = (1007350 H, 1646726 V)
[07/03 15:52:05   1637s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/03 15:52:05   1637s] (I)      init route region map
[07/03 15:52:05   1637s] (I)      #blocked GCells = 119698
[07/03 15:52:05   1637s] (I)      #regions = 851
[07/03 15:52:05   1637s] (I)      init safety region map
[07/03 15:52:05   1637s] (I)      #blocked GCells = 119698
[07/03 15:52:05   1637s] (I)      #regions = 851
[07/03 15:52:05   1637s] (I)      Adjusted 0 GCells for pin access
[07/03 15:52:05   1637s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 5]
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1a Route ============
[07/03 15:52:05   1637s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/03 15:52:05   1637s] (I)      Usage: 1764 = (837 H, 927 V) = (0.08% H, 0.06% V) = (3.164e+03um H, 3.504e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1b Route ============
[07/03 15:52:05   1637s] (I)      Usage: 1764 = (837 H, 927 V) = (0.08% H, 0.06% V) = (3.164e+03um H, 3.504e+03um V)
[07/03 15:52:05   1637s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.667920e+03um
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1c Route ============
[07/03 15:52:05   1637s] (I)      Usage: 1764 = (837 H, 927 V) = (0.08% H, 0.06% V) = (3.164e+03um H, 3.504e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1d Route ============
[07/03 15:52:05   1637s] (I)      Usage: 1764 = (837 H, 927 V) = (0.08% H, 0.06% V) = (3.164e+03um H, 3.504e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1e Route ============
[07/03 15:52:05   1637s] (I)      Usage: 1764 = (837 H, 927 V) = (0.08% H, 0.06% V) = (3.164e+03um H, 3.504e+03um V)
[07/03 15:52:05   1637s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.667920e+03um
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1f Route ============
[07/03 15:52:05   1637s] (I)      Usage: 1764 = (837 H, 927 V) = (0.08% H, 0.06% V) = (3.164e+03um H, 3.504e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1g Route ============
[07/03 15:52:05   1637s] (I)      Usage: 1590 = (733 H, 857 V) = (0.07% H, 0.05% V) = (2.771e+03um H, 3.239e+03um V)
[07/03 15:52:05   1637s] (I)      #Nets         : 1
[07/03 15:52:05   1637s] (I)      #Relaxed nets : 1
[07/03 15:52:05   1637s] (I)      Wire length   : 0
[07/03 15:52:05   1637s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1h Route ============
[07/03 15:52:05   1637s] (I)      Usage: 1590 = (733 H, 857 V) = (0.07% H, 0.05% V) = (2.771e+03um H, 3.239e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1l Route ============
[07/03 15:52:05   1637s] (I)      routed 79 hard fixed segments
[07/03 15:52:05   1637s] (I)      total 2D Cap : 3983126 = (2336400 H, 1646726 V)
[07/03 15:52:05   1637s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/03 15:52:05   1637s] (I)      init route region map
[07/03 15:52:05   1637s] (I)      #blocked GCells = 88043
[07/03 15:52:05   1637s] (I)      #regions = 1405
[07/03 15:52:05   1637s] (I)      init safety region map
[07/03 15:52:05   1637s] (I)      #blocked GCells = 88043
[07/03 15:52:05   1637s] (I)      #regions = 1405
[07/03 15:52:05   1637s] (I)      Adjusted 0 GCells for pin access
[07/03 15:52:05   1637s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 5]
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1a Route ============
[07/03 15:52:05   1637s] (I)      Usage: 3400 = (1609 H, 1791 V) = (0.07% H, 0.11% V) = (6.082e+03um H, 6.770e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1b Route ============
[07/03 15:52:05   1637s] (I)      Usage: 3400 = (1609 H, 1791 V) = (0.07% H, 0.11% V) = (6.082e+03um H, 6.770e+03um V)
[07/03 15:52:05   1637s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.285200e+04um
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1c Route ============
[07/03 15:52:05   1637s] (I)      Usage: 3400 = (1609 H, 1791 V) = (0.07% H, 0.11% V) = (6.082e+03um H, 6.770e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1d Route ============
[07/03 15:52:05   1637s] (I)      Usage: 3400 = (1609 H, 1791 V) = (0.07% H, 0.11% V) = (6.082e+03um H, 6.770e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1e Route ============
[07/03 15:52:05   1637s] (I)      Usage: 3400 = (1609 H, 1791 V) = (0.07% H, 0.11% V) = (6.082e+03um H, 6.770e+03um V)
[07/03 15:52:05   1637s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.285200e+04um
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1f Route ============
[07/03 15:52:05   1637s] (I)      Usage: 3400 = (1609 H, 1791 V) = (0.07% H, 0.11% V) = (6.082e+03um H, 6.770e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1g Route ============
[07/03 15:52:05   1637s] (I)      Usage: 3400 = (1609 H, 1791 V) = (0.07% H, 0.11% V) = (6.082e+03um H, 6.770e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1h Route ============
[07/03 15:52:05   1637s] (I)      Usage: 3400 = (1609 H, 1791 V) = (0.07% H, 0.11% V) = (6.082e+03um H, 6.770e+03um V)
[07/03 15:52:05   1637s] (I)      
[07/03 15:52:05   1637s] (I)      ============  Phase 1l Route ============
[07/03 15:52:05   1638s] (I)      total 2D Cap : 4236630 = (2472456 H, 1764174 V)
[07/03 15:52:05   1638s] (I)      total 2D Demand : 2032 = (1015 H, 1017 V)
[07/03 15:52:05   1638s] (I)      init route region map
[07/03 15:52:05   1638s] (I)      #blocked GCells = 73521
[07/03 15:52:05   1638s] (I)      #regions = 1079
[07/03 15:52:05   1638s] (I)      init safety region map
[07/03 15:52:05   1638s] (I)      #blocked GCells = 73521
[07/03 15:52:06   1638s] (I)      #regions = 1079
[07/03 15:52:06   1638s] (I)      Adjusted 0 GCells for pin access
[07/03 15:52:06   1638s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[07/03 15:52:06   1638s] (I)      
[07/03 15:52:06   1638s] (I)      ============  Phase 1a Route ============
[07/03 15:52:06   1638s] (I)      Usage: 15075 = (7238 H, 7837 V) = (0.29% H, 0.44% V) = (2.736e+04um H, 2.962e+04um V)
[07/03 15:52:06   1638s] (I)      
[07/03 15:52:06   1638s] (I)      ============  Phase 1b Route ============
[07/03 15:52:06   1638s] (I)      Usage: 15075 = (7238 H, 7837 V) = (0.29% H, 0.44% V) = (2.736e+04um H, 2.962e+04um V)
[07/03 15:52:06   1638s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.698350e+04um
[07/03 15:52:06   1638s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/03 15:52:06   1638s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:52:06   1638s] (I)      
[07/03 15:52:06   1638s] (I)      ============  Phase 1c Route ============
[07/03 15:52:06   1638s] (I)      Usage: 15075 = (7238 H, 7837 V) = (0.29% H, 0.44% V) = (2.736e+04um H, 2.962e+04um V)
[07/03 15:52:06   1638s] (I)      
[07/03 15:52:06   1638s] (I)      ============  Phase 1d Route ============
[07/03 15:52:06   1638s] (I)      Usage: 15075 = (7238 H, 7837 V) = (0.29% H, 0.44% V) = (2.736e+04um H, 2.962e+04um V)
[07/03 15:52:06   1638s] (I)      
[07/03 15:52:06   1638s] (I)      ============  Phase 1e Route ============
[07/03 15:52:06   1638s] (I)      Usage: 15075 = (7238 H, 7837 V) = (0.29% H, 0.44% V) = (2.736e+04um H, 2.962e+04um V)
[07/03 15:52:06   1638s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.698350e+04um
[07/03 15:52:06   1638s] (I)      
[07/03 15:52:06   1638s] (I)      ============  Phase 1f Route ============
[07/03 15:52:06   1638s] (I)      Usage: 15075 = (7238 H, 7837 V) = (0.29% H, 0.44% V) = (2.736e+04um H, 2.962e+04um V)
[07/03 15:52:06   1638s] (I)      
[07/03 15:52:06   1638s] (I)      ============  Phase 1g Route ============
[07/03 15:52:06   1638s] (I)      Usage: 15004 = (7168 H, 7836 V) = (0.29% H, 0.44% V) = (2.710e+04um H, 2.962e+04um V)
[07/03 15:52:06   1638s] (I)      
[07/03 15:52:06   1638s] (I)      ============  Phase 1h Route ============
[07/03 15:52:06   1638s] (I)      Usage: 15029 = (7187 H, 7842 V) = (0.29% H, 0.44% V) = (2.717e+04um H, 2.964e+04um V)
[07/03 15:52:06   1638s] (I)      
[07/03 15:52:06   1638s] (I)      ============  Phase 1l Route ============
[07/03 15:52:06   1638s] (I)      
[07/03 15:52:06   1638s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:52:06   1638s] [NR-eGR]                        OverCon            
[07/03 15:52:06   1638s] [NR-eGR]                         #Gcell     %Gcell
[07/03 15:52:06   1638s] [NR-eGR]        Layer             (1-0)    OverCon
[07/03 15:52:06   1638s] [NR-eGR] ----------------------------------------------
[07/03 15:52:06   1638s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:06   1638s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:06   1638s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:06   1638s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:06   1638s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:06   1638s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:06   1638s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:06   1638s] [NR-eGR] ----------------------------------------------
[07/03 15:52:06   1638s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/03 15:52:06   1638s] [NR-eGR] 
[07/03 15:52:06   1638s] (I)      Finished Global Routing ( CPU: 1.40 sec, Real: 1.65 sec, Curr Mem: 4.01 MB )
[07/03 15:52:06   1638s] (I)      Updating congestion map
[07/03 15:52:06   1638s] (I)      total 2D Cap : 4269999 = (2491846 H, 1778153 V)
[07/03 15:52:06   1638s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/03 15:52:06   1638s] (I)      Running track assignment and export wires
[07/03 15:52:06   1638s] (I)      Delete wires for 2 nets 
[07/03 15:52:06   1638s] (I)      ============= Track Assignment ============
[07/03 15:52:06   1638s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.00 MB )
[07/03 15:52:06   1638s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 15:52:06   1638s] (I)      Run Multi-thread track assignment
[07/03 15:52:06   1639s] (I)      Finished Track Assignment (2T) ( CPU: 0.27 sec, Real: 0.25 sec, Curr Mem: 4.01 MB )
[07/03 15:52:06   1639s] (I)      Started Export ( Curr Mem: 4.01 MB )
[07/03 15:52:06   1639s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 15:52:06   1639s] [NR-eGR] Total eGR-routed clock nets wire length: 49913um, number of vias: 16585
[07/03 15:52:06   1639s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:52:06   1639s] [NR-eGR] Report for selected net(s) only.
[07/03 15:52:06   1639s] [NR-eGR]                    Length (um)   Vias 
[07/03 15:52:06   1639s] [NR-eGR] --------------------------------------
[07/03 15:52:06   1639s] [NR-eGR]  Metal1     (1V)             0   5397 
[07/03 15:52:06   1639s] [NR-eGR]  Metal2     (2H)         21060  10859 
[07/03 15:52:06   1639s] [NR-eGR]  Metal3     (3V)         24194    303 
[07/03 15:52:06   1639s] [NR-eGR]  Metal4     (4H)          3214     26 
[07/03 15:52:06   1639s] [NR-eGR]  Metal5     (5V)          1445      0 
[07/03 15:52:06   1639s] [NR-eGR]  TopMetal1  (6H)             0      0 
[07/03 15:52:06   1639s] [NR-eGR]  TopMetal2  (7V)             0      0 
[07/03 15:52:06   1639s] [NR-eGR] --------------------------------------
[07/03 15:52:06   1639s] [NR-eGR]             Total        49913  16585 
[07/03 15:52:06   1639s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:52:06   1639s] [NR-eGR] Total half perimeter of net bounding box: 4464um
[07/03 15:52:06   1639s] [NR-eGR] Total length: 49913um, number of vias: 16585
[07/03 15:52:06   1639s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:52:06   1639s] [NR-eGR] Total routed clock nets wire length: 49913um, number of vias: 16585
[07/03 15:52:06   1639s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:52:07   1639s] [NR-eGR]                    Length (um)    Vias 
[07/03 15:52:07   1639s] [NR-eGR] ---------------------------------------
[07/03 15:52:07   1639s] [NR-eGR]  Metal1     (1V)             0  110070 
[07/03 15:52:07   1639s] [NR-eGR]  Metal2     (2H)        476351  174416 
[07/03 15:52:07   1639s] [NR-eGR]  Metal3     (3V)        539912    8004 
[07/03 15:52:07   1639s] [NR-eGR]  Metal4     (4H)        151663    3002 
[07/03 15:52:07   1639s] [NR-eGR]  Metal5     (5V)         83811      22 
[07/03 15:52:07   1639s] [NR-eGR]  TopMetal1  (6H)            22       6 
[07/03 15:52:07   1639s] [NR-eGR]  TopMetal2  (7V)            73       0 
[07/03 15:52:07   1639s] [NR-eGR] ---------------------------------------
[07/03 15:52:07   1639s] [NR-eGR]             Total      1251832  295520 
[07/03 15:52:07   1639s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:52:07   1639s] [NR-eGR] Total half perimeter of net bounding box: 877644um
[07/03 15:52:07   1639s] [NR-eGR] Total length: 1251832um, number of vias: 295520
[07/03 15:52:07   1639s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:52:07   1639s] (I)      == Layer wire length by net rule ==
[07/03 15:52:07   1639s] (I)                           Default 
[07/03 15:52:07   1639s] (I)      -----------------------------
[07/03 15:52:07   1639s] (I)       Metal1     (1V)         0um 
[07/03 15:52:07   1639s] (I)       Metal2     (2H)    476351um 
[07/03 15:52:07   1639s] (I)       Metal3     (3V)    539912um 
[07/03 15:52:07   1639s] (I)       Metal4     (4H)    151663um 
[07/03 15:52:07   1639s] (I)       Metal5     (5V)     83811um 
[07/03 15:52:07   1639s] (I)       TopMetal1  (6H)        22um 
[07/03 15:52:07   1639s] (I)       TopMetal2  (7V)        73um 
[07/03 15:52:07   1639s] (I)      -----------------------------
[07/03 15:52:07   1639s] (I)                  Total  1251832um 
[07/03 15:52:07   1639s] (I)      == Layer via count by net rule ==
[07/03 15:52:07   1639s] (I)                         Default 
[07/03 15:52:07   1639s] (I)      ---------------------------
[07/03 15:52:07   1639s] (I)       Metal1     (1V)    110070 
[07/03 15:52:07   1639s] (I)       Metal2     (2H)    174416 
[07/03 15:52:07   1639s] (I)       Metal3     (3V)      8004 
[07/03 15:52:07   1639s] (I)       Metal4     (4H)      3002 
[07/03 15:52:07   1639s] (I)       Metal5     (5V)        22 
[07/03 15:52:07   1639s] (I)       TopMetal1  (6H)         6 
[07/03 15:52:07   1639s] (I)       TopMetal2  (7V)         0 
[07/03 15:52:07   1639s] (I)      ---------------------------
[07/03 15:52:07   1639s] (I)                  Total   295520 
[07/03 15:52:07   1639s] (I)      Finished Export ( CPU: 0.47 sec, Real: 0.44 sec, Curr Mem: 4.01 MB )
[07/03 15:52:07   1639s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 15:52:07   1639s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.33 sec, Real: 3.58 sec, Curr Mem: 4.01 MB )
[07/03 15:52:07   1639s] [NR-eGR] Finished Early Global Route ( CPU: 3.35 sec, Real: 3.60 sec, Curr Mem: 3.98 MB )
[07/03 15:52:07   1639s] (I)      ========================================== Runtime Summary ===========================================
[07/03 15:52:07   1639s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/03 15:52:07   1639s] (I)      ------------------------------------------------------------------------------------------------------
[07/03 15:52:07   1639s] (I)       Early Global Route                             100.00%  1334.62 sec  1338.22 sec  3.60 sec  3.35 sec 
[07/03 15:52:07   1639s] (I)       +-Early Global Route kernel                     99.43%  1334.63 sec  1338.21 sec  3.58 sec  3.33 sec 
[07/03 15:52:07   1639s] (I)       | +-Import and model                            26.92%  1334.67 sec  1335.64 sec  0.97 sec  0.94 sec 
[07/03 15:52:07   1639s] (I)       | | +-Create place DB                           11.54%  1334.67 sec  1335.09 sec  0.42 sec  0.40 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Import place data                       11.54%  1334.67 sec  1335.09 sec  0.41 sec  0.40 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Read instances and placement           3.85%  1334.67 sec  1334.81 sec  0.14 sec  0.13 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Read nets                              7.59%  1334.81 sec  1335.08 sec  0.27 sec  0.26 sec 
[07/03 15:52:07   1639s] (I)       | | +-Create route DB                           14.13%  1335.09 sec  1335.59 sec  0.51 sec  0.50 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Import route data (2T)                  14.04%  1335.09 sec  1335.59 sec  0.51 sec  0.49 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.51%  1335.16 sec  1335.22 sec  0.05 sec  0.05 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Read routing blockages               0.00%  1335.16 sec  1335.16 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Read bump blockages                  0.00%  1335.16 sec  1335.16 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Read instance blockages              0.80%  1335.16 sec  1335.19 sec  0.03 sec  0.03 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Read PG blockages                    0.65%  1335.19 sec  1335.22 sec  0.02 sec  0.02 sec 
[07/03 15:52:07   1639s] (I)       | | | | | | +-Allocate memory for PG via list    0.12%  1335.19 sec  1335.20 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Read clock blockages                 0.00%  1335.22 sec  1335.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Read other blockages                 0.00%  1335.22 sec  1335.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Read halo blockages                  0.02%  1335.22 sec  1335.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1335.22 sec  1335.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Read blackboxes                        0.00%  1335.22 sec  1335.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Read prerouted                         0.03%  1335.22 sec  1335.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Read nets                              0.06%  1335.22 sec  1335.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Set up via pillars                     0.06%  1335.23 sec  1335.23 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Set up RC info                         0.05%  1335.23 sec  1335.23 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Initialize 3D grid graph               0.50%  1335.24 sec  1335.25 sec  0.02 sec  0.02 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Model blockage capacity                8.74%  1335.26 sec  1335.57 sec  0.31 sec  0.30 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Initialize 3D capacity               8.01%  1335.26 sec  1335.54 sec  0.29 sec  0.28 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Move terms for access (2T)             0.14%  1335.59 sec  1335.59 sec  0.00 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | +-Read aux data                              0.00%  1335.59 sec  1335.59 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | +-Others data preparation                    0.01%  1335.59 sec  1335.60 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | +-Create route kernel                        0.86%  1335.60 sec  1335.63 sec  0.03 sec  0.03 sec 
[07/03 15:52:07   1639s] (I)       | +-Global Routing                              45.78%  1335.64 sec  1337.29 sec  1.65 sec  1.40 sec 
[07/03 15:52:07   1639s] (I)       | | +-Initialization                             0.58%  1335.64 sec  1335.66 sec  0.02 sec  0.02 sec 
[07/03 15:52:07   1639s] (I)       | | +-Net group 1                                7.94%  1335.67 sec  1335.95 sec  0.29 sec  0.21 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Generate topology (2T)                   2.14%  1335.67 sec  1335.74 sec  0.08 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1a                                 0.33%  1335.86 sec  1335.87 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Pattern routing (2T)                   0.06%  1335.86 sec  1335.86 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.24%  1335.86 sec  1335.87 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1b                                 0.25%  1335.87 sec  1335.88 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Monotonic routing (2T)                 0.19%  1335.87 sec  1335.88 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1c                                 0.00%  1335.88 sec  1335.88 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1d                                 0.00%  1335.88 sec  1335.88 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1e                                 0.10%  1335.88 sec  1335.88 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Route legalization                     0.00%  1335.88 sec  1335.88 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1335.88 sec  1335.88 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1f                                 0.00%  1335.89 sec  1335.89 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1g                                 1.73%  1335.89 sec  1335.95 sec  0.06 sec  0.06 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Post Routing                           1.72%  1335.89 sec  1335.95 sec  0.06 sec  0.06 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1h                                 0.08%  1335.95 sec  1335.95 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Post Routing                           0.07%  1335.95 sec  1335.95 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1l                                 0.00%  1335.95 sec  1335.95 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | +-Net group 2                               10.54%  1335.95 sec  1336.33 sec  0.38 sec  0.32 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Generate topology (2T)                   0.03%  1335.95 sec  1335.95 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1a                                 0.53%  1336.18 sec  1336.20 sec  0.02 sec  0.02 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Pattern routing (2T)                   0.11%  1336.19 sec  1336.19 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.38%  1336.19 sec  1336.20 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1b                                 0.29%  1336.20 sec  1336.21 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Monotonic routing (2T)                 0.17%  1336.20 sec  1336.21 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1c                                 0.01%  1336.22 sec  1336.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1d                                 0.00%  1336.22 sec  1336.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1e                                 0.13%  1336.22 sec  1336.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Route legalization                     0.01%  1336.22 sec  1336.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  1336.22 sec  1336.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1f                                 0.00%  1336.22 sec  1336.22 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1g                                 2.86%  1336.22 sec  1336.33 sec  0.10 sec  0.08 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Post Routing                           2.78%  1336.22 sec  1336.32 sec  0.10 sec  0.08 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1h                                 0.06%  1336.33 sec  1336.33 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Post Routing                           0.06%  1336.33 sec  1336.33 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1l                                 0.00%  1336.33 sec  1336.33 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | +-Net group 3                                8.21%  1336.33 sec  1336.63 sec  0.30 sec  0.23 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Generate topology (2T)                   0.00%  1336.33 sec  1336.33 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1a                                 0.13%  1336.60 sec  1336.61 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Pattern routing (2T)                   0.11%  1336.60 sec  1336.60 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1b                                 0.06%  1336.61 sec  1336.61 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1c                                 0.00%  1336.61 sec  1336.61 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1d                                 0.00%  1336.61 sec  1336.61 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1e                                 0.06%  1336.61 sec  1336.61 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Route legalization                     0.00%  1336.61 sec  1336.61 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1336.61 sec  1336.61 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1f                                 0.00%  1336.61 sec  1336.61 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1g                                 0.22%  1336.61 sec  1336.62 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Post Routing                           0.21%  1336.61 sec  1336.62 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1h                                 0.14%  1336.62 sec  1336.62 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Post Routing                           0.13%  1336.62 sec  1336.62 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1l                                 0.06%  1336.62 sec  1336.63 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Layer assignment (2T)                  0.05%  1336.62 sec  1336.63 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | +-Net group 4                               17.20%  1336.63 sec  1337.24 sec  0.62 sec  0.57 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Generate topology (2T)                   1.53%  1336.63 sec  1336.68 sec  0.06 sec  0.05 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1a                                 0.58%  1336.95 sec  1336.97 sec  0.02 sec  0.02 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Pattern routing (2T)                   0.12%  1336.95 sec  1336.96 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Add via demand to 2D                   0.33%  1336.96 sec  1336.97 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1b                                 0.22%  1336.97 sec  1336.98 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1c                                 0.00%  1336.98 sec  1336.98 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1d                                 0.00%  1336.98 sec  1336.98 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1e                                 0.12%  1336.98 sec  1336.98 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Route legalization                     0.05%  1336.98 sec  1336.98 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | | | +-Legalize Blockage Violations         0.04%  1336.98 sec  1336.98 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1f                                 0.00%  1336.98 sec  1336.98 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1g                                 2.07%  1336.98 sec  1337.06 sec  0.07 sec  0.06 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Post Routing                           2.07%  1336.98 sec  1337.06 sec  0.07 sec  0.06 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1h                                 1.89%  1337.06 sec  1337.13 sec  0.07 sec  0.06 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Post Routing                           1.87%  1337.06 sec  1337.13 sec  0.07 sec  0.06 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Phase 1l                                 3.22%  1337.13 sec  1337.24 sec  0.12 sec  0.11 sec 
[07/03 15:52:07   1639s] (I)       | | | | +-Layer assignment (2T)                  1.44%  1337.19 sec  1337.24 sec  0.05 sec  0.05 sec 
[07/03 15:52:07   1639s] (I)       | +-Export cong map                              6.41%  1337.29 sec  1337.52 sec  0.23 sec  0.22 sec 
[07/03 15:52:07   1639s] (I)       | | +-Export 2D cong map                         1.24%  1337.47 sec  1337.52 sec  0.04 sec  0.04 sec 
[07/03 15:52:07   1639s] (I)       | +-Extract Global 3D Wires                      0.02%  1337.52 sec  1337.52 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | +-Track Assignment (2T)                        6.81%  1337.52 sec  1337.77 sec  0.24 sec  0.27 sec 
[07/03 15:52:07   1639s] (I)       | | +-Initialization                             0.00%  1337.52 sec  1337.52 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | +-Track Assignment Kernel                    6.74%  1337.52 sec  1337.76 sec  0.24 sec  0.27 sec 
[07/03 15:52:07   1639s] (I)       | | +-Free Memory                                0.00%  1337.77 sec  1337.77 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | +-Export                                      12.18%  1337.77 sec  1338.21 sec  0.44 sec  0.47 sec 
[07/03 15:52:07   1639s] (I)       | | +-Export DB wires                            0.39%  1337.77 sec  1337.78 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Export all nets (2T)                     0.32%  1337.77 sec  1337.78 sec  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)       | | | +-Set wire vias (2T)                       0.05%  1337.78 sec  1337.78 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | | +-Report wirelength                          8.81%  1337.78 sec  1338.10 sec  0.32 sec  0.27 sec 
[07/03 15:52:07   1639s] (I)       | | +-Update net boxes                           2.95%  1338.10 sec  1338.20 sec  0.11 sec  0.18 sec 
[07/03 15:52:07   1639s] (I)       | | +-Update timing                              0.00%  1338.21 sec  1338.21 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)       | +-Postprocess design                           0.03%  1338.21 sec  1338.21 sec  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)      ======================= Summary by functions ========================
[07/03 15:52:07   1639s] (I)       Lv  Step                                      %      Real       CPU 
[07/03 15:52:07   1639s] (I)      ---------------------------------------------------------------------
[07/03 15:52:07   1639s] (I)        0  Early Global Route                  100.00%  3.60 sec  3.35 sec 
[07/03 15:52:07   1639s] (I)        1  Early Global Route kernel            99.43%  3.58 sec  3.33 sec 
[07/03 15:52:07   1639s] (I)        2  Global Routing                       45.78%  1.65 sec  1.40 sec 
[07/03 15:52:07   1639s] (I)        2  Import and model                     26.92%  0.97 sec  0.94 sec 
[07/03 15:52:07   1639s] (I)        2  Export                               12.18%  0.44 sec  0.47 sec 
[07/03 15:52:07   1639s] (I)        2  Track Assignment (2T)                 6.81%  0.24 sec  0.27 sec 
[07/03 15:52:07   1639s] (I)        2  Export cong map                       6.41%  0.23 sec  0.22 sec 
[07/03 15:52:07   1639s] (I)        2  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        3  Net group 4                          17.20%  0.62 sec  0.57 sec 
[07/03 15:52:07   1639s] (I)        3  Create route DB                      14.13%  0.51 sec  0.50 sec 
[07/03 15:52:07   1639s] (I)        3  Create place DB                      11.54%  0.42 sec  0.40 sec 
[07/03 15:52:07   1639s] (I)        3  Net group 2                          10.54%  0.38 sec  0.32 sec 
[07/03 15:52:07   1639s] (I)        3  Report wirelength                     8.81%  0.32 sec  0.27 sec 
[07/03 15:52:07   1639s] (I)        3  Net group 3                           8.21%  0.30 sec  0.23 sec 
[07/03 15:52:07   1639s] (I)        3  Net group 1                           7.94%  0.29 sec  0.21 sec 
[07/03 15:52:07   1639s] (I)        3  Track Assignment Kernel               6.74%  0.24 sec  0.27 sec 
[07/03 15:52:07   1639s] (I)        3  Update net boxes                      2.95%  0.11 sec  0.18 sec 
[07/03 15:52:07   1639s] (I)        3  Export 2D cong map                    1.24%  0.04 sec  0.04 sec 
[07/03 15:52:07   1639s] (I)        3  Create route kernel                   0.86%  0.03 sec  0.03 sec 
[07/03 15:52:07   1639s] (I)        3  Initialization                        0.58%  0.02 sec  0.02 sec 
[07/03 15:52:07   1639s] (I)        3  Export DB wires                       0.39%  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        4  Import route data (2T)               14.04%  0.51 sec  0.49 sec 
[07/03 15:52:07   1639s] (I)        4  Import place data                    11.54%  0.41 sec  0.40 sec 
[07/03 15:52:07   1639s] (I)        4  Phase 1g                              6.88%  0.25 sec  0.21 sec 
[07/03 15:52:07   1639s] (I)        4  Generate topology (2T)                3.71%  0.13 sec  0.06 sec 
[07/03 15:52:07   1639s] (I)        4  Phase 1l                              3.28%  0.12 sec  0.11 sec 
[07/03 15:52:07   1639s] (I)        4  Phase 1h                              2.17%  0.08 sec  0.07 sec 
[07/03 15:52:07   1639s] (I)        4  Phase 1a                              1.57%  0.06 sec  0.06 sec 
[07/03 15:52:07   1639s] (I)        4  Phase 1b                              0.82%  0.03 sec  0.03 sec 
[07/03 15:52:07   1639s] (I)        4  Phase 1e                              0.40%  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)        4  Export all nets (2T)                  0.32%  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)        4  Set wire vias (2T)                    0.05%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        4  Phase 1c                              0.01%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        4  Phase 1d                              0.01%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        4  Phase 1f                              0.01%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        5  Post Routing                          8.91%  0.32 sec  0.28 sec 
[07/03 15:52:07   1639s] (I)        5  Model blockage capacity               8.74%  0.31 sec  0.30 sec 
[07/03 15:52:07   1639s] (I)        5  Read nets                             7.65%  0.28 sec  0.26 sec 
[07/03 15:52:07   1639s] (I)        5  Read instances and placement          3.85%  0.14 sec  0.13 sec 
[07/03 15:52:07   1639s] (I)        5  Read blockages ( Layer 2-7 )          1.51%  0.05 sec  0.05 sec 
[07/03 15:52:07   1639s] (I)        5  Layer assignment (2T)                 1.50%  0.05 sec  0.05 sec 
[07/03 15:52:07   1639s] (I)        5  Pattern Routing Avoiding Blockages    0.62%  0.02 sec  0.02 sec 
[07/03 15:52:07   1639s] (I)        5  Initialize 3D grid graph              0.50%  0.02 sec  0.02 sec 
[07/03 15:52:07   1639s] (I)        5  Pattern routing (2T)                  0.41%  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)        5  Monotonic routing (2T)                0.36%  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)        5  Add via demand to 2D                  0.33%  0.01 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)        5  Move terms for access (2T)            0.14%  0.00 sec  0.01 sec 
[07/03 15:52:07   1639s] (I)        5  Route legalization                    0.07%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        5  Set up via pillars                    0.06%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        5  Set up RC info                        0.05%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        5  Read prerouted                        0.03%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        6  Initialize 3D capacity                8.01%  0.29 sec  0.28 sec 
[07/03 15:52:07   1639s] (I)        6  Read instance blockages               0.80%  0.03 sec  0.03 sec 
[07/03 15:52:07   1639s] (I)        6  Read PG blockages                     0.65%  0.02 sec  0.02 sec 
[07/03 15:52:07   1639s] (I)        6  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] (I)        7  Allocate memory for PG via list       0.12%  0.00 sec  0.00 sec 
[07/03 15:52:07   1639s] Running post-eGR process
[07/03 15:52:07   1639s]       Early Global Route - eGR only step done. (took cpu=0:00:04.1 real=0:00:05.0)
[07/03 15:52:07   1639s]     Routing using eGR only done.
[07/03 15:52:07   1639s] Net route status summary:
[07/03 15:52:07   1639s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:52:07   1639s]   Non-clock: 59342 (unrouted=25202, trialRouted=34140, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25138, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:52:07   1639s] 
[07/03 15:52:07   1639s] CCOPT: Done with clock implementation routing.
[07/03 15:52:07   1639s] 
[07/03 15:52:07   1639s]   Clock implementation routing done.
[07/03 15:52:07   1639s]   Fixed 2 wires.
[07/03 15:52:07   1639s]   CCOpt: Starting congestion repair using flow wrapper...
[07/03 15:52:07   1639s]     Congestion Repair...
[07/03 15:52:07   1640s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:27:24.0/0:33:56.8 (0.8), mem = 4506.3M
[07/03 15:52:08   1640s] Info: Enable timing driven in postCTS congRepair.
[07/03 15:52:08   1640s] 
[07/03 15:52:08   1640s] *** Start incrementalPlace ***
[07/03 15:52:08   1640s] User Input Parameters:
[07/03 15:52:08   1640s] - Congestion Driven    : On
[07/03 15:52:08   1640s] - Timing Driven        : On
[07/03 15:52:08   1640s] - Area-Violation Based : On
[07/03 15:52:08   1640s] - Start Rollback Level : -5
[07/03 15:52:08   1640s] - Legalized            : On
[07/03 15:52:08   1640s] - Window Based         : Off
[07/03 15:52:08   1640s] - eDen incr mode       : Off
[07/03 15:52:08   1640s] - Small incr mode      : Off
[07/03 15:52:08   1640s] 
[07/03 15:52:08   1640s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4506.3M, EPOCH TIME: 1751572328.017008
[07/03 15:52:08   1640s] Enable eGR PG blockage caching
[07/03 15:52:08   1640s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4506.3M, EPOCH TIME: 1751572328.017192
[07/03 15:52:08   1640s] no activity file in design. spp won't run.
[07/03 15:52:08   1640s] Effort level <high> specified for reg2reg path_group
[07/03 15:52:10   1642s] Effort level <high> specified for tdgp_reg2reg_default path_group
[07/03 15:52:10   1642s] No Views given, use default active views for adaptive view pruning
[07/03 15:52:10   1642s] Active views:
[07/03 15:52:10   1642s]   WORST_CASE
[07/03 15:52:10   1642s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4506.3M, EPOCH TIME: 1751572330.597423
[07/03 15:52:10   1642s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.032, REAL:0.034, MEM:4506.3M, EPOCH TIME: 1751572330.631103
[07/03 15:52:10   1642s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4506.3M, EPOCH TIME: 1751572330.631352
[07/03 15:52:10   1642s] Starting Early Global Route congestion estimation: mem = 4506.3M
[07/03 15:52:10   1642s] (I)      Initializing eGR engine (regular)
[07/03 15:52:10   1642s] Set min layer with default ( 2 )
[07/03 15:52:10   1642s] Set max layer with default ( 127 )
[07/03 15:52:10   1642s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:52:10   1642s] Min route layer (adjusted) = 2
[07/03 15:52:10   1642s] Max route layer (adjusted) = 7
[07/03 15:52:10   1642s] (I)      clean place blk overflow:
[07/03 15:52:10   1642s] (I)      H : enabled 1.00 0
[07/03 15:52:10   1642s] (I)      V : enabled 1.00 0
[07/03 15:52:10   1642s] (I)      Initializing eGR engine (regular)
[07/03 15:52:10   1642s] Set min layer with default ( 2 )
[07/03 15:52:10   1642s] Set max layer with default ( 127 )
[07/03 15:52:10   1642s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:52:10   1642s] Min route layer (adjusted) = 2
[07/03 15:52:10   1642s] Max route layer (adjusted) = 7
[07/03 15:52:10   1642s] (I)      clean place blk overflow:
[07/03 15:52:10   1642s] (I)      H : enabled 1.00 0
[07/03 15:52:10   1642s] (I)      V : enabled 1.00 0
[07/03 15:52:10   1642s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.01 MB )
[07/03 15:52:10   1642s] (I)      Running eGR Regular flow
[07/03 15:52:10   1642s] (I)      # wire layers (front) : 8
[07/03 15:52:10   1642s] (I)      # wire layers (back)  : 0
[07/03 15:52:10   1642s] (I)      min wire layer : 1
[07/03 15:52:10   1642s] (I)      max wire layer : 7
[07/03 15:52:10   1642s] (I)      # cut layers (front) : 7
[07/03 15:52:10   1642s] (I)      # cut layers (back)  : 0
[07/03 15:52:10   1642s] (I)      min cut layer : 1
[07/03 15:52:10   1642s] (I)      max cut layer : 6
[07/03 15:52:10   1642s] (I)      ================================= Layers =================================
[07/03 15:52:10   1642s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:10   1642s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:52:10   1642s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:10   1642s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:52:10   1642s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:52:10   1642s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:52:10   1642s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:52:10   1642s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:52:10   1642s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:52:10   1642s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:52:10   1642s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:52:10   1642s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:52:10   1642s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:52:10   1642s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:52:10   1642s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:52:10   1642s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:52:10   1642s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:52:10   1642s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:52:10   1642s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:10   1642s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:52:10   1642s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:52:10   1642s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:52:10   1642s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:52:10   1642s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:10   1642s] (I)      Started Import and model ( Curr Mem: 4.01 MB )
[07/03 15:52:11   1643s] (I)      == Non-default Options ==
[07/03 15:52:11   1643s] (I)      Maximum routing layer                              : 7
[07/03 15:52:11   1643s] (I)      Top routing layer                                  : 7
[07/03 15:52:11   1643s] (I)      Number of threads                                  : 2
[07/03 15:52:11   1643s] (I)      Route tie net to shape                             : auto
[07/03 15:52:11   1643s] (I)      Use non-blocking free Dbs wires                    : false
[07/03 15:52:11   1643s] (I)      Method to set GCell size                           : row
[07/03 15:52:11   1643s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:52:11   1643s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:52:11   1643s] (I)      ============== Pin Summary ==============
[07/03 15:52:11   1643s] (I)      +-------+--------+---------+------------+
[07/03 15:52:11   1643s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:52:11   1643s] (I)      +-------+--------+---------+------------+
[07/03 15:52:11   1643s] (I)      |     1 | 115467 |   95.32 |        Pin |
[07/03 15:52:11   1643s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 15:52:11   1643s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:52:11   1643s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:52:11   1643s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:52:11   1643s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:52:11   1643s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:52:11   1643s] (I)      +-------+--------+---------+------------+
[07/03 15:52:11   1643s] (I)      Custom ignore net properties:
[07/03 15:52:11   1643s] (I)      1 : NotLegal
[07/03 15:52:11   1643s] (I)      Default ignore net properties:
[07/03 15:52:11   1643s] (I)      1 : Special
[07/03 15:52:11   1643s] (I)      2 : Analog
[07/03 15:52:11   1643s] (I)      3 : Fixed
[07/03 15:52:11   1643s] (I)      4 : Skipped
[07/03 15:52:11   1643s] (I)      5 : MixedSignal
[07/03 15:52:11   1643s] (I)      Prerouted net properties:
[07/03 15:52:11   1643s] (I)      1 : NotLegal
[07/03 15:52:11   1643s] (I)      2 : Special
[07/03 15:52:11   1643s] (I)      3 : Analog
[07/03 15:52:11   1643s] (I)      4 : Fixed
[07/03 15:52:11   1643s] (I)      5 : Skipped
[07/03 15:52:11   1643s] (I)      6 : MixedSignal
[07/03 15:52:11   1643s] [NR-eGR] Early global route reroute all routable nets
[07/03 15:52:11   1643s] (I)      Use row-based GCell size
[07/03 15:52:11   1643s] (I)      Use row-based GCell align
[07/03 15:52:11   1643s] (I)      layer 0 area = 90000
[07/03 15:52:11   1643s] (I)      layer 1 area = 144000
[07/03 15:52:11   1643s] (I)      layer 2 area = 144000
[07/03 15:52:11   1643s] (I)      layer 3 area = 144000
[07/03 15:52:11   1643s] (I)      layer 4 area = 144000
[07/03 15:52:11   1643s] (I)      layer 5 area = 0
[07/03 15:52:11   1643s] (I)      layer 6 area = 0
[07/03 15:52:11   1643s] (I)      GCell unit size   : 3780
[07/03 15:52:11   1643s] (I)      GCell multiplier  : 1
[07/03 15:52:11   1643s] (I)      GCell row height  : 3780
[07/03 15:52:11   1643s] (I)      Actual row height : 3780
[07/03 15:52:11   1643s] (I)      GCell align ref   : 425480 425420
[07/03 15:52:11   1643s] [NR-eGR] Track table information for default rule: 
[07/03 15:52:11   1643s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:52:11   1643s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:52:11   1643s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:52:11   1643s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:52:11   1643s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:52:11   1643s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:52:11   1643s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:52:11   1643s] (I)      ================ Default via =================
[07/03 15:52:11   1643s] (I)      +---+-------------------+--------------------+
[07/03 15:52:11   1643s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:52:11   1643s] (I)      +---+-------------------+--------------------+
[07/03 15:52:11   1643s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:52:11   1643s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:52:11   1643s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:52:11   1643s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:52:11   1643s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:52:11   1643s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:52:11   1643s] (I)      +---+-------------------+--------------------+
[07/03 15:52:11   1643s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:52:11   1643s] [NR-eGR] Read 29480 PG shapes
[07/03 15:52:11   1643s] [NR-eGR] Read 0 clock shapes
[07/03 15:52:11   1643s] [NR-eGR] Read 0 other shapes
[07/03 15:52:11   1643s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:52:11   1643s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:52:11   1643s] [NR-eGR] #Instance Blockages : 26000
[07/03 15:52:11   1643s] [NR-eGR] #PG Blockages       : 29480
[07/03 15:52:11   1643s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:52:11   1643s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:52:11   1643s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:52:11   1643s] [NR-eGR] #Other Blockages    : 0
[07/03 15:52:11   1643s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:52:11   1643s] [NR-eGR] #prerouted nets         : 2
[07/03 15:52:11   1643s] [NR-eGR] #prerouted special nets : 0
[07/03 15:52:11   1643s] [NR-eGR] #prerouted wires        : 17851
[07/03 15:52:11   1643s] [NR-eGR] Read 34206 nets ( ignored 2 )
[07/03 15:52:11   1643s] (I)        Front-side 34206 ( ignored 2 )
[07/03 15:52:11   1643s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:52:11   1643s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:52:11   1643s] **WARN: (EMS-27):	Message (IMPPSP-1501) has exceeded the current message display limit of 20.
[07/03 15:52:11   1643s] To increase the message display limit, refer to the product command reference manual.
[07/03 15:52:11   1643s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/03 15:52:11   1643s] (I)      handle routing halo
[07/03 15:52:11   1643s] (I)      Reading macro buffers
[07/03 15:52:11   1643s] (I)      Number of macro buffers: 0
[07/03 15:52:11   1643s] (I)      early_global_route_priority property id does not exist.
[07/03 15:52:11   1643s] (I)      Read Num Blocks=55480  Num Prerouted Wires=17851  Num CS=0
[07/03 15:52:11   1643s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 13713
[07/03 15:52:11   1643s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 3993
[07/03 15:52:11   1643s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 135
[07/03 15:52:11   1643s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 10
[07/03 15:52:11   1643s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:52:11   1643s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:52:11   1643s] (I)      Number of ignored nets                =      2
[07/03 15:52:11   1643s] (I)      Number of connected nets              =      0
[07/03 15:52:11   1643s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/03 15:52:11   1643s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:52:11   1643s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:52:11   1643s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:52:11   1643s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:52:11   1643s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:52:11   1643s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:52:11   1643s] (I)      Ndr track 0 does not exist
[07/03 15:52:11   1643s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:52:11   1643s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:52:11   1643s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:52:11   1643s] (I)      Site width          :   480  (dbu)
[07/03 15:52:11   1643s] (I)      Row height          :  3780  (dbu)
[07/03 15:52:11   1643s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:52:11   1643s] (I)      GCell width         :  3780  (dbu)
[07/03 15:52:11   1643s] (I)      GCell height        :  3780  (dbu)
[07/03 15:52:11   1643s] (I)      Grid                :   491   512     7
[07/03 15:52:11   1643s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:52:11   1643s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:52:11   1643s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:52:11   1643s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:52:11   1643s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:52:11   1643s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:52:11   1643s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:52:11   1643s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:52:11   1643s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:52:11   1643s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:52:11   1643s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:52:11   1643s] (I)      --------------------------------------------------------
[07/03 15:52:11   1643s] 
[07/03 15:52:11   1643s] [NR-eGR] ============ Routing rule table ============
[07/03 15:52:11   1643s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34140
[07/03 15:52:11   1643s] [NR-eGR] ========================================
[07/03 15:52:11   1643s] [NR-eGR] 
[07/03 15:52:11   1643s] (I)      ==== NDR : (Default) ====
[07/03 15:52:11   1643s] (I)      +--------------+--------+
[07/03 15:52:11   1643s] (I)      |           ID |      0 |
[07/03 15:52:11   1643s] (I)      |      Default |    yes |
[07/03 15:52:11   1643s] (I)      |  Clk Special |     no |
[07/03 15:52:11   1643s] (I)      | Hard spacing |     no |
[07/03 15:52:11   1643s] (I)      |    NDR track | (none) |
[07/03 15:52:11   1643s] (I)      |      NDR via | (none) |
[07/03 15:52:11   1643s] (I)      |  Extra space |      0 |
[07/03 15:52:11   1643s] (I)      |      Shields |      0 |
[07/03 15:52:11   1643s] (I)      |   Demand (H) |      1 |
[07/03 15:52:11   1643s] (I)      |   Demand (V) |      1 |
[07/03 15:52:11   1643s] (I)      |        #Nets |  34140 |
[07/03 15:52:11   1643s] (I)      +--------------+--------+
[07/03 15:52:11   1643s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:52:11   1643s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:52:11   1643s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:52:11   1643s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:52:11   1643s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:52:11   1643s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:52:11   1643s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:52:11   1643s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:52:11   1643s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:52:11   1643s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:52:11   1643s] (I)      =============== Blocked Tracks ===============
[07/03 15:52:11   1643s] (I)      +-------+---------+----------+---------------+
[07/03 15:52:11   1643s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:52:11   1643s] (I)      +-------+---------+----------+---------------+
[07/03 15:52:11   1643s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:52:11   1643s] (I)      |     2 | 2262528 |   979960 |        43.31% |
[07/03 15:52:11   1643s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 15:52:11   1643s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 15:52:11   1643s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 15:52:11   1643s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 15:52:11   1643s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 15:52:11   1643s] (I)      +-------+---------+----------+---------------+
[07/03 15:52:11   1643s] (I)      Finished Import and model ( CPU: 0.95 sec, Real: 1.00 sec, Curr Mem: 4.06 MB )
[07/03 15:52:11   1643s] (I)      Reset routing kernel
[07/03 15:52:11   1643s] (I)      Started Global Routing ( Curr Mem: 4.06 MB )
[07/03 15:52:11   1643s] (I)      totalPins=110272  totalGlobalPin=107852 (97.81%)
[07/03 15:52:11   1643s] (I)      ================== Net Group Info ===================
[07/03 15:52:11   1643s] (I)      +----+----------------+--------------+--------------+
[07/03 15:52:11   1643s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:52:11   1643s] (I)      +----+----------------+--------------+--------------+
[07/03 15:52:11   1643s] (I)      |  1 |          34140 |    Metal2(2) | TopMetal2(7) |
[07/03 15:52:11   1643s] (I)      +----+----------------+--------------+--------------+
[07/03 15:52:11   1643s] (I)      total 2D Cap : 4280523 = (2444175 H, 1836348 V)
[07/03 15:52:11   1643s] (I)      total 2D Demand : 25830 = (14656 H, 11174 V)
[07/03 15:52:11   1643s] (I)      init route region map
[07/03 15:52:11   1643s] (I)      #blocked GCells = 74401
[07/03 15:52:11   1644s] (I)      #regions = 1031
[07/03 15:52:11   1644s] (I)      init safety region map
[07/03 15:52:11   1644s] (I)      #blocked GCells = 74401
[07/03 15:52:11   1644s] (I)      #regions = 1031
[07/03 15:52:11   1644s] (I)      Adjusted 0 GCells for pin access
[07/03 15:52:11   1644s] [NR-eGR] Layer group 1: route 34140 net(s) in layer range [2, 7]
[07/03 15:52:11   1644s] (I)      
[07/03 15:52:11   1644s] (I)      ============  Phase 1a Route ============
[07/03 15:52:12   1644s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 54
[07/03 15:52:12   1644s] (I)      Usage: 306332 = (153229 H, 153103 V) = (6.27% H, 8.34% V) = (5.792e+05um H, 5.787e+05um V)
[07/03 15:52:12   1644s] (I)      
[07/03 15:52:12   1644s] (I)      ============  Phase 1b Route ============
[07/03 15:52:12   1644s] (I)      Usage: 306344 = (153232 H, 153112 V) = (6.27% H, 8.34% V) = (5.792e+05um H, 5.788e+05um V)
[07/03 15:52:12   1644s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 1.157980e+06um
[07/03 15:52:12   1644s] (I)      Congestion metric : 0.00%H 0.44%V, 0.44%HV
[07/03 15:52:12   1644s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:52:12   1644s] (I)      
[07/03 15:52:12   1644s] (I)      ============  Phase 1c Route ============
[07/03 15:52:12   1644s] (I)      Level2 Grid: 99 x 103
[07/03 15:52:12   1644s] (I)      Usage: 306375 = (153263 H, 153112 V) = (6.27% H, 8.34% V) = (5.793e+05um H, 5.788e+05um V)
[07/03 15:52:12   1644s] (I)      
[07/03 15:52:12   1644s] (I)      ============  Phase 1d Route ============
[07/03 15:52:12   1645s] (I)      Usage: 306379 = (153265 H, 153114 V) = (6.27% H, 8.34% V) = (5.793e+05um H, 5.788e+05um V)
[07/03 15:52:12   1645s] (I)      
[07/03 15:52:12   1645s] (I)      ============  Phase 1e Route ============
[07/03 15:52:12   1645s] (I)      Usage: 306379 = (153265 H, 153114 V) = (6.27% H, 8.34% V) = (5.793e+05um H, 5.788e+05um V)
[07/03 15:52:12   1645s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.158113e+06um
[07/03 15:52:12   1645s] (I)      
[07/03 15:52:12   1645s] (I)      ============  Phase 1l Route ============
[07/03 15:52:13   1645s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 15:52:13   1645s] (I)      Layer  2:    1312229    167443         2      839655     1418265    (37.19%) 
[07/03 15:52:13   1645s] (I)      Layer  3:     865152    140880       202     1019427      956419    (51.59%) 
[07/03 15:52:13   1645s] (I)      Layer  4:    1003995     40917         2     1151892     1106028    (51.02%) 
[07/03 15:52:13   1645s] (I)      Layer  5:     864534     22864       146     1019789      956056    (51.61%) 
[07/03 15:52:13   1645s] (I)      Layer  6:     137303        22        14      176887      112237    (61.18%) 
[07/03 15:52:13   1645s] (I)      Layer  7:     116908        12         0      124626      112476    (52.56%) 
[07/03 15:52:13   1645s] (I)      Total:       4300121    372138       366     4332272     4661479    (48.17%) 
[07/03 15:52:13   1645s] (I)      
[07/03 15:52:13   1645s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:52:13   1645s] [NR-eGR]                        OverCon           OverCon            
[07/03 15:52:13   1645s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[07/03 15:52:13   1645s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[07/03 15:52:13   1645s] [NR-eGR] ---------------------------------------------------------------
[07/03 15:52:13   1645s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:13   1645s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:13   1645s] [NR-eGR]  Metal3 ( 3)        14( 0.01%)        47( 0.04%)   ( 0.05%) 
[07/03 15:52:13   1645s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:13   1645s] [NR-eGR]  Metal5 ( 5)         4( 0.00%)        46( 0.04%)   ( 0.04%) 
[07/03 15:52:13   1645s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         4( 0.00%)   ( 0.00%) 
[07/03 15:52:13   1645s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:52:13   1645s] [NR-eGR] ---------------------------------------------------------------
[07/03 15:52:13   1645s] [NR-eGR]        Total        20( 0.00%)        97( 0.01%)   ( 0.02%) 
[07/03 15:52:13   1645s] [NR-eGR] 
[07/03 15:52:13   1645s] (I)      Finished Global Routing ( CPU: 1.87 sec, Real: 1.51 sec, Curr Mem: 4.08 MB )
[07/03 15:52:13   1645s] (I)      Updating congestion map
[07/03 15:52:13   1645s] (I)      total 2D Cap : 4310766 = (2460103 H, 1850663 V)
[07/03 15:52:13   1645s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 15:52:13   1645s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.00 sec, Real: 2.70 sec, Curr Mem: 4.06 MB )
[07/03 15:52:13   1645s] Early Global Route congestion estimation runtime: 2.73 seconds, mem = 4506.3M
[07/03 15:52:13   1645s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.026, REAL:2.726, MEM:4506.3M, EPOCH TIME: 1751572333.357319
[07/03 15:52:13   1645s] OPERPROF: Starting HotSpotCal at level 1, MEM:4506.3M, EPOCH TIME: 1751572333.357416
[07/03 15:52:13   1645s] [hotspot] +------------+---------------+---------------+
[07/03 15:52:13   1645s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 15:52:13   1645s] [hotspot] +------------+---------------+---------------+
[07/03 15:52:13   1645s] [hotspot] | normalized |          0.00 |          0.00 |
[07/03 15:52:13   1645s] [hotspot] +------------+---------------+---------------+
[07/03 15:52:13   1645s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 15:52:13   1645s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 15:52:13   1645s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.032, REAL:0.074, MEM:4522.3M, EPOCH TIME: 1751572333.431448
[07/03 15:52:13   1645s] 
[07/03 15:52:13   1645s] === incrementalPlace Internal Loop 1 ===
[07/03 15:52:13   1646s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 15:52:13   1646s] UM:*                                                                   incrNP_iter_start
[07/03 15:52:13   1646s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[07/03 15:52:13   1646s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4522.3M, EPOCH TIME: 1751572333.673250
[07/03 15:52:13   1646s] Processing tracks to init pin-track alignment.
[07/03 15:52:13   1646s] z: 1, totalTracks: 1
[07/03 15:52:13   1646s] z: 3, totalTracks: 1
[07/03 15:52:13   1646s] z: 5, totalTracks: 1
[07/03 15:52:13   1646s] z: 7, totalTracks: 1
[07/03 15:52:13   1646s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:52:13   1646s] Cell fpga_top LLGs are deleted
[07/03 15:52:13   1646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:13   1646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:13   1646s] # Building fpga_top llgBox search-tree.
[07/03 15:52:13   1646s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4522.3M, EPOCH TIME: 1751572333.786042
[07/03 15:52:13   1646s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:13   1646s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:52:13   1646s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4522.3M, EPOCH TIME: 1751572333.787319
[07/03 15:52:13   1646s] Max number of tech site patterns supported in site array is 256.
[07/03 15:52:13   1646s] Core basic site is CoreSite
[07/03 15:52:13   1646s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:52:13   1646s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:52:13   1646s] Fast DP-INIT is on for default
[07/03 15:52:13   1646s] Keep-away cache is enable on metals: 1-7
[07/03 15:52:13   1646s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:52:13   1646s] Atter site array init, number of instance map data is 0.
[07/03 15:52:13   1646s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.085, REAL:0.088, MEM:4522.3M, EPOCH TIME: 1751572333.875267
[07/03 15:52:13   1646s] 
[07/03 15:52:13   1646s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:52:13   1646s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:52:13   1646s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.106, REAL:0.110, MEM:4522.3M, EPOCH TIME: 1751572333.896186
[07/03 15:52:13   1646s] OPERPROF:   Starting post-place ADS at level 2, MEM:4522.3M, EPOCH TIME: 1751572333.897217
[07/03 15:52:14   1646s] ADSU 0.592 -> 0.592. site 601265.000 -> 601013.000. GS 30.240
[07/03 15:52:14   1646s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.197, REAL:0.202, MEM:4522.3M, EPOCH TIME: 1751572334.099256
[07/03 15:52:14   1646s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4522.3M, EPOCH TIME: 1751572334.111226
[07/03 15:52:14   1646s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4522.3M, EPOCH TIME: 1751572334.115682
[07/03 15:52:14   1646s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4522.3M, EPOCH TIME: 1751572334.115852
[07/03 15:52:14   1646s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.023, REAL:0.022, MEM:4522.3M, EPOCH TIME: 1751572334.133591
[07/03 15:52:14   1646s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4522.3M, EPOCH TIME: 1751572334.157566
[07/03 15:52:14   1646s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.003, REAL:0.003, MEM:4522.3M, EPOCH TIME: 1751572334.160853
[07/03 15:52:14   1646s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4522.3M, EPOCH TIME: 1751572334.168856
[07/03 15:52:14   1646s] no activity file in design. spp won't run.
[07/03 15:52:14   1646s] [spp] 0
[07/03 15:52:14   1646s] [adp] 0:1:1:3
[07/03 15:52:14   1646s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.023, REAL:0.024, MEM:4522.3M, EPOCH TIME: 1751572334.192599
[07/03 15:52:14   1646s] SP #FI/SF FL/PI 0/0 28675/5397
[07/03 15:52:14   1646s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.512, REAL:0.538, MEM:4522.3M, EPOCH TIME: 1751572334.210835
[07/03 15:52:14   1646s] PP off. flexM 0
[07/03 15:52:14   1646s] OPERPROF: Starting CDPad at level 1, MEM:4522.3M, EPOCH TIME: 1751572334.323752
[07/03 15:52:14   1646s] 3DP is on.
[07/03 15:52:14   1646s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[07/03 15:52:14   1646s] design sh 0.068. rd 0.200
[07/03 15:52:14   1646s] design sh 0.068. rd 0.200
[07/03 15:52:14   1646s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/03 15:52:14   1646s] design sh 0.066. rd 0.200
[07/03 15:52:14   1647s] CDPadU 0.690 -> 0.627. R=0.592, N=34072, GS=3.780
[07/03 15:52:14   1647s] OPERPROF: Finished CDPad at level 1, CPU:0.976, REAL:0.606, MEM:4522.3M, EPOCH TIME: 1751572334.930037
[07/03 15:52:14   1647s] OPERPROF: Starting InitSKP at level 1, MEM:4522.3M, EPOCH TIME: 1751572334.930261
[07/03 15:52:14   1647s] no activity file in design. spp won't run.
[07/03 15:52:15   1647s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 15:52:15   1647s] #################################################################################
[07/03 15:52:15   1647s] # Design Stage: PreRoute
[07/03 15:52:15   1647s] # Design Name: fpga_top
[07/03 15:52:15   1647s] # Design Mode: 130nm
[07/03 15:52:15   1647s] # Analysis Mode: MMMC Non-OCV 
[07/03 15:52:15   1647s] # Parasitics Mode: No SPEF/RCDB 
[07/03 15:52:15   1647s] # Signoff Settings: SI Off 
[07/03 15:52:15   1647s] #################################################################################
[07/03 15:52:15   1647s] Extraction called for design 'fpga_top' of instances=34156 and nets=59344 using extraction engine 'preRoute' .
[07/03 15:52:15   1647s] PreRoute RC Extraction called for design fpga_top.
[07/03 15:52:15   1647s] RC Extraction called in multi-corner(2) mode.
[07/03 15:52:15   1647s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 15:52:15   1647s] Type 'man IMPEXT-6197' for more detail.
[07/03 15:52:15   1647s] RCMode: PreRoute
[07/03 15:52:15   1647s]       RC Corner Indexes            0       1   
[07/03 15:52:15   1647s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 15:52:15   1647s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 15:52:15   1647s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 15:52:15   1647s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 15:52:15   1647s] Shrink Factor                : 1.00000
[07/03 15:52:15   1647s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 15:52:15   1648s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:52:15   1648s] eee: pegSigSF=1.070000
[07/03 15:52:15   1648s] Initializing multi-corner resistance tables ...
[07/03 15:52:15   1648s] eee: Grid unit RC data computation started
[07/03 15:52:15   1648s] eee: Grid unit RC data computation completed
[07/03 15:52:15   1648s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:52:15   1648s] eee: l=2 avDens=0.134149 usedTrk=12821.776452 availTrk=95578.444088 sigTrk=12821.776452
[07/03 15:52:15   1648s] eee: l=3 avDens=0.134576 usedTrk=16347.763029 availTrk=121476.346236 sigTrk=16347.763029
[07/03 15:52:15   1648s] eee: l=4 avDens=0.046644 usedTrk=6033.885791 availTrk=129361.355715 sigTrk=6033.885791
[07/03 15:52:15   1648s] eee: l=5 avDens=0.042862 usedTrk=4283.072018 availTrk=99927.612709 sigTrk=4283.072018
[07/03 15:52:15   1648s] eee: l=6 avDens=0.195666 usedTrk=2195.440160 availTrk=11220.323290 sigTrk=2195.440160
[07/03 15:52:15   1648s] eee: l=7 avDens=0.132683 usedTrk=2071.886682 availTrk=15615.276942 sigTrk=2071.886682
[07/03 15:52:15   1648s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:52:15   1648s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:52:15   1648s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.302977 uaWl=1.000000 uaWlH=0.192100 aWlH=0.000000 lMod=0 pMax=0.830900 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:52:15   1648s] eee: NetCapCache creation started. (Current Mem: 4520.273M) 
[07/03 15:52:15   1648s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4520.273M) 
[07/03 15:52:15   1648s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:52:15   1648s] eee: Metal Layers Info:
[07/03 15:52:15   1648s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:52:15   1648s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:52:15   1648s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:52:15   1648s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:52:15   1648s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:52:15   1648s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:52:15   1648s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:52:15   1648s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:52:15   1648s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:52:15   1648s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:52:15   1648s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:52:15   1648s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:52:15   1648s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:52:15   1648s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:52:16   1648s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4520.273M)
[07/03 15:52:18   1652s] Calculate delays in BcWc mode...
[07/03 15:52:18   1652s] Topological Sorting (REAL = 0:00:00.0, MEM = 4520.3M, InitMEM = 4520.3M)
[07/03 15:52:18   1652s] Start delay calculation (fullDC) (2 T). (MEM=1599.97)
[07/03 15:52:18   1652s] End AAE Lib Interpolated Model. (MEM=1609.433594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:52:30   1674s] Total number of fetched objects 40461
[07/03 15:52:30   1675s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[07/03 15:52:30   1675s] End delay calculation. (MEM=1614.16 CPU=0:00:20.3 REAL=0:00:11.0)
[07/03 15:52:30   1675s] End delay calculation (fullDC). (MEM=1614.16 CPU=0:00:22.9 REAL=0:00:12.0)
[07/03 15:52:30   1675s] *** CDM Built up (cpu=0:00:27.1  real=0:00:15.0  mem= 4499.8M) ***
[07/03 15:52:35   1681s] no activity file in design. spp won't run.
[07/03 15:52:41   1692s] *** Finished SKP initialization (cpu=0:00:44.5, real=0:00:27.0)***
[07/03 15:52:41   1692s] OPERPROF: Finished InitSKP at level 1, CPU:44.494, REAL:26.524, MEM:4563.8M, EPOCH TIME: 1751572361.454299
[07/03 15:52:41   1692s] NP #FI/FS/SF FL/PI: 0/84/0 34072/5397
[07/03 15:52:41   1692s] no activity file in design. spp won't run.
[07/03 15:52:41   1692s] 
[07/03 15:52:41   1692s] AB Est...
[07/03 15:52:41   1692s] OPERPROF: Starting NP-Place at level 1, MEM:4563.8M, EPOCH TIME: 1751572361.714221
[07/03 15:52:41   1692s] OPERPROF: Finished NP-Place at level 1, CPU:0.205, REAL:0.176, MEM:4613.7M, EPOCH TIME: 1751572361.890186
[07/03 15:52:41   1692s] Iteration  4: Skipped, with CDP Off
[07/03 15:52:41   1692s] 
[07/03 15:52:41   1692s] AB Est...
[07/03 15:52:41   1692s] OPERPROF: Starting NP-Place at level 1, MEM:4629.7M, EPOCH TIME: 1751572361.999484
[07/03 15:52:42   1692s] OPERPROF: Finished NP-Place at level 1, CPU:0.159, REAL:0.112, MEM:4613.7M, EPOCH TIME: 1751572362.111035
[07/03 15:52:42   1693s] Iteration  5: Skipped, with CDP Off
[07/03 15:52:42   1693s] 
[07/03 15:52:42   1693s] AB Est...
[07/03 15:52:42   1693s] OPERPROF: Starting NP-Place at level 1, MEM:4629.7M, EPOCH TIME: 1751572362.199375
[07/03 15:52:42   1693s] OPERPROF: Finished NP-Place at level 1, CPU:0.175, REAL:0.125, MEM:4613.7M, EPOCH TIME: 1751572362.324738
[07/03 15:52:42   1693s] Iteration  6: Skipped, with CDP Off
[07/03 15:52:42   1693s] 
[07/03 15:52:42   1693s] AB Est...
[07/03 15:52:42   1693s] OPERPROF: Starting NP-Place at level 1, MEM:4629.7M, EPOCH TIME: 1751572362.418108
[07/03 15:52:42   1693s] OPERPROF: Finished NP-Place at level 1, CPU:0.151, REAL:0.125, MEM:4613.7M, EPOCH TIME: 1751572362.543316
[07/03 15:52:42   1693s] Iteration  7: Skipped, with CDP Off
[07/03 15:52:42   1693s] 
[07/03 15:52:42   1693s] AB Est...
[07/03 15:52:42   1693s] OPERPROF: Starting NP-Place at level 1, MEM:4629.7M, EPOCH TIME: 1751572362.629006
[07/03 15:52:42   1693s] OPERPROF: Finished NP-Place at level 1, CPU:0.138, REAL:0.108, MEM:4613.7M, EPOCH TIME: 1751572362.736898
[07/03 15:52:42   1694s] Iteration  8: Skipped, with CDP Off
[07/03 15:52:42   1694s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[07/03 15:52:43   1694s] MH legal: No MH instances from GP
[07/03 15:52:43   1694s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/03 15:52:43   1694s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4629.7M, DRC: 0)
[07/03 15:52:43   1694s] OPERPROF: Starting NP-Place at level 1, MEM:4645.7M, EPOCH TIME: 1751572363.428417
[07/03 15:52:43   1694s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : 0x7f486a0fa020.
[07/03 15:52:43   1695s] SKP will use view:
[07/03 15:52:43   1695s]   WORST_CASE
[07/03 15:52:46   1699s] Iteration  9: Total net bbox = 8.227e+05 (4.00e+05 4.23e+05)
[07/03 15:52:46   1699s]               Est.  stn bbox = 1.122e+06 (5.47e+05 5.75e+05)
[07/03 15:52:46   1699s]               cpu = 0:00:04.8 real = 0:00:03.0 mem = 4677.7M
[07/03 15:52:46   1699s] OPERPROF: Finished NP-Place at level 1, CPU:4.881, REAL:3.410, MEM:4677.7M, EPOCH TIME: 1751572366.838256
[07/03 15:52:47   1699s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[07/03 15:52:47   1699s] MH legal: No MH instances from GP
[07/03 15:52:47   1699s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/03 15:52:47   1699s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4645.7M, DRC: 0)
[07/03 15:52:47   1699s] no activity file in design. spp won't run.
[07/03 15:52:47   1699s] NP #FI/FS/SF FL/PI: 0/84/0 34072/5397
[07/03 15:52:47   1700s] no activity file in design. spp won't run.
[07/03 15:52:47   1700s] OPERPROF: Starting NP-Place at level 1, MEM:4645.7M, EPOCH TIME: 1751572367.711263
[07/03 15:52:47   1700s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : 0x7f487e9ba020.
[07/03 15:52:47   1700s] Starting Early Global Route supply map. mem = 4645.7M
[07/03 15:52:47   1700s] (I)      Initializing eGR engine (regular)
[07/03 15:52:47   1700s] Set min layer with default ( 2 )
[07/03 15:52:47   1700s] Set max layer with default ( 127 )
[07/03 15:52:47   1700s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:52:47   1700s] Min route layer (adjusted) = 2
[07/03 15:52:47   1700s] Max route layer (adjusted) = 7
[07/03 15:52:47   1700s] (I)      clean place blk overflow:
[07/03 15:52:47   1700s] (I)      H : enabled 1.00 0
[07/03 15:52:47   1700s] (I)      V : enabled 1.00 0
[07/03 15:52:47   1700s] (I)      Initializing eGR engine (regular)
[07/03 15:52:47   1700s] Set min layer with default ( 2 )
[07/03 15:52:47   1700s] Set max layer with default ( 127 )
[07/03 15:52:47   1700s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:52:47   1700s] Min route layer (adjusted) = 2
[07/03 15:52:47   1700s] Max route layer (adjusted) = 7
[07/03 15:52:47   1700s] (I)      clean place blk overflow:
[07/03 15:52:47   1700s] (I)      H : enabled 1.00 0
[07/03 15:52:47   1700s] (I)      V : enabled 1.00 0
[07/03 15:52:47   1700s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.36 MB )
[07/03 15:52:47   1700s] (I)      Running eGR Regular flow
[07/03 15:52:47   1700s] (I)      # wire layers (front) : 8
[07/03 15:52:47   1700s] (I)      # wire layers (back)  : 0
[07/03 15:52:47   1700s] (I)      min wire layer : 1
[07/03 15:52:47   1700s] (I)      max wire layer : 7
[07/03 15:52:47   1700s] (I)      # cut layers (front) : 7
[07/03 15:52:47   1700s] (I)      # cut layers (back)  : 0
[07/03 15:52:47   1700s] (I)      min cut layer : 1
[07/03 15:52:47   1700s] (I)      max cut layer : 6
[07/03 15:52:47   1700s] (I)      ================================= Layers =================================
[07/03 15:52:47   1700s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:47   1700s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:52:47   1700s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:47   1700s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:52:47   1700s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:52:47   1700s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:52:47   1700s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:52:47   1700s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:52:47   1700s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:52:47   1700s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:52:47   1700s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:52:47   1700s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:52:47   1700s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:52:47   1700s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:52:47   1700s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:52:47   1700s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:52:47   1700s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:52:47   1700s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:52:47   1700s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:47   1700s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:52:47   1700s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:52:47   1700s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:52:47   1700s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:52:47   1700s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:52:48   1701s] Finished Early Global Route supply map. mem = 4645.7M
[07/03 15:53:59   1831s] Iteration 10: Total net bbox = 8.864e+05 (4.32e+05 4.54e+05)
[07/03 15:53:59   1831s]               Est.  stn bbox = 1.183e+06 (5.79e+05 6.05e+05)
[07/03 15:53:59   1831s]               cpu = 0:02:11 real = 0:01:12 mem = 4677.7M
[07/03 15:53:59   1831s] OPERPROF: Finished NP-Place at level 1, CPU:130.668, REAL:71.980, MEM:4677.7M, EPOCH TIME: 1751572439.691009
[07/03 15:53:59   1831s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[07/03 15:53:59   1831s] MH legal: No MH instances from GP
[07/03 15:53:59   1831s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/03 15:53:59   1831s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4645.7M, DRC: 0)
[07/03 15:53:59   1831s] no activity file in design. spp won't run.
[07/03 15:53:59   1831s] NP #FI/FS/SF FL/PI: 0/84/0 34072/5397
[07/03 15:54:00   1831s] no activity file in design. spp won't run.
[07/03 15:54:00   1832s] OPERPROF: Starting NP-Place at level 1, MEM:4645.7M, EPOCH TIME: 1751572440.334793
[07/03 15:54:00   1832s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48803b4020.
[07/03 15:54:00   1832s] GP RA stats: MHOnly 0 nrInst 34072 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/03 15:54:08   1846s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4709.7M, EPOCH TIME: 1751572448.500057
[07/03 15:54:08   1846s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4709.7M, EPOCH TIME: 1751572448.500250
[07/03 15:54:08   1846s] Iteration 11: Total net bbox = 9.002e+05 (4.40e+05 4.61e+05)
[07/03 15:54:08   1846s]               Est.  stn bbox = 1.195e+06 (5.84e+05 6.10e+05)
[07/03 15:54:08   1846s]               cpu = 0:00:13.9 real = 0:00:08.0 mem = 4709.7M
[07/03 15:54:08   1846s] OPERPROF: Finished NP-Place at level 1, CPU:14.062, REAL:8.187, MEM:4677.7M, EPOCH TIME: 1751572448.521784
[07/03 15:54:08   1846s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[07/03 15:54:08   1846s] MH legal: No MH instances from GP
[07/03 15:54:08   1846s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/03 15:54:08   1846s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4645.7M, DRC: 0)
[07/03 15:54:08   1846s] Move report: Timing Driven Placement moves 34072 insts, mean move: 8.70 um, max move: 258.54 um 
[07/03 15:54:08   1846s] 	Max move on inst (cby_2__2_/mux_left_ipin_7/sg13g2_inv_4_0_): (1414.28, 799.64) --> (1238.95, 882.85)
[07/03 15:54:08   1846s] no activity file in design. spp won't run.
[07/03 15:54:08   1846s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4645.7M, EPOCH TIME: 1751572448.742524
[07/03 15:54:08   1846s] Saved padding area to DB
[07/03 15:54:08   1846s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:08   1846s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:08   1846s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.069, REAL:0.164, MEM:4645.7M, EPOCH TIME: 1751572448.906917
[07/03 15:54:08   1846s] 
[07/03 15:54:08   1846s] Finished Incremental Placement (cpu=0:03:21, real=0:01:55, mem=4645.7M)
[07/03 15:54:08   1846s] CongRepair sets shifter mode to gplace
[07/03 15:54:08   1846s] TDRefine: refinePlace mode is spiral
[07/03 15:54:08   1846s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4645.7M, EPOCH TIME: 1751572448.909347
[07/03 15:54:08   1846s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4645.7M, EPOCH TIME: 1751572448.909531
[07/03 15:54:08   1846s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4645.7M, EPOCH TIME: 1751572448.909949
[07/03 15:54:08   1846s] Processing tracks to init pin-track alignment.
[07/03 15:54:08   1846s] z: 1, totalTracks: 1
[07/03 15:54:08   1846s] z: 3, totalTracks: 1
[07/03 15:54:08   1846s] z: 5, totalTracks: 1
[07/03 15:54:08   1846s] z: 7, totalTracks: 1
[07/03 15:54:08   1846s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:54:08   1846s] Cell fpga_top LLGs are deleted
[07/03 15:54:08   1846s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:08   1846s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:08   1846s] # Building fpga_top llgBox search-tree.
[07/03 15:54:09   1846s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4645.7M, EPOCH TIME: 1751572449.004659
[07/03 15:54:09   1846s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:09   1846s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:09   1846s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4645.7M, EPOCH TIME: 1751572449.032418
[07/03 15:54:09   1846s] Max number of tech site patterns supported in site array is 256.
[07/03 15:54:09   1846s] Core basic site is CoreSite
[07/03 15:54:09   1846s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:54:09   1846s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:54:09   1846s] Fast DP-INIT is on for default
[07/03 15:54:09   1846s] Keep-away cache is enable on metals: 1-7
[07/03 15:54:09   1846s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:54:09   1846s] Atter site array init, number of instance map data is 0.
[07/03 15:54:09   1846s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.077, REAL:0.080, MEM:4645.7M, EPOCH TIME: 1751572449.112545
[07/03 15:54:09   1846s] 
[07/03 15:54:09   1846s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:54:09   1846s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:54:09   1846s] 
[07/03 15:54:09   1846s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 15:54:09   1846s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.147, REAL:0.163, MEM:4645.7M, EPOCH TIME: 1751572449.167875
[07/03 15:54:09   1846s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4645.7M, EPOCH TIME: 1751572449.168085
[07/03 15:54:09   1846s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4645.7M, EPOCH TIME: 1751572449.168423
[07/03 15:54:09   1846s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4645.7MB).
[07/03 15:54:09   1846s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.244, REAL:0.271, MEM:4645.7M, EPOCH TIME: 1751572449.181315
[07/03 15:54:09   1846s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.244, REAL:0.272, MEM:4645.7M, EPOCH TIME: 1751572449.181377
[07/03 15:54:09   1846s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:54:09   1846s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.5
[07/03 15:54:09   1846s] OPERPROF:   Starting Refine-Place at level 2, MEM:4645.7M, EPOCH TIME: 1751572449.187678
[07/03 15:54:09   1846s] *** Starting refinePlace (0:30:51 mem=4645.7M) ***
[07/03 15:54:09   1846s] Total net bbox length = 9.376e+05 (4.744e+05 4.633e+05) (ext = 6.674e+04)
[07/03 15:54:09   1846s] 
[07/03 15:54:09   1846s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:54:09   1846s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:54:09   1846s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:54:09   1846s] Set min layer with default ( 2 )
[07/03 15:54:09   1846s] Set max layer with default ( 127 )
[07/03 15:54:09   1846s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:09   1846s] Min route layer (adjusted) = 2
[07/03 15:54:09   1846s] Max route layer (adjusted) = 7
[07/03 15:54:09   1846s] Set min layer with default ( 2 )
[07/03 15:54:09   1846s] Set max layer with default ( 127 )
[07/03 15:54:09   1846s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:09   1846s] Min route layer (adjusted) = 2
[07/03 15:54:09   1846s] Max route layer (adjusted) = 7
[07/03 15:54:09   1846s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4645.7M, EPOCH TIME: 1751572449.465432
[07/03 15:54:09   1846s] Starting refinePlace ...
[07/03 15:54:09   1846s] Set min layer with default ( 2 )
[07/03 15:54:09   1846s] Set max layer with default ( 127 )
[07/03 15:54:09   1846s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:09   1846s] Min route layer (adjusted) = 2
[07/03 15:54:09   1846s] Max route layer (adjusted) = 7
[07/03 15:54:09   1847s] Set min layer with default ( 2 )
[07/03 15:54:09   1847s] Set max layer with default ( 127 )
[07/03 15:54:09   1847s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:09   1847s] Min route layer (adjusted) = 2
[07/03 15:54:09   1847s] Max route layer (adjusted) = 7
[07/03 15:54:09   1847s] DDP initSite1 nrRow 287 nrJob 287
[07/03 15:54:09   1847s] DDP markSite nrRow 287 nrJob 287
[07/03 15:54:09   1847s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/03 15:54:09   1847s] ** Cut row section cpu time 0:00:00.0.
[07/03 15:54:09   1847s]  ** Cut row section real time 0:00:00.0.
[07/03 15:54:09   1847s]    Spread Effort: high, pre-route mode, useDDP on.
[07/03 15:54:10   1849s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:01.0, mem=4613.7MB) @(0:30:51 - 0:30:53).
[07/03 15:54:10   1849s] Move report: preRPlace moves 34072 insts, mean move: 0.59 um, max move: 9.40 um 
[07/03 15:54:10   1849s] 	Max move on inst (grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_7/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_54_/g6): (999.63, 597.60) --> (995.72, 603.08)
[07/03 15:54:10   1849s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/03 15:54:11   1849s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4613.7M, EPOCH TIME: 1751572451.001963
[07/03 15:54:11   1849s] Tweakage: fix icg 1, fix clk 0.
[07/03 15:54:11   1849s] Tweakage: density cost 0, scale 0.4.
[07/03 15:54:11   1849s] Tweakage: activity cost 0, scale 1.0.
[07/03 15:54:11   1849s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4645.7M, EPOCH TIME: 1751572451.173267
[07/03 15:54:11   1849s] Cut to 3 partitions.
[07/03 15:54:11   1849s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4645.7M, EPOCH TIME: 1751572451.205787
[07/03 15:54:11   1849s] Tweakage perm 1963 insts, flip 12595 insts.
[07/03 15:54:11   1849s] Tweakage perm 218 insts, flip 585 insts.
[07/03 15:54:11   1850s] Tweakage perm 158 insts, flip 127 insts.
[07/03 15:54:12   1850s] Tweakage perm 15 insts, flip 11 insts.
[07/03 15:54:12   1851s] Tweakage perm 413 insts, flip 1919 insts.
[07/03 15:54:13   1852s] Tweakage perm 43 insts, flip 106 insts.
[07/03 15:54:13   1852s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:3.044, REAL:2.037, MEM:4645.7M, EPOCH TIME: 1751572453.242307
[07/03 15:54:13   1852s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:3.082, REAL:2.076, MEM:4645.7M, EPOCH TIME: 1751572453.249386
[07/03 15:54:13   1852s] Cleanup congestion map
[07/03 15:54:13   1852s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:3.241, REAL:2.286, MEM:4645.7M, EPOCH TIME: 1751572453.287629
[07/03 15:54:13   1852s] Move report: Congestion aware Tweak moves 3657 insts, mean move: 4.87 um, max move: 49.44 um 
[07/03 15:54:13   1852s] 	Max move on inst (cby_0__2_/mux_right_ipin_7/sg13g2_inv_4_0_): (634.28, 1158.74) --> (683.72, 1158.74)
[07/03 15:54:13   1852s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:03.2, real=0:00:03.0, mem=4645.7mb) @(0:30:53 - 0:30:56).
[07/03 15:54:13   1852s] Cleanup congestion map
[07/03 15:54:13   1852s] 
[07/03 15:54:13   1852s]  === Spiral for Logical I: (movable: 34072) ===
[07/03 15:54:13   1852s] 
[07/03 15:54:13   1852s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 15:54:15   1855s] 
[07/03 15:54:15   1855s]  Legalizing fenced HInst  with 8 physical insts
[07/03 15:54:15   1855s] 
[07/03 15:54:15   1855s]  Info: 0 filler has been deleted!
[07/03 15:54:15   1855s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 15:54:15   1855s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:02.0)
[07/03 15:54:15   1855s] [CPU] RefinePlace/Commit (cpu=0:00:01.8, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:54:15   1855s] [CPU] RefinePlace/Legalization (cpu=0:00:03.0, real=0:00:02.0, mem=4613.7MB) @(0:30:56 - 0:30:59).
[07/03 15:54:15   1855s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:54:15   1855s] Move report: Detail placement moves 34072 insts, mean move: 1.09 um, max move: 50.82 um 
[07/03 15:54:15   1855s] 	Max move on inst (cby_0__2_/mux_right_ipin_7/sg13g2_inv_4_0_): (634.06, 1157.58) --> (683.72, 1158.74)
[07/03 15:54:15   1855s] 	Runtime: CPU: 0:00:08.5 REAL: 0:00:06.0 MEM: 4613.7MB
[07/03 15:54:15   1855s] Statistics of distance of Instance movement in refine placement:
[07/03 15:54:15   1855s]   maximum (X+Y) =        50.82 um
[07/03 15:54:15   1855s]   inst (cby_0__2_/mux_right_ipin_7/sg13g2_inv_4_0_) with max move: (634.064, 1157.58) -> (683.72, 1158.74)
[07/03 15:54:15   1855s]   mean    (X+Y) =         1.09 um
[07/03 15:54:15   1855s] Summary Report:
[07/03 15:54:15   1855s] Instances move: 34072 (out of 34072 movable)
[07/03 15:54:15   1855s] Instances flipped: 0
[07/03 15:54:15   1855s] Mean displacement: 1.09 um
[07/03 15:54:15   1855s] Max displacement: 50.82 um (Instance: cby_0__2_/mux_right_ipin_7/sg13g2_inv_4_0_) (634.064, 1157.58) -> (683.72, 1158.74)
[07/03 15:54:15   1855s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/03 15:54:15   1855s] 	Violation at original loc: Overlapping with other instance
[07/03 15:54:15   1855s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:54:15   1855s] Total instances moved : 34072
[07/03 15:54:15   1855s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:8.473, REAL:5.777, MEM:4613.7M, EPOCH TIME: 1751572455.242477
[07/03 15:54:15   1855s] Total net bbox length = 9.087e+05 (4.467e+05 4.620e+05) (ext = 6.709e+04)
[07/03 15:54:15   1855s] Runtime: CPU: 0:00:08.7 REAL: 0:00:06.0 MEM: 4613.7MB
[07/03 15:54:15   1855s] [CPU] RefinePlace/total (cpu=0:00:08.7, real=0:00:06.0, mem=4613.7MB) @(0:30:51 - 0:30:59).
[07/03 15:54:15   1855s] *** Finished refinePlace (0:30:59 mem=4613.7M) ***
[07/03 15:54:15   1855s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.5
[07/03 15:54:15   1855s] OPERPROF:   Finished Refine-Place at level 2, CPU:8.759, REAL:6.124, MEM:4613.7M, EPOCH TIME: 1751572455.312077
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 50.82 um
RPlace-Summary:     Max move: inst cby_0__2_/mux_right_ipin_7/sg13g2_inv_4_0_ cell sg13g2_inv_1 loc (634.06, 1157.58) -> (683.72, 1158.74)
RPlace-Summary:     Average move dist: 1.09
RPlace-Summary:     Number of inst moved: 34072
RPlace-Summary:     Number of movable inst: 34072
[07/03 15:54:15   1855s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:54:15   1855s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4613.7M, EPOCH TIME: 1751572455.356818
[07/03 15:54:15   1855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:54:15   1855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:15   1855s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:15   1855s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:15   1855s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.234, REAL:0.228, MEM:4629.7M, EPOCH TIME: 1751572455.585058
[07/03 15:54:15   1855s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:9.274, REAL:6.676, MEM:4629.7M, EPOCH TIME: 1751572455.585557
[07/03 15:54:15   1855s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4629.7M, EPOCH TIME: 1751572455.590016
[07/03 15:54:15   1855s] Starting Early Global Route congestion estimation: mem = 4629.7M
[07/03 15:54:15   1855s] (I)      Initializing eGR engine (regular)
[07/03 15:54:15   1855s] Set min layer with default ( 2 )
[07/03 15:54:15   1855s] Set max layer with default ( 127 )
[07/03 15:54:15   1855s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:15   1855s] Min route layer (adjusted) = 2
[07/03 15:54:15   1855s] Max route layer (adjusted) = 7
[07/03 15:54:15   1855s] (I)      clean place blk overflow:
[07/03 15:54:15   1855s] (I)      H : enabled 1.00 0
[07/03 15:54:15   1855s] (I)      V : enabled 1.00 0
[07/03 15:54:15   1855s] (I)      Initializing eGR engine (regular)
[07/03 15:54:15   1855s] Set min layer with default ( 2 )
[07/03 15:54:15   1855s] Set max layer with default ( 127 )
[07/03 15:54:15   1855s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:15   1855s] Min route layer (adjusted) = 2
[07/03 15:54:15   1855s] Max route layer (adjusted) = 7
[07/03 15:54:15   1855s] (I)      clean place blk overflow:
[07/03 15:54:15   1855s] (I)      H : enabled 1.00 0
[07/03 15:54:15   1855s] (I)      V : enabled 1.00 0
[07/03 15:54:15   1855s] (I)      Started Early Global Route kernel ( Curr Mem: 4.19 MB )
[07/03 15:54:15   1855s] (I)      Running eGR Regular flow
[07/03 15:54:15   1855s] (I)      # wire layers (front) : 8
[07/03 15:54:15   1855s] (I)      # wire layers (back)  : 0
[07/03 15:54:15   1855s] (I)      min wire layer : 1
[07/03 15:54:15   1855s] (I)      max wire layer : 7
[07/03 15:54:15   1855s] (I)      # cut layers (front) : 7
[07/03 15:54:15   1855s] (I)      # cut layers (back)  : 0
[07/03 15:54:15   1855s] (I)      min cut layer : 1
[07/03 15:54:15   1855s] (I)      max cut layer : 6
[07/03 15:54:15   1855s] (I)      ================================= Layers =================================
[07/03 15:54:15   1855s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:15   1855s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:54:15   1855s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:15   1855s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:54:15   1855s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:54:15   1855s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:54:15   1855s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:54:15   1855s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:54:15   1855s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:54:15   1855s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:54:15   1855s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:54:15   1855s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:54:15   1855s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:54:15   1855s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:54:15   1855s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:54:15   1855s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:54:15   1855s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:54:15   1855s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:54:15   1855s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:15   1855s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:54:15   1855s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:54:15   1855s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:54:15   1855s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:54:15   1855s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:15   1855s] (I)      Started Import and model ( Curr Mem: 4.19 MB )
[07/03 15:54:16   1856s] (I)      == Non-default Options ==
[07/03 15:54:16   1856s] (I)      Maximum routing layer                              : 7
[07/03 15:54:16   1856s] (I)      Top routing layer                                  : 7
[07/03 15:54:16   1856s] (I)      Number of threads                                  : 2
[07/03 15:54:16   1856s] (I)      Route tie net to shape                             : auto
[07/03 15:54:16   1856s] (I)      Use non-blocking free Dbs wires                    : false
[07/03 15:54:16   1856s] (I)      Method to set GCell size                           : row
[07/03 15:54:16   1856s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:54:16   1856s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:54:16   1856s] (I)      ============== Pin Summary ==============
[07/03 15:54:16   1856s] (I)      +-------+--------+---------+------------+
[07/03 15:54:16   1856s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:54:16   1856s] (I)      +-------+--------+---------+------------+
[07/03 15:54:16   1856s] (I)      |     1 | 115467 |   95.32 |        Pin |
[07/03 15:54:16   1856s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 15:54:16   1856s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:54:16   1856s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:54:16   1856s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:54:16   1856s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:54:16   1856s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:54:16   1856s] (I)      +-------+--------+---------+------------+
[07/03 15:54:16   1856s] (I)      Custom ignore net properties:
[07/03 15:54:16   1856s] (I)      1 : NotLegal
[07/03 15:54:16   1856s] (I)      Default ignore net properties:
[07/03 15:54:16   1856s] (I)      1 : Special
[07/03 15:54:16   1856s] (I)      2 : Analog
[07/03 15:54:16   1856s] (I)      3 : Fixed
[07/03 15:54:16   1856s] (I)      4 : Skipped
[07/03 15:54:16   1856s] (I)      5 : MixedSignal
[07/03 15:54:16   1856s] (I)      Prerouted net properties:
[07/03 15:54:16   1856s] (I)      1 : NotLegal
[07/03 15:54:16   1856s] (I)      2 : Special
[07/03 15:54:16   1856s] (I)      3 : Analog
[07/03 15:54:16   1856s] (I)      4 : Fixed
[07/03 15:54:16   1856s] (I)      5 : Skipped
[07/03 15:54:16   1856s] (I)      6 : MixedSignal
[07/03 15:54:16   1856s] [NR-eGR] Early global route reroute all routable nets
[07/03 15:54:16   1856s] (I)      Use row-based GCell size
[07/03 15:54:16   1856s] (I)      Use row-based GCell align
[07/03 15:54:16   1856s] (I)      layer 0 area = 90000
[07/03 15:54:16   1856s] (I)      layer 1 area = 144000
[07/03 15:54:16   1856s] (I)      layer 2 area = 144000
[07/03 15:54:16   1856s] (I)      layer 3 area = 144000
[07/03 15:54:16   1856s] (I)      layer 4 area = 144000
[07/03 15:54:16   1856s] (I)      layer 5 area = 0
[07/03 15:54:16   1856s] (I)      layer 6 area = 0
[07/03 15:54:16   1856s] (I)      GCell unit size   : 3780
[07/03 15:54:16   1856s] (I)      GCell multiplier  : 1
[07/03 15:54:16   1856s] (I)      GCell row height  : 3780
[07/03 15:54:16   1856s] (I)      Actual row height : 3780
[07/03 15:54:16   1856s] (I)      GCell align ref   : 425480 425420
[07/03 15:54:16   1856s] [NR-eGR] Track table information for default rule: 
[07/03 15:54:16   1856s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:54:16   1856s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:54:16   1856s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:54:16   1856s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:54:16   1856s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:54:16   1856s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:54:16   1856s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:54:16   1856s] (I)      ================ Default via =================
[07/03 15:54:16   1856s] (I)      +---+-------------------+--------------------+
[07/03 15:54:16   1856s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:54:16   1856s] (I)      +---+-------------------+--------------------+
[07/03 15:54:16   1856s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:54:16   1856s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:54:16   1856s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:54:16   1856s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:54:16   1856s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:54:16   1856s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:54:16   1856s] (I)      +---+-------------------+--------------------+
[07/03 15:54:16   1856s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:54:16   1856s] (I)      Read 29480 PG shapes from cache
[07/03 15:54:16   1856s] [NR-eGR] Read 0 clock shapes
[07/03 15:54:16   1856s] [NR-eGR] Read 0 other shapes
[07/03 15:54:16   1856s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:54:16   1856s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:54:16   1856s] [NR-eGR] #Instance Blockages : 26000
[07/03 15:54:16   1856s] [NR-eGR] #PG Blockages       : 29480
[07/03 15:54:16   1856s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:54:16   1856s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:54:16   1856s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:54:16   1856s] [NR-eGR] #Other Blockages    : 0
[07/03 15:54:16   1856s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:54:16   1856s] [NR-eGR] #prerouted nets         : 2
[07/03 15:54:16   1856s] [NR-eGR] #prerouted special nets : 0
[07/03 15:54:16   1856s] [NR-eGR] #prerouted wires        : 17851
[07/03 15:54:16   1856s] [NR-eGR] Read 34206 nets ( ignored 2 )
[07/03 15:54:16   1856s] (I)        Front-side 34206 ( ignored 2 )
[07/03 15:54:16   1856s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:54:16   1856s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:54:16   1856s] (I)      handle routing halo
[07/03 15:54:16   1856s] (I)      Reading macro buffers
[07/03 15:54:16   1856s] (I)      Number of macro buffers: 0
[07/03 15:54:16   1856s] (I)      early_global_route_priority property id does not exist.
[07/03 15:54:16   1856s] (I)      Read Num Blocks=55480  Num Prerouted Wires=17851  Num CS=0
[07/03 15:54:16   1856s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 13713
[07/03 15:54:16   1856s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 3993
[07/03 15:54:16   1856s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 135
[07/03 15:54:16   1856s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 10
[07/03 15:54:16   1856s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:54:16   1856s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:54:16   1856s] (I)      Number of ignored nets                =      2
[07/03 15:54:16   1856s] (I)      Number of connected nets              =      0
[07/03 15:54:16   1856s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/03 15:54:16   1856s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:54:16   1856s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:54:16   1856s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:54:16   1856s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:54:16   1856s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:54:16   1856s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:54:16   1856s] (I)      Ndr track 0 does not exist
[07/03 15:54:16   1856s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:54:16   1856s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:54:16   1856s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:54:16   1856s] (I)      Site width          :   480  (dbu)
[07/03 15:54:16   1856s] (I)      Row height          :  3780  (dbu)
[07/03 15:54:16   1856s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:54:16   1856s] (I)      GCell width         :  3780  (dbu)
[07/03 15:54:16   1856s] (I)      GCell height        :  3780  (dbu)
[07/03 15:54:16   1856s] (I)      Grid                :   491   512     7
[07/03 15:54:16   1856s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:54:16   1856s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:54:16   1856s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:54:16   1856s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:54:16   1856s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:54:16   1856s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:54:16   1856s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:54:16   1856s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:54:16   1856s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:54:16   1856s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:54:16   1856s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:54:16   1856s] (I)      --------------------------------------------------------
[07/03 15:54:16   1856s] 
[07/03 15:54:16   1856s] [NR-eGR] ============ Routing rule table ============
[07/03 15:54:16   1856s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34140
[07/03 15:54:16   1856s] [NR-eGR] ========================================
[07/03 15:54:16   1856s] [NR-eGR] 
[07/03 15:54:16   1856s] (I)      ==== NDR : (Default) ====
[07/03 15:54:16   1856s] (I)      +--------------+--------+
[07/03 15:54:16   1856s] (I)      |           ID |      0 |
[07/03 15:54:16   1856s] (I)      |      Default |    yes |
[07/03 15:54:16   1856s] (I)      |  Clk Special |     no |
[07/03 15:54:16   1856s] (I)      | Hard spacing |     no |
[07/03 15:54:16   1856s] (I)      |    NDR track | (none) |
[07/03 15:54:16   1856s] (I)      |      NDR via | (none) |
[07/03 15:54:16   1856s] (I)      |  Extra space |      0 |
[07/03 15:54:16   1856s] (I)      |      Shields |      0 |
[07/03 15:54:16   1856s] (I)      |   Demand (H) |      1 |
[07/03 15:54:16   1856s] (I)      |   Demand (V) |      1 |
[07/03 15:54:16   1856s] (I)      |        #Nets |  34140 |
[07/03 15:54:16   1856s] (I)      +--------------+--------+
[07/03 15:54:16   1856s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:54:16   1856s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:54:16   1856s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:54:16   1856s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:54:16   1856s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:54:16   1856s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:54:16   1856s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:54:16   1856s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:54:16   1856s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:54:16   1856s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:54:16   1856s] (I)      =============== Blocked Tracks ===============
[07/03 15:54:16   1856s] (I)      +-------+---------+----------+---------------+
[07/03 15:54:16   1856s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:54:16   1856s] (I)      +-------+---------+----------+---------------+
[07/03 15:54:16   1856s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:54:16   1856s] (I)      |     2 | 2262528 |   980400 |        43.33% |
[07/03 15:54:16   1856s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 15:54:16   1856s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 15:54:16   1856s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 15:54:16   1856s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 15:54:16   1856s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 15:54:16   1856s] (I)      +-------+---------+----------+---------------+
[07/03 15:54:16   1856s] (I)      Finished Import and model ( CPU: 0.85 sec, Real: 0.92 sec, Curr Mem: 4.23 MB )
[07/03 15:54:16   1856s] (I)      Reset routing kernel
[07/03 15:54:16   1856s] (I)      Started Global Routing ( Curr Mem: 4.23 MB )
[07/03 15:54:16   1856s] (I)      totalPins=110272  totalGlobalPin=107169 (97.19%)
[07/03 15:54:16   1856s] (I)      ================== Net Group Info ===================
[07/03 15:54:16   1856s] (I)      +----+----------------+--------------+--------------+
[07/03 15:54:16   1856s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:54:16   1856s] (I)      +----+----------------+--------------+--------------+
[07/03 15:54:16   1856s] (I)      |  1 |          34140 |    Metal2(2) | TopMetal2(7) |
[07/03 15:54:16   1856s] (I)      +----+----------------+--------------+--------------+
[07/03 15:54:16   1856s] (I)      total 2D Cap : 4280108 = (2443760 H, 1836348 V)
[07/03 15:54:16   1856s] (I)      total 2D Demand : 27313 = (16139 H, 11174 V)
[07/03 15:54:16   1856s] (I)      init route region map
[07/03 15:54:16   1856s] (I)      #blocked GCells = 74401
[07/03 15:54:16   1856s] (I)      #regions = 1031
[07/03 15:54:16   1856s] (I)      init safety region map
[07/03 15:54:16   1856s] (I)      #blocked GCells = 74401
[07/03 15:54:16   1856s] (I)      #regions = 1031
[07/03 15:54:16   1856s] (I)      Adjusted 0 GCells for pin access
[07/03 15:54:16   1856s] [NR-eGR] Layer group 1: route 34140 net(s) in layer range [2, 7]
[07/03 15:54:16   1856s] (I)      
[07/03 15:54:16   1856s] (I)      ============  Phase 1a Route ============
[07/03 15:54:17   1857s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 55
[07/03 15:54:17   1857s] (I)      Usage: 310868 = (159855 H, 151013 V) = (6.54% H, 8.22% V) = (6.043e+05um H, 5.708e+05um V)
[07/03 15:54:17   1857s] (I)      
[07/03 15:54:17   1857s] (I)      ============  Phase 1b Route ============
[07/03 15:54:17   1857s] (I)      Usage: 310878 = (159854 H, 151024 V) = (6.54% H, 8.22% V) = (6.042e+05um H, 5.709e+05um V)
[07/03 15:54:17   1857s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 1.175119e+06um
[07/03 15:54:17   1857s] (I)      Congestion metric : 0.00%H 0.48%V, 0.48%HV
[07/03 15:54:17   1857s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:54:17   1857s] (I)      
[07/03 15:54:17   1857s] (I)      ============  Phase 1c Route ============
[07/03 15:54:17   1857s] (I)      Level2 Grid: 99 x 103
[07/03 15:54:17   1857s] (I)      Usage: 310915 = (159888 H, 151027 V) = (6.54% H, 8.22% V) = (6.044e+05um H, 5.709e+05um V)
[07/03 15:54:17   1857s] (I)      
[07/03 15:54:17   1857s] (I)      ============  Phase 1d Route ============
[07/03 15:54:17   1857s] (I)      Usage: 310928 = (159900 H, 151028 V) = (6.54% H, 8.22% V) = (6.044e+05um H, 5.709e+05um V)
[07/03 15:54:17   1857s] (I)      
[07/03 15:54:17   1857s] (I)      ============  Phase 1e Route ============
[07/03 15:54:17   1857s] (I)      Usage: 310928 = (159900 H, 151028 V) = (6.54% H, 8.22% V) = (6.044e+05um H, 5.709e+05um V)
[07/03 15:54:17   1857s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.175308e+06um
[07/03 15:54:17   1857s] (I)      
[07/03 15:54:17   1857s] (I)      ============  Phase 1l Route ============
[07/03 15:54:18   1858s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 15:54:18   1858s] (I)      Layer  2:    1311919    171784         0      839655     1418265    (37.19%) 
[07/03 15:54:18   1858s] (I)      Layer  3:     865152    138531       150     1019427      956419    (51.59%) 
[07/03 15:54:18   1858s] (I)      Layer  4:    1003995     42968         3     1151892     1106028    (51.02%) 
[07/03 15:54:18   1858s] (I)      Layer  5:     864534     23482       190     1019789      956056    (51.61%) 
[07/03 15:54:18   1858s] (I)      Layer  6:     137303        43        35      176887      112237    (61.18%) 
[07/03 15:54:18   1858s] (I)      Layer  7:     116908        23        11      124626      112476    (52.56%) 
[07/03 15:54:18   1858s] (I)      Total:       4299811    376831       389     4332272     4661479    (48.17%) 
[07/03 15:54:18   1858s] (I)      
[07/03 15:54:18   1858s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:54:18   1858s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[07/03 15:54:18   1858s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[07/03 15:54:18   1858s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-15)    OverCon
[07/03 15:54:18   1858s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/03 15:54:18   1858s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:54:18   1858s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:54:18   1858s] [NR-eGR]  Metal3 ( 3)        57( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[07/03 15:54:18   1858s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:54:18   1858s] [NR-eGR]  Metal5 ( 5)        48( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[07/03 15:54:18   1858s] [NR-eGR] TopMetal1 ( 6)         3( 0.00%)         0( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.01%) 
[07/03 15:54:18   1858s] [NR-eGR] TopMetal2 ( 7)         6( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[07/03 15:54:18   1858s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/03 15:54:18   1858s] [NR-eGR]        Total       115( 0.02%)         0( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.02%) 
[07/03 15:54:18   1858s] [NR-eGR] 
[07/03 15:54:18   1858s] (I)      Finished Global Routing ( CPU: 1.82 sec, Real: 1.46 sec, Curr Mem: 4.25 MB )
[07/03 15:54:18   1858s] (I)      Updating congestion map
[07/03 15:54:18   1858s] (I)      total 2D Cap : 4310595 = (2459932 H, 1850663 V)
[07/03 15:54:18   1858s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 15:54:18   1858s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.85 sec, Real: 2.56 sec, Curr Mem: 4.24 MB )
[07/03 15:54:18   1858s] Early Global Route congestion estimation runtime: 2.63 seconds, mem = 4629.7M
[07/03 15:54:18   1858s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.908, REAL:2.628, MEM:4629.7M, EPOCH TIME: 1751572458.218037
[07/03 15:54:18   1858s] OPERPROF: Starting HotSpotCal at level 1, MEM:4629.7M, EPOCH TIME: 1751572458.218172
[07/03 15:54:18   1858s] [hotspot] +------------+---------------+---------------+
[07/03 15:54:18   1858s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 15:54:18   1858s] [hotspot] +------------+---------------+---------------+
[07/03 15:54:18   1858s] [hotspot] | normalized |          0.00 |          0.00 |
[07/03 15:54:18   1858s] [hotspot] +------------+---------------+---------------+
[07/03 15:54:18   1858s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 15:54:18   1858s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 15:54:18   1858s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.065, MEM:4645.7M, EPOCH TIME: 1751572458.283660
[07/03 15:54:18   1858s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4645.7M, EPOCH TIME: 1751572458.284153
[07/03 15:54:18   1858s] Starting Early Global Route wiring: mem = 4645.7M
[07/03 15:54:18   1858s] (I)      Running track assignment and export wires
[07/03 15:54:18   1858s] (I)      Delete wires for 34140 nets 
[07/03 15:54:18   1858s] (I)      ============= Track Assignment ============
[07/03 15:54:18   1858s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.26 MB )
[07/03 15:54:18   1858s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 15:54:18   1858s] (I)      Run Multi-thread track assignment
[07/03 15:54:18   1859s] (I)      Finished Track Assignment (2T) ( CPU: 0.79 sec, Real: 0.43 sec, Curr Mem: 4.27 MB )
[07/03 15:54:18   1859s] (I)      Started Export ( Curr Mem: 4.27 MB )
[07/03 15:54:19   1859s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 15:54:19   1859s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/03 15:54:19   1859s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:54:19   1860s] [NR-eGR]                    Length (um)    Vias 
[07/03 15:54:19   1860s] [NR-eGR] ---------------------------------------
[07/03 15:54:19   1860s] [NR-eGR]  Metal1     (1V)             0  110070 
[07/03 15:54:19   1860s] [NR-eGR]  Metal2     (2H)        498002  174212 
[07/03 15:54:19   1860s] [NR-eGR]  Metal3     (3V)        530775    8243 
[07/03 15:54:19   1860s] [NR-eGR]  Metal4     (4H)        155572    3219 
[07/03 15:54:19   1860s] [NR-eGR]  Metal5     (5V)         86722      24 
[07/03 15:54:19   1860s] [NR-eGR]  TopMetal1  (6H)            19       8 
[07/03 15:54:19   1860s] [NR-eGR]  TopMetal2  (7V)            98       0 
[07/03 15:54:19   1860s] [NR-eGR] ---------------------------------------
[07/03 15:54:19   1860s] [NR-eGR]             Total      1271189  295776 
[07/03 15:54:19   1860s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:54:19   1860s] [NR-eGR] Total half perimeter of net bounding box: 908697um
[07/03 15:54:19   1860s] [NR-eGR] Total length: 1271189um, number of vias: 295776
[07/03 15:54:19   1860s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:54:19   1860s] (I)      == Layer wire length by net rule ==
[07/03 15:54:19   1860s] (I)                           Default 
[07/03 15:54:19   1860s] (I)      -----------------------------
[07/03 15:54:19   1860s] (I)       Metal1     (1V)         0um 
[07/03 15:54:19   1860s] (I)       Metal2     (2H)    498002um 
[07/03 15:54:19   1860s] (I)       Metal3     (3V)    530775um 
[07/03 15:54:19   1860s] (I)       Metal4     (4H)    155572um 
[07/03 15:54:19   1860s] (I)       Metal5     (5V)     86722um 
[07/03 15:54:19   1860s] (I)       TopMetal1  (6H)        19um 
[07/03 15:54:19   1860s] (I)       TopMetal2  (7V)        98um 
[07/03 15:54:19   1860s] (I)      -----------------------------
[07/03 15:54:19   1860s] (I)                  Total  1271189um 
[07/03 15:54:19   1860s] (I)      == Layer via count by net rule ==
[07/03 15:54:19   1860s] (I)                         Default 
[07/03 15:54:19   1860s] (I)      ---------------------------
[07/03 15:54:19   1860s] (I)       Metal1     (1V)    110070 
[07/03 15:54:19   1860s] (I)       Metal2     (2H)    174212 
[07/03 15:54:19   1860s] (I)       Metal3     (3V)      8243 
[07/03 15:54:19   1860s] (I)       Metal4     (4H)      3219 
[07/03 15:54:19   1860s] (I)       Metal5     (5V)        24 
[07/03 15:54:19   1860s] (I)       TopMetal1  (6H)         8 
[07/03 15:54:19   1860s] (I)       TopMetal2  (7V)         0 
[07/03 15:54:19   1860s] (I)      ---------------------------
[07/03 15:54:19   1860s] (I)                  Total   295776 
[07/03 15:54:19   1860s] (I)      Finished Export ( CPU: 1.17 sec, Real: 1.00 sec, Curr Mem: 4.22 MB )
[07/03 15:54:19   1860s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 15:54:19   1860s] (I)      Global routing data unavailable, rerun eGR
[07/03 15:54:19   1860s] (I)      Initializing eGR engine (regular)
[07/03 15:54:19   1860s] Set min layer with default ( 2 )
[07/03 15:54:19   1860s] Set max layer with default ( 127 )
[07/03 15:54:19   1860s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:19   1860s] Min route layer (adjusted) = 2
[07/03 15:54:19   1860s] Max route layer (adjusted) = 7
[07/03 15:54:20   1860s] (I)      clean place blk overflow:
[07/03 15:54:20   1860s] (I)      H : enabled 1.00 0
[07/03 15:54:20   1860s] (I)      V : enabled 1.00 0
[07/03 15:54:20   1860s] Early Global Route wiring runtime: 1.72 seconds, mem = 4636.2M
[07/03 15:54:20   1860s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.175, REAL:1.724, MEM:4636.2M, EPOCH TIME: 1751572460.007710
[07/03 15:54:20   1860s] SKP cleared!
[07/03 15:54:20   1860s] 
[07/03 15:54:20   1860s] *** Finished incrementalPlace (cpu=0:03:41, real=0:02:12)***
[07/03 15:54:20   1861s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4572.2M, EPOCH TIME: 1751572460.345286
[07/03 15:54:20   1861s] Deleting eGR PG blockage cache
[07/03 15:54:20   1861s] Disable eGR PG blockage caching
[07/03 15:54:20   1861s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.001, MEM:4572.2M, EPOCH TIME: 1751572460.346431
[07/03 15:54:20   1861s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:03:41.1/0:02:12.4 (1.7), totSession cpu/real = 0:31:05.1/0:36:09.2 (0.9), mem = 4572.2M
[07/03 15:54:20   1861s] 
[07/03 15:54:20   1861s] =============================================================================================
[07/03 15:54:20   1861s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.14-s088_1
[07/03 15:54:20   1861s] =============================================================================================
[07/03 15:54:20   1861s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:54:20   1861s] ---------------------------------------------------------------------------------------------
[07/03 15:54:20   1861s] [ RefinePlace            ]      1   0:00:06.2  (   4.7 % )     0:00:06.2 /  0:00:08.8    1.4
[07/03 15:54:20   1861s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    0.9
[07/03 15:54:20   1861s] [ ExtractRC              ]      1   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[07/03 15:54:20   1861s] [ FullDelayCalc          ]      1   0:00:14.9  (  11.3 % )     0:00:15.7 /  0:00:27.1    1.7
[07/03 15:54:20   1861s] [ TimingUpdate           ]      3   0:00:04.0  (   3.0 % )     0:00:04.0 /  0:00:06.5    1.6
[07/03 15:54:20   1861s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[07/03 15:54:20   1861s] [ MISC                   ]          0:01:46.3  (  80.2 % )     0:01:46.3 /  0:02:58.4    1.7
[07/03 15:54:20   1861s] ---------------------------------------------------------------------------------------------
[07/03 15:54:20   1861s]  IncrReplace #1 TOTAL               0:02:12.4  ( 100.0 % )     0:02:12.4 /  0:03:41.1    1.7
[07/03 15:54:20   1861s] ---------------------------------------------------------------------------------------------
[07/03 15:54:20   1861s]     Congestion Repair done. (took cpu=0:03:41 real=0:02:13)
[07/03 15:54:20   1861s]   CCOpt: Starting congestion repair using flow wrapper done.
[07/03 15:54:20   1861s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:54:20   1861s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:54:20   1861s] OPERPROF: Starting DPlace-Init at level 1, MEM:4572.2M, EPOCH TIME: 1751572460.977325
[07/03 15:54:20   1861s] Processing tracks to init pin-track alignment.
[07/03 15:54:20   1861s] z: 1, totalTracks: 1
[07/03 15:54:20   1861s] z: 3, totalTracks: 1
[07/03 15:54:20   1861s] z: 5, totalTracks: 1
[07/03 15:54:20   1861s] z: 7, totalTracks: 1
[07/03 15:54:20   1861s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:54:21   1861s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4572.2M, EPOCH TIME: 1751572461.058688
[07/03 15:54:21   1861s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:21   1861s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:21   1861s] 
[07/03 15:54:21   1861s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:54:21   1861s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:54:21   1861s] OPERPROF:     Starting CMU at level 3, MEM:4572.2M, EPOCH TIME: 1751572461.150914
[07/03 15:54:21   1861s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4572.2M, EPOCH TIME: 1751572461.156337
[07/03 15:54:21   1861s] 
[07/03 15:54:21   1861s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:54:21   1861s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.108, REAL:0.106, MEM:4572.2M, EPOCH TIME: 1751572461.164910
[07/03 15:54:21   1861s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4572.2M, EPOCH TIME: 1751572461.165076
[07/03 15:54:21   1861s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4572.2M, EPOCH TIME: 1751572461.165219
[07/03 15:54:21   1861s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4572.2MB).
[07/03 15:54:21   1861s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.192, REAL:0.199, MEM:4572.2M, EPOCH TIME: 1751572461.176359
[07/03 15:54:21   1861s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:03:47 real=0:02:19)
[07/03 15:54:21   1861s]   Leaving CCOpt scope - extractRC...
[07/03 15:54:21   1861s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/03 15:54:21   1861s] Extraction called for design 'fpga_top' of instances=34156 and nets=59344 using extraction engine 'preRoute' .
[07/03 15:54:21   1861s] PreRoute RC Extraction called for design fpga_top.
[07/03 15:54:21   1861s] RC Extraction called in multi-corner(2) mode.
[07/03 15:54:21   1861s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 15:54:21   1861s] Type 'man IMPEXT-6197' for more detail.
[07/03 15:54:21   1861s] RCMode: PreRoute
[07/03 15:54:21   1861s]       RC Corner Indexes            0       1   
[07/03 15:54:21   1861s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 15:54:21   1861s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 15:54:21   1861s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 15:54:21   1861s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 15:54:21   1861s] Shrink Factor                : 1.00000
[07/03 15:54:21   1861s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 15:54:21   1861s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 15:54:21   1862s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:54:21   1862s] eee: pegSigSF=1.070000
[07/03 15:54:21   1862s] Initializing multi-corner resistance tables ...
[07/03 15:54:21   1862s] eee: Grid unit RC data computation started
[07/03 15:54:21   1862s] eee: Grid unit RC data computation completed
[07/03 15:54:21   1862s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:54:21   1862s] eee: l=2 avDens=0.142596 usedTrk=13394.552771 availTrk=93933.689278 sigTrk=13394.552771
[07/03 15:54:21   1862s] eee: l=3 avDens=0.131597 usedTrk=16106.061167 availTrk=122389.210679 sigTrk=16106.061167
[07/03 15:54:21   1862s] eee: l=4 avDens=0.046856 usedTrk=6137.302999 availTrk=130980.967353 sigTrk=6137.302999
[07/03 15:54:21   1862s] eee: l=5 avDens=0.042879 usedTrk=4360.094235 availTrk=101683.718940 sigTrk=4360.094235
[07/03 15:54:21   1862s] eee: l=6 avDens=0.195658 usedTrk=2195.346509 availTrk=11220.323290 sigTrk=2195.346509
[07/03 15:54:21   1862s] eee: l=7 avDens=0.132726 usedTrk=2072.553375 availTrk=15615.276942 sigTrk=2072.553375
[07/03 15:54:21   1862s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:54:21   1862s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:54:21   1862s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.300105 uaWl=1.000000 uaWlH=0.194700 aWlH=0.000000 lMod=0 pMax=0.831400 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:54:21   1862s] eee: NetCapCache creation started. (Current Mem: 4572.188M) 
[07/03 15:54:22   1862s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  Curr Mem: 4572.188M) 
[07/03 15:54:22   1862s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:54:22   1862s] eee: Metal Layers Info:
[07/03 15:54:22   1862s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:54:22   1862s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:54:22   1862s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:54:22   1862s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:54:22   1862s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:54:22   1862s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:54:22   1862s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:54:22   1862s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:54:22   1862s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:54:22   1862s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:54:22   1862s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:54:22   1862s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:54:22   1862s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:54:22   1862s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:54:22   1862s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4572.188M)
[07/03 15:54:22   1862s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/03 15:54:22   1862s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:01.2)
[07/03 15:54:22   1862s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/03 15:54:22   1862s] End AAE Lib Interpolated Model. (MEM=1569.105469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:54:22   1862s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/03 15:54:22   1863s]   Clock DAG hash after clustering cong repair call: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:22   1863s]   CTS services accumulated run-time stats after clustering cong repair call:
[07/03 15:54:22   1863s]     delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:22   1863s]     steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:22   1863s]   Clock DAG stats after clustering cong repair call:
[07/03 15:54:22   1863s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:22   1863s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:22   1863s]     misc counts      : r=2, pp=0, mci=0
[07/03 15:54:22   1863s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:22   1863s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:22   1863s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:22   1863s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:22   1863s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:22   1863s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:22   1863s]   Clock DAG net violations after clustering cong repair call:
[07/03 15:54:22   1863s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:22   1863s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[07/03 15:54:22   1863s]     Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:22   1863s]   Primary reporting skew groups after clustering cong repair call:
[07/03 15:54:22   1863s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:23   1863s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:23   1863s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:23   1863s]   Skew group summary after clustering cong repair call:
[07/03 15:54:23   1863s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:23   1863s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:23   1863s]   CongRepair After Initial Clustering done. (took cpu=0:03:48 real=0:02:21)
[07/03 15:54:23   1863s]   Stage::Clustering done. (took cpu=0:03:56 real=0:02:28)
[07/03 15:54:23   1863s]   Stage::DRV Fixing...
[07/03 15:54:23   1863s]   Fixing clock tree slew time and max cap violations...
[07/03 15:54:23   1863s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:23   1863s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[07/03 15:54:23   1863s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:23   1863s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:23   1863s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/03 15:54:23   1863s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:23   1863s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[07/03 15:54:23   1863s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:23   1863s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:23   1863s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[07/03 15:54:23   1863s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:23   1863s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:23   1863s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:23   1863s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:23   1863s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:23   1863s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:23   1863s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:23   1863s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:23   1863s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:23   1863s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[07/03 15:54:23   1863s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:23   1863s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[07/03 15:54:23   1863s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:23   1863s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[07/03 15:54:23   1863s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:23   1863s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:23   1863s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:23   1863s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[07/03 15:54:23   1863s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:23   1863s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:23   1863s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:23   1863s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.4 real=0:00:00.5)
[07/03 15:54:23   1863s]   Fixing clock tree slew time and max cap violations - detailed pass...
[07/03 15:54:23   1863s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:23   1863s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/03 15:54:23   1863s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:23   1863s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:23   1863s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/03 15:54:23   1864s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:23   1864s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/03 15:54:23   1864s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:23   1864s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:23   1864s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/03 15:54:23   1864s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:23   1864s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:23   1864s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:23   1864s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:23   1864s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:23   1864s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:23   1864s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:23   1864s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:23   1864s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:23   1864s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/03 15:54:23   1864s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:23   1864s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/03 15:54:23   1864s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:23   1864s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/03 15:54:24   1864s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:24   1864s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:24   1864s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:24   1864s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/03 15:54:24   1864s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:24   1864s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:24   1864s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:24   1864s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.5 real=0:00:00.7)
[07/03 15:54:24   1864s]   Stage::DRV Fixing done. (took cpu=0:00:01.0 real=0:00:01.2)
[07/03 15:54:24   1864s]   Stage::Insertion Delay Reduction...
[07/03 15:54:24   1864s]   Removing unnecessary root buffering...
[07/03 15:54:24   1864s]     Clock DAG hash before 'Removing unnecessary root buffering': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:24   1864s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[07/03 15:54:24   1864s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:24   1864s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:24   1864s]     Clock DAG hash after 'Removing unnecessary root buffering': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:24   1864s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[07/03 15:54:24   1864s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:24   1864s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:24   1864s]     Clock DAG stats after 'Removing unnecessary root buffering':
[07/03 15:54:24   1864s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:24   1864s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:24   1864s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:24   1864s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:24   1864s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:24   1864s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:24   1864s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:24   1864s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:24   1864s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:24   1864s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[07/03 15:54:24   1864s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:24   1864s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[07/03 15:54:24   1864s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:24   1864s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[07/03 15:54:24   1864s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:24   1864s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:24   1864s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:24   1864s]     Skew group summary after 'Removing unnecessary root buffering':
[07/03 15:54:24   1864s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:24   1864s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:24   1864s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:24   1864s]   Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.4)
[07/03 15:54:24   1864s]   Removing unconstrained drivers...
[07/03 15:54:24   1864s]     Clock DAG hash before 'Removing unconstrained drivers': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:24   1864s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[07/03 15:54:24   1864s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:24   1864s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:24   1864s]     Clock DAG hash after 'Removing unconstrained drivers': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:24   1864s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[07/03 15:54:24   1864s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:24   1864s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:24   1864s]     Clock DAG stats after 'Removing unconstrained drivers':
[07/03 15:54:24   1864s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:24   1864s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:24   1864s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:24   1864s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:24   1864s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:24   1864s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:24   1864s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:24   1864s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:24   1864s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:24   1864s]     Clock DAG net violations after 'Removing unconstrained drivers':
[07/03 15:54:24   1864s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:24   1864s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[07/03 15:54:24   1864s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:24   1864s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[07/03 15:54:24   1864s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:25   1865s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:25   1865s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:25   1865s]     Skew group summary after 'Removing unconstrained drivers':
[07/03 15:54:25   1865s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:25   1865s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:25   1865s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:25   1865s]   Removing unconstrained drivers done. (took cpu=0:00:00.3 real=0:00:00.4)
[07/03 15:54:25   1865s]   Reducing insertion delay 1...
[07/03 15:54:25   1865s]     Clock DAG hash before 'Reducing insertion delay 1': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:25   1865s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[07/03 15:54:25   1865s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:25   1865s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:25   1865s]     Clock DAG hash after 'Reducing insertion delay 1': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:25   1865s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[07/03 15:54:25   1865s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:25   1865s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:25   1865s]     Clock DAG stats after 'Reducing insertion delay 1':
[07/03 15:54:25   1865s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:25   1865s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:25   1865s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:25   1865s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:25   1865s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:25   1865s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:25   1865s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:25   1865s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:25   1865s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:25   1865s]     Clock DAG net violations after 'Reducing insertion delay 1':
[07/03 15:54:25   1865s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:25   1865s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[07/03 15:54:25   1865s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:25   1865s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[07/03 15:54:25   1865s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:25   1865s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:25   1865s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:25   1865s]     Skew group summary after 'Reducing insertion delay 1':
[07/03 15:54:25   1865s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:25   1865s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:25   1865s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:25   1865s]   Reducing insertion delay 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/03 15:54:25   1865s]   Removing longest path buffering...
[07/03 15:54:25   1865s]     Clock DAG hash before 'Removing longest path buffering': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:25   1865s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[07/03 15:54:25   1865s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:25   1865s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:25   1865s]     Clock DAG hash after 'Removing longest path buffering': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:25   1865s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[07/03 15:54:25   1865s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:25   1865s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:25   1865s]     Clock DAG stats after 'Removing longest path buffering':
[07/03 15:54:25   1865s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:25   1865s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:25   1865s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:25   1865s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:25   1865s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:25   1865s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:25   1865s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:25   1865s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:25   1865s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:25   1865s]     Clock DAG net violations after 'Removing longest path buffering':
[07/03 15:54:25   1865s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:25   1865s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[07/03 15:54:25   1865s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:25   1865s]     Primary reporting skew groups after 'Removing longest path buffering':
[07/03 15:54:25   1865s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:25   1865s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:25   1865s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:25   1865s]     Skew group summary after 'Removing longest path buffering':
[07/03 15:54:25   1865s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:25   1865s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:25   1865s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:25   1865s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/03 15:54:25   1865s]   Reducing delay of long paths...
[07/03 15:54:25   1865s]     Clock DAG hash before 'Reducing delay of long paths': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:25   1865s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[07/03 15:54:25   1865s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:25   1865s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:26   1865s]     Clock DAG hash after 'Reducing delay of long paths': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:26   1865s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[07/03 15:54:26   1865s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:26   1865s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:26   1865s]     Clock DAG stats after 'Reducing delay of long paths':
[07/03 15:54:26   1865s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:26   1865s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:26   1865s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:26   1865s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:26   1865s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:26   1865s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:26   1865s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:26   1865s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:26   1865s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:26   1865s]     Clock DAG net violations after 'Reducing delay of long paths':
[07/03 15:54:26   1865s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:26   1865s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[07/03 15:54:26   1865s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:26   1865s]     Primary reporting skew groups after 'Reducing delay of long paths':
[07/03 15:54:26   1866s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:26   1866s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:26   1866s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:26   1866s]     Skew group summary after 'Reducing delay of long paths':
[07/03 15:54:26   1866s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:26   1866s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:26   1866s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:26   1866s]   Reducing delay of long paths done. (took cpu=0:00:00.5 real=0:00:00.6)
[07/03 15:54:26   1866s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.9 real=0:00:02.1)
[07/03 15:54:26   1866s]   CCOpt::Phase::Construction done. (took cpu=0:03:59 real=0:02:32)
[07/03 15:54:26   1866s]   
[07/03 15:54:26   1866s]   
[07/03 15:54:26   1866s]   CCOpt::Phase::Implementation...
[07/03 15:54:26   1866s]   Stage::Reducing Power...
[07/03 15:54:26   1866s]   Improving clock tree routing...
[07/03 15:54:26   1866s]     Clock DAG hash before 'Improving clock tree routing': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:26   1866s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[07/03 15:54:26   1866s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:26   1866s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:26   1866s]     Iteration 1...
[07/03 15:54:26   1866s]     Iteration 1 done.
[07/03 15:54:26   1866s]     Clock DAG hash after 'Improving clock tree routing': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:26   1866s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[07/03 15:54:26   1866s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:26   1866s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:26   1866s]     Clock DAG stats after 'Improving clock tree routing':
[07/03 15:54:26   1866s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:26   1866s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:26   1866s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:26   1866s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:26   1866s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:26   1866s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:26   1866s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:26   1866s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:26   1866s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:26   1866s]     Clock DAG net violations after 'Improving clock tree routing':
[07/03 15:54:26   1866s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:26   1866s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[07/03 15:54:26   1866s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:26   1866s]     Primary reporting skew groups after 'Improving clock tree routing':
[07/03 15:54:26   1866s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:27   1866s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:27   1866s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:27   1866s]     Skew group summary after 'Improving clock tree routing':
[07/03 15:54:27   1866s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:27   1866s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:27   1866s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:27   1866s]   Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.5)
[07/03 15:54:27   1866s]   Reducing clock tree power 1...
[07/03 15:54:27   1866s]     Clock DAG hash before 'Reducing clock tree power 1': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:27   1866s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[07/03 15:54:27   1866s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:27   1866s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:27   1866s]     Resizing gates: 
[07/03 15:54:27   1866s]     Legalizer releasing space for clock trees
[07/03 15:54:27   1866s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/03 15:54:27   1866s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:54:27   1866s]     100% 
[07/03 15:54:27   1866s]     Clock DAG hash after 'Reducing clock tree power 1': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:27   1866s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[07/03 15:54:27   1866s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:27   1866s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:27   1866s]     Clock DAG stats after 'Reducing clock tree power 1':
[07/03 15:54:27   1866s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:27   1866s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:27   1866s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:27   1866s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:27   1866s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:27   1866s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:27   1866s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:27   1866s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:27   1866s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:27   1866s]     Clock DAG net violations after 'Reducing clock tree power 1':
[07/03 15:54:27   1866s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:27   1866s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[07/03 15:54:27   1866s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:27   1866s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[07/03 15:54:27   1866s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:27   1867s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:27   1867s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:27   1867s]     Skew group summary after 'Reducing clock tree power 1':
[07/03 15:54:27   1867s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:27   1867s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:27   1867s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:27   1867s]   Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.5)
[07/03 15:54:27   1867s]   Reducing clock tree power 2...
[07/03 15:54:27   1867s]     Clock DAG hash before 'Reducing clock tree power 2': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:27   1867s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[07/03 15:54:27   1867s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:27   1867s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:27   1867s]     Path optimization required 0 stage delay updates 
[07/03 15:54:27   1867s]     Clock DAG hash after 'Reducing clock tree power 2': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:27   1867s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[07/03 15:54:27   1867s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:27   1867s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:27   1867s]     Clock DAG stats after 'Reducing clock tree power 2':
[07/03 15:54:27   1867s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:27   1867s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:27   1867s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:27   1867s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:27   1867s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:27   1867s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:27   1867s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:27   1867s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:27   1867s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:27   1867s]     Clock DAG net violations after 'Reducing clock tree power 2':
[07/03 15:54:27   1867s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:27   1867s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[07/03 15:54:27   1867s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:27   1867s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[07/03 15:54:27   1867s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:28   1867s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:28   1867s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:28   1867s]     Skew group summary after 'Reducing clock tree power 2':
[07/03 15:54:28   1867s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:28   1867s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:28   1867s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:28   1867s]   Reducing clock tree power 2 done. (took cpu=0:00:00.5 real=0:00:00.6)
[07/03 15:54:28   1867s]   Stage::Reducing Power done. (took cpu=0:00:01.3 real=0:00:01.7)
[07/03 15:54:28   1867s]   Stage::Balancing...
[07/03 15:54:28   1867s]   Improving subtree skew...
[07/03 15:54:28   1867s]     Clock DAG hash before 'Improving subtree skew': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:28   1867s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[07/03 15:54:28   1867s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:28   1867s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:28   1867s]     Clock DAG hash after 'Improving subtree skew': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:28   1867s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[07/03 15:54:28   1867s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:28   1867s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:28   1867s]     Clock DAG stats after 'Improving subtree skew':
[07/03 15:54:28   1867s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:28   1867s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:28   1867s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:28   1867s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:28   1867s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:28   1867s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:28   1867s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:28   1867s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:28   1867s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:28   1867s]     Clock DAG net violations after 'Improving subtree skew':
[07/03 15:54:28   1867s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:28   1867s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[07/03 15:54:28   1867s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:28   1867s]     Primary reporting skew groups after 'Improving subtree skew':
[07/03 15:54:28   1867s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:28   1868s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:28   1868s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:28   1868s]     Skew group summary after 'Improving subtree skew':
[07/03 15:54:28   1868s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:28   1868s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:28   1868s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:28   1868s]   Improving subtree skew done. (took cpu=0:00:00.4 real=0:00:00.5)
[07/03 15:54:28   1868s]   Offloading subtrees by buffering...
[07/03 15:54:28   1868s]     Clock DAG hash before 'Offloading subtrees by buffering': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:28   1868s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[07/03 15:54:28   1868s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:28   1868s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:29   1868s]     Clock DAG hash after 'Offloading subtrees by buffering': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:29   1868s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[07/03 15:54:29   1868s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:29   1868s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:29   1868s]     Clock DAG stats after 'Offloading subtrees by buffering':
[07/03 15:54:29   1868s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:29   1868s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:29   1868s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:29   1868s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:29   1868s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:29   1868s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:29   1868s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:29   1868s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:29   1868s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:29   1868s]     Clock DAG net violations after 'Offloading subtrees by buffering':
[07/03 15:54:29   1868s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:29   1868s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[07/03 15:54:29   1868s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:29   1868s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[07/03 15:54:29   1868s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:29   1868s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:29   1868s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:29   1868s]     Skew group summary after 'Offloading subtrees by buffering':
[07/03 15:54:29   1868s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:29   1868s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:29   1868s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:29   1868s]   Offloading subtrees by buffering done. (took cpu=0:00:00.5 real=0:00:00.6)
[07/03 15:54:29   1868s]   AdjustingMinPinPIDs for balancing...
[07/03 15:54:29   1868s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:29   1868s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[07/03 15:54:29   1868s]       delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:29   1868s]       steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:29   1868s]     Approximately balancing fragments step...
[07/03 15:54:29   1868s]       Clock DAG hash before 'Approximately balancing fragments step': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:29   1868s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[07/03 15:54:29   1868s]         delay calculator: calls=5511, total_wall_time=0.596s, mean_wall_time=0.108ms
[07/03 15:54:29   1868s]         steiner router: calls=5506, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:29   1868s]       Resolve constraints - Approximately balancing fragments...
[07/03 15:54:29   1868s]       Resolving skew group constraints...
[07/03 15:54:29   1868s]         Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[07/03 15:54:30   1869s]       Resolving skew group constraints done.
[07/03 15:54:30   1869s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.5 real=0:00:00.6)
[07/03 15:54:30   1869s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[07/03 15:54:30   1869s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[07/03 15:54:30   1869s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/03 15:54:30   1869s]       Approximately balancing fragments...
[07/03 15:54:30   1869s]         Moving gates to improve sub-tree skew...
[07/03 15:54:30   1869s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:30   1869s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[07/03 15:54:30   1869s]             delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:30   1869s]             steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:30   1869s]           Tried: 3 Succeeded: 0
[07/03 15:54:30   1869s]           Topology Tried: 0 Succeeded: 0
[07/03 15:54:30   1869s]           0 Succeeded with SS ratio
[07/03 15:54:30   1869s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[07/03 15:54:30   1869s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[07/03 15:54:30   1869s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:30   1869s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[07/03 15:54:30   1869s]             delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:30   1869s]             steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:30   1869s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[07/03 15:54:30   1869s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:30   1869s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:30   1869s]             misc counts      : r=2, pp=0, mci=0
[07/03 15:54:30   1869s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:30   1869s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:30   1869s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:30   1869s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:30   1869s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:30   1869s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:30   1869s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[07/03 15:54:30   1869s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:30   1869s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[07/03 15:54:30   1869s]             Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:30   1869s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:30   1869s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.3 real=0:00:00.5)
[07/03 15:54:30   1869s]         Approximately balancing fragments bottom up...
[07/03 15:54:30   1869s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:30   1869s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[07/03 15:54:30   1869s]             delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:30   1869s]             steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:30   1869s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:30   1869s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[07/03 15:54:30   1869s]             delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:30   1869s]             steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:30   1869s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[07/03 15:54:30   1869s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:30   1869s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:30   1869s]             misc counts      : r=2, pp=0, mci=0
[07/03 15:54:30   1869s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:30   1869s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:30   1869s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:30   1869s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:30   1869s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:30   1869s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:30   1869s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[07/03 15:54:30   1869s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:30   1869s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[07/03 15:54:30   1869s]             Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:30   1869s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:30   1869s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:54:30   1869s]         
[07/03 15:54:30   1869s]         Virtual Delay Histogram:
[07/03 15:54:30   1869s]         
[07/03 15:54:30   1869s]         ---------
[07/03 15:54:30   1869s]         Histogram
[07/03 15:54:30   1869s]         ---------
[07/03 15:54:30   1869s]         {}
[07/03 15:54:30   1869s]         ---------
[07/03 15:54:30   1869s]         
[07/03 15:54:30   1869s]         Virtual delay statistics:
[07/03 15:54:30   1869s]         
[07/03 15:54:30   1869s]         --------------------------------------------------
[07/03 15:54:30   1869s]         Mean     Min    Max     Std. Dev    Count    Total
[07/03 15:54:30   1869s]         --------------------------------------------------
[07/03 15:54:30   1869s]         0.000    inf    -inf     0.000      0.000    0.000
[07/03 15:54:30   1869s]         --------------------------------------------------
[07/03 15:54:30   1869s]         
[07/03 15:54:30   1869s]         Biggest Virtual delays:
[07/03 15:54:30   1869s]         
[07/03 15:54:30   1869s]         ---------------------------------------
[07/03 15:54:30   1869s]         Virtual    Clock Tree    Pin    Pre-CTS
[07/03 15:54:30   1869s]         Delay                           net
[07/03 15:54:30   1869s]         ---------------------------------------
[07/03 15:54:30   1869s]           (empty table)
[07/03 15:54:30   1869s]         ---------------------------------------
[07/03 15:54:30   1869s]         
[07/03 15:54:30   1869s]         Approximately balancing fragments, wire and cell delays...
[07/03 15:54:30   1869s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[07/03 15:54:31   1869s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:31   1870s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/03 15:54:31   1870s]             delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:31   1870s]             steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:31   1870s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/03 15:54:31   1870s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:31   1870s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:31   1870s]             misc counts      : r=2, pp=0, mci=0
[07/03 15:54:31   1870s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:31   1870s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:31   1870s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:31   1870s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:31   1870s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:31   1870s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:31   1870s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/03 15:54:31   1870s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:31   1870s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/03 15:54:31   1870s]             Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:31   1870s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[07/03 15:54:31   1870s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:54:31   1870s]       Approximately balancing fragments done.
[07/03 15:54:31   1870s]       Clock DAG hash after 'Approximately balancing fragments step': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:31   1870s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[07/03 15:54:31   1870s]         delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:31   1870s]         steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:31   1870s]       Clock DAG stats after 'Approximately balancing fragments step':
[07/03 15:54:31   1870s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:31   1870s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:31   1870s]         misc counts      : r=2, pp=0, mci=0
[07/03 15:54:31   1870s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:31   1870s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:31   1870s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:31   1870s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:31   1870s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:31   1870s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:31   1870s]       Clock DAG net violations after 'Approximately balancing fragments step':
[07/03 15:54:31   1870s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:31   1870s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[07/03 15:54:31   1870s]         Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:31   1870s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:31   1870s]     Approximately balancing fragments step done. (took cpu=0:00:01.5 real=0:00:01.8)
[07/03 15:54:31   1870s]     Clock DAG hash after Approximately balancing fragments: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:31   1870s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[07/03 15:54:31   1870s]       delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:31   1870s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:31   1870s]     Clock DAG stats after Approximately balancing fragments:
[07/03 15:54:31   1870s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:31   1870s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:31   1870s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:31   1870s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:31   1870s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:31   1870s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:31   1870s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:31   1870s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:31   1870s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:31   1870s]     Clock DAG net violations after Approximately balancing fragments:
[07/03 15:54:31   1870s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:31   1870s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[07/03 15:54:31   1870s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:31   1870s]     Primary reporting skew groups after Approximately balancing fragments:
[07/03 15:54:31   1870s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:31   1870s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:31   1870s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:31   1870s]     Skew group summary after Approximately balancing fragments:
[07/03 15:54:31   1870s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:31   1870s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:31   1870s]     Improving fragments clock skew...
[07/03 15:54:31   1870s]       Clock DAG hash before 'Improving fragments clock skew': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:31   1870s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[07/03 15:54:31   1870s]         delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:31   1870s]         steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:31   1870s]       Clock DAG hash after 'Improving fragments clock skew': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:31   1870s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[07/03 15:54:31   1870s]         delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:31   1870s]         steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:31   1870s]       Clock DAG stats after 'Improving fragments clock skew':
[07/03 15:54:31   1870s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:31   1870s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:31   1870s]         misc counts      : r=2, pp=0, mci=0
[07/03 15:54:31   1870s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:31   1870s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:31   1870s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:31   1870s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:31   1870s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:31   1870s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:31   1870s]       Clock DAG net violations after 'Improving fragments clock skew':
[07/03 15:54:31   1870s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:31   1870s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[07/03 15:54:31   1870s]         Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:31   1870s]       Primary reporting skew groups after 'Improving fragments clock skew':
[07/03 15:54:31   1870s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:32   1870s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:32   1870s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:32   1870s]       Skew group summary after 'Improving fragments clock skew':
[07/03 15:54:32   1870s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:32   1870s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:32   1870s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:32   1870s]     Improving fragments clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/03 15:54:32   1870s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:32   1870s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:02.3 real=0:00:02.8)
[07/03 15:54:32   1870s]   Approximately balancing step...
[07/03 15:54:32   1870s]     Clock DAG hash before 'Approximately balancing step': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:32   1870s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[07/03 15:54:32   1870s]       delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:32   1870s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:32   1870s]     Resolve constraints - Approximately balancing...
[07/03 15:54:32   1870s]     Resolving skew group constraints...
[07/03 15:54:32   1871s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[07/03 15:54:32   1871s]     Resolving skew group constraints done.
[07/03 15:54:32   1871s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:54:32   1871s]     Approximately balancing...
[07/03 15:54:32   1871s]       Approximately balancing, wire and cell delays...
[07/03 15:54:32   1871s]       Approximately balancing, wire and cell delays, iteration 1...
[07/03 15:54:32   1871s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:32   1871s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[07/03 15:54:32   1871s]           delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:32   1871s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:32   1871s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[07/03 15:54:32   1871s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:32   1871s]           sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:32   1871s]           misc counts      : r=2, pp=0, mci=0
[07/03 15:54:32   1871s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:32   1871s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:32   1871s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:32   1871s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:32   1871s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:32   1871s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:32   1871s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[07/03 15:54:32   1871s]           Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:32   1871s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[07/03 15:54:32   1871s]           Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:32   1871s]       Approximately balancing, wire and cell delays, iteration 1 done.
[07/03 15:54:32   1871s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:54:32   1871s]     Approximately balancing done.
[07/03 15:54:32   1871s]     Clock DAG hash after 'Approximately balancing step': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:32   1871s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[07/03 15:54:32   1871s]       delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:32   1871s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:32   1871s]     Clock DAG stats after 'Approximately balancing step':
[07/03 15:54:32   1871s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:32   1871s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:32   1871s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:32   1871s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:32   1871s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:32   1871s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:32   1871s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:32   1871s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:32   1871s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:32   1871s]     Clock DAG net violations after 'Approximately balancing step':
[07/03 15:54:32   1871s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:32   1871s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[07/03 15:54:32   1871s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:32   1871s]     Primary reporting skew groups after 'Approximately balancing step':
[07/03 15:54:32   1871s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:32   1871s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:32   1871s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:32   1871s]     Skew group summary after 'Approximately balancing step':
[07/03 15:54:32   1871s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:32   1871s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:32   1871s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:32   1871s]   Approximately balancing step done. (took cpu=0:00:00.7 real=0:00:00.8)
[07/03 15:54:32   1871s]   Approximately balancing paths...
[07/03 15:54:32   1871s]     Clock DAG hash before 'Approximately balancing paths': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:32   1871s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[07/03 15:54:32   1871s]       delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:32   1871s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:32   1871s]     Added 0 buffers.
[07/03 15:54:33   1871s]     Clock DAG hash after 'Approximately balancing paths': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:33   1871s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[07/03 15:54:33   1871s]       delay calculator: calls=5519, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:33   1871s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:33   1871s]     Clock DAG stats after 'Approximately balancing paths':
[07/03 15:54:33   1871s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:33   1871s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:33   1871s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:33   1871s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:33   1871s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:33   1871s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:33   1871s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:33   1871s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:33   1871s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:33   1871s]     Clock DAG net violations after 'Approximately balancing paths':
[07/03 15:54:33   1871s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:33   1871s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[07/03 15:54:33   1871s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:33   1871s]     Primary reporting skew groups after 'Approximately balancing paths':
[07/03 15:54:33   1871s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:33   1872s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:33   1872s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:33   1872s]     Skew group summary after 'Approximately balancing paths':
[07/03 15:54:33   1872s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:33   1872s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:33   1872s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:33   1872s]   Approximately balancing paths done. (took cpu=0:00:00.5 real=0:00:00.6)
[07/03 15:54:33   1872s]   Stage::Balancing done. (took cpu=0:00:04.5 real=0:00:05.3)
[07/03 15:54:33   1872s]   Stage::Polishing...
[07/03 15:54:33   1872s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/03 15:54:33   1872s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:54:33   1872s]   Clock DAG hash before polishing: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:33   1872s]   CTS services accumulated run-time stats before polishing:
[07/03 15:54:33   1872s]     delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:33   1872s]     steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:33   1872s]   Clock DAG stats before polishing:
[07/03 15:54:33   1872s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:33   1872s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:33   1872s]     misc counts      : r=2, pp=0, mci=0
[07/03 15:54:33   1872s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:33   1872s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:33   1872s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:33   1872s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:33   1872s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:33   1872s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:33   1872s]   Clock DAG net violations before polishing:
[07/03 15:54:33   1872s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:33   1872s]   Clock DAG primary half-corner transition distribution before polishing:
[07/03 15:54:33   1872s]     Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:33   1872s]   Primary reporting skew groups before polishing:
[07/03 15:54:34   1872s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:34   1872s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:34   1872s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:34   1872s]   Skew group summary before polishing:
[07/03 15:54:34   1872s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:34   1872s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:34   1872s]   
[07/03 15:54:34   1872s]   
[07/03 15:54:34   1872s]   Merging balancing drivers for power...
[07/03 15:54:34   1872s]     Clock DAG hash before 'Merging balancing drivers for power': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:34   1872s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[07/03 15:54:34   1872s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:34   1872s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:34   1872s]     Tried: 3 Succeeded: 0
[07/03 15:54:34   1872s]     Clock DAG hash after 'Merging balancing drivers for power': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:34   1872s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[07/03 15:54:34   1872s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:34   1872s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:34   1872s]     Clock DAG stats after 'Merging balancing drivers for power':
[07/03 15:54:34   1872s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:34   1872s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:34   1872s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:34   1872s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:34   1872s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:34   1872s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:34   1872s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:34   1872s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:34   1872s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:34   1872s]     Clock DAG net violations after 'Merging balancing drivers for power':
[07/03 15:54:34   1872s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:34   1872s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[07/03 15:54:34   1872s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:34   1872s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[07/03 15:54:34   1872s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:34   1873s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:34   1873s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:34   1873s]     Skew group summary after 'Merging balancing drivers for power':
[07/03 15:54:34   1873s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:34   1873s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:34   1873s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:34   1873s]   Merging balancing drivers for power done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/03 15:54:34   1873s]   Improving clock skew...
[07/03 15:54:34   1873s]     Clock DAG hash before 'Improving clock skew': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:34   1873s]     CTS services accumulated run-time stats before 'Improving clock skew':
[07/03 15:54:34   1873s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:34   1873s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:35   1873s]     Clock DAG hash after 'Improving clock skew': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:35   1873s]     CTS services accumulated run-time stats after 'Improving clock skew':
[07/03 15:54:35   1873s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:35   1873s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:35   1873s]     Clock DAG stats after 'Improving clock skew':
[07/03 15:54:35   1873s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:35   1873s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:35   1873s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:35   1873s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:35   1873s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:35   1873s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:35   1873s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:35   1873s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:35   1873s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:35   1873s]     Clock DAG net violations after 'Improving clock skew':
[07/03 15:54:35   1873s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:35   1873s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[07/03 15:54:35   1873s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:35   1873s]     Primary reporting skew groups after 'Improving clock skew':
[07/03 15:54:35   1873s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:35   1873s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:35   1873s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:35   1873s]     Skew group summary after 'Improving clock skew':
[07/03 15:54:35   1873s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:35   1873s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:35   1873s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:35   1873s]   Improving clock skew done. (took cpu=0:00:00.5 real=0:00:00.6)
[07/03 15:54:35   1873s]   Moving gates to reduce wire capacitance...
[07/03 15:54:35   1873s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:35   1873s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[07/03 15:54:35   1873s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:35   1873s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:35   1873s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[07/03 15:54:35   1873s]     Iteration 1...
[07/03 15:54:35   1873s]       Artificially removing short and long paths...
[07/03 15:54:35   1873s]         Clock DAG hash before 'Artificially removing short and long paths': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:35   1873s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/03 15:54:35   1873s]           delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:35   1873s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:35   1873s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/03 15:54:35   1873s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/03 15:54:35   1874s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:35   1874s]       Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.3)
[07/03 15:54:35   1874s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[07/03 15:54:35   1874s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:35   1874s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[07/03 15:54:35   1874s]           delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:35   1874s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:35   1874s]         Legalizer releasing space for clock trees
[07/03 15:54:35   1874s]         Legalizing clock trees...
[07/03 15:54:35   1874s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:54:35   1874s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:35   1874s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/03 15:54:35   1874s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[07/03 15:54:36   1874s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:36   1874s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[07/03 15:54:36   1874s]           delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:36   1874s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:36   1874s]         Moving gates: 
[07/03 15:54:36   1874s]         Legalizer releasing space for clock trees
[07/03 15:54:36   1874s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/03 15:54:36   1874s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:54:36   1874s]         100% 
[07/03 15:54:36   1874s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:36   1874s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.2)
[07/03 15:54:36   1874s]     Iteration 1 done.
[07/03 15:54:36   1874s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[07/03 15:54:36   1874s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:36   1874s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[07/03 15:54:36   1874s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:36   1874s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:36   1874s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[07/03 15:54:36   1874s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:36   1874s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:36   1874s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:36   1874s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:36   1874s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:36   1874s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:36   1874s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:36   1874s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:36   1874s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:36   1874s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[07/03 15:54:36   1874s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:36   1874s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[07/03 15:54:36   1874s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:36   1874s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[07/03 15:54:36   1874s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:36   1874s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:36   1874s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:36   1874s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[07/03 15:54:36   1874s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:36   1874s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:36   1874s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:36   1874s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.0 real=0:00:01.2)
[07/03 15:54:36   1874s]   Reducing clock tree power 3...
[07/03 15:54:36   1874s]     Clock DAG hash before 'Reducing clock tree power 3': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:36   1874s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[07/03 15:54:36   1874s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:36   1874s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:36   1874s]     Artificially removing short and long paths...
[07/03 15:54:36   1874s]       Clock DAG hash before 'Artificially removing short and long paths': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:36   1874s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/03 15:54:36   1874s]         delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:36   1874s]         steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:36   1874s]       For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/03 15:54:36   1874s]       For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/03 15:54:36   1874s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:36   1874s]     Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:54:36   1874s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[07/03 15:54:37   1874s]     Resizing gates: 
[07/03 15:54:37   1874s]     Legalizer releasing space for clock trees
[07/03 15:54:37   1874s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/03 15:54:37   1875s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:54:37   1875s]     100% 
[07/03 15:54:37   1875s]     Clock DAG hash after 'Reducing clock tree power 3': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:37   1875s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[07/03 15:54:37   1875s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:37   1875s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:37   1875s]     Clock DAG stats after 'Reducing clock tree power 3':
[07/03 15:54:37   1875s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:37   1875s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:37   1875s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:37   1875s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:37   1875s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:37   1875s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:37   1875s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:37   1875s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:37   1875s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:37   1875s]     Clock DAG net violations after 'Reducing clock tree power 3':
[07/03 15:54:37   1875s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:37   1875s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[07/03 15:54:37   1875s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:37   1875s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[07/03 15:54:37   1875s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:37   1875s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:37   1875s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:37   1875s]     Skew group summary after 'Reducing clock tree power 3':
[07/03 15:54:37   1875s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:37   1875s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:37   1875s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:37   1875s]   Reducing clock tree power 3 done. (took cpu=0:00:00.9 real=0:00:01.1)
[07/03 15:54:37   1875s]   Improving insertion delay...
[07/03 15:54:37   1875s]     Clock DAG hash before 'Improving insertion delay': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:37   1875s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[07/03 15:54:37   1875s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:37   1875s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:38   1875s]     Clock DAG hash after 'Improving insertion delay': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:38   1875s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[07/03 15:54:38   1875s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:38   1875s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:38   1875s]     Clock DAG stats after 'Improving insertion delay':
[07/03 15:54:38   1875s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:38   1875s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:38   1875s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:38   1875s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:38   1875s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:38   1875s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:38   1875s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:38   1875s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:38   1875s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:38   1875s]     Clock DAG net violations after 'Improving insertion delay':
[07/03 15:54:38   1875s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:38   1875s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[07/03 15:54:38   1875s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:38   1875s]     Primary reporting skew groups after 'Improving insertion delay':
[07/03 15:54:38   1875s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:38   1876s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:38   1876s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:38   1876s]     Skew group summary after 'Improving insertion delay':
[07/03 15:54:38   1876s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:38   1876s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:38   1876s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:38   1876s]   Improving insertion delay done. (took cpu=0:00:00.5 real=0:00:00.6)
[07/03 15:54:38   1876s]   Wire Opt OverFix...
[07/03 15:54:38   1876s]     Clock DAG hash before 'Wire Opt OverFix': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:38   1876s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[07/03 15:54:38   1876s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:38   1876s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:38   1876s]     Wire Reduction extra effort...
[07/03 15:54:38   1876s]       Clock DAG hash before 'Wire Reduction extra effort': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:38   1876s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[07/03 15:54:38   1876s]         delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:38   1876s]         steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:38   1876s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[07/03 15:54:38   1876s]       Artificially removing short and long paths...
[07/03 15:54:38   1876s]         Clock DAG hash before 'Artificially removing short and long paths': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:38   1876s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/03 15:54:38   1876s]           delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:38   1876s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:38   1876s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/03 15:54:38   1876s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/03 15:54:38   1876s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:38   1876s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.2)
[07/03 15:54:38   1876s]       Global shorten wires A0...
[07/03 15:54:38   1876s]         Clock DAG hash before 'Global shorten wires A0': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:38   1876s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[07/03 15:54:38   1876s]           delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:38   1876s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:38   1876s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:38   1876s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.2)
[07/03 15:54:38   1876s]       Move For Wirelength - core...
[07/03 15:54:39   1876s]         Clock DAG hash before 'Move For Wirelength - core': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:39   1876s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/03 15:54:39   1876s]           delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:39   1876s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:39   1876s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/03 15:54:39   1876s]         Max accepted move=0.000um, total accepted move=0.000um
[07/03 15:54:39   1876s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:39   1876s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/03 15:54:39   1876s]       Global shorten wires A1...
[07/03 15:54:39   1876s]         Clock DAG hash before 'Global shorten wires A1': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:39   1876s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[07/03 15:54:39   1876s]           delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:39   1876s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:39   1876s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:39   1876s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:54:39   1876s]       Move For Wirelength - core...
[07/03 15:54:39   1876s]         Clock DAG hash before 'Move For Wirelength - core': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:39   1876s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/03 15:54:39   1876s]           delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:39   1876s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:39   1876s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/03 15:54:39   1876s]         Max accepted move=0.000um, total accepted move=0.000um
[07/03 15:54:39   1876s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:39   1876s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:54:39   1876s]       Global shorten wires B...
[07/03 15:54:39   1876s]         Clock DAG hash before 'Global shorten wires B': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:39   1876s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[07/03 15:54:39   1876s]           delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:39   1876s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:39   1876s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:39   1876s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/03 15:54:39   1876s]       Move For Wirelength - branch...
[07/03 15:54:39   1876s]         Clock DAG hash before 'Move For Wirelength - branch': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:39   1876s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[07/03 15:54:39   1876s]           delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:39   1876s]           steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:39   1876s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/03 15:54:39   1876s]         Max accepted move=0.000um, total accepted move=0.000um
[07/03 15:54:39   1876s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:39   1876s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/03 15:54:39   1876s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[07/03 15:54:39   1876s]       Clock DAG hash after 'Wire Reduction extra effort': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:39   1876s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[07/03 15:54:39   1876s]         delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:39   1876s]         steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:39   1876s]       Clock DAG stats after 'Wire Reduction extra effort':
[07/03 15:54:39   1876s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:39   1876s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:39   1876s]         misc counts      : r=2, pp=0, mci=0
[07/03 15:54:39   1876s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:39   1876s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:39   1876s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:39   1876s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:39   1876s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:39   1876s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:39   1876s]       Clock DAG net violations after 'Wire Reduction extra effort':
[07/03 15:54:39   1876s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:39   1876s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[07/03 15:54:39   1876s]         Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:39   1876s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[07/03 15:54:39   1877s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:39   1877s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:39   1877s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:39   1877s]       Skew group summary after 'Wire Reduction extra effort':
[07/03 15:54:39   1877s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:40   1877s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:40   1877s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:40   1877s]     Wire Reduction extra effort done. (took cpu=0:00:01.1 real=0:00:01.5)
[07/03 15:54:40   1877s]     Optimizing orientation...
[07/03 15:54:40   1877s]     FlipOpt...
[07/03 15:54:40   1877s]     Disconnecting clock tree from netlist...
[07/03 15:54:40   1877s]     Disconnecting clock tree from netlist done.
[07/03 15:54:40   1877s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[07/03 15:54:40   1877s]     Resynthesising clock tree into netlist...
[07/03 15:54:40   1877s]       Reset timing graph...
[07/03 15:54:40   1877s] Ignoring AAE DB Resetting ...
[07/03 15:54:40   1877s]       Reset timing graph done.
[07/03 15:54:40   1877s]     Resynthesising clock tree into netlist done.
[07/03 15:54:40   1877s]     FlipOpt done. (took cpu=0:00:00.5 real=0:00:00.6)
[07/03 15:54:40   1877s]     Optimizing orientation done. (took cpu=0:00:00.5 real=0:00:00.6)
[07/03 15:54:40   1877s]     Clock DAG hash after 'Wire Opt OverFix': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:40   1877s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[07/03 15:54:40   1877s]       delay calculator: calls=5521, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:40   1877s]       steiner router: calls=5514, total_wall_time=0.205s, mean_wall_time=0.037ms
[07/03 15:54:40   1877s]     Clock DAG stats after 'Wire Opt OverFix':
[07/03 15:54:40   1877s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:40   1877s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:40   1877s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:54:40   1877s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:40   1877s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:40   1877s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:40   1877s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:40   1877s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:40   1877s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:40   1877s]     Clock DAG net violations after 'Wire Opt OverFix':
[07/03 15:54:40   1877s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:40   1877s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[07/03 15:54:40   1877s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:40   1877s]     Primary reporting skew groups after 'Wire Opt OverFix':
[07/03 15:54:40   1877s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:41   1878s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:41   1878s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:41   1878s]     Skew group summary after 'Wire Opt OverFix':
[07/03 15:54:41   1878s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:41   1878s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:41   1878s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:41   1878s]   Wire Opt OverFix done. (took cpu=0:00:02.1 real=0:00:02.7)
[07/03 15:54:41   1878s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[07/03 15:54:41   1878s]   Stage::Polishing done. (took cpu=0:00:06.0 real=0:00:07.6)
[07/03 15:54:41   1878s]   Stage::Updating netlist...
[07/03 15:54:41   1878s]   Reset timing graph...
[07/03 15:54:41   1878s] Ignoring AAE DB Resetting ...
[07/03 15:54:41   1878s]   Reset timing graph done.
[07/03 15:54:41   1878s]   Setting non-default rules before calling refine place.
[07/03 15:54:41   1878s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/03 15:54:41   1878s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4572.2M, EPOCH TIME: 1751572481.541136
[07/03 15:54:41   1878s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5397).
[07/03 15:54:41   1878s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:41   1878s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:41   1878s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:41   1878s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.318, REAL:0.271, MEM:4572.2M, EPOCH TIME: 1751572481.812338
[07/03 15:54:41   1878s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/03 15:54:42   1879s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:54:42   1879s]   Leaving CCOpt scope - ClockRefiner...
[07/03 15:54:42   1879s]   Assigned high priority to 0 instances.
[07/03 15:54:42   1879s]   Soft fixed 0 clock instances.
[07/03 15:54:42   1879s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[07/03 15:54:42   1879s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[07/03 15:54:42   1879s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4572.2M, EPOCH TIME: 1751572482.144664
[07/03 15:54:42   1879s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4572.2M, EPOCH TIME: 1751572482.144824
[07/03 15:54:42   1879s] Processing tracks to init pin-track alignment.
[07/03 15:54:42   1879s] z: 1, totalTracks: 1
[07/03 15:54:42   1879s] z: 3, totalTracks: 1
[07/03 15:54:42   1879s] z: 5, totalTracks: 1
[07/03 15:54:42   1879s] z: 7, totalTracks: 1
[07/03 15:54:42   1879s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:54:42   1879s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4572.2M, EPOCH TIME: 1751572482.232213
[07/03 15:54:42   1879s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:42   1879s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:42   1879s] 
[07/03 15:54:42   1879s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:54:42   1879s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:54:42   1879s] OPERPROF:       Starting CMU at level 4, MEM:4572.2M, EPOCH TIME: 1751572482.302854
[07/03 15:54:42   1879s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.005, MEM:4572.2M, EPOCH TIME: 1751572482.308028
[07/03 15:54:42   1879s] 
[07/03 15:54:42   1879s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:54:42   1879s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.080, REAL:0.087, MEM:4572.2M, EPOCH TIME: 1751572482.318884
[07/03 15:54:42   1879s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4572.2M, EPOCH TIME: 1751572482.319225
[07/03 15:54:42   1879s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:4572.2M, EPOCH TIME: 1751572482.319773
[07/03 15:54:42   1879s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4572.2MB).
[07/03 15:54:42   1879s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.191, REAL:0.208, MEM:4572.2M, EPOCH TIME: 1751572482.353087
[07/03 15:54:42   1879s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.191, REAL:0.208, MEM:4572.2M, EPOCH TIME: 1751572482.353141
[07/03 15:54:42   1879s] TDRefine: refinePlace mode is spiral
[07/03 15:54:42   1879s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:54:42   1879s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.6
[07/03 15:54:42   1879s] OPERPROF: Starting Refine-Place at level 1, MEM:4572.2M, EPOCH TIME: 1751572482.360159
[07/03 15:54:42   1879s] *** Starting refinePlace (0:31:23 mem=4572.2M) ***
[07/03 15:54:42   1879s] Total net bbox length = 9.087e+05 (4.467e+05 4.620e+05) (ext = 6.709e+04)
[07/03 15:54:42   1879s] 
[07/03 15:54:42   1879s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:54:42   1879s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:54:42   1879s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:54:42   1879s] Set min layer with default ( 2 )
[07/03 15:54:42   1879s] Set max layer with default ( 127 )
[07/03 15:54:42   1879s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:42   1879s] Min route layer (adjusted) = 2
[07/03 15:54:42   1879s] Max route layer (adjusted) = 7
[07/03 15:54:42   1879s] Set min layer with default ( 2 )
[07/03 15:54:42   1879s] Set max layer with default ( 127 )
[07/03 15:54:42   1879s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:42   1879s] Min route layer (adjusted) = 2
[07/03 15:54:42   1879s] Max route layer (adjusted) = 7
[07/03 15:54:42   1879s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4572.2M, EPOCH TIME: 1751572482.617149
[07/03 15:54:42   1879s] Starting refinePlace ...
[07/03 15:54:42   1879s] Set min layer with default ( 2 )
[07/03 15:54:42   1879s] Set max layer with default ( 127 )
[07/03 15:54:42   1879s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:42   1879s] Min route layer (adjusted) = 2
[07/03 15:54:42   1879s] Max route layer (adjusted) = 7
[07/03 15:54:42   1879s] One DDP V2 for no tweak run.
[07/03 15:54:42   1879s] Set min layer with default ( 2 )
[07/03 15:54:42   1879s] Set max layer with default ( 127 )
[07/03 15:54:42   1879s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:42   1879s] Min route layer (adjusted) = 2
[07/03 15:54:42   1879s] Max route layer (adjusted) = 7
[07/03 15:54:43   1879s] DDP initSite1 nrRow 287 nrJob 287
[07/03 15:54:43   1879s] DDP markSite nrRow 287 nrJob 287
[07/03 15:54:43   1879s]   Spread Effort: high, standalone mode, useDDP on.
[07/03 15:54:43   1879s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=4572.2MB) @(0:31:24 - 0:31:24).
[07/03 15:54:43   1879s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:54:43   1879s] wireLenOptFixPriorityInst 5397 inst fixed
[07/03 15:54:43   1880s] 
[07/03 15:54:43   1880s]  === Spiral for Logical I: (movable: 34072) ===
[07/03 15:54:43   1880s] 
[07/03 15:54:43   1880s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 15:54:45   1883s] 
[07/03 15:54:45   1883s]  Legalizing fenced HInst  with 8 physical insts
[07/03 15:54:45   1883s] 
[07/03 15:54:45   1883s]  Info: 0 filler has been deleted!
[07/03 15:54:45   1883s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 15:54:45   1883s] [CPU] RefinePlace/Spiral (cpu=0:00:01.1, real=0:00:02.0)
[07/03 15:54:45   1883s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:54:45   1883s] [CPU] RefinePlace/Legalization (cpu=0:00:03.2, real=0:00:02.0, mem=4540.2MB) @(0:31:24 - 0:31:27).
[07/03 15:54:45   1883s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:54:45   1883s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:54:45   1883s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:03.0 MEM: 4540.2MB
[07/03 15:54:45   1883s] Statistics of distance of Instance movement in refine placement:
[07/03 15:54:45   1883s]   maximum (X+Y) =         0.00 um
[07/03 15:54:45   1883s]   mean    (X+Y) =         0.00 um
[07/03 15:54:45   1883s] Summary Report:
[07/03 15:54:45   1883s] Instances move: 0 (out of 34072 movable)
[07/03 15:54:45   1883s] Instances flipped: 0
[07/03 15:54:45   1883s] Mean displacement: 0.00 um
[07/03 15:54:45   1883s] Max displacement: 0.00 um 
[07/03 15:54:45   1883s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:54:45   1883s] Total instances moved : 0
[07/03 15:54:45   1883s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:3.726, REAL:2.602, MEM:4540.2M, EPOCH TIME: 1751572485.218717
[07/03 15:54:45   1883s] Total net bbox length = 9.087e+05 (4.467e+05 4.620e+05) (ext = 6.709e+04)
[07/03 15:54:45   1883s] Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 4540.2MB
[07/03 15:54:45   1883s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:03.0, mem=4540.2MB) @(0:31:23 - 0:31:27).
[07/03 15:54:45   1883s] *** Finished refinePlace (0:31:27 mem=4540.2M) ***
[07/03 15:54:45   1883s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.6
[07/03 15:54:45   1883s] OPERPROF: Finished Refine-Place at level 1, CPU:4.005, REAL:2.939, MEM:4540.2M, EPOCH TIME: 1751572485.299200
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/03 15:54:45   1883s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:54:45   1883s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4540.2M, EPOCH TIME: 1751572485.308085
[07/03 15:54:45   1883s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:54:45   1883s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:45   1883s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:45   1883s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:45   1883s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.251, REAL:0.199, MEM:4556.2M, EPOCH TIME: 1751572485.506988
[07/03 15:54:45   1883s]   ClockRefiner summary
[07/03 15:54:45   1883s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/03 15:54:45   1883s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/03 15:54:45   1883s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/03 15:54:45   1883s]   Restoring pStatusCts on 0 clock instances.
[07/03 15:54:45   1883s]   Revert refine place priority changes on 0 instances.
[07/03 15:54:45   1883s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.5 real=0:00:03.4)
[07/03 15:54:45   1883s]   Stage::Updating netlist done. (took cpu=0:00:05.4 real=0:00:04.4)
[07/03 15:54:45   1883s]   CCOpt::Phase::Implementation done. (took cpu=0:00:17.3 real=0:00:19.0)
[07/03 15:54:45   1883s]   CCOpt::Phase::eGRPC...
[07/03 15:54:45   1883s]   eGR Post Conditioning...
[07/03 15:54:45   1883s]     Clock implementation routing...
[07/03 15:54:45   1883s]       Leaving CCOpt scope - Routing Tools...
[07/03 15:54:45   1883s] Net route status summary:
[07/03 15:54:45   1883s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:54:45   1883s]   Non-clock: 59342 (unrouted=25202, trialRouted=34140, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25138, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:54:45   1883s]       Routing using eGR only...
[07/03 15:54:45   1883s]         Early Global Route - eGR only step...
[07/03 15:54:45   1883s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[07/03 15:54:45   1883s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[07/03 15:54:46   1884s] (ccopt eGR): Start to route 2 all nets
[07/03 15:54:46   1884s] (I)      Running eGR regular flow
[07/03 15:54:46   1884s] Running assign ptn pin
[07/03 15:54:46   1884s] Running config msv constraints
[07/03 15:54:46   1884s] Running pre-eGR process
[07/03 15:54:46   1884s] [PSP]    Started Early Global Route ( Curr Mem: 4.02 MB )
[07/03 15:54:46   1884s] (I)      Initializing eGR engine (clean)
[07/03 15:54:46   1884s] Set min layer with default ( 2 )
[07/03 15:54:46   1884s] Set max layer with default ( 127 )
[07/03 15:54:46   1884s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:46   1884s] Min route layer (adjusted) = 2
[07/03 15:54:46   1884s] Max route layer (adjusted) = 7
[07/03 15:54:46   1884s] (I)      clean place blk overflow:
[07/03 15:54:46   1884s] (I)      H : enabled 1.00 0
[07/03 15:54:46   1884s] (I)      V : enabled 1.00 0
[07/03 15:54:46   1884s] (I)      Initializing eGR engine (clean)
[07/03 15:54:46   1884s] Set min layer with default ( 2 )
[07/03 15:54:46   1884s] Set max layer with default ( 127 )
[07/03 15:54:46   1884s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:46   1884s] Min route layer (adjusted) = 2
[07/03 15:54:46   1884s] Max route layer (adjusted) = 7
[07/03 15:54:46   1884s] (I)      clean place blk overflow:
[07/03 15:54:46   1884s] (I)      H : enabled 1.00 0
[07/03 15:54:46   1884s] (I)      V : enabled 1.00 0
[07/03 15:54:46   1884s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4.02 MB )
[07/03 15:54:46   1884s] (I)      Running eGR Cong Clean flow
[07/03 15:54:46   1884s] (I)      # wire layers (front) : 8
[07/03 15:54:46   1884s] (I)      # wire layers (back)  : 0
[07/03 15:54:46   1884s] (I)      min wire layer : 1
[07/03 15:54:46   1884s] (I)      max wire layer : 7
[07/03 15:54:46   1884s] (I)      # cut layers (front) : 7
[07/03 15:54:46   1884s] (I)      # cut layers (back)  : 0
[07/03 15:54:46   1884s] (I)      min cut layer : 1
[07/03 15:54:46   1884s] (I)      max cut layer : 6
[07/03 15:54:46   1884s] (I)      ================================= Layers =================================
[07/03 15:54:46   1884s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:46   1884s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:54:46   1884s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:46   1884s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:54:46   1884s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:54:46   1884s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:54:46   1884s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:54:46   1884s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:54:46   1884s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:54:46   1884s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:54:46   1884s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:54:46   1884s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:54:46   1884s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:54:46   1884s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:54:46   1884s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:54:46   1884s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:54:46   1884s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:54:46   1884s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:54:46   1884s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:46   1884s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:54:46   1884s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:54:46   1884s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:54:46   1884s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:54:46   1884s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:46   1884s] (I)      Started Import and model ( Curr Mem: 4.02 MB )
[07/03 15:54:46   1884s] (I)      == Non-default Options ==
[07/03 15:54:46   1884s] (I)      Clean congestion better                            : true
[07/03 15:54:46   1884s] (I)      Estimate vias on DPT layer                         : true
[07/03 15:54:46   1884s] (I)      Rerouting rounds                                   : 10
[07/03 15:54:46   1884s] (I)      Clean congestion layer assignment rounds           : 3
[07/03 15:54:46   1884s] (I)      Layer constraints as soft constraints              : true
[07/03 15:54:46   1884s] (I)      Soft top layer                                     : true
[07/03 15:54:46   1884s] (I)      Skip prospective layer relax nets                  : true
[07/03 15:54:46   1884s] (I)      Better NDR handling                                : true
[07/03 15:54:46   1884s] (I)      Improved NDR modeling in LA                        : true
[07/03 15:54:46   1884s] (I)      Routing cost fix for NDR handling                  : true
[07/03 15:54:46   1884s] (I)      Block tracks for preroutes                         : true
[07/03 15:54:46   1884s] (I)      Assign IRoute by net group key                     : true
[07/03 15:54:46   1884s] (I)      Block unroutable channels                          : true
[07/03 15:54:46   1884s] (I)      Block unroutable channels 3D                       : true
[07/03 15:54:46   1884s] (I)      Bound layer relaxed segment wl                     : true
[07/03 15:54:46   1884s] (I)      Blocked pin reach length threshold                 : 2
[07/03 15:54:46   1884s] (I)      Check blockage within NDR space in TA              : true
[07/03 15:54:46   1884s] (I)      Skip must join for term with via pillar            : true
[07/03 15:54:46   1884s] (I)      Model find APA for IO pin                          : true
[07/03 15:54:46   1884s] (I)      On pin location for off pin term                   : true
[07/03 15:54:46   1884s] (I)      Handle EOL spacing                                 : true
[07/03 15:54:46   1884s] (I)      Merge PG vias by gap                               : true
[07/03 15:54:46   1884s] (I)      Maximum routing layer                              : 7
[07/03 15:54:46   1884s] (I)      Top routing layer                                  : 7
[07/03 15:54:46   1884s] (I)      Ignore routing layer                               : true
[07/03 15:54:46   1884s] (I)      Route selected nets only                           : true
[07/03 15:54:46   1884s] (I)      Refine MST                                         : true
[07/03 15:54:46   1884s] (I)      Honor PRL                                          : true
[07/03 15:54:46   1884s] (I)      Strong congestion aware                            : true
[07/03 15:54:46   1884s] (I)      Improved initial location for IRoutes              : true
[07/03 15:54:46   1884s] (I)      Multi panel TA                                     : true
[07/03 15:54:46   1884s] (I)      Penalize wire overlap                              : true
[07/03 15:54:46   1884s] (I)      Expand small instance blockage                     : true
[07/03 15:54:46   1884s] (I)      Reduce via in TA                                   : true
[07/03 15:54:46   1884s] (I)      SS-aware routing                                   : true
[07/03 15:54:46   1884s] (I)      Improve tree edge sharing                          : true
[07/03 15:54:46   1884s] (I)      Improve 2D via estimation                          : true
[07/03 15:54:46   1884s] (I)      Refine Steiner tree                                : true
[07/03 15:54:46   1884s] (I)      Build spine tree                                   : true
[07/03 15:54:46   1884s] (I)      Model pass through capacity                        : true
[07/03 15:54:46   1884s] (I)      Extend blockages by a half GCell                   : true
[07/03 15:54:46   1884s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[07/03 15:54:46   1884s] (I)      Consider pin shapes                                : true
[07/03 15:54:46   1884s] (I)      Consider pin shapes for all nodes                  : true
[07/03 15:54:46   1884s] (I)      Consider NR APA                                    : true
[07/03 15:54:46   1884s] (I)      Consider IO pin shape                              : true
[07/03 15:54:46   1884s] (I)      Fix pin connection bug                             : true
[07/03 15:54:46   1884s] (I)      Consider layer RC for local wires                  : true
[07/03 15:54:46   1884s] (I)      Honor layer constraint                             : true
[07/03 15:54:46   1884s] (I)      Route to clock mesh pin                            : true
[07/03 15:54:46   1884s] (I)      LA-aware pin escape length                         : 2
[07/03 15:54:46   1884s] (I)      Connect multiple ports                             : true
[07/03 15:54:46   1884s] (I)      Split for must join                                : true
[07/03 15:54:46   1884s] (I)      Number of threads                                  : 2
[07/03 15:54:46   1884s] (I)      Routing effort level                               : 10000
[07/03 15:54:46   1884s] (I)      Prefer layer length threshold                      : 8
[07/03 15:54:46   1884s] (I)      Overflow penalty cost                              : 10
[07/03 15:54:46   1884s] (I)      A-star cost                                        : 0.300000
[07/03 15:54:46   1884s] (I)      Misalignment cost                                  : 10.000000
[07/03 15:54:46   1884s] (I)      Threshold for short IRoute                         : 6
[07/03 15:54:46   1884s] (I)      Via cost during post routing                       : 1.000000
[07/03 15:54:46   1884s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/03 15:54:46   1884s] (I)      Source-to-sink ratio                               : 0.300000
[07/03 15:54:46   1884s] (I)      Scenic ratio bound                                 : 3.000000
[07/03 15:54:46   1884s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/03 15:54:46   1884s] (I)      Net layer relax scenic ratio                       : 1.250000
[07/03 15:54:46   1884s] (I)      Layer demotion scenic scale                        : 1.000000
[07/03 15:54:46   1884s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/03 15:54:46   1884s] (I)      PG-aware similar topology routing                  : true
[07/03 15:54:46   1884s] (I)      Maze routing via cost fix                          : true
[07/03 15:54:46   1884s] (I)      Apply PRL on PG terms                              : true
[07/03 15:54:46   1884s] (I)      Apply PRL on obs objects                           : true
[07/03 15:54:46   1884s] (I)      Handle range-type spacing rules                    : true
[07/03 15:54:46   1884s] (I)      PG gap threshold multiplier                        : 10.000000
[07/03 15:54:46   1884s] (I)      Parallel spacing query fix                         : true
[07/03 15:54:46   1884s] (I)      Force source to root IR                            : true
[07/03 15:54:46   1884s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/03 15:54:46   1884s] (I)      Multi-pass Schedule                                : {{} {} {}}
[07/03 15:54:46   1884s] (I)      Route tie net to shape                             : auto
[07/03 15:54:46   1884s] (I)      Do not relax to DPT layer                          : true
[07/03 15:54:46   1884s] (I)      No DPT in post routing                             : true
[07/03 15:54:46   1884s] (I)      Modeling PG via merging fix                        : true
[07/03 15:54:46   1884s] (I)      Shield aware TA                                    : true
[07/03 15:54:46   1884s] (I)      Strong shield aware TA                             : true
[07/03 15:54:46   1884s] (I)      Overflow calculation fix in LA                     : true
[07/03 15:54:46   1884s] (I)      Post routing fix                                   : true
[07/03 15:54:46   1884s] (I)      Strong post routing                                : true
[07/03 15:54:46   1884s] (I)      Violation on path threshold                        : 1
[07/03 15:54:46   1884s] (I)      Pass through capacity modeling                     : true
[07/03 15:54:46   1884s] (I)      Read layer and via RC                              : true
[07/03 15:54:46   1884s] (I)      Select the non-relaxed segments in post routing stage : true
[07/03 15:54:46   1884s] (I)      Select term pin box for io pin                     : true
[07/03 15:54:46   1884s] (I)      Penalize NDR sharing                               : true
[07/03 15:54:46   1884s] (I)      Enable special modeling                            : false
[07/03 15:54:46   1884s] (I)      Keep fixed segments                                : true
[07/03 15:54:46   1884s] (I)      Reorder net groups by key                          : true
[07/03 15:54:46   1884s] (I)      Increase net scenic ratio                          : true
[07/03 15:54:46   1884s] (I)      Method to set GCell size                           : row
[07/03 15:54:46   1884s] (I)      Connect multiple ports and must join fix           : true
[07/03 15:54:46   1884s] (I)      Avoid high resistance layers                       : true
[07/03 15:54:46   1884s] (I)      Segment length threshold                           : 1
[07/03 15:54:46   1884s] (I)      Model find APA for IO pin fix                      : true
[07/03 15:54:46   1884s] (I)      Avoid connecting non-metal layers                  : true
[07/03 15:54:46   1884s] (I)      Use track pitch for NDR                            : true
[07/03 15:54:46   1884s] (I)      Decide max and min layer to relax with layer difference : true
[07/03 15:54:46   1884s] (I)      Handle non-default track width                     : false
[07/03 15:54:46   1884s] (I)      Block unroutable channels fix                      : true
[07/03 15:54:46   1884s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:54:46   1884s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:54:46   1884s] (I)      ============== Pin Summary ==============
[07/03 15:54:46   1884s] (I)      +-------+--------+---------+------------+
[07/03 15:54:46   1884s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:54:46   1884s] (I)      +-------+--------+---------+------------+
[07/03 15:54:46   1884s] (I)      |     1 | 115467 |   95.32 |        Pin |
[07/03 15:54:46   1884s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 15:54:46   1884s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:54:46   1884s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:54:46   1884s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:54:46   1884s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:54:46   1884s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:54:46   1884s] (I)      +-------+--------+---------+------------+
[07/03 15:54:46   1884s] (I)      Custom ignore net properties:
[07/03 15:54:46   1884s] (I)      1 : NotLegal
[07/03 15:54:46   1884s] (I)      2 : NotSelected
[07/03 15:54:46   1884s] (I)      Default ignore net properties:
[07/03 15:54:46   1884s] (I)      1 : Special
[07/03 15:54:46   1884s] (I)      2 : Analog
[07/03 15:54:46   1884s] (I)      3 : Fixed
[07/03 15:54:46   1884s] (I)      4 : Skipped
[07/03 15:54:46   1884s] (I)      5 : MixedSignal
[07/03 15:54:46   1884s] (I)      Prerouted net properties:
[07/03 15:54:46   1884s] (I)      1 : NotLegal
[07/03 15:54:46   1884s] (I)      2 : Special
[07/03 15:54:46   1884s] (I)      3 : Analog
[07/03 15:54:46   1884s] (I)      4 : Fixed
[07/03 15:54:46   1884s] (I)      5 : Skipped
[07/03 15:54:46   1884s] (I)      6 : MixedSignal
[07/03 15:54:46   1884s] [NR-eGR] Early global route reroute 2 out of 34206 routable nets
[07/03 15:54:46   1884s] (I)      Use row-based GCell size
[07/03 15:54:46   1884s] (I)      Use row-based GCell align
[07/03 15:54:46   1884s] (I)      layer 0 area = 90000
[07/03 15:54:46   1884s] (I)      layer 1 area = 144000
[07/03 15:54:46   1884s] (I)      layer 2 area = 144000
[07/03 15:54:46   1884s] (I)      layer 3 area = 144000
[07/03 15:54:46   1884s] (I)      layer 4 area = 144000
[07/03 15:54:46   1884s] (I)      layer 5 area = 0
[07/03 15:54:46   1884s] (I)      layer 6 area = 0
[07/03 15:54:46   1884s] (I)      GCell unit size   : 3780
[07/03 15:54:46   1884s] (I)      GCell multiplier  : 1
[07/03 15:54:46   1884s] (I)      GCell row height  : 3780
[07/03 15:54:46   1884s] (I)      Actual row height : 3780
[07/03 15:54:46   1884s] (I)      GCell align ref   : 425480 425420
[07/03 15:54:46   1884s] [NR-eGR] Track table information for default rule: 
[07/03 15:54:46   1884s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:54:46   1884s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:54:46   1884s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:54:46   1884s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:54:46   1884s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:54:46   1884s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:54:46   1884s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:54:46   1884s] (I)      ================ Default via =================
[07/03 15:54:46   1884s] (I)      +---+-------------------+--------------------+
[07/03 15:54:46   1884s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:54:46   1884s] (I)      +---+-------------------+--------------------+
[07/03 15:54:46   1884s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:54:46   1884s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:54:46   1884s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:54:46   1884s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:54:46   1884s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:54:46   1884s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:54:46   1884s] (I)      +---+-------------------+--------------------+
[07/03 15:54:46   1884s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:54:46   1884s] [NR-eGR] Read 51867 PG shapes
[07/03 15:54:46   1884s] [NR-eGR] Read 0 clock shapes
[07/03 15:54:46   1884s] [NR-eGR] Read 0 other shapes
[07/03 15:54:46   1884s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:54:46   1884s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:54:46   1884s] [NR-eGR] #Instance Blockages : 62376
[07/03 15:54:46   1884s] [NR-eGR] #PG Blockages       : 51867
[07/03 15:54:46   1884s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:54:46   1884s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:54:46   1884s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:54:46   1884s] [NR-eGR] #Other Blockages    : 0
[07/03 15:54:46   1884s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:54:46   1884s] [NR-eGR] #prerouted nets         : 0
[07/03 15:54:46   1884s] [NR-eGR] #prerouted special nets : 0
[07/03 15:54:46   1884s] [NR-eGR] #prerouted wires        : 0
[07/03 15:54:46   1884s] [NR-eGR] Read 34206 nets ( ignored 34204 )
[07/03 15:54:46   1884s] (I)        Front-side 34206 ( ignored 34204 )
[07/03 15:54:46   1884s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:54:46   1884s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:54:46   1884s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[07/03 15:54:46   1884s] [NR-eGR] #via pillars        : 0
[07/03 15:54:46   1884s] [NR-eGR] #must join all port : 0
[07/03 15:54:46   1884s] [NR-eGR] #multiple ports     : 0
[07/03 15:54:46   1884s] [NR-eGR] #has must join      : 0
[07/03 15:54:46   1884s] (I)      handle routing halo
[07/03 15:54:46   1884s] (I)      Reading macro buffers
[07/03 15:54:46   1884s] (I)      Number of macro buffers: 0
[07/03 15:54:46   1884s] (I)      ============ RC Report:  =============
[07/03 15:54:46   1884s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/03 15:54:46   1884s] (I)      --------------------------------------
[07/03 15:54:46   1884s] (I)          Metal2         0.515        0.266 
[07/03 15:54:46   1884s] (I)          Metal3         0.515        0.254 
[07/03 15:54:46   1884s] (I)          Metal4         0.515        0.266 
[07/03 15:54:46   1884s] (I)          Metal5         0.515        0.254 
[07/03 15:54:46   1884s] (I)       TopMetal1         0.013        0.320 
[07/03 15:54:46   1884s] (I)       TopMetal2         0.007        0.307 
[07/03 15:54:46   1884s] (I)      ============ RC Report:  =============
[07/03 15:54:46   1884s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/03 15:54:46   1884s] (I)      --------------------------------------
[07/03 15:54:46   1884s] (I)          Metal2         0.515        0.180 
[07/03 15:54:46   1884s] (I)          Metal3         0.515        0.172 
[07/03 15:54:46   1884s] (I)          Metal4         0.515        0.180 
[07/03 15:54:46   1884s] (I)          Metal5         0.515        0.172 
[07/03 15:54:46   1884s] (I)       TopMetal1         0.013        0.304 
[07/03 15:54:46   1884s] (I)       TopMetal2         0.007        0.243 
[07/03 15:54:46   1884s] (I)      early_global_route_priority property id does not exist.
[07/03 15:54:46   1884s] (I)      Read Num Blocks=119758  Num Prerouted Wires=0  Num CS=0
[07/03 15:54:46   1884s] (I)      Layer 1 (H) : #blockages 48723 : #preroutes 0
[07/03 15:54:47   1884s] (I)      Layer 2 (V) : #blockages 14501 : #preroutes 0
[07/03 15:54:47   1885s] (I)      Layer 3 (H) : #blockages 26389 : #preroutes 0
[07/03 15:54:47   1885s] (I)      Layer 4 (V) : #blockages 19511 : #preroutes 0
[07/03 15:54:47   1885s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:54:47   1885s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:54:47   1885s] (I)      Moved 1 terms for better access 
[07/03 15:54:47   1885s] (I)      Number of ignored nets                =  34204
[07/03 15:54:47   1885s] (I)      Number of connected nets              =      0
[07/03 15:54:47   1885s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:54:47   1885s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:54:47   1885s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:54:47   1885s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:54:47   1885s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:54:47   1885s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:54:47   1885s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:54:47   1885s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[07/03 15:54:47   1885s] (I)      Ndr track 0 does not exist
[07/03 15:54:47   1885s] (I)      Ndr track 0 does not exist
[07/03 15:54:47   1885s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:54:47   1885s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:54:47   1885s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:54:47   1885s] (I)      Site width          :   480  (dbu)
[07/03 15:54:47   1885s] (I)      Row height          :  3780  (dbu)
[07/03 15:54:47   1885s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:54:47   1885s] (I)      GCell width         :  3780  (dbu)
[07/03 15:54:47   1885s] (I)      GCell height        :  3780  (dbu)
[07/03 15:54:47   1885s] (I)      Grid                :   491   512     7
[07/03 15:54:47   1885s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:54:47   1885s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:54:47   1885s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:54:47   1885s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:54:47   1885s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:54:47   1885s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:54:47   1885s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:54:47   1885s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:54:47   1885s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:54:47   1885s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:54:47   1885s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:54:47   1885s] (I)      --------------------------------------------------------
[07/03 15:54:47   1885s] 
[07/03 15:54:47   1885s] [NR-eGR] ============ Routing rule table ============
[07/03 15:54:47   1885s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[07/03 15:54:47   1885s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[07/03 15:54:47   1885s] [NR-eGR] ========================================
[07/03 15:54:47   1885s] [NR-eGR] 
[07/03 15:54:47   1885s] (I)      ==== NDR : (Default) ====
[07/03 15:54:47   1885s] (I)      +--------------+--------+
[07/03 15:54:47   1885s] (I)      |           ID |      0 |
[07/03 15:54:47   1885s] (I)      |      Default |    yes |
[07/03 15:54:47   1885s] (I)      |  Clk Special |     no |
[07/03 15:54:47   1885s] (I)      | Hard spacing |     no |
[07/03 15:54:47   1885s] (I)      |    NDR track | (none) |
[07/03 15:54:47   1885s] (I)      |      NDR via | (none) |
[07/03 15:54:47   1885s] (I)      |  Extra space |      0 |
[07/03 15:54:47   1885s] (I)      |      Shields |      0 |
[07/03 15:54:47   1885s] (I)      |   Demand (H) |      1 |
[07/03 15:54:47   1885s] (I)      |   Demand (V) |      1 |
[07/03 15:54:47   1885s] (I)      |        #Nets |      1 |
[07/03 15:54:47   1885s] (I)      +--------------+--------+
[07/03 15:54:47   1885s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:54:47   1885s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:54:47   1885s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:54:47   1885s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:54:47   1885s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:54:47   1885s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:54:47   1885s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:54:47   1885s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:54:47   1885s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:54:47   1885s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:54:47   1885s] (I)      ======== NDR :  =========
[07/03 15:54:47   1885s] (I)      +--------------+--------+
[07/03 15:54:47   1885s] (I)      |           ID |      1 |
[07/03 15:54:47   1885s] (I)      |      Default |     no |
[07/03 15:54:47   1885s] (I)      |  Clk Special |     no |
[07/03 15:54:47   1885s] (I)      | Hard spacing |     no |
[07/03 15:54:47   1885s] (I)      |    NDR track | (none) |
[07/03 15:54:47   1885s] (I)      |      NDR via | (none) |
[07/03 15:54:47   1885s] (I)      |  Extra space |      1 |
[07/03 15:54:47   1885s] (I)      |      Shields |      0 |
[07/03 15:54:47   1885s] (I)      |   Demand (H) |      2 |
[07/03 15:54:47   1885s] (I)      |   Demand (V) |      2 |
[07/03 15:54:47   1885s] (I)      |        #Nets |      1 |
[07/03 15:54:47   1885s] (I)      +--------------+--------+
[07/03 15:54:47   1885s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:54:47   1885s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:54:47   1885s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:54:47   1885s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[07/03 15:54:47   1885s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[07/03 15:54:47   1885s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[07/03 15:54:47   1885s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[07/03 15:54:47   1885s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[07/03 15:54:47   1885s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[07/03 15:54:47   1885s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:54:47   1885s] (I)      =============== Blocked Tracks ===============
[07/03 15:54:47   1885s] (I)      +-------+---------+----------+---------------+
[07/03 15:54:47   1885s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:54:47   1885s] (I)      +-------+---------+----------+---------------+
[07/03 15:54:47   1885s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:54:47   1885s] (I)      |     2 | 2262528 |   963927 |        42.60% |
[07/03 15:54:47   1885s] (I)      |     3 | 1978368 |  1169452 |        59.11% |
[07/03 15:54:47   1885s] (I)      |     4 | 2262528 |  1287227 |        56.89% |
[07/03 15:54:47   1885s] (I)      |     5 | 1978368 |  1170128 |        59.15% |
[07/03 15:54:47   1885s] (I)      |     6 |  377088 |   244192 |        64.76% |
[07/03 15:54:47   1885s] (I)      |     7 |  237056 |   121102 |        51.09% |
[07/03 15:54:47   1885s] (I)      +-------+---------+----------+---------------+
[07/03 15:54:47   1885s] (I)      Finished Import and model ( CPU: 0.95 sec, Real: 1.01 sec, Curr Mem: 4.05 MB )
[07/03 15:54:47   1885s] (I)      Reset routing kernel
[07/03 15:54:47   1885s] (I)      Started Global Routing ( Curr Mem: 4.05 MB )
[07/03 15:54:47   1885s] (I)      totalPins=5401  totalGlobalPin=5399 (99.96%)
[07/03 15:54:47   1885s] (I)      ================== Net Group Info ===================
[07/03 15:54:47   1885s] (I)      +----+----------------+--------------+--------------+
[07/03 15:54:47   1885s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:54:47   1885s] (I)      +----+----------------+--------------+--------------+
[07/03 15:54:47   1885s] (I)      |  1 |              1 |    Metal3(3) |    Metal4(4) |
[07/03 15:54:47   1885s] (I)      |  2 |              1 |    Metal2(2) | TopMetal2(7) |
[07/03 15:54:47   1885s] (I)      +----+----------------+--------------+--------------+
[07/03 15:54:47   1885s] (I)      total 2D Cap : 1829891 = (1007350 H, 822541 V)
[07/03 15:54:47   1885s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/03 15:54:47   1885s] (I)      init route region map
[07/03 15:54:47   1885s] (I)      #blocked GCells = 120122
[07/03 15:54:47   1885s] (I)      #regions = 787
[07/03 15:54:47   1885s] (I)      init safety region map
[07/03 15:54:47   1885s] (I)      #blocked GCells = 120122
[07/03 15:54:47   1885s] (I)      #regions = 787
[07/03 15:54:47   1885s] (I)      Adjusted 0 GCells for pin access
[07/03 15:54:47   1885s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1a Route ============
[07/03 15:54:47   1885s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/03 15:54:47   1885s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1b Route ============
[07/03 15:54:47   1885s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:54:47   1885s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.598560e+03um
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1c Route ============
[07/03 15:54:47   1885s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1d Route ============
[07/03 15:54:47   1885s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1e Route ============
[07/03 15:54:47   1885s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:54:47   1885s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.598560e+03um
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1f Route ============
[07/03 15:54:47   1885s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1g Route ============
[07/03 15:54:47   1885s] (I)      Usage: 778 = (360 H, 418 V) = (0.04% H, 0.05% V) = (1.361e+03um H, 1.580e+03um V)
[07/03 15:54:47   1885s] (I)      #Nets         : 1
[07/03 15:54:47   1885s] (I)      #Relaxed nets : 1
[07/03 15:54:47   1885s] (I)      Wire length   : 0
[07/03 15:54:47   1885s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 5]
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1h Route ============
[07/03 15:54:47   1885s] (I)      Usage: 778 = (360 H, 418 V) = (0.04% H, 0.05% V) = (1.361e+03um H, 1.580e+03um V)
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1l Route ============
[07/03 15:54:47   1885s] (I)      total 2D Cap : 2654076 = (1007350 H, 1646726 V)
[07/03 15:54:47   1885s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/03 15:54:47   1885s] (I)      init route region map
[07/03 15:54:47   1885s] (I)      #blocked GCells = 119698
[07/03 15:54:47   1885s] (I)      #regions = 851
[07/03 15:54:47   1885s] (I)      init safety region map
[07/03 15:54:47   1885s] (I)      #blocked GCells = 119698
[07/03 15:54:47   1885s] (I)      #regions = 851
[07/03 15:54:47   1885s] (I)      Adjusted 0 GCells for pin access
[07/03 15:54:47   1885s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 5]
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1a Route ============
[07/03 15:54:47   1885s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/03 15:54:47   1885s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1b Route ============
[07/03 15:54:47   1885s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:54:47   1885s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.539400e+03um
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1c Route ============
[07/03 15:54:47   1885s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1d Route ============
[07/03 15:54:47   1885s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1e Route ============
[07/03 15:54:47   1885s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:54:47   1885s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.539400e+03um
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1f Route ============
[07/03 15:54:47   1885s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1g Route ============
[07/03 15:54:47   1885s] (I)      Usage: 1556 = (720 H, 836 V) = (0.07% H, 0.05% V) = (2.722e+03um H, 3.160e+03um V)
[07/03 15:54:47   1885s] (I)      #Nets         : 1
[07/03 15:54:47   1885s] (I)      #Relaxed nets : 1
[07/03 15:54:47   1885s] (I)      Wire length   : 0
[07/03 15:54:47   1885s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1h Route ============
[07/03 15:54:47   1885s] (I)      Usage: 1556 = (720 H, 836 V) = (0.07% H, 0.05% V) = (2.722e+03um H, 3.160e+03um V)
[07/03 15:54:47   1885s] (I)      
[07/03 15:54:47   1885s] (I)      ============  Phase 1l Route ============
[07/03 15:54:47   1885s] (I)      routed 77 hard fixed segments
[07/03 15:54:48   1885s] (I)      total 2D Cap : 3982726 = (2336000 H, 1646726 V)
[07/03 15:54:48   1885s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/03 15:54:48   1885s] (I)      init route region map
[07/03 15:54:48   1885s] (I)      #blocked GCells = 88043
[07/03 15:54:48   1885s] (I)      #regions = 1405
[07/03 15:54:48   1885s] (I)      init safety region map
[07/03 15:54:48   1885s] (I)      #blocked GCells = 88043
[07/03 15:54:48   1885s] (I)      #regions = 1405
[07/03 15:54:48   1885s] (I)      Adjusted 0 GCells for pin access
[07/03 15:54:48   1885s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 5]
[07/03 15:54:48   1885s] (I)      
[07/03 15:54:48   1885s] (I)      ============  Phase 1a Route ============
[07/03 15:54:48   1885s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:54:48   1885s] (I)      
[07/03 15:54:48   1885s] (I)      ============  Phase 1b Route ============
[07/03 15:54:48   1885s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:54:48   1885s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.257984e+04um
[07/03 15:54:48   1885s] (I)      
[07/03 15:54:48   1885s] (I)      ============  Phase 1c Route ============
[07/03 15:54:48   1885s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:54:48   1885s] (I)      
[07/03 15:54:48   1885s] (I)      ============  Phase 1d Route ============
[07/03 15:54:48   1885s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:54:48   1885s] (I)      
[07/03 15:54:48   1885s] (I)      ============  Phase 1e Route ============
[07/03 15:54:48   1885s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:54:48   1885s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.257984e+04um
[07/03 15:54:48   1885s] (I)      
[07/03 15:54:48   1885s] (I)      ============  Phase 1f Route ============
[07/03 15:54:48   1885s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:54:48   1885s] (I)      
[07/03 15:54:48   1885s] (I)      ============  Phase 1g Route ============
[07/03 15:54:48   1885s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:54:48   1885s] (I)      
[07/03 15:54:48   1885s] (I)      ============  Phase 1h Route ============
[07/03 15:54:48   1886s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:54:48   1886s] (I)      
[07/03 15:54:48   1886s] (I)      ============  Phase 1l Route ============
[07/03 15:54:48   1886s] (I)      total 2D Cap : 4236213 = (2472039 H, 1764174 V)
[07/03 15:54:48   1886s] (I)      total 2D Demand : 2009 = (1004 H, 1005 V)
[07/03 15:54:48   1886s] (I)      init route region map
[07/03 15:54:48   1886s] (I)      #blocked GCells = 73521
[07/03 15:54:48   1886s] (I)      #regions = 1079
[07/03 15:54:48   1886s] (I)      init safety region map
[07/03 15:54:48   1886s] (I)      #blocked GCells = 73521
[07/03 15:54:48   1886s] (I)      #regions = 1079
[07/03 15:54:48   1886s] (I)      Adjusted 0 GCells for pin access
[07/03 15:54:48   1886s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[07/03 15:54:48   1886s] (I)      
[07/03 15:54:48   1886s] (I)      ============  Phase 1a Route ============
[07/03 15:54:48   1886s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 108
[07/03 15:54:48   1886s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:54:48   1886s] (I)      
[07/03 15:54:48   1886s] (I)      ============  Phase 1b Route ============
[07/03 15:54:48   1886s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:54:48   1886s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.012280e+04um
[07/03 15:54:48   1886s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/03 15:54:48   1886s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:54:48   1886s] (I)      
[07/03 15:54:48   1886s] (I)      ============  Phase 1c Route ============
[07/03 15:54:48   1886s] (I)      Level2 Grid: 99 x 103
[07/03 15:54:48   1886s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:54:48   1886s] (I)      
[07/03 15:54:48   1886s] (I)      ============  Phase 1d Route ============
[07/03 15:54:48   1886s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:54:48   1886s] (I)      
[07/03 15:54:48   1886s] (I)      ============  Phase 1e Route ============
[07/03 15:54:48   1886s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:54:48   1886s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.012280e+04um
[07/03 15:54:48   1886s] (I)      
[07/03 15:54:48   1886s] (I)      ============  Phase 1f Route ============
[07/03 15:54:48   1886s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:54:48   1886s] (I)      
[07/03 15:54:48   1886s] (I)      ============  Phase 1g Route ============
[07/03 15:54:48   1886s] (I)      Usage: 13245 = (5458 H, 7787 V) = (0.22% H, 0.44% V) = (2.063e+04um H, 2.943e+04um V)
[07/03 15:54:48   1886s] (I)      
[07/03 15:54:48   1886s] (I)      ============  Phase 1h Route ============
[07/03 15:54:48   1886s] (I)      Usage: 13251 = (5468 H, 7783 V) = (0.22% H, 0.44% V) = (2.067e+04um H, 2.942e+04um V)
[07/03 15:54:48   1886s] (I)      
[07/03 15:54:48   1886s] (I)      ============  Phase 1l Route ============
[07/03 15:54:49   1886s] (I)      
[07/03 15:54:49   1886s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:54:49   1886s] [NR-eGR]                        OverCon            
[07/03 15:54:49   1886s] [NR-eGR]                         #Gcell     %Gcell
[07/03 15:54:49   1886s] [NR-eGR]        Layer             (1-0)    OverCon
[07/03 15:54:49   1886s] [NR-eGR] ----------------------------------------------
[07/03 15:54:49   1886s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/03 15:54:49   1886s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/03 15:54:49   1886s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/03 15:54:49   1886s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/03 15:54:49   1886s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/03 15:54:49   1886s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/03 15:54:49   1886s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/03 15:54:49   1886s] [NR-eGR] ----------------------------------------------
[07/03 15:54:49   1886s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/03 15:54:49   1886s] [NR-eGR] 
[07/03 15:54:49   1886s] (I)      Finished Global Routing ( CPU: 1.52 sec, Real: 1.74 sec, Curr Mem: 4.06 MB )
[07/03 15:54:49   1886s] (I)      Updating congestion map
[07/03 15:54:49   1886s] (I)      total 2D Cap : 4269857 = (2491704 H, 1778153 V)
[07/03 15:54:49   1886s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/03 15:54:49   1886s] (I)      Running track assignment and export wires
[07/03 15:54:49   1886s] (I)      Delete wires for 2 nets 
[07/03 15:54:49   1886s] (I)      ============= Track Assignment ============
[07/03 15:54:49   1886s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.04 MB )
[07/03 15:54:49   1886s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 15:54:49   1886s] (I)      Run Multi-thread track assignment
[07/03 15:54:49   1887s] (I)      Finished Track Assignment (2T) ( CPU: 0.28 sec, Real: 0.25 sec, Curr Mem: 4.06 MB )
[07/03 15:54:49   1887s] (I)      Started Export ( Curr Mem: 4.06 MB )
[07/03 15:54:49   1887s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 15:54:49   1887s] [NR-eGR] Total eGR-routed clock nets wire length: 43156um, number of vias: 14280
[07/03 15:54:49   1887s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:54:49   1887s] [NR-eGR] Report for selected net(s) only.
[07/03 15:54:49   1887s] [NR-eGR]                    Length (um)   Vias 
[07/03 15:54:49   1887s] [NR-eGR] --------------------------------------
[07/03 15:54:49   1887s] [NR-eGR]  Metal1     (1V)             0   5397 
[07/03 15:54:49   1887s] [NR-eGR]  Metal2     (2H)         15616   8653 
[07/03 15:54:49   1887s] [NR-eGR]  Metal3     (3V)         23657    209 
[07/03 15:54:49   1887s] [NR-eGR]  Metal4     (4H)          2463     21 
[07/03 15:54:49   1887s] [NR-eGR]  Metal5     (5V)          1420      0 
[07/03 15:54:49   1887s] [NR-eGR]  TopMetal1  (6H)             0      0 
[07/03 15:54:49   1887s] [NR-eGR]  TopMetal2  (7V)             0      0 
[07/03 15:54:49   1887s] [NR-eGR] --------------------------------------
[07/03 15:54:49   1887s] [NR-eGR]             Total        43156  14280 
[07/03 15:54:49   1887s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:54:49   1887s] [NR-eGR] Total half perimeter of net bounding box: 4435um
[07/03 15:54:49   1887s] [NR-eGR] Total length: 43156um, number of vias: 14280
[07/03 15:54:49   1887s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:54:49   1887s] [NR-eGR] Total routed clock nets wire length: 43156um, number of vias: 14280
[07/03 15:54:49   1887s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:54:49   1887s] [NR-eGR]                    Length (um)    Vias 
[07/03 15:54:49   1887s] [NR-eGR] ---------------------------------------
[07/03 15:54:49   1887s] [NR-eGR]  Metal1     (1V)             0  110070 
[07/03 15:54:49   1887s] [NR-eGR]  Metal2     (2H)        492558  172006 
[07/03 15:54:49   1887s] [NR-eGR]  Metal3     (3V)        530238    8149 
[07/03 15:54:49   1887s] [NR-eGR]  Metal4     (4H)        154822    3214 
[07/03 15:54:49   1887s] [NR-eGR]  Metal5     (5V)         86698      24 
[07/03 15:54:49   1887s] [NR-eGR]  TopMetal1  (6H)            19       8 
[07/03 15:54:49   1887s] [NR-eGR]  TopMetal2  (7V)            98       0 
[07/03 15:54:49   1887s] [NR-eGR] ---------------------------------------
[07/03 15:54:49   1887s] [NR-eGR]             Total      1264433  293471 
[07/03 15:54:49   1887s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:54:49   1887s] [NR-eGR] Total half perimeter of net bounding box: 908697um
[07/03 15:54:49   1887s] [NR-eGR] Total length: 1264433um, number of vias: 293471
[07/03 15:54:49   1887s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:54:49   1887s] (I)      == Layer wire length by net rule ==
[07/03 15:54:49   1887s] (I)                           Default 
[07/03 15:54:49   1887s] (I)      -----------------------------
[07/03 15:54:49   1887s] (I)       Metal1     (1V)         0um 
[07/03 15:54:49   1887s] (I)       Metal2     (2H)    492558um 
[07/03 15:54:49   1887s] (I)       Metal3     (3V)    530238um 
[07/03 15:54:49   1887s] (I)       Metal4     (4H)    154822um 
[07/03 15:54:49   1887s] (I)       Metal5     (5V)     86698um 
[07/03 15:54:49   1887s] (I)       TopMetal1  (6H)        19um 
[07/03 15:54:49   1887s] (I)       TopMetal2  (7V)        98um 
[07/03 15:54:49   1887s] (I)      -----------------------------
[07/03 15:54:49   1887s] (I)                  Total  1264433um 
[07/03 15:54:49   1887s] (I)      == Layer via count by net rule ==
[07/03 15:54:49   1887s] (I)                         Default 
[07/03 15:54:49   1887s] (I)      ---------------------------
[07/03 15:54:49   1887s] (I)       Metal1     (1V)    110070 
[07/03 15:54:49   1887s] (I)       Metal2     (2H)    172006 
[07/03 15:54:49   1887s] (I)       Metal3     (3V)      8149 
[07/03 15:54:49   1887s] (I)       Metal4     (4H)      3214 
[07/03 15:54:49   1887s] (I)       Metal5     (5V)        24 
[07/03 15:54:49   1887s] (I)       TopMetal1  (6H)         8 
[07/03 15:54:49   1887s] (I)       TopMetal2  (7V)         0 
[07/03 15:54:49   1887s] (I)      ---------------------------
[07/03 15:54:49   1887s] (I)                  Total   293471 
[07/03 15:54:49   1887s] (I)      Finished Export ( CPU: 0.45 sec, Real: 0.43 sec, Curr Mem: 4.06 MB )
[07/03 15:54:49   1887s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 15:54:49   1887s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.38 sec, Real: 3.63 sec, Curr Mem: 4.06 MB )
[07/03 15:54:49   1887s] [NR-eGR] Finished Early Global Route ( CPU: 3.42 sec, Real: 3.67 sec, Curr Mem: 4.02 MB )
[07/03 15:54:49   1887s] (I)      ========================================== Runtime Summary ===========================================
[07/03 15:54:49   1887s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/03 15:54:49   1887s] (I)      ------------------------------------------------------------------------------------------------------
[07/03 15:54:49   1887s] (I)       Early Global Route                             100.00%  1497.10 sec  1500.77 sec  3.67 sec  3.42 sec 
[07/03 15:54:49   1887s] (I)       +-Early Global Route kernel                     98.88%  1497.14 sec  1500.76 sec  3.63 sec  3.38 sec 
[07/03 15:54:49   1887s] (I)       | +-Import and model                            27.50%  1497.17 sec  1498.18 sec  1.01 sec  0.95 sec 
[07/03 15:54:49   1887s] (I)       | | +-Create place DB                           12.35%  1497.17 sec  1497.62 sec  0.45 sec  0.42 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Import place data                       12.34%  1497.17 sec  1497.62 sec  0.45 sec  0.42 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Read instances and placement           5.36%  1497.17 sec  1497.37 sec  0.20 sec  0.17 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Read nets                              6.92%  1497.37 sec  1497.62 sec  0.25 sec  0.24 sec 
[07/03 15:54:49   1887s] (I)       | | +-Create route DB                           13.85%  1497.62 sec  1498.13 sec  0.51 sec  0.49 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Import route data (2T)                  13.80%  1497.62 sec  1498.13 sec  0.51 sec  0.49 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.72%  1497.70 sec  1497.76 sec  0.06 sec  0.06 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Read routing blockages               0.00%  1497.70 sec  1497.70 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Read bump blockages                  0.00%  1497.70 sec  1497.70 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Read instance blockages              1.17%  1497.70 sec  1497.74 sec  0.04 sec  0.04 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Read PG blockages                    0.49%  1497.74 sec  1497.76 sec  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)       | | | | | | +-Allocate memory for PG via list    0.06%  1497.74 sec  1497.74 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Read clock blockages                 0.00%  1497.76 sec  1497.76 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Read other blockages                 0.00%  1497.76 sec  1497.76 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Read halo blockages                  0.02%  1497.76 sec  1497.76 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1497.76 sec  1497.76 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Read blackboxes                        0.00%  1497.76 sec  1497.76 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Read prerouted                         0.01%  1497.76 sec  1497.76 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Read nets                              0.05%  1497.76 sec  1497.76 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Set up via pillars                     0.35%  1497.77 sec  1497.78 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Set up RC info                         0.24%  1497.78 sec  1497.79 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Initialize 3D grid graph               0.77%  1497.80 sec  1497.82 sec  0.03 sec  0.03 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Model blockage capacity                7.57%  1497.83 sec  1498.10 sec  0.28 sec  0.27 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Initialize 3D capacity               7.18%  1497.83 sec  1498.09 sec  0.26 sec  0.26 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Move terms for access (2T)             0.13%  1498.13 sec  1498.13 sec  0.00 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | +-Read aux data                              0.00%  1498.13 sec  1498.13 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | +-Others data preparation                    0.00%  1498.13 sec  1498.13 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | +-Create route kernel                        0.95%  1498.13 sec  1498.17 sec  0.03 sec  0.03 sec 
[07/03 15:54:49   1887s] (I)       | +-Global Routing                              47.41%  1498.18 sec  1499.92 sec  1.74 sec  1.52 sec 
[07/03 15:54:49   1887s] (I)       | | +-Initialization                             0.50%  1498.18 sec  1498.20 sec  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)       | | +-Net group 1                                8.12%  1498.20 sec  1498.50 sec  0.30 sec  0.26 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Generate topology (2T)                   0.06%  1498.20 sec  1498.20 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1a                                 0.53%  1498.36 sec  1498.38 sec  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Pattern routing (2T)                   0.10%  1498.36 sec  1498.36 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.41%  1498.37 sec  1498.38 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1b                                 0.33%  1498.38 sec  1498.39 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Monotonic routing (2T)                 0.27%  1498.38 sec  1498.39 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1c                                 0.00%  1498.39 sec  1498.39 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1d                                 0.00%  1498.39 sec  1498.39 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1e                                 0.10%  1498.39 sec  1498.40 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Route legalization                     0.00%  1498.39 sec  1498.39 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1498.39 sec  1498.39 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1f                                 0.00%  1498.40 sec  1498.40 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1g                                 2.69%  1498.40 sec  1498.50 sec  0.10 sec  0.06 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Post Routing                           2.68%  1498.40 sec  1498.50 sec  0.10 sec  0.06 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1h                                 0.05%  1498.50 sec  1498.50 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Post Routing                           0.05%  1498.50 sec  1498.50 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1l                                 0.00%  1498.50 sec  1498.50 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | +-Net group 2                               10.64%  1498.50 sec  1498.89 sec  0.39 sec  0.31 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Generate topology (2T)                   0.10%  1498.50 sec  1498.50 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1a                                 0.41%  1498.75 sec  1498.77 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Pattern routing (2T)                   0.07%  1498.75 sec  1498.76 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.23%  1498.76 sec  1498.77 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1b                                 0.31%  1498.77 sec  1498.78 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Monotonic routing (2T)                 0.22%  1498.77 sec  1498.78 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1c                                 0.00%  1498.78 sec  1498.78 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1d                                 0.00%  1498.78 sec  1498.78 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1e                                 0.08%  1498.78 sec  1498.78 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Route legalization                     0.01%  1498.78 sec  1498.78 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1498.78 sec  1498.78 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1f                                 0.00%  1498.78 sec  1498.78 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1g                                 2.79%  1498.78 sec  1498.89 sec  0.10 sec  0.07 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Post Routing                           2.77%  1498.78 sec  1498.89 sec  0.10 sec  0.07 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1h                                 0.08%  1498.89 sec  1498.89 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Post Routing                           0.07%  1498.89 sec  1498.89 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1l                                 0.00%  1498.89 sec  1498.89 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | +-Net group 3                                8.26%  1498.89 sec  1499.19 sec  0.30 sec  0.26 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Generate topology (2T)                   0.00%  1498.89 sec  1498.89 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1a                                 0.08%  1499.14 sec  1499.14 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Pattern routing (2T)                   0.07%  1499.14 sec  1499.14 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1b                                 0.08%  1499.14 sec  1499.15 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1c                                 0.00%  1499.15 sec  1499.15 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1d                                 0.00%  1499.15 sec  1499.15 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1e                                 0.23%  1499.15 sec  1499.16 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Route legalization                     0.00%  1499.15 sec  1499.15 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1499.15 sec  1499.15 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1f                                 0.00%  1499.16 sec  1499.16 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1g                                 0.14%  1499.16 sec  1499.16 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Post Routing                           0.13%  1499.16 sec  1499.16 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1h                                 0.50%  1499.16 sec  1499.18 sec  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Post Routing                           0.40%  1499.16 sec  1499.18 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1l                                 0.26%  1499.18 sec  1499.19 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Layer assignment (2T)                  0.18%  1499.19 sec  1499.19 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | +-Net group 4                               18.91%  1499.19 sec  1499.89 sec  0.69 sec  0.64 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Generate topology (2T)                   1.32%  1499.19 sec  1499.24 sec  0.05 sec  0.05 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1a                                 1.30%  1499.49 sec  1499.54 sec  0.05 sec  0.05 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Pattern routing (2T)                   0.23%  1499.50 sec  1499.51 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.48%  1499.51 sec  1499.53 sec  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Add via demand to 2D                   0.37%  1499.53 sec  1499.54 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1b                                 0.55%  1499.54 sec  1499.56 sec  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Monotonic routing (2T)                 0.25%  1499.54 sec  1499.55 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1c                                 0.73%  1499.56 sec  1499.59 sec  0.03 sec  0.03 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Two level Routing                      0.73%  1499.56 sec  1499.59 sec  0.03 sec  0.03 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Two Level Routing (Regular)          0.37%  1499.57 sec  1499.58 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Two Level Routing (Strong)           0.12%  1499.58 sec  1499.59 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1d                                 0.61%  1499.59 sec  1499.61 sec  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Detoured routing (2T)                  0.60%  1499.59 sec  1499.61 sec  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1e                                 0.25%  1499.61 sec  1499.62 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Route legalization                     0.05%  1499.61 sec  1499.61 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | | | +-Legalize Blockage Violations         0.04%  1499.61 sec  1499.61 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1f                                 0.63%  1499.62 sec  1499.64 sec  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Congestion clean                       0.63%  1499.62 sec  1499.64 sec  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1g                                 3.38%  1499.64 sec  1499.77 sec  0.12 sec  0.09 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Post Routing                           3.37%  1499.64 sec  1499.77 sec  0.12 sec  0.09 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1h                                 2.02%  1499.77 sec  1499.84 sec  0.07 sec  0.07 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Post Routing                           2.01%  1499.77 sec  1499.84 sec  0.07 sec  0.07 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Phase 1l                                 1.18%  1499.84 sec  1499.89 sec  0.04 sec  0.04 sec 
[07/03 15:54:49   1887s] (I)       | | | | +-Layer assignment (2T)                  0.41%  1499.87 sec  1499.89 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | +-Export cong map                              4.18%  1499.92 sec  1500.07 sec  0.15 sec  0.15 sec 
[07/03 15:54:49   1887s] (I)       | | +-Export 2D cong map                         1.37%  1500.02 sec  1500.07 sec  0.05 sec  0.05 sec 
[07/03 15:54:49   1887s] (I)       | +-Extract Global 3D Wires                      0.01%  1500.08 sec  1500.08 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | +-Track Assignment (2T)                        6.70%  1500.08 sec  1500.32 sec  0.25 sec  0.28 sec 
[07/03 15:54:49   1887s] (I)       | | +-Initialization                             0.00%  1500.08 sec  1500.08 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | +-Track Assignment Kernel                    6.61%  1500.08 sec  1500.32 sec  0.24 sec  0.28 sec 
[07/03 15:54:49   1887s] (I)       | | +-Free Memory                                0.00%  1500.32 sec  1500.32 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | +-Export                                      11.81%  1500.32 sec  1500.76 sec  0.43 sec  0.45 sec 
[07/03 15:54:49   1887s] (I)       | | +-Export DB wires                            0.34%  1500.32 sec  1500.34 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Export all nets (2T)                     0.27%  1500.32 sec  1500.33 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)       | | | +-Set wire vias (2T)                       0.05%  1500.33 sec  1500.34 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | | +-Report wirelength                          8.83%  1500.34 sec  1500.66 sec  0.32 sec  0.29 sec 
[07/03 15:54:49   1887s] (I)       | | +-Update net boxes                           2.60%  1500.66 sec  1500.76 sec  0.10 sec  0.15 sec 
[07/03 15:54:49   1887s] (I)       | | +-Update timing                              0.00%  1500.76 sec  1500.76 sec  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)       | +-Postprocess design                           0.15%  1500.76 sec  1500.76 sec  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)      ======================= Summary by functions ========================
[07/03 15:54:49   1887s] (I)       Lv  Step                                      %      Real       CPU 
[07/03 15:54:49   1887s] (I)      ---------------------------------------------------------------------
[07/03 15:54:49   1887s] (I)        0  Early Global Route                  100.00%  3.67 sec  3.42 sec 
[07/03 15:54:49   1887s] (I)        1  Early Global Route kernel            98.88%  3.63 sec  3.38 sec 
[07/03 15:54:49   1887s] (I)        2  Global Routing                       47.41%  1.74 sec  1.52 sec 
[07/03 15:54:49   1887s] (I)        2  Import and model                     27.50%  1.01 sec  0.95 sec 
[07/03 15:54:49   1887s] (I)        2  Export                               11.81%  0.43 sec  0.45 sec 
[07/03 15:54:49   1887s] (I)        2  Track Assignment (2T)                 6.70%  0.25 sec  0.28 sec 
[07/03 15:54:49   1887s] (I)        2  Export cong map                       4.18%  0.15 sec  0.15 sec 
[07/03 15:54:49   1887s] (I)        2  Postprocess design                    0.15%  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)        2  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        3  Net group 4                          18.91%  0.69 sec  0.64 sec 
[07/03 15:54:49   1887s] (I)        3  Create route DB                      13.85%  0.51 sec  0.49 sec 
[07/03 15:54:49   1887s] (I)        3  Create place DB                      12.35%  0.45 sec  0.42 sec 
[07/03 15:54:49   1887s] (I)        3  Net group 2                          10.64%  0.39 sec  0.31 sec 
[07/03 15:54:49   1887s] (I)        3  Report wirelength                     8.83%  0.32 sec  0.29 sec 
[07/03 15:54:49   1887s] (I)        3  Net group 3                           8.26%  0.30 sec  0.26 sec 
[07/03 15:54:49   1887s] (I)        3  Net group 1                           8.12%  0.30 sec  0.26 sec 
[07/03 15:54:49   1887s] (I)        3  Track Assignment Kernel               6.61%  0.24 sec  0.28 sec 
[07/03 15:54:49   1887s] (I)        3  Update net boxes                      2.60%  0.10 sec  0.15 sec 
[07/03 15:54:49   1887s] (I)        3  Export 2D cong map                    1.37%  0.05 sec  0.05 sec 
[07/03 15:54:49   1887s] (I)        3  Create route kernel                   0.95%  0.03 sec  0.03 sec 
[07/03 15:54:49   1887s] (I)        3  Initialization                        0.50%  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)        3  Export DB wires                       0.34%  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        4  Import route data (2T)               13.80%  0.51 sec  0.49 sec 
[07/03 15:54:49   1887s] (I)        4  Import place data                    12.34%  0.45 sec  0.42 sec 
[07/03 15:54:49   1887s] (I)        4  Phase 1g                              9.00%  0.33 sec  0.23 sec 
[07/03 15:54:49   1887s] (I)        4  Phase 1h                              2.65%  0.10 sec  0.09 sec 
[07/03 15:54:49   1887s] (I)        4  Phase 1a                              2.32%  0.09 sec  0.08 sec 
[07/03 15:54:49   1887s] (I)        4  Generate topology (2T)                1.48%  0.05 sec  0.05 sec 
[07/03 15:54:49   1887s] (I)        4  Phase 1l                              1.44%  0.05 sec  0.05 sec 
[07/03 15:54:49   1887s] (I)        4  Phase 1b                              1.27%  0.05 sec  0.04 sec 
[07/03 15:54:49   1887s] (I)        4  Phase 1c                              0.74%  0.03 sec  0.03 sec 
[07/03 15:54:49   1887s] (I)        4  Phase 1e                              0.65%  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)        4  Phase 1f                              0.64%  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)        4  Phase 1d                              0.61%  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)        4  Export all nets (2T)                  0.27%  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)        4  Set wire vias (2T)                    0.05%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        5  Post Routing                         11.48%  0.42 sec  0.31 sec 
[07/03 15:54:49   1887s] (I)        5  Model blockage capacity               7.57%  0.28 sec  0.27 sec 
[07/03 15:54:49   1887s] (I)        5  Read nets                             6.97%  0.26 sec  0.25 sec 
[07/03 15:54:49   1887s] (I)        5  Read instances and placement          5.36%  0.20 sec  0.17 sec 
[07/03 15:54:49   1887s] (I)        5  Read blockages ( Layer 2-7 )          1.72%  0.06 sec  0.06 sec 
[07/03 15:54:49   1887s] (I)        5  Pattern Routing Avoiding Blockages    1.12%  0.04 sec  0.04 sec 
[07/03 15:54:49   1887s] (I)        5  Initialize 3D grid graph              0.77%  0.03 sec  0.03 sec 
[07/03 15:54:49   1887s] (I)        5  Monotonic routing (2T)                0.73%  0.03 sec  0.03 sec 
[07/03 15:54:49   1887s] (I)        5  Two level Routing                     0.73%  0.03 sec  0.03 sec 
[07/03 15:54:49   1887s] (I)        5  Congestion clean                      0.63%  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)        5  Detoured routing (2T)                 0.60%  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)        5  Layer assignment (2T)                 0.59%  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)        5  Pattern routing (2T)                  0.47%  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)        5  Add via demand to 2D                  0.37%  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)        5  Set up via pillars                    0.35%  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)        5  Set up RC info                        0.24%  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)        5  Move terms for access (2T)            0.13%  0.00 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)        5  Route legalization                    0.06%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        6  Initialize 3D capacity                7.18%  0.26 sec  0.26 sec 
[07/03 15:54:49   1887s] (I)        6  Read instance blockages               1.17%  0.04 sec  0.04 sec 
[07/03 15:54:49   1887s] (I)        6  Read PG blockages                     0.49%  0.02 sec  0.02 sec 
[07/03 15:54:49   1887s] (I)        6  Two Level Routing (Regular)           0.37%  0.01 sec  0.01 sec 
[07/03 15:54:49   1887s] (I)        6  Two Level Routing (Strong)            0.12%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        6  Legalize Blockage Violations          0.04%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] (I)        7  Allocate memory for PG via list       0.06%  0.00 sec  0.00 sec 
[07/03 15:54:49   1887s] Running post-eGR process
[07/03 15:54:50   1887s]         Early Global Route - eGR only step done. (took cpu=0:00:04.1 real=0:00:04.4)
[07/03 15:54:50   1887s]       Routing using eGR only done.
[07/03 15:54:50   1887s] Net route status summary:
[07/03 15:54:50   1887s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:54:50   1887s]   Non-clock: 59342 (unrouted=25202, trialRouted=34140, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25138, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:54:50   1887s] 
[07/03 15:54:50   1887s] CCOPT: Done with clock implementation routing.
[07/03 15:54:50   1887s] 
[07/03 15:54:50   1887s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.3 real=0:00:04.6)
[07/03 15:54:50   1887s]     Clock implementation routing done.
[07/03 15:54:50   1887s]     Leaving CCOpt scope - extractRC...
[07/03 15:54:50   1887s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/03 15:54:50   1887s] Extraction called for design 'fpga_top' of instances=34156 and nets=59344 using extraction engine 'preRoute' .
[07/03 15:54:50   1887s] PreRoute RC Extraction called for design fpga_top.
[07/03 15:54:50   1887s] RC Extraction called in multi-corner(2) mode.
[07/03 15:54:50   1887s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 15:54:50   1887s] Type 'man IMPEXT-6197' for more detail.
[07/03 15:54:50   1887s] RCMode: PreRoute
[07/03 15:54:50   1887s]       RC Corner Indexes            0       1   
[07/03 15:54:50   1887s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 15:54:50   1887s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 15:54:50   1887s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 15:54:50   1887s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 15:54:50   1887s] Shrink Factor                : 1.00000
[07/03 15:54:50   1887s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 15:54:50   1887s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 15:54:50   1888s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:54:50   1888s] eee: pegSigSF=1.070000
[07/03 15:54:50   1888s] Initializing multi-corner resistance tables ...
[07/03 15:54:50   1888s] eee: Grid unit RC data computation started
[07/03 15:54:50   1888s] eee: Grid unit RC data computation completed
[07/03 15:54:50   1888s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:54:50   1888s] eee: l=2 avDens=0.141469 usedTrk=13250.527396 availTrk=93663.689278 sigTrk=13250.527396
[07/03 15:54:50   1888s] eee: l=3 avDens=0.131650 usedTrk=16091.850038 availTrk=122231.710679 sigTrk=16091.850038
[07/03 15:54:50   1888s] eee: l=4 avDens=0.046866 usedTrk=6117.442684 availTrk=130530.967353 sigTrk=6117.442684
[07/03 15:54:50   1888s] eee: l=5 avDens=0.042972 usedTrk=4359.449790 availTrk=101447.468940 sigTrk=4359.449790
[07/03 15:54:50   1888s] eee: l=6 avDens=0.195658 usedTrk=2195.346509 availTrk=11220.323290 sigTrk=2195.346509
[07/03 15:54:50   1888s] eee: l=7 avDens=0.132726 usedTrk=2072.553375 availTrk=15615.276942 sigTrk=2072.553375
[07/03 15:54:50   1888s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:54:50   1888s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:54:50   1888s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.300161 uaWl=1.000000 uaWlH=0.194700 aWlH=0.000000 lMod=0 pMax=0.831400 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:54:50   1888s] eee: NetCapCache creation started. (Current Mem: 4556.188M) 
[07/03 15:54:50   1888s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4556.188M) 
[07/03 15:54:50   1888s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:54:50   1888s] eee: Metal Layers Info:
[07/03 15:54:50   1888s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:54:50   1888s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:54:50   1888s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:54:50   1888s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:54:50   1888s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:54:50   1888s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:54:50   1888s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:54:50   1888s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:54:50   1888s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:54:50   1888s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:54:50   1888s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:54:50   1888s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:54:50   1888s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:54:50   1888s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:54:51   1888s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4556.188M)
[07/03 15:54:51   1888s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/03 15:54:51   1888s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[07/03 15:54:51   1888s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:54:51   1888s]     Leaving CCOpt scope - Initializing placement interface...
[07/03 15:54:51   1888s] OPERPROF: Starting DPlace-Init at level 1, MEM:4556.2M, EPOCH TIME: 1751572491.287231
[07/03 15:54:51   1888s] Processing tracks to init pin-track alignment.
[07/03 15:54:51   1888s] z: 1, totalTracks: 1
[07/03 15:54:51   1888s] z: 3, totalTracks: 1
[07/03 15:54:51   1888s] z: 5, totalTracks: 1
[07/03 15:54:51   1888s] z: 7, totalTracks: 1
[07/03 15:54:51   1888s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:54:51   1888s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4556.2M, EPOCH TIME: 1751572491.378934
[07/03 15:54:51   1889s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:51   1889s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:51   1889s] 
[07/03 15:54:51   1889s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:54:51   1889s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:54:51   1889s] OPERPROF:     Starting CMU at level 3, MEM:4556.2M, EPOCH TIME: 1751572491.474542
[07/03 15:54:51   1889s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4556.2M, EPOCH TIME: 1751572491.479247
[07/03 15:54:51   1889s] 
[07/03 15:54:51   1889s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:54:51   1889s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.100, REAL:0.116, MEM:4556.2M, EPOCH TIME: 1751572491.494522
[07/03 15:54:51   1889s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4556.2M, EPOCH TIME: 1751572491.495921
[07/03 15:54:51   1889s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.002, MEM:4556.2M, EPOCH TIME: 1751572491.497486
[07/03 15:54:51   1889s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4556.2MB).
[07/03 15:54:51   1889s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.204, REAL:0.248, MEM:4556.2M, EPOCH TIME: 1751572491.535190
[07/03 15:54:51   1889s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.3)
[07/03 15:54:51   1889s]     Legalizer reserving space for clock trees
[07/03 15:54:51   1889s]     Calling post conditioning for eGRPC...
[07/03 15:54:51   1889s]       eGRPC...
[07/03 15:54:51   1889s]         eGRPC active optimizations:
[07/03 15:54:51   1889s]          - Move Down
[07/03 15:54:51   1889s]          - Downsizing before DRV sizing
[07/03 15:54:51   1889s]          - DRV fixing with sizing
[07/03 15:54:51   1889s]          - Move to fanout
[07/03 15:54:51   1889s]          - Cloning
[07/03 15:54:51   1889s]         
[07/03 15:54:51   1889s]         Currently running CTS, using active skew data
[07/03 15:54:51   1889s]         Loading clock net RC data...
[07/03 15:54:51   1889s]         Preprocessing clock nets...
[07/03 15:54:51   1889s]         Nets initialized for optimization: Seen: 2 Attempted: 2 Successful: 0 Unsuccessful: 2 Invalid: 0
[07/03 15:54:51   1889s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:54:51   1889s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:54:51   1889s]         ProEngine running disconnected to DB
[07/03 15:54:51   1889s]         Disconnecting...
[07/03 15:54:51   1889s]         Disconnecting Clock Trees
[07/03 15:54:51   1889s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:54:51   1889s]         Reset bufferability constraints...
[07/03 15:54:51   1889s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[07/03 15:54:51   1889s]         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/03 15:54:51   1889s] End AAE Lib Interpolated Model. (MEM=1452.980469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:54:51   1889s]         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:54:51   1889s]         Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:54:51   1889s]         Clock DAG hash eGRPC initial state: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:51   1889s]         CTS services accumulated run-time stats eGRPC initial state:
[07/03 15:54:51   1889s]           delay calculator: calls=5523, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:51   1889s]           steiner router: calls=5515, total_wall_time=0.210s, mean_wall_time=0.038ms
[07/03 15:54:51   1889s]         Clock DAG stats eGRPC initial state:
[07/03 15:54:51   1889s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:51   1889s]           sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:51   1889s]           misc counts      : r=2, pp=0, mci=0
[07/03 15:54:51   1889s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:51   1889s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:51   1889s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:51   1889s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:51   1889s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:51   1889s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:51   1889s]         Clock DAG net violations eGRPC initial state:
[07/03 15:54:51   1889s]           Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:51   1889s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[07/03 15:54:51   1889s]           Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:51   1889s]         Primary reporting skew groups eGRPC initial state:
[07/03 15:54:52   1889s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:52   1889s]               min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:52   1889s]               max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:52   1889s]         Skew group summary eGRPC initial state:
[07/03 15:54:52   1889s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:52   1889s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:52   1889s]         eGRPC Moving buffers...
[07/03 15:54:52   1889s]           Clock DAG hash before 'eGRPC Moving buffers': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:52   1889s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[07/03 15:54:52   1889s]             delay calculator: calls=5523, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:52   1889s]             steiner router: calls=5515, total_wall_time=0.210s, mean_wall_time=0.038ms
[07/03 15:54:52   1889s]           Violation analysis...
[07/03 15:54:52   1889s]           Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/03 15:54:52   1890s]           Clock DAG hash after 'eGRPC Moving buffers': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:52   1890s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[07/03 15:54:52   1890s]             delay calculator: calls=5523, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:52   1890s]             steiner router: calls=5515, total_wall_time=0.210s, mean_wall_time=0.038ms
[07/03 15:54:52   1890s]           Clock DAG stats after 'eGRPC Moving buffers':
[07/03 15:54:52   1890s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:52   1890s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:52   1890s]             misc counts      : r=2, pp=0, mci=0
[07/03 15:54:52   1890s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:52   1890s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:52   1890s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:52   1890s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:52   1890s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:52   1890s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:52   1890s]           Clock DAG net violations after 'eGRPC Moving buffers':
[07/03 15:54:52   1890s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:52   1890s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[07/03 15:54:52   1890s]             Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:52   1890s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[07/03 15:54:52   1890s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:52   1890s]                 min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:52   1890s]                 max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:52   1890s]           Skew group summary after 'eGRPC Moving buffers':
[07/03 15:54:52   1890s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:52   1890s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:52   1890s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:52   1890s]         eGRPC Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.6)
[07/03 15:54:52   1890s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[07/03 15:54:52   1890s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:52   1890s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/03 15:54:52   1890s]             delay calculator: calls=5523, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:52   1890s]             steiner router: calls=5515, total_wall_time=0.210s, mean_wall_time=0.038ms
[07/03 15:54:52   1890s]           Modifying slew-target multiplier from 1 to 0.9
[07/03 15:54:52   1890s]           Artificially removing short and long paths...
[07/03 15:54:53   1890s]             Clock DAG hash before 'Artificially removing short and long paths': 63cc19ce98339c28 72d94847b72403fd
[07/03 15:54:53   1890s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/03 15:54:53   1890s]               delay calculator: calls=5523, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:53   1890s]               steiner router: calls=5515, total_wall_time=0.210s, mean_wall_time=0.038ms
[07/03 15:54:53   1890s]             For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/03 15:54:53   1890s]             For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/03 15:54:53   1890s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:53   1890s]           Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:54:53   1890s]           Downsizing prefiltering...
[07/03 15:54:53   1890s]           Downsizing prefiltering done.
[07/03 15:54:53   1890s]           Prefiltering Summary : numPassedPreFiltering = 2, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[07/03 15:54:53   1890s]           DoDownSizing Summary : numSized = 0
[07/03 15:54:53   1890s]           Reverting slew-target multiplier from 0.9 to 1
[07/03 15:54:53   1890s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:53   1890s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/03 15:54:53   1890s]             delay calculator: calls=5523, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:53   1890s]             steiner router: calls=5515, total_wall_time=0.210s, mean_wall_time=0.038ms
[07/03 15:54:53   1890s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/03 15:54:53   1890s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:53   1890s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:53   1890s]             misc counts      : r=2, pp=0, mci=0
[07/03 15:54:53   1890s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:53   1890s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:53   1890s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:53   1890s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:53   1890s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:53   1890s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:53   1890s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/03 15:54:53   1890s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:53   1890s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/03 15:54:53   1890s]             Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:53   1890s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/03 15:54:53   1890s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:53   1891s]                 min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:53   1891s]                 max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:53   1891s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/03 15:54:53   1891s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:53   1891s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:53   1891s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:53   1891s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.7 real=0:00:00.9)
[07/03 15:54:53   1891s]         eGRPC Fixing DRVs...
[07/03 15:54:53   1891s]           Clock DAG hash before 'eGRPC Fixing DRVs': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:53   1891s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[07/03 15:54:53   1891s]             delay calculator: calls=5523, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:53   1891s]             steiner router: calls=5515, total_wall_time=0.210s, mean_wall_time=0.038ms
[07/03 15:54:53   1891s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/03 15:54:53   1891s]           CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/03 15:54:53   1891s]           
[07/03 15:54:53   1891s]           Statistics: Fix DRVs (cell sizing):
[07/03 15:54:53   1891s]           ===================================
[07/03 15:54:53   1891s]           
[07/03 15:54:53   1891s]           Cell changes by Net Type:
[07/03 15:54:53   1891s]           
[07/03 15:54:53   1891s]           -------------------------------------------------------------------------------------------------
[07/03 15:54:53   1891s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/03 15:54:53   1891s]           -------------------------------------------------------------------------------------------------
[07/03 15:54:53   1891s]           top                0            0           0            0                    0                0
[07/03 15:54:53   1891s]           trunk              0            0           0            0                    0                0
[07/03 15:54:53   1891s]           leaf               0            0           0            0                    0                0
[07/03 15:54:53   1891s]           -------------------------------------------------------------------------------------------------
[07/03 15:54:53   1891s]           Total              0            0           0            0                    0                0
[07/03 15:54:53   1891s]           -------------------------------------------------------------------------------------------------
[07/03 15:54:53   1891s]           
[07/03 15:54:53   1891s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/03 15:54:53   1891s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/03 15:54:53   1891s]           
[07/03 15:54:54   1891s]           Clock DAG hash after 'eGRPC Fixing DRVs': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:54   1891s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[07/03 15:54:54   1891s]             delay calculator: calls=5523, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:54   1891s]             steiner router: calls=5515, total_wall_time=0.210s, mean_wall_time=0.038ms
[07/03 15:54:54   1891s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[07/03 15:54:54   1891s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:54   1891s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:54   1891s]             misc counts      : r=2, pp=0, mci=0
[07/03 15:54:54   1891s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:54   1891s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:54   1891s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:54   1891s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:54   1891s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:54   1891s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:54   1891s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[07/03 15:54:54   1891s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:54   1891s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[07/03 15:54:54   1891s]             Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:54   1891s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[07/03 15:54:54   1891s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:54   1891s]                 min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:54   1891s]                 max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:54   1891s]           Skew group summary after 'eGRPC Fixing DRVs':
[07/03 15:54:54   1891s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:54   1891s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:54:54   1891s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:54   1891s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/03 15:54:54   1891s]         
[07/03 15:54:54   1891s]         Slew Diagnostics: After DRV fixing
[07/03 15:54:54   1891s]         ==================================
[07/03 15:54:54   1891s]         
[07/03 15:54:54   1891s]         Global Causes:
[07/03 15:54:54   1891s]         
[07/03 15:54:54   1891s]         -------------------------------------
[07/03 15:54:54   1891s]         Cause
[07/03 15:54:54   1891s]         -------------------------------------
[07/03 15:54:54   1891s]         DRV fixing with buffering is disabled
[07/03 15:54:54   1891s]         -------------------------------------
[07/03 15:54:54   1891s]         
[07/03 15:54:54   1891s]         Top 5 overslews:
[07/03 15:54:54   1891s]         
[07/03 15:54:54   1891s]         ---------------------------------
[07/03 15:54:54   1891s]         Overslew    Causes    Driving Pin
[07/03 15:54:54   1891s]         ---------------------------------
[07/03 15:54:54   1891s]           (empty table)
[07/03 15:54:54   1891s]         ---------------------------------
[07/03 15:54:54   1891s]         
[07/03 15:54:54   1891s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/03 15:54:54   1891s]         
[07/03 15:54:54   1891s]         -------------------
[07/03 15:54:54   1891s]         Cause    Occurences
[07/03 15:54:54   1891s]         -------------------
[07/03 15:54:54   1891s]           (empty table)
[07/03 15:54:54   1891s]         -------------------
[07/03 15:54:54   1891s]         
[07/03 15:54:54   1891s]         Violation diagnostics counts from the 0 nodes that have violations:
[07/03 15:54:54   1891s]         
[07/03 15:54:54   1891s]         -------------------
[07/03 15:54:54   1891s]         Cause    Occurences
[07/03 15:54:54   1891s]         -------------------
[07/03 15:54:54   1891s]           (empty table)
[07/03 15:54:54   1891s]         -------------------
[07/03 15:54:54   1891s]         
[07/03 15:54:54   1891s]         Reconnecting optimized routes...
[07/03 15:54:54   1891s]         Reset timing graph...
[07/03 15:54:54   1891s] Ignoring AAE DB Resetting ...
[07/03 15:54:54   1891s]         Reset timing graph done.
[07/03 15:54:54   1891s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.1)
[07/03 15:54:54   1891s]         Violation analysis...
[07/03 15:54:54   1891s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/03 15:54:54   1891s]         Clock instances to consider for cloning: 0
[07/03 15:54:54   1891s]         Reset timing graph...
[07/03 15:54:54   1891s] Ignoring AAE DB Resetting ...
[07/03 15:54:54   1891s]         Reset timing graph done.
[07/03 15:54:54   1891s]         Set dirty flag on 0 instances, 0 nets
[07/03 15:54:54   1891s]         Clock DAG hash before routing clock trees: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:54:54   1891s]         CTS services accumulated run-time stats before routing clock trees:
[07/03 15:54:54   1891s]           delay calculator: calls=5523, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:54:54   1891s]           steiner router: calls=5515, total_wall_time=0.210s, mean_wall_time=0.038ms
[07/03 15:54:54   1891s]         Clock DAG stats before routing clock trees:
[07/03 15:54:54   1891s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:54:54   1891s]           sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:54:54   1891s]           misc counts      : r=2, pp=0, mci=0
[07/03 15:54:54   1891s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:54:54   1891s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:54:54   1891s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:54:54   1891s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:54:54   1891s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:54   1891s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:54:54   1891s]         Clock DAG net violations before routing clock trees:
[07/03 15:54:54   1891s]           Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:54:54   1891s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[07/03 15:54:54   1891s]           Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:54:54   1891s]         Primary reporting skew groups before routing clock trees:
[07/03 15:54:54   1891s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:54   1891s]               min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:54:54   1891s]               max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:54:54   1891s]         Skew group summary before routing clock trees:
[07/03 15:54:54   1891s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:54   1892s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:54:54   1892s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:54:54   1892s]       eGRPC done.
[07/03 15:54:54   1892s]     Calling post conditioning for eGRPC done.
[07/03 15:54:54   1892s]   eGR Post Conditioning done.
[07/03 15:54:54   1892s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[07/03 15:54:54   1892s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/03 15:54:54   1892s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4556.2M, EPOCH TIME: 1751572494.994465
[07/03 15:54:54   1892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:54   1892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:55   1892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:55   1892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:55   1892s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.203, REAL:0.178, MEM:4556.2M, EPOCH TIME: 1751572495.172530
[07/03 15:54:55   1892s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:54:55   1892s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:54:55   1892s]   Leaving CCOpt scope - ClockRefiner...
[07/03 15:54:55   1892s]   Assigned high priority to 0 instances.
[07/03 15:54:55   1892s]   Soft fixed 0 clock instances.
[07/03 15:54:55   1892s]   Performing Single Pass Refine Place.
[07/03 15:54:55   1892s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/03 15:54:55   1892s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4556.2M, EPOCH TIME: 1751572495.500284
[07/03 15:54:55   1892s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4556.2M, EPOCH TIME: 1751572495.500489
[07/03 15:54:55   1892s] Processing tracks to init pin-track alignment.
[07/03 15:54:55   1892s] z: 1, totalTracks: 1
[07/03 15:54:55   1892s] z: 3, totalTracks: 1
[07/03 15:54:55   1892s] z: 5, totalTracks: 1
[07/03 15:54:55   1892s] z: 7, totalTracks: 1
[07/03 15:54:55   1892s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:54:55   1892s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4556.2M, EPOCH TIME: 1751572495.610604
[07/03 15:54:55   1892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:55   1892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:55   1892s] 
[07/03 15:54:55   1892s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:54:55   1892s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:54:55   1892s] OPERPROF:       Starting CMU at level 4, MEM:4556.2M, EPOCH TIME: 1751572495.700732
[07/03 15:54:55   1892s] OPERPROF:       Finished CMU at level 4, CPU:0.015, REAL:0.015, MEM:4556.2M, EPOCH TIME: 1751572495.715659
[07/03 15:54:55   1892s] 
[07/03 15:54:55   1892s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:54:55   1892s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.121, REAL:0.130, MEM:4556.2M, EPOCH TIME: 1751572495.740392
[07/03 15:54:55   1892s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4556.2M, EPOCH TIME: 1751572495.740566
[07/03 15:54:55   1892s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4556.2M, EPOCH TIME: 1751572495.740843
[07/03 15:54:55   1892s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4556.2MB).
[07/03 15:54:55   1892s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.238, REAL:0.254, MEM:4556.2M, EPOCH TIME: 1751572495.754007
[07/03 15:54:55   1892s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.238, REAL:0.254, MEM:4556.2M, EPOCH TIME: 1751572495.754056
[07/03 15:54:55   1892s] TDRefine: refinePlace mode is spiral
[07/03 15:54:55   1892s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:54:55   1892s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.7
[07/03 15:54:55   1892s] OPERPROF: Starting Refine-Place at level 1, MEM:4556.2M, EPOCH TIME: 1751572495.761496
[07/03 15:54:55   1892s] *** Starting refinePlace (0:31:37 mem=4556.2M) ***
[07/03 15:54:55   1892s] Total net bbox length = 9.087e+05 (4.467e+05 4.620e+05) (ext = 6.709e+04)
[07/03 15:54:55   1892s] 
[07/03 15:54:55   1892s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:54:55   1892s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:54:55   1892s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:54:55   1892s] Set min layer with default ( 2 )
[07/03 15:54:55   1892s] Set max layer with default ( 127 )
[07/03 15:54:55   1892s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:55   1892s] Min route layer (adjusted) = 2
[07/03 15:54:55   1892s] Max route layer (adjusted) = 7
[07/03 15:54:55   1892s] Set min layer with default ( 2 )
[07/03 15:54:56   1892s] Set max layer with default ( 127 )
[07/03 15:54:56   1892s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:56   1892s] Min route layer (adjusted) = 2
[07/03 15:54:56   1892s] Max route layer (adjusted) = 7
[07/03 15:54:56   1892s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4556.2M, EPOCH TIME: 1751572496.010336
[07/03 15:54:56   1892s] Starting refinePlace ...
[07/03 15:54:56   1892s] Set min layer with default ( 2 )
[07/03 15:54:56   1892s] Set max layer with default ( 127 )
[07/03 15:54:56   1892s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:56   1892s] Min route layer (adjusted) = 2
[07/03 15:54:56   1892s] Max route layer (adjusted) = 7
[07/03 15:54:56   1892s] One DDP V2 for no tweak run.
[07/03 15:54:56   1893s] Set min layer with default ( 2 )
[07/03 15:54:56   1893s] Set max layer with default ( 127 )
[07/03 15:54:56   1893s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:56   1893s] Min route layer (adjusted) = 2
[07/03 15:54:56   1893s] Max route layer (adjusted) = 7
[07/03 15:54:56   1893s] DDP initSite1 nrRow 287 nrJob 287
[07/03 15:54:56   1893s] DDP markSite nrRow 287 nrJob 287
[07/03 15:54:56   1893s]   Spread Effort: high, standalone mode, useDDP on.
[07/03 15:54:56   1893s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=4572.2MB) @(0:31:37 - 0:31:37).
[07/03 15:54:56   1893s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:54:56   1893s] wireLenOptFixPriorityInst 5397 inst fixed
[07/03 15:54:56   1893s] 
[07/03 15:54:56   1893s]  === Spiral for Logical I: (movable: 34072) ===
[07/03 15:54:56   1893s] 
[07/03 15:54:56   1893s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 15:54:58   1896s] 
[07/03 15:54:58   1896s]  Legalizing fenced HInst  with 8 physical insts
[07/03 15:54:58   1896s] 
[07/03 15:54:58   1896s]  Info: 0 filler has been deleted!
[07/03 15:54:58   1896s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 15:54:58   1896s] [CPU] RefinePlace/Spiral (cpu=0:00:01.1, real=0:00:00.0)
[07/03 15:54:58   1896s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.8, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:54:58   1896s] [CPU] RefinePlace/Legalization (cpu=0:00:03.2, real=0:00:02.0, mem=4540.2MB) @(0:31:37 - 0:31:41).
[07/03 15:54:58   1896s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:54:58   1896s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:54:58   1896s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 4540.2MB
[07/03 15:54:58   1896s] Statistics of distance of Instance movement in refine placement:
[07/03 15:54:58   1896s]   maximum (X+Y) =         0.00 um
[07/03 15:54:58   1896s]   mean    (X+Y) =         0.00 um
[07/03 15:54:58   1896s] Summary Report:
[07/03 15:54:58   1896s] Instances move: 0 (out of 34072 movable)
[07/03 15:54:58   1896s] Instances flipped: 0
[07/03 15:54:58   1896s] Mean displacement: 0.00 um
[07/03 15:54:58   1896s] Max displacement: 0.00 um 
[07/03 15:54:58   1896s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:54:58   1896s] Total instances moved : 0
[07/03 15:54:58   1896s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:3.767, REAL:2.680, MEM:4540.2M, EPOCH TIME: 1751572498.690733
[07/03 15:54:58   1896s] Total net bbox length = 9.087e+05 (4.467e+05 4.620e+05) (ext = 6.709e+04)
[07/03 15:54:58   1896s] Runtime: CPU: 0:00:04.0 REAL: 0:00:03.0 MEM: 4540.2MB
[07/03 15:54:58   1896s] [CPU] RefinePlace/total (cpu=0:00:04.0, real=0:00:03.0, mem=4540.2MB) @(0:31:37 - 0:31:41).
[07/03 15:54:58   1896s] *** Finished refinePlace (0:31:41 mem=4540.2M) ***
[07/03 15:54:58   1896s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.7
[07/03 15:54:58   1896s] OPERPROF: Finished Refine-Place at level 1, CPU:4.011, REAL:2.984, MEM:4540.2M, EPOCH TIME: 1751572498.745454
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/03 15:54:58   1896s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:54:58   1896s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4540.2M, EPOCH TIME: 1751572498.753561
[07/03 15:54:58   1896s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:54:58   1896s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:58   1897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:58   1897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:54:58   1897s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.258, REAL:0.216, MEM:4556.2M, EPOCH TIME: 1751572498.969094
[07/03 15:54:58   1897s]   ClockRefiner summary
[07/03 15:54:58   1897s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/03 15:54:58   1897s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/03 15:54:58   1897s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/03 15:54:58   1897s]   Restoring pStatusCts on 0 clock instances.
[07/03 15:54:58   1897s]   Revert refine place priority changes on 0 instances.
[07/03 15:54:58   1897s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.5 real=0:00:03.5)
[07/03 15:54:58   1897s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:13.5 real=0:00:13.5)
[07/03 15:54:58   1897s]   CCOpt::Phase::Routing...
[07/03 15:54:59   1897s]   Clock implementation routing...
[07/03 15:54:59   1897s]     Leaving CCOpt scope - Routing Tools...
[07/03 15:54:59   1897s] Net route status summary:
[07/03 15:54:59   1897s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:54:59   1897s]   Non-clock: 59342 (unrouted=25202, trialRouted=34140, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25138, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:54:59   1897s]     Routing using eGR in eGR->NR Step...
[07/03 15:54:59   1897s]       Early Global Route - eGR->Nr High Frequency step...
[07/03 15:54:59   1897s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[07/03 15:54:59   1897s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[07/03 15:54:59   1897s] (ccopt eGR): Start to route 2 all nets
[07/03 15:54:59   1897s] (I)      Running eGR regular flow
[07/03 15:54:59   1897s] Running assign ptn pin
[07/03 15:54:59   1897s] Running config msv constraints
[07/03 15:54:59   1897s] Running pre-eGR process
[07/03 15:54:59   1897s] [PSP]    Started Early Global Route ( Curr Mem: 4.02 MB )
[07/03 15:54:59   1897s] (I)      Initializing eGR engine (clean)
[07/03 15:54:59   1897s] Set min layer with default ( 2 )
[07/03 15:54:59   1897s] Set max layer with default ( 127 )
[07/03 15:54:59   1897s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:59   1897s] Min route layer (adjusted) = 2
[07/03 15:54:59   1897s] Max route layer (adjusted) = 7
[07/03 15:54:59   1897s] (I)      clean place blk overflow:
[07/03 15:54:59   1897s] (I)      H : enabled 1.00 0
[07/03 15:54:59   1897s] (I)      V : enabled 1.00 0
[07/03 15:54:59   1897s] (I)      Initializing eGR engine (clean)
[07/03 15:54:59   1897s] Set min layer with default ( 2 )
[07/03 15:54:59   1897s] Set max layer with default ( 127 )
[07/03 15:54:59   1897s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:54:59   1897s] Min route layer (adjusted) = 2
[07/03 15:54:59   1897s] Max route layer (adjusted) = 7
[07/03 15:54:59   1897s] (I)      clean place blk overflow:
[07/03 15:54:59   1897s] (I)      H : enabled 1.00 0
[07/03 15:54:59   1897s] (I)      V : enabled 1.00 0
[07/03 15:54:59   1897s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4.02 MB )
[07/03 15:54:59   1897s] (I)      Running eGR Cong Clean flow
[07/03 15:54:59   1897s] (I)      # wire layers (front) : 8
[07/03 15:54:59   1897s] (I)      # wire layers (back)  : 0
[07/03 15:54:59   1897s] (I)      min wire layer : 1
[07/03 15:54:59   1897s] (I)      max wire layer : 7
[07/03 15:54:59   1897s] (I)      # cut layers (front) : 7
[07/03 15:54:59   1897s] (I)      # cut layers (back)  : 0
[07/03 15:54:59   1897s] (I)      min cut layer : 1
[07/03 15:54:59   1897s] (I)      max cut layer : 6
[07/03 15:54:59   1897s] (I)      ================================= Layers =================================
[07/03 15:54:59   1897s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:59   1897s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:54:59   1897s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:59   1897s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:54:59   1897s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:54:59   1897s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:54:59   1897s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:54:59   1897s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:54:59   1897s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:54:59   1897s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:54:59   1897s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:54:59   1897s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:54:59   1897s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:54:59   1897s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:54:59   1897s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:54:59   1897s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:54:59   1897s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:54:59   1897s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:54:59   1897s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:59   1897s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:54:59   1897s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:54:59   1897s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:54:59   1897s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:54:59   1897s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:54:59   1897s] (I)      Started Import and model ( Curr Mem: 4.02 MB )
[07/03 15:55:00   1898s] (I)      == Non-default Options ==
[07/03 15:55:00   1898s] (I)      Clean congestion better                            : true
[07/03 15:55:00   1898s] (I)      Estimate vias on DPT layer                         : true
[07/03 15:55:00   1898s] (I)      Rerouting rounds                                   : 10
[07/03 15:55:00   1898s] (I)      Clean congestion layer assignment rounds           : 3
[07/03 15:55:00   1898s] (I)      Layer constraints as soft constraints              : true
[07/03 15:55:00   1898s] (I)      Soft top layer                                     : true
[07/03 15:55:00   1898s] (I)      Skip prospective layer relax nets                  : true
[07/03 15:55:00   1898s] (I)      Better NDR handling                                : true
[07/03 15:55:00   1898s] (I)      Improved NDR modeling in LA                        : true
[07/03 15:55:00   1898s] (I)      Routing cost fix for NDR handling                  : true
[07/03 15:55:00   1898s] (I)      Block tracks for preroutes                         : true
[07/03 15:55:00   1898s] (I)      Assign IRoute by net group key                     : true
[07/03 15:55:00   1898s] (I)      Block unroutable channels                          : true
[07/03 15:55:00   1898s] (I)      Block unroutable channels 3D                       : true
[07/03 15:55:00   1898s] (I)      Bound layer relaxed segment wl                     : true
[07/03 15:55:00   1898s] (I)      Blocked pin reach length threshold                 : 2
[07/03 15:55:00   1898s] (I)      Check blockage within NDR space in TA              : true
[07/03 15:55:00   1898s] (I)      Skip must join for term with via pillar            : true
[07/03 15:55:00   1898s] (I)      Model find APA for IO pin                          : true
[07/03 15:55:00   1898s] (I)      On pin location for off pin term                   : true
[07/03 15:55:00   1898s] (I)      Handle EOL spacing                                 : true
[07/03 15:55:00   1898s] (I)      Merge PG vias by gap                               : true
[07/03 15:55:00   1898s] (I)      Maximum routing layer                              : 7
[07/03 15:55:00   1898s] (I)      Top routing layer                                  : 7
[07/03 15:55:00   1898s] (I)      Ignore routing layer                               : true
[07/03 15:55:00   1898s] (I)      Route selected nets only                           : true
[07/03 15:55:00   1898s] (I)      Refine MST                                         : true
[07/03 15:55:00   1898s] (I)      Honor PRL                                          : true
[07/03 15:55:00   1898s] (I)      Strong congestion aware                            : true
[07/03 15:55:00   1898s] (I)      Improved initial location for IRoutes              : true
[07/03 15:55:00   1898s] (I)      Multi panel TA                                     : true
[07/03 15:55:00   1898s] (I)      Penalize wire overlap                              : true
[07/03 15:55:00   1898s] (I)      Expand small instance blockage                     : true
[07/03 15:55:00   1898s] (I)      Reduce via in TA                                   : true
[07/03 15:55:00   1898s] (I)      SS-aware routing                                   : true
[07/03 15:55:00   1898s] (I)      Improve tree edge sharing                          : true
[07/03 15:55:00   1898s] (I)      Improve 2D via estimation                          : true
[07/03 15:55:00   1898s] (I)      Refine Steiner tree                                : true
[07/03 15:55:00   1898s] (I)      Build spine tree                                   : true
[07/03 15:55:00   1898s] (I)      Model pass through capacity                        : true
[07/03 15:55:00   1898s] (I)      Extend blockages by a half GCell                   : true
[07/03 15:55:00   1898s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[07/03 15:55:00   1898s] (I)      Consider pin shapes                                : true
[07/03 15:55:00   1898s] (I)      Consider pin shapes for all nodes                  : true
[07/03 15:55:00   1898s] (I)      Consider NR APA                                    : true
[07/03 15:55:00   1898s] (I)      Consider IO pin shape                              : true
[07/03 15:55:00   1898s] (I)      Fix pin connection bug                             : true
[07/03 15:55:00   1898s] (I)      Consider layer RC for local wires                  : true
[07/03 15:55:00   1898s] (I)      Honor layer constraint                             : true
[07/03 15:55:00   1898s] (I)      Route to clock mesh pin                            : true
[07/03 15:55:00   1898s] (I)      LA-aware pin escape length                         : 2
[07/03 15:55:00   1898s] (I)      Connect multiple ports                             : true
[07/03 15:55:00   1898s] (I)      Split for must join                                : true
[07/03 15:55:00   1898s] (I)      Number of threads                                  : 2
[07/03 15:55:00   1898s] (I)      Routing effort level                               : 10000
[07/03 15:55:00   1898s] (I)      Prefer layer length threshold                      : 8
[07/03 15:55:00   1898s] (I)      Overflow penalty cost                              : 10
[07/03 15:55:00   1898s] (I)      A-star cost                                        : 0.300000
[07/03 15:55:00   1898s] (I)      Misalignment cost                                  : 10.000000
[07/03 15:55:00   1898s] (I)      Threshold for short IRoute                         : 6
[07/03 15:55:00   1898s] (I)      Via cost during post routing                       : 1.000000
[07/03 15:55:00   1898s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/03 15:55:00   1898s] (I)      Source-to-sink ratio                               : 0.300000
[07/03 15:55:00   1898s] (I)      Scenic ratio bound                                 : 3.000000
[07/03 15:55:00   1898s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/03 15:55:00   1898s] (I)      Net layer relax scenic ratio                       : 1.250000
[07/03 15:55:00   1898s] (I)      Layer demotion scenic scale                        : 1.000000
[07/03 15:55:00   1898s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/03 15:55:00   1898s] (I)      PG-aware similar topology routing                  : true
[07/03 15:55:00   1898s] (I)      Maze routing via cost fix                          : true
[07/03 15:55:00   1898s] (I)      Apply PRL on PG terms                              : true
[07/03 15:55:00   1898s] (I)      Apply PRL on obs objects                           : true
[07/03 15:55:00   1898s] (I)      Handle range-type spacing rules                    : true
[07/03 15:55:00   1898s] (I)      PG gap threshold multiplier                        : 10.000000
[07/03 15:55:00   1898s] (I)      Parallel spacing query fix                         : true
[07/03 15:55:00   1898s] (I)      Force source to root IR                            : true
[07/03 15:55:00   1898s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/03 15:55:00   1898s] (I)      Multi-pass Schedule                                : {{} {} {}}
[07/03 15:55:00   1898s] (I)      Route tie net to shape                             : auto
[07/03 15:55:00   1898s] (I)      Do not relax to DPT layer                          : true
[07/03 15:55:00   1898s] (I)      No DPT in post routing                             : true
[07/03 15:55:00   1898s] (I)      Modeling PG via merging fix                        : true
[07/03 15:55:00   1898s] (I)      Shield aware TA                                    : true
[07/03 15:55:00   1898s] (I)      Strong shield aware TA                             : true
[07/03 15:55:00   1898s] (I)      Overflow calculation fix in LA                     : true
[07/03 15:55:00   1898s] (I)      Post routing fix                                   : true
[07/03 15:55:00   1898s] (I)      Strong post routing                                : true
[07/03 15:55:00   1898s] (I)      Violation on path threshold                        : 1
[07/03 15:55:00   1898s] (I)      Pass through capacity modeling                     : true
[07/03 15:55:00   1898s] (I)      Read layer and via RC                              : true
[07/03 15:55:00   1898s] (I)      Select the non-relaxed segments in post routing stage : true
[07/03 15:55:00   1898s] (I)      Select term pin box for io pin                     : true
[07/03 15:55:00   1898s] (I)      Penalize NDR sharing                               : true
[07/03 15:55:00   1898s] (I)      Enable special modeling                            : false
[07/03 15:55:00   1898s] (I)      Keep fixed segments                                : true
[07/03 15:55:00   1898s] (I)      Reorder net groups by key                          : true
[07/03 15:55:00   1898s] (I)      Increase net scenic ratio                          : true
[07/03 15:55:00   1898s] (I)      Method to set GCell size                           : row
[07/03 15:55:00   1898s] (I)      Connect multiple ports and must join fix           : true
[07/03 15:55:00   1898s] (I)      Avoid high resistance layers                       : true
[07/03 15:55:00   1898s] (I)      Segment length threshold                           : 1
[07/03 15:55:00   1898s] (I)      Model find APA for IO pin fix                      : true
[07/03 15:55:00   1898s] (I)      Avoid connecting non-metal layers                  : true
[07/03 15:55:00   1898s] (I)      Use track pitch for NDR                            : true
[07/03 15:55:00   1898s] (I)      Decide max and min layer to relax with layer difference : true
[07/03 15:55:00   1898s] (I)      Handle non-default track width                     : false
[07/03 15:55:00   1898s] (I)      Block unroutable channels fix                      : true
[07/03 15:55:00   1898s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:55:00   1898s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:55:00   1898s] (I)      ============== Pin Summary ==============
[07/03 15:55:00   1898s] (I)      +-------+--------+---------+------------+
[07/03 15:55:00   1898s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:55:00   1898s] (I)      +-------+--------+---------+------------+
[07/03 15:55:00   1898s] (I)      |     1 | 115467 |   95.32 |        Pin |
[07/03 15:55:00   1898s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 15:55:00   1898s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:55:00   1898s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:55:00   1898s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:55:00   1898s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:55:00   1898s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:55:00   1898s] (I)      +-------+--------+---------+------------+
[07/03 15:55:00   1898s] (I)      Custom ignore net properties:
[07/03 15:55:00   1898s] (I)      1 : NotLegal
[07/03 15:55:00   1898s] (I)      2 : NotSelected
[07/03 15:55:00   1898s] (I)      Default ignore net properties:
[07/03 15:55:00   1898s] (I)      1 : Special
[07/03 15:55:00   1898s] (I)      2 : Analog
[07/03 15:55:00   1898s] (I)      3 : Fixed
[07/03 15:55:00   1898s] (I)      4 : Skipped
[07/03 15:55:00   1898s] (I)      5 : MixedSignal
[07/03 15:55:00   1898s] (I)      Prerouted net properties:
[07/03 15:55:00   1898s] (I)      1 : NotLegal
[07/03 15:55:00   1898s] (I)      2 : Special
[07/03 15:55:00   1898s] (I)      3 : Analog
[07/03 15:55:00   1898s] (I)      4 : Fixed
[07/03 15:55:00   1898s] (I)      5 : Skipped
[07/03 15:55:00   1898s] (I)      6 : MixedSignal
[07/03 15:55:00   1898s] [NR-eGR] Early global route reroute 2 out of 34206 routable nets
[07/03 15:55:00   1898s] (I)      Use row-based GCell size
[07/03 15:55:00   1898s] (I)      Use row-based GCell align
[07/03 15:55:00   1898s] (I)      layer 0 area = 90000
[07/03 15:55:00   1898s] (I)      layer 1 area = 144000
[07/03 15:55:00   1898s] (I)      layer 2 area = 144000
[07/03 15:55:00   1898s] (I)      layer 3 area = 144000
[07/03 15:55:00   1898s] (I)      layer 4 area = 144000
[07/03 15:55:00   1898s] (I)      layer 5 area = 0
[07/03 15:55:00   1898s] (I)      layer 6 area = 0
[07/03 15:55:00   1898s] (I)      GCell unit size   : 3780
[07/03 15:55:00   1898s] (I)      GCell multiplier  : 1
[07/03 15:55:00   1898s] (I)      GCell row height  : 3780
[07/03 15:55:00   1898s] (I)      Actual row height : 3780
[07/03 15:55:00   1898s] (I)      GCell align ref   : 425480 425420
[07/03 15:55:00   1898s] [NR-eGR] Track table information for default rule: 
[07/03 15:55:00   1898s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:55:00   1898s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:55:00   1898s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:55:00   1898s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:55:00   1898s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:55:00   1898s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:55:00   1898s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:55:00   1898s] (I)      ================ Default via =================
[07/03 15:55:00   1898s] (I)      +---+-------------------+--------------------+
[07/03 15:55:00   1898s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:55:00   1898s] (I)      +---+-------------------+--------------------+
[07/03 15:55:00   1898s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:55:00   1898s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/03 15:55:00   1898s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/03 15:55:00   1898s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/03 15:55:00   1898s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:55:00   1898s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:55:00   1898s] (I)      +---+-------------------+--------------------+
[07/03 15:55:00   1898s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:55:00   1898s] [NR-eGR] Read 51867 PG shapes
[07/03 15:55:00   1898s] [NR-eGR] Read 0 clock shapes
[07/03 15:55:00   1898s] [NR-eGR] Read 0 other shapes
[07/03 15:55:00   1898s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:55:00   1898s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:55:00   1898s] [NR-eGR] #Instance Blockages : 62376
[07/03 15:55:00   1898s] [NR-eGR] #PG Blockages       : 51867
[07/03 15:55:00   1898s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:55:00   1898s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:55:00   1898s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:55:00   1898s] [NR-eGR] #Other Blockages    : 0
[07/03 15:55:00   1898s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:55:00   1898s] [NR-eGR] #prerouted nets         : 0
[07/03 15:55:00   1898s] [NR-eGR] #prerouted special nets : 0
[07/03 15:55:00   1898s] [NR-eGR] #prerouted wires        : 0
[07/03 15:55:00   1898s] [NR-eGR] Read 34206 nets ( ignored 34204 )
[07/03 15:55:00   1898s] (I)        Front-side 34206 ( ignored 34204 )
[07/03 15:55:00   1898s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:55:00   1898s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:55:00   1898s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[07/03 15:55:00   1898s] [NR-eGR] #via pillars        : 0
[07/03 15:55:00   1898s] [NR-eGR] #must join all port : 0
[07/03 15:55:00   1898s] [NR-eGR] #multiple ports     : 0
[07/03 15:55:00   1898s] [NR-eGR] #has must join      : 0
[07/03 15:55:00   1898s] (I)      handle routing halo
[07/03 15:55:00   1898s] (I)      Reading macro buffers
[07/03 15:55:00   1898s] (I)      Number of macro buffers: 0
[07/03 15:55:00   1898s] (I)      ============ RC Report:  =============
[07/03 15:55:00   1898s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/03 15:55:00   1898s] (I)      --------------------------------------
[07/03 15:55:00   1898s] (I)          Metal2         0.515        0.266 
[07/03 15:55:00   1898s] (I)          Metal3         0.515        0.254 
[07/03 15:55:00   1898s] (I)          Metal4         0.515        0.266 
[07/03 15:55:00   1898s] (I)          Metal5         0.515        0.254 
[07/03 15:55:00   1898s] (I)       TopMetal1         0.013        0.320 
[07/03 15:55:00   1898s] (I)       TopMetal2         0.007        0.307 
[07/03 15:55:00   1898s] (I)      ============ RC Report:  =============
[07/03 15:55:00   1898s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/03 15:55:00   1898s] (I)      --------------------------------------
[07/03 15:55:00   1898s] (I)          Metal2         0.515        0.180 
[07/03 15:55:00   1898s] (I)          Metal3         0.515        0.172 
[07/03 15:55:00   1898s] (I)          Metal4         0.515        0.180 
[07/03 15:55:00   1898s] (I)          Metal5         0.515        0.172 
[07/03 15:55:00   1898s] (I)       TopMetal1         0.013        0.304 
[07/03 15:55:00   1898s] (I)       TopMetal2         0.007        0.243 
[07/03 15:55:00   1898s] (I)      early_global_route_priority property id does not exist.
[07/03 15:55:00   1898s] (I)      Read Num Blocks=119758  Num Prerouted Wires=0  Num CS=0
[07/03 15:55:00   1898s] (I)      Layer 1 (H) : #blockages 48723 : #preroutes 0
[07/03 15:55:00   1898s] (I)      Layer 2 (V) : #blockages 14501 : #preroutes 0
[07/03 15:55:00   1898s] (I)      Layer 3 (H) : #blockages 26389 : #preroutes 0
[07/03 15:55:00   1898s] (I)      Layer 4 (V) : #blockages 19511 : #preroutes 0
[07/03 15:55:00   1898s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:55:00   1898s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:55:00   1898s] (I)      Moved 1 terms for better access 
[07/03 15:55:00   1898s] (I)      Number of ignored nets                =  34204
[07/03 15:55:00   1898s] (I)      Number of connected nets              =      0
[07/03 15:55:00   1898s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/03 15:55:00   1898s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:55:00   1898s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:55:00   1898s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:55:00   1898s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:55:00   1898s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:55:00   1898s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:55:00   1898s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[07/03 15:55:00   1898s] (I)      Ndr track 0 does not exist
[07/03 15:55:00   1898s] (I)      Ndr track 0 does not exist
[07/03 15:55:00   1898s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:55:00   1898s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:55:00   1898s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:55:00   1898s] (I)      Site width          :   480  (dbu)
[07/03 15:55:00   1898s] (I)      Row height          :  3780  (dbu)
[07/03 15:55:00   1898s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:55:00   1898s] (I)      GCell width         :  3780  (dbu)
[07/03 15:55:00   1898s] (I)      GCell height        :  3780  (dbu)
[07/03 15:55:00   1898s] (I)      Grid                :   491   512     7
[07/03 15:55:00   1898s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:55:00   1898s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:55:00   1898s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:55:00   1898s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:55:00   1898s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:55:00   1898s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:55:00   1898s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:55:00   1898s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:55:00   1898s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:55:00   1898s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:55:00   1898s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:55:00   1898s] (I)      --------------------------------------------------------
[07/03 15:55:00   1898s] 
[07/03 15:55:00   1898s] [NR-eGR] ============ Routing rule table ============
[07/03 15:55:00   1898s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[07/03 15:55:00   1898s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[07/03 15:55:00   1898s] [NR-eGR] ========================================
[07/03 15:55:00   1898s] [NR-eGR] 
[07/03 15:55:00   1898s] (I)      ==== NDR : (Default) ====
[07/03 15:55:00   1898s] (I)      +--------------+--------+
[07/03 15:55:00   1898s] (I)      |           ID |      0 |
[07/03 15:55:00   1898s] (I)      |      Default |    yes |
[07/03 15:55:00   1898s] (I)      |  Clk Special |     no |
[07/03 15:55:00   1898s] (I)      | Hard spacing |     no |
[07/03 15:55:00   1898s] (I)      |    NDR track | (none) |
[07/03 15:55:00   1898s] (I)      |      NDR via | (none) |
[07/03 15:55:00   1898s] (I)      |  Extra space |      0 |
[07/03 15:55:00   1898s] (I)      |      Shields |      0 |
[07/03 15:55:00   1898s] (I)      |   Demand (H) |      1 |
[07/03 15:55:00   1898s] (I)      |   Demand (V) |      1 |
[07/03 15:55:00   1898s] (I)      |        #Nets |      1 |
[07/03 15:55:00   1898s] (I)      +--------------+--------+
[07/03 15:55:00   1898s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:55:00   1898s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:55:00   1898s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:55:00   1898s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:55:00   1898s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:55:00   1898s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:55:00   1898s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:55:00   1898s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:55:00   1898s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:55:00   1898s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:55:00   1898s] (I)      ======== NDR :  =========
[07/03 15:55:00   1898s] (I)      +--------------+--------+
[07/03 15:55:00   1898s] (I)      |           ID |      1 |
[07/03 15:55:00   1898s] (I)      |      Default |     no |
[07/03 15:55:00   1898s] (I)      |  Clk Special |     no |
[07/03 15:55:00   1898s] (I)      | Hard spacing |     no |
[07/03 15:55:00   1898s] (I)      |    NDR track | (none) |
[07/03 15:55:00   1898s] (I)      |      NDR via | (none) |
[07/03 15:55:00   1898s] (I)      |  Extra space |      1 |
[07/03 15:55:00   1898s] (I)      |      Shields |      0 |
[07/03 15:55:00   1898s] (I)      |   Demand (H) |      2 |
[07/03 15:55:00   1898s] (I)      |   Demand (V) |      2 |
[07/03 15:55:00   1898s] (I)      |        #Nets |      1 |
[07/03 15:55:00   1898s] (I)      +--------------+--------+
[07/03 15:55:00   1898s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:55:00   1898s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:55:00   1898s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:55:00   1898s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[07/03 15:55:00   1898s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[07/03 15:55:00   1898s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[07/03 15:55:00   1898s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[07/03 15:55:00   1898s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[07/03 15:55:00   1898s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[07/03 15:55:00   1898s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:55:00   1898s] (I)      =============== Blocked Tracks ===============
[07/03 15:55:00   1898s] (I)      +-------+---------+----------+---------------+
[07/03 15:55:00   1898s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:55:00   1898s] (I)      +-------+---------+----------+---------------+
[07/03 15:55:00   1898s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:55:00   1898s] (I)      |     2 | 2262528 |   963927 |        42.60% |
[07/03 15:55:00   1898s] (I)      |     3 | 1978368 |  1169452 |        59.11% |
[07/03 15:55:00   1898s] (I)      |     4 | 2262528 |  1287227 |        56.89% |
[07/03 15:55:00   1898s] (I)      |     5 | 1978368 |  1170128 |        59.15% |
[07/03 15:55:00   1898s] (I)      |     6 |  377088 |   244192 |        64.76% |
[07/03 15:55:00   1898s] (I)      |     7 |  237056 |   121102 |        51.09% |
[07/03 15:55:00   1898s] (I)      +-------+---------+----------+---------------+
[07/03 15:55:00   1898s] (I)      Finished Import and model ( CPU: 1.06 sec, Real: 1.11 sec, Curr Mem: 4.05 MB )
[07/03 15:55:00   1898s] (I)      Reset routing kernel
[07/03 15:55:00   1898s] (I)      Started Global Routing ( Curr Mem: 4.05 MB )
[07/03 15:55:00   1898s] (I)      totalPins=5401  totalGlobalPin=5399 (99.96%)
[07/03 15:55:00   1898s] (I)      ================== Net Group Info ===================
[07/03 15:55:00   1898s] (I)      +----+----------------+--------------+--------------+
[07/03 15:55:00   1898s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:55:00   1898s] (I)      +----+----------------+--------------+--------------+
[07/03 15:55:00   1898s] (I)      |  1 |              1 |    Metal3(3) |    Metal4(4) |
[07/03 15:55:00   1898s] (I)      |  2 |              1 |    Metal2(2) | TopMetal2(7) |
[07/03 15:55:00   1898s] (I)      +----+----------------+--------------+--------------+
[07/03 15:55:00   1898s] (I)      total 2D Cap : 1829891 = (1007350 H, 822541 V)
[07/03 15:55:00   1898s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/03 15:55:00   1898s] (I)      init route region map
[07/03 15:55:00   1898s] (I)      #blocked GCells = 120122
[07/03 15:55:00   1898s] (I)      #regions = 787
[07/03 15:55:00   1898s] (I)      init safety region map
[07/03 15:55:00   1898s] (I)      #blocked GCells = 120122
[07/03 15:55:00   1898s] (I)      #regions = 787
[07/03 15:55:00   1898s] (I)      Adjusted 0 GCells for pin access
[07/03 15:55:00   1898s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/03 15:55:00   1898s] (I)      
[07/03 15:55:00   1898s] (I)      ============  Phase 1a Route ============
[07/03 15:55:00   1898s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/03 15:55:00   1898s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:55:00   1898s] (I)      
[07/03 15:55:00   1898s] (I)      ============  Phase 1b Route ============
[07/03 15:55:01   1898s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:55:01   1898s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.598560e+03um
[07/03 15:55:01   1898s] (I)      
[07/03 15:55:01   1898s] (I)      ============  Phase 1c Route ============
[07/03 15:55:01   1898s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:55:01   1898s] (I)      
[07/03 15:55:01   1898s] (I)      ============  Phase 1d Route ============
[07/03 15:55:01   1898s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:55:01   1898s] (I)      
[07/03 15:55:01   1898s] (I)      ============  Phase 1e Route ============
[07/03 15:55:01   1898s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:55:01   1898s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.598560e+03um
[07/03 15:55:01   1898s] (I)      
[07/03 15:55:01   1898s] (I)      ============  Phase 1f Route ============
[07/03 15:55:01   1898s] (I)      Usage: 952 = (461 H, 491 V) = (0.05% H, 0.06% V) = (1.743e+03um H, 1.856e+03um V)
[07/03 15:55:01   1898s] (I)      
[07/03 15:55:01   1898s] (I)      ============  Phase 1g Route ============
[07/03 15:55:01   1899s] (I)      Usage: 778 = (360 H, 418 V) = (0.04% H, 0.05% V) = (1.361e+03um H, 1.580e+03um V)
[07/03 15:55:01   1899s] (I)      #Nets         : 1
[07/03 15:55:01   1899s] (I)      #Relaxed nets : 1
[07/03 15:55:01   1899s] (I)      Wire length   : 0
[07/03 15:55:01   1899s] [NR-eGR] Create a new net group with 1 nets and layer range [3, 5]
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1h Route ============
[07/03 15:55:01   1899s] (I)      Usage: 778 = (360 H, 418 V) = (0.04% H, 0.05% V) = (1.361e+03um H, 1.580e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1l Route ============
[07/03 15:55:01   1899s] (I)      total 2D Cap : 2654076 = (1007350 H, 1646726 V)
[07/03 15:55:01   1899s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/03 15:55:01   1899s] (I)      init route region map
[07/03 15:55:01   1899s] (I)      #blocked GCells = 119698
[07/03 15:55:01   1899s] (I)      #regions = 851
[07/03 15:55:01   1899s] (I)      init safety region map
[07/03 15:55:01   1899s] (I)      #blocked GCells = 119698
[07/03 15:55:01   1899s] (I)      #regions = 851
[07/03 15:55:01   1899s] (I)      Adjusted 0 GCells for pin access
[07/03 15:55:01   1899s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 5]
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1a Route ============
[07/03 15:55:01   1899s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/03 15:55:01   1899s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1b Route ============
[07/03 15:55:01   1899s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:55:01   1899s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.539400e+03um
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1c Route ============
[07/03 15:55:01   1899s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1d Route ============
[07/03 15:55:01   1899s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1e Route ============
[07/03 15:55:01   1899s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:55:01   1899s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.539400e+03um
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1f Route ============
[07/03 15:55:01   1899s] (I)      Usage: 1730 = (821 H, 909 V) = (0.08% H, 0.06% V) = (3.103e+03um H, 3.436e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1g Route ============
[07/03 15:55:01   1899s] (I)      Usage: 1556 = (720 H, 836 V) = (0.07% H, 0.05% V) = (2.722e+03um H, 3.160e+03um V)
[07/03 15:55:01   1899s] (I)      #Nets         : 1
[07/03 15:55:01   1899s] (I)      #Relaxed nets : 1
[07/03 15:55:01   1899s] (I)      Wire length   : 0
[07/03 15:55:01   1899s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1h Route ============
[07/03 15:55:01   1899s] (I)      Usage: 1556 = (720 H, 836 V) = (0.07% H, 0.05% V) = (2.722e+03um H, 3.160e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1l Route ============
[07/03 15:55:01   1899s] (I)      routed 77 hard fixed segments
[07/03 15:55:01   1899s] (I)      total 2D Cap : 3982726 = (2336000 H, 1646726 V)
[07/03 15:55:01   1899s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/03 15:55:01   1899s] (I)      init route region map
[07/03 15:55:01   1899s] (I)      #blocked GCells = 88043
[07/03 15:55:01   1899s] (I)      #regions = 1405
[07/03 15:55:01   1899s] (I)      init safety region map
[07/03 15:55:01   1899s] (I)      #blocked GCells = 88043
[07/03 15:55:01   1899s] (I)      #regions = 1405
[07/03 15:55:01   1899s] (I)      Adjusted 0 GCells for pin access
[07/03 15:55:01   1899s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [2, 5]
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1a Route ============
[07/03 15:55:01   1899s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1b Route ============
[07/03 15:55:01   1899s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:55:01   1899s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.257984e+04um
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1c Route ============
[07/03 15:55:01   1899s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1d Route ============
[07/03 15:55:01   1899s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1e Route ============
[07/03 15:55:01   1899s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:55:01   1899s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.257984e+04um
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1f Route ============
[07/03 15:55:01   1899s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1g Route ============
[07/03 15:55:01   1899s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1h Route ============
[07/03 15:55:01   1899s] (I)      Usage: 3328 = (1576 H, 1752 V) = (0.07% H, 0.11% V) = (5.957e+03um H, 6.623e+03um V)
[07/03 15:55:01   1899s] (I)      
[07/03 15:55:01   1899s] (I)      ============  Phase 1l Route ============
[07/03 15:55:02   1899s] (I)      total 2D Cap : 4236213 = (2472039 H, 1764174 V)
[07/03 15:55:02   1899s] (I)      total 2D Demand : 2009 = (1004 H, 1005 V)
[07/03 15:55:02   1899s] (I)      init route region map
[07/03 15:55:02   1899s] (I)      #blocked GCells = 73521
[07/03 15:55:02   1899s] (I)      #regions = 1079
[07/03 15:55:02   1899s] (I)      init safety region map
[07/03 15:55:02   1899s] (I)      #blocked GCells = 73521
[07/03 15:55:02   1899s] (I)      #regions = 1079
[07/03 15:55:02   1899s] (I)      Adjusted 0 GCells for pin access
[07/03 15:55:02   1899s] [NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[07/03 15:55:02   1899s] (I)      
[07/03 15:55:02   1899s] (I)      ============  Phase 1a Route ============
[07/03 15:55:02   1899s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 108
[07/03 15:55:02   1899s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:55:02   1899s] (I)      
[07/03 15:55:02   1899s] (I)      ============  Phase 1b Route ============
[07/03 15:55:02   1899s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:55:02   1899s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.012280e+04um
[07/03 15:55:02   1899s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/03 15:55:02   1899s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:55:02   1899s] (I)      
[07/03 15:55:02   1899s] (I)      ============  Phase 1c Route ============
[07/03 15:55:02   1899s] (I)      Level2 Grid: 99 x 103
[07/03 15:55:02   1900s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:55:02   1900s] (I)      
[07/03 15:55:02   1900s] (I)      ============  Phase 1d Route ============
[07/03 15:55:02   1900s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:55:02   1900s] (I)      
[07/03 15:55:02   1900s] (I)      ============  Phase 1e Route ============
[07/03 15:55:02   1900s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:55:02   1900s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.012280e+04um
[07/03 15:55:02   1900s] (I)      
[07/03 15:55:02   1900s] (I)      ============  Phase 1f Route ============
[07/03 15:55:02   1900s] (I)      Usage: 13260 = (5473 H, 7787 V) = (0.22% H, 0.44% V) = (2.069e+04um H, 2.943e+04um V)
[07/03 15:55:02   1900s] (I)      
[07/03 15:55:02   1900s] (I)      ============  Phase 1g Route ============
[07/03 15:55:02   1900s] (I)      Usage: 13245 = (5458 H, 7787 V) = (0.22% H, 0.44% V) = (2.063e+04um H, 2.943e+04um V)
[07/03 15:55:02   1900s] (I)      
[07/03 15:55:02   1900s] (I)      ============  Phase 1h Route ============
[07/03 15:55:02   1900s] (I)      Usage: 13251 = (5468 H, 7783 V) = (0.22% H, 0.44% V) = (2.067e+04um H, 2.942e+04um V)
[07/03 15:55:02   1900s] (I)      
[07/03 15:55:02   1900s] (I)      ============  Phase 1l Route ============
[07/03 15:55:02   1900s] (I)      
[07/03 15:55:02   1900s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:55:02   1900s] [NR-eGR]                        OverCon            
[07/03 15:55:02   1900s] [NR-eGR]                         #Gcell     %Gcell
[07/03 15:55:02   1900s] [NR-eGR]        Layer             (1-0)    OverCon
[07/03 15:55:02   1900s] [NR-eGR] ----------------------------------------------
[07/03 15:55:02   1900s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/03 15:55:02   1900s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/03 15:55:02   1900s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/03 15:55:02   1900s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/03 15:55:02   1900s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/03 15:55:02   1900s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/03 15:55:02   1900s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/03 15:55:02   1900s] [NR-eGR] ----------------------------------------------
[07/03 15:55:02   1900s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[07/03 15:55:02   1900s] [NR-eGR] 
[07/03 15:55:02   1900s] (I)      Finished Global Routing ( CPU: 1.56 sec, Real: 1.84 sec, Curr Mem: 4.06 MB )
[07/03 15:55:02   1900s] (I)      Updating congestion map
[07/03 15:55:02   1900s] (I)      total 2D Cap : 4269857 = (2491704 H, 1778153 V)
[07/03 15:55:02   1900s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/03 15:55:02   1900s] (I)      Running track assignment and export wires
[07/03 15:55:02   1900s] (I)      Delete wires for 2 nets 
[07/03 15:55:02   1900s] (I)      ============= Track Assignment ============
[07/03 15:55:02   1900s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.04 MB )
[07/03 15:55:02   1900s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 15:55:02   1900s] (I)      Run Multi-thread track assignment
[07/03 15:55:03   1900s] (I)      Finished Track Assignment (2T) ( CPU: 0.22 sec, Real: 0.20 sec, Curr Mem: 4.06 MB )
[07/03 15:55:03   1900s] (I)      Started Export ( Curr Mem: 4.06 MB )
[07/03 15:55:03   1900s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 15:55:03   1900s] [NR-eGR] Total eGR-routed clock nets wire length: 43156um, number of vias: 14280
[07/03 15:55:03   1900s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:55:03   1900s] [NR-eGR] Report for selected net(s) only.
[07/03 15:55:03   1900s] [NR-eGR]                    Length (um)   Vias 
[07/03 15:55:03   1900s] [NR-eGR] --------------------------------------
[07/03 15:55:03   1900s] [NR-eGR]  Metal1     (1V)             0   5397 
[07/03 15:55:03   1900s] [NR-eGR]  Metal2     (2H)         15616   8653 
[07/03 15:55:03   1900s] [NR-eGR]  Metal3     (3V)         23657    209 
[07/03 15:55:03   1900s] [NR-eGR]  Metal4     (4H)          2463     21 
[07/03 15:55:03   1900s] [NR-eGR]  Metal5     (5V)          1420      0 
[07/03 15:55:03   1900s] [NR-eGR]  TopMetal1  (6H)             0      0 
[07/03 15:55:03   1900s] [NR-eGR]  TopMetal2  (7V)             0      0 
[07/03 15:55:03   1900s] [NR-eGR] --------------------------------------
[07/03 15:55:03   1900s] [NR-eGR]             Total        43156  14280 
[07/03 15:55:03   1900s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:55:03   1900s] [NR-eGR] Total half perimeter of net bounding box: 4435um
[07/03 15:55:03   1900s] [NR-eGR] Total length: 43156um, number of vias: 14280
[07/03 15:55:03   1900s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:55:03   1900s] [NR-eGR] Total routed clock nets wire length: 43156um, number of vias: 14280
[07/03 15:55:03   1900s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:55:03   1900s] [NR-eGR]                    Length (um)    Vias 
[07/03 15:55:03   1900s] [NR-eGR] ---------------------------------------
[07/03 15:55:03   1900s] [NR-eGR]  Metal1     (1V)             0  110070 
[07/03 15:55:03   1900s] [NR-eGR]  Metal2     (2H)        492558  172006 
[07/03 15:55:03   1900s] [NR-eGR]  Metal3     (3V)        530238    8149 
[07/03 15:55:03   1900s] [NR-eGR]  Metal4     (4H)        154822    3214 
[07/03 15:55:03   1900s] [NR-eGR]  Metal5     (5V)         86698      24 
[07/03 15:55:03   1900s] [NR-eGR]  TopMetal1  (6H)            19       8 
[07/03 15:55:03   1900s] [NR-eGR]  TopMetal2  (7V)            98       0 
[07/03 15:55:03   1900s] [NR-eGR] ---------------------------------------
[07/03 15:55:03   1900s] [NR-eGR]             Total      1264433  293471 
[07/03 15:55:03   1900s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:55:03   1900s] [NR-eGR] Total half perimeter of net bounding box: 908697um
[07/03 15:55:03   1900s] [NR-eGR] Total length: 1264433um, number of vias: 293471
[07/03 15:55:03   1900s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:55:03   1901s] (I)      == Layer wire length by net rule ==
[07/03 15:55:03   1901s] (I)                           Default 
[07/03 15:55:03   1901s] (I)      -----------------------------
[07/03 15:55:03   1901s] (I)       Metal1     (1V)         0um 
[07/03 15:55:03   1901s] (I)       Metal2     (2H)    492558um 
[07/03 15:55:03   1901s] (I)       Metal3     (3V)    530238um 
[07/03 15:55:03   1901s] (I)       Metal4     (4H)    154822um 
[07/03 15:55:03   1901s] (I)       Metal5     (5V)     86698um 
[07/03 15:55:03   1901s] (I)       TopMetal1  (6H)        19um 
[07/03 15:55:03   1901s] (I)       TopMetal2  (7V)        98um 
[07/03 15:55:03   1901s] (I)      -----------------------------
[07/03 15:55:03   1901s] (I)                  Total  1264433um 
[07/03 15:55:03   1901s] (I)      == Layer via count by net rule ==
[07/03 15:55:03   1901s] (I)                         Default 
[07/03 15:55:03   1901s] (I)      ---------------------------
[07/03 15:55:03   1901s] (I)       Metal1     (1V)    110070 
[07/03 15:55:03   1901s] (I)       Metal2     (2H)    172006 
[07/03 15:55:03   1901s] (I)       Metal3     (3V)      8149 
[07/03 15:55:03   1901s] (I)       Metal4     (4H)      3214 
[07/03 15:55:03   1901s] (I)       Metal5     (5V)        24 
[07/03 15:55:03   1901s] (I)       TopMetal1  (6H)         8 
[07/03 15:55:03   1901s] (I)       TopMetal2  (7V)         0 
[07/03 15:55:03   1901s] (I)      ---------------------------
[07/03 15:55:03   1901s] (I)                  Total   293471 
[07/03 15:55:03   1901s] (I)      Finished Export ( CPU: 0.56 sec, Real: 0.55 sec, Curr Mem: 4.06 MB )
[07/03 15:55:03   1901s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 15:55:03   1901s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.60 sec, Real: 3.90 sec, Curr Mem: 4.06 MB )
[07/03 15:55:03   1901s] [NR-eGR] Finished Early Global Route ( CPU: 3.64 sec, Real: 3.95 sec, Curr Mem: 4.02 MB )
[07/03 15:55:03   1901s] (I)      ========================================== Runtime Summary ===========================================
[07/03 15:55:03   1901s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/03 15:55:03   1901s] (I)      ------------------------------------------------------------------------------------------------------
[07/03 15:55:03   1901s] (I)       Early Global Route                             100.00%  1510.54 sec  1514.49 sec  3.95 sec  3.64 sec 
[07/03 15:55:03   1901s] (I)       +-Early Global Route kernel                     98.82%  1510.56 sec  1514.46 sec  3.90 sec  3.60 sec 
[07/03 15:55:03   1901s] (I)       | +-Import and model                            28.06%  1510.56 sec  1511.67 sec  1.11 sec  1.06 sec 
[07/03 15:55:03   1901s] (I)       | | +-Create place DB                           13.82%  1510.56 sec  1511.11 sec  0.55 sec  0.52 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Import place data                       13.82%  1510.56 sec  1511.11 sec  0.55 sec  0.52 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Read instances and placement           6.08%  1510.56 sec  1510.80 sec  0.24 sec  0.22 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Read nets                              7.68%  1510.81 sec  1511.11 sec  0.30 sec  0.29 sec 
[07/03 15:55:03   1901s] (I)       | | +-Create route DB                           13.22%  1511.11 sec  1511.63 sec  0.52 sec  0.50 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Import route data (2T)                  13.17%  1511.11 sec  1511.63 sec  0.52 sec  0.50 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.44%  1511.23 sec  1511.28 sec  0.06 sec  0.06 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Read routing blockages               0.00%  1511.23 sec  1511.23 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Read bump blockages                  0.00%  1511.23 sec  1511.23 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Read instance blockages              0.84%  1511.23 sec  1511.26 sec  0.03 sec  0.03 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Read PG blockages                    0.53%  1511.26 sec  1511.28 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | | | | | +-Allocate memory for PG via list    0.07%  1511.26 sec  1511.26 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Read clock blockages                 0.00%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Read other blockages                 0.00%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Read halo blockages                  0.02%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Read blackboxes                        0.00%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Read prerouted                         0.01%  1511.28 sec  1511.28 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Read nets                              0.07%  1511.28 sec  1511.29 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Set up via pillars                     0.09%  1511.30 sec  1511.30 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Set up RC info                         0.03%  1511.30 sec  1511.30 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Initialize 3D grid graph               0.48%  1511.30 sec  1511.32 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Model blockage capacity                7.24%  1511.32 sec  1511.61 sec  0.29 sec  0.28 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Initialize 3D capacity               6.85%  1511.32 sec  1511.59 sec  0.27 sec  0.26 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Move terms for access (2T)             0.14%  1511.63 sec  1511.63 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | +-Read aux data                              0.00%  1511.63 sec  1511.63 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | +-Others data preparation                    0.00%  1511.63 sec  1511.63 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | +-Create route kernel                        0.52%  1511.63 sec  1511.65 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | +-Global Routing                              46.56%  1511.68 sec  1513.52 sec  1.84 sec  1.56 sec 
[07/03 15:55:03   1901s] (I)       | | +-Initialization                             0.46%  1511.68 sec  1511.70 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | +-Net group 1                                7.50%  1511.70 sec  1512.00 sec  0.30 sec  0.27 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Generate topology (2T)                   0.03%  1511.70 sec  1511.70 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1a                                 0.88%  1511.85 sec  1511.88 sec  0.03 sec  0.03 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Pattern routing (2T)                   0.06%  1511.85 sec  1511.85 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.79%  1511.85 sec  1511.88 sec  0.03 sec  0.03 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1b                                 0.72%  1511.88 sec  1511.91 sec  0.03 sec  0.03 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Monotonic routing (2T)                 0.63%  1511.88 sec  1511.91 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1c                                 0.00%  1511.91 sec  1511.91 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1d                                 0.00%  1511.91 sec  1511.91 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1e                                 0.07%  1511.91 sec  1511.91 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Route legalization                     0.01%  1511.91 sec  1511.91 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1511.91 sec  1511.91 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1f                                 0.00%  1511.92 sec  1511.92 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1g                                 1.55%  1511.92 sec  1511.98 sec  0.06 sec  0.05 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Post Routing                           1.54%  1511.92 sec  1511.98 sec  0.06 sec  0.05 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1h                                 0.27%  1511.98 sec  1511.99 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Post Routing                           0.23%  1511.98 sec  1511.99 sec  0.01 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1l                                 0.00%  1512.00 sec  1512.00 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | +-Net group 2                               10.28%  1512.00 sec  1512.40 sec  0.41 sec  0.34 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Generate topology (2T)                   0.03%  1512.00 sec  1512.00 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1a                                 0.28%  1512.24 sec  1512.25 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Pattern routing (2T)                   0.08%  1512.24 sec  1512.24 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.18%  1512.24 sec  1512.25 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1b                                 0.96%  1512.25 sec  1512.29 sec  0.04 sec  0.03 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Monotonic routing (2T)                 0.85%  1512.25 sec  1512.28 sec  0.03 sec  0.03 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1c                                 0.00%  1512.29 sec  1512.29 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1d                                 0.00%  1512.29 sec  1512.29 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1e                                 0.48%  1512.29 sec  1512.31 sec  0.02 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Route legalization                     0.01%  1512.29 sec  1512.29 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1512.29 sec  1512.29 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1f                                 0.00%  1512.31 sec  1512.31 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1g                                 2.34%  1512.31 sec  1512.40 sec  0.09 sec  0.07 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Post Routing                           2.34%  1512.31 sec  1512.40 sec  0.09 sec  0.07 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1h                                 0.05%  1512.40 sec  1512.40 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Post Routing                           0.05%  1512.40 sec  1512.40 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1l                                 0.00%  1512.40 sec  1512.40 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | +-Net group 3                                9.90%  1512.40 sec  1512.79 sec  0.39 sec  0.26 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Generate topology (2T)                   0.00%  1512.40 sec  1512.40 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1a                                 0.11%  1512.75 sec  1512.76 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Pattern routing (2T)                   0.08%  1512.75 sec  1512.76 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1b                                 0.06%  1512.76 sec  1512.76 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1c                                 0.00%  1512.76 sec  1512.76 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1d                                 0.00%  1512.76 sec  1512.76 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1e                                 0.07%  1512.76 sec  1512.76 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Route legalization                     0.00%  1512.76 sec  1512.76 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1512.76 sec  1512.76 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1f                                 0.00%  1512.76 sec  1512.76 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1g                                 0.41%  1512.76 sec  1512.78 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Post Routing                           0.40%  1512.76 sec  1512.78 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1h                                 0.29%  1512.78 sec  1512.79 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Post Routing                           0.28%  1512.78 sec  1512.79 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1l                                 0.05%  1512.79 sec  1512.79 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Layer assignment (2T)                  0.04%  1512.79 sec  1512.79 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | +-Net group 4                               17.57%  1512.79 sec  1513.49 sec  0.69 sec  0.64 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Generate topology (2T)                   1.03%  1512.80 sec  1512.84 sec  0.04 sec  0.04 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1a                                 0.91%  1513.10 sec  1513.13 sec  0.04 sec  0.03 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Pattern routing (2T)                   0.10%  1513.10 sec  1513.11 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.36%  1513.11 sec  1513.12 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Add via demand to 2D                   0.33%  1513.12 sec  1513.13 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1b                                 0.61%  1513.13 sec  1513.16 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Monotonic routing (2T)                 0.19%  1513.13 sec  1513.14 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1c                                 1.01%  1513.16 sec  1513.20 sec  0.04 sec  0.04 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Two level Routing                      1.00%  1513.16 sec  1513.20 sec  0.04 sec  0.04 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Two Level Routing (Regular)          0.82%  1513.16 sec  1513.19 sec  0.03 sec  0.03 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Two Level Routing (Strong)           0.09%  1513.19 sec  1513.20 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1d                                 0.50%  1513.20 sec  1513.22 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Detoured routing (2T)                  0.49%  1513.20 sec  1513.22 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1e                                 0.15%  1513.22 sec  1513.22 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Route legalization                     0.06%  1513.22 sec  1513.22 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | | | +-Legalize Blockage Violations         0.04%  1513.22 sec  1513.22 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1f                                 0.47%  1513.23 sec  1513.24 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Congestion clean                       0.45%  1513.23 sec  1513.24 sec  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1g                                 3.41%  1513.24 sec  1513.38 sec  0.13 sec  0.10 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Post Routing                           3.40%  1513.24 sec  1513.38 sec  0.13 sec  0.10 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1h                                 1.56%  1513.38 sec  1513.44 sec  0.06 sec  0.06 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Post Routing                           1.55%  1513.38 sec  1513.44 sec  0.06 sec  0.06 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Phase 1l                                 1.16%  1513.44 sec  1513.49 sec  0.05 sec  0.05 sec 
[07/03 15:55:03   1901s] (I)       | | | | +-Layer assignment (2T)                  0.36%  1513.47 sec  1513.49 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | +-Export cong map                              4.68%  1513.52 sec  1513.70 sec  0.18 sec  0.18 sec 
[07/03 15:55:03   1901s] (I)       | | +-Export 2D cong map                         1.11%  1513.66 sec  1513.70 sec  0.04 sec  0.04 sec 
[07/03 15:55:03   1901s] (I)       | +-Extract Global 3D Wires                      0.01%  1513.70 sec  1513.70 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | +-Track Assignment (2T)                        5.14%  1513.70 sec  1513.91 sec  0.20 sec  0.22 sec 
[07/03 15:55:03   1901s] (I)       | | +-Initialization                             0.00%  1513.70 sec  1513.70 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | +-Track Assignment Kernel                    5.03%  1513.70 sec  1513.90 sec  0.20 sec  0.22 sec 
[07/03 15:55:03   1901s] (I)       | | +-Free Memory                                0.00%  1513.91 sec  1513.91 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | +-Export                                      13.94%  1513.91 sec  1514.46 sec  0.55 sec  0.56 sec 
[07/03 15:55:03   1901s] (I)       | | +-Export DB wires                            0.30%  1513.91 sec  1513.92 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Export all nets (2T)                     0.25%  1513.91 sec  1513.92 sec  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)       | | | +-Set wire vias (2T)                       0.04%  1513.92 sec  1513.92 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | | +-Report wirelength                          9.51%  1513.92 sec  1514.29 sec  0.38 sec  0.31 sec 
[07/03 15:55:03   1901s] (I)       | | +-Update net boxes                           4.11%  1514.30 sec  1514.46 sec  0.16 sec  0.24 sec 
[07/03 15:55:03   1901s] (I)       | | +-Update timing                              0.00%  1514.46 sec  1514.46 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)       | +-Postprocess design                           0.03%  1514.46 sec  1514.46 sec  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)      ======================= Summary by functions ========================
[07/03 15:55:03   1901s] (I)       Lv  Step                                      %      Real       CPU 
[07/03 15:55:03   1901s] (I)      ---------------------------------------------------------------------
[07/03 15:55:03   1901s] (I)        0  Early Global Route                  100.00%  3.95 sec  3.64 sec 
[07/03 15:55:03   1901s] (I)        1  Early Global Route kernel            98.82%  3.90 sec  3.60 sec 
[07/03 15:55:03   1901s] (I)        2  Global Routing                       46.56%  1.84 sec  1.56 sec 
[07/03 15:55:03   1901s] (I)        2  Import and model                     28.06%  1.11 sec  1.06 sec 
[07/03 15:55:03   1901s] (I)        2  Export                               13.94%  0.55 sec  0.56 sec 
[07/03 15:55:03   1901s] (I)        2  Track Assignment (2T)                 5.14%  0.20 sec  0.22 sec 
[07/03 15:55:03   1901s] (I)        2  Export cong map                       4.68%  0.18 sec  0.18 sec 
[07/03 15:55:03   1901s] (I)        2  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        2  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        3  Net group 4                          17.57%  0.69 sec  0.64 sec 
[07/03 15:55:03   1901s] (I)        3  Create place DB                      13.82%  0.55 sec  0.52 sec 
[07/03 15:55:03   1901s] (I)        3  Create route DB                      13.22%  0.52 sec  0.50 sec 
[07/03 15:55:03   1901s] (I)        3  Net group 2                          10.28%  0.41 sec  0.34 sec 
[07/03 15:55:03   1901s] (I)        3  Net group 3                           9.90%  0.39 sec  0.26 sec 
[07/03 15:55:03   1901s] (I)        3  Report wirelength                     9.51%  0.38 sec  0.31 sec 
[07/03 15:55:03   1901s] (I)        3  Net group 1                           7.50%  0.30 sec  0.27 sec 
[07/03 15:55:03   1901s] (I)        3  Track Assignment Kernel               5.03%  0.20 sec  0.22 sec 
[07/03 15:55:03   1901s] (I)        3  Update net boxes                      4.11%  0.16 sec  0.24 sec 
[07/03 15:55:03   1901s] (I)        3  Export 2D cong map                    1.11%  0.04 sec  0.04 sec 
[07/03 15:55:03   1901s] (I)        3  Create route kernel                   0.52%  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)        3  Initialization                        0.46%  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)        3  Export DB wires                       0.30%  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        4  Import place data                    13.82%  0.55 sec  0.52 sec 
[07/03 15:55:03   1901s] (I)        4  Import route data (2T)               13.17%  0.52 sec  0.50 sec 
[07/03 15:55:03   1901s] (I)        4  Phase 1g                              7.71%  0.30 sec  0.24 sec 
[07/03 15:55:03   1901s] (I)        4  Phase 1b                              2.35%  0.09 sec  0.08 sec 
[07/03 15:55:03   1901s] (I)        4  Phase 1a                              2.18%  0.09 sec  0.08 sec 
[07/03 15:55:03   1901s] (I)        4  Phase 1h                              2.18%  0.09 sec  0.08 sec 
[07/03 15:55:03   1901s] (I)        4  Phase 1l                              1.21%  0.05 sec  0.05 sec 
[07/03 15:55:03   1901s] (I)        4  Generate topology (2T)                1.09%  0.04 sec  0.04 sec 
[07/03 15:55:03   1901s] (I)        4  Phase 1c                              1.02%  0.04 sec  0.04 sec 
[07/03 15:55:03   1901s] (I)        4  Phase 1e                              0.77%  0.03 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)        4  Phase 1d                              0.50%  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)        4  Phase 1f                              0.48%  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)        4  Export all nets (2T)                  0.25%  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)        4  Set wire vias (2T)                    0.04%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        5  Post Routing                          9.79%  0.39 sec  0.31 sec 
[07/03 15:55:03   1901s] (I)        5  Read nets                             7.75%  0.31 sec  0.30 sec 
[07/03 15:55:03   1901s] (I)        5  Model blockage capacity               7.24%  0.29 sec  0.28 sec 
[07/03 15:55:03   1901s] (I)        5  Read instances and placement          6.08%  0.24 sec  0.22 sec 
[07/03 15:55:03   1901s] (I)        5  Monotonic routing (2T)                1.67%  0.07 sec  0.06 sec 
[07/03 15:55:03   1901s] (I)        5  Read blockages ( Layer 2-7 )          1.44%  0.06 sec  0.06 sec 
[07/03 15:55:03   1901s] (I)        5  Pattern Routing Avoiding Blockages    1.33%  0.05 sec  0.05 sec 
[07/03 15:55:03   1901s] (I)        5  Two level Routing                     1.00%  0.04 sec  0.04 sec 
[07/03 15:55:03   1901s] (I)        5  Detoured routing (2T)                 0.49%  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)        5  Initialize 3D grid graph              0.48%  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)        5  Congestion clean                      0.45%  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)        5  Layer assignment (2T)                 0.41%  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)        5  Add via demand to 2D                  0.33%  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)        5  Pattern routing (2T)                  0.32%  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)        5  Move terms for access (2T)            0.14%  0.01 sec  0.01 sec 
[07/03 15:55:03   1901s] (I)        5  Set up via pillars                    0.09%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        5  Route legalization                    0.08%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        5  Set up RC info                        0.03%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        6  Initialize 3D capacity                6.85%  0.27 sec  0.26 sec 
[07/03 15:55:03   1901s] (I)        6  Read instance blockages               0.84%  0.03 sec  0.03 sec 
[07/03 15:55:03   1901s] (I)        6  Two Level Routing (Regular)           0.82%  0.03 sec  0.03 sec 
[07/03 15:55:03   1901s] (I)        6  Read PG blockages                     0.53%  0.02 sec  0.02 sec 
[07/03 15:55:03   1901s] (I)        6  Two Level Routing (Strong)            0.09%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        6  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] (I)        7  Allocate memory for PG via list       0.07%  0.00 sec  0.00 sec 
[07/03 15:55:03   1901s] Running post-eGR process
[07/03 15:55:03   1901s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:04.3 real=0:00:04.7)
[07/03 15:55:03   1901s]     Routing using eGR in eGR->NR Step done.
[07/03 15:55:03   1901s]     Routing using NR in eGR->NR Step...
[07/03 15:55:03   1901s] 
[07/03 15:55:03   1901s] CCOPT: Preparing to route 2 clock nets with NanoRoute.
[07/03 15:55:03   1901s]   All net are default rule.
[07/03 15:55:03   1901s]   Preferred NanoRoute mode settings: Current
[07/03 15:55:04   1901s] #WARNING (NRIF-82) When route_detail_post_route_swap_via is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[07/03 15:55:04   1901s] -route_detail_auto_stop true
[07/03 15:55:04   1901s] -route_detail_fix_antenna true
[07/03 15:55:04   1901s] -route_detail_on_grid_only none
[07/03 15:55:04   1901s] -route_detail_post_route_spread_wire auto
[07/03 15:55:04   1901s] -route_detail_post_route_swap_via false
[07/03 15:55:04   1901s] -route_detail_use_multi_cut_via_effort low
[07/03 15:55:04   1901s] -route_ignore_antenna_top_cell_pin true
[07/03 15:55:04   1901s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:04   1901s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:04   1901s]       Clock detailed routing...
[07/03 15:55:04   1901s]         NanoRoute...
[07/03 15:55:04   1902s] #% Begin globalDetailRoute (date=07/03 15:55:04, mem=1452.2M)
[07/03 15:55:05   1902s] 
[07/03 15:55:05   1902s] globalDetailRoute
[07/03 15:55:05   1902s] 
[07/03 15:55:05   1902s] #Start globalDetailRoute on Thu Jul  3 15:55:05 2025
[07/03 15:55:05   1902s] #
[07/03 15:55:05   1902s] ### Time Record (globalDetailRoute) is installed.
[07/03 15:55:05   1902s] ### Time Record (Pre Callback) is installed.
[07/03 15:55:05   1902s] ### Time Record (Pre Callback) is uninstalled.
[07/03 15:55:05   1902s] ### Time Record (DB Import) is installed.
[07/03 15:55:05   1902s] ### Time Record (Timing Data Generation) is installed.
[07/03 15:55:05   1902s] ### Time Record (Timing Data Generation) is uninstalled.
[07/03 15:55:06   1902s] ### Net info: total nets: 59344
[07/03 15:55:06   1902s] ### Net info: dirty nets: 0
[07/03 15:55:06   1902s] ### Net info: marked as disconnected nets: 0
[07/03 15:55:06   1903s] #WARNING (NRDB-665) NET clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.2000 -0.0400 1855.4000 1935.7400 ).
[07/03 15:55:06   1903s] #WARNING (NRDB-665) NET prog_clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.2000 -0.0400 1855.4000 1935.7400 ).
[07/03 15:55:06   1903s] ### Net info: fully routed nets: 2
[07/03 15:55:06   1903s] ### Net info: trivial (< 2 pins) nets: 25138
[07/03 15:55:06   1903s] ### Net info: unrouted nets: 34204
[07/03 15:55:06   1903s] ### Net info: re-extraction nets: 0
[07/03 15:55:06   1903s] ### Net info: selected nets: 2
[07/03 15:55:06   1903s] ### Net info: ignored nets: 0
[07/03 15:55:06   1903s] ### Net info: skip routing nets: 0
[07/03 15:55:07   1904s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:07   1904s] ### import design signature (3): route=1328874177 fixed_route=743415622 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1489810110 dirty_area=0 del_dirty_area=0 cell=437783013 placement=2076315810 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=743415622 sns=743415622 ppa_info=229595478
[07/03 15:55:07   1904s] ### Time Record (DB Import) is uninstalled.
[07/03 15:55:07   1904s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[07/03 15:55:07   1904s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:07   1904s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:07   1904s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/03 15:55:07   1904s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:07   1904s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:07   1904s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/03 15:55:07   1904s] ### Before assign design signature (4): route=1328874177 fixed_route=743415622 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1489810110 dirty_area=0 del_dirty_area=0 cell=437783013 placement=2076315810 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=2143274293 routing_via=1 timing=743415622 sns=743415622 ppa_info=229595478
[07/03 15:55:07   1904s] #
[07/03 15:55:07   1904s] #Wire/Via statistics before line assignment ...
[07/03 15:55:08   1904s] #Total number of nets with non-default rule or having extra spacing = 1
[07/03 15:55:08   1904s] #
[07/03 15:55:08   1904s] #  Routing Statistics
[07/03 15:55:08   1904s] #
[07/03 15:55:08   1904s] #------------------+-----------+------+
[07/03 15:55:08   1904s] #  Layer           | Length(um)|  Vias|
[07/03 15:55:08   1904s] #------------------+-----------+------+
[07/03 15:55:08   1904s] #  GatPoly ( 0H)   |          0|     0|
[07/03 15:55:08   1904s] #  Metal1 ( 1V)    |          0|  5397|
[07/03 15:55:08   1904s] #  Metal2 ( 2H)    |      15616|  8653|
[07/03 15:55:08   1904s] #  Metal3 ( 3V)    |      23657|   209|
[07/03 15:55:08   1904s] #  Metal4 ( 4H)    |       2463|    21|
[07/03 15:55:08   1904s] #  Metal5 ( 5V)    |       1420|     0|
[07/03 15:55:08   1904s] #  TopMetal1 ( 6H) |          0|     0|
[07/03 15:55:08   1904s] #  TopMetal2 ( 7V) |          0|     0|
[07/03 15:55:08   1904s] #------------------+-----------+------+
[07/03 15:55:08   1904s] #  Total           |      43156| 14280|
[07/03 15:55:08   1904s] #------------------+-----------+------+
[07/03 15:55:08   1904s] #
[07/03 15:55:08   1904s] # Total half perimeter of net bounding box: 4480 um.
[07/03 15:55:08   1904s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:08   1904s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/03 15:55:08   1904s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:08   1904s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:08   1904s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/03 15:55:08   1904s] ### Time Record (Data Preparation) is installed.
[07/03 15:55:08   1904s] #Start routing data preparation on Thu Jul  3 15:55:08 2025
[07/03 15:55:08   1904s] #
[07/03 15:55:08   1904s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:08   1904s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/03 15:55:08   1904s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:08   1904s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:08   1904s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/03 15:55:08   1904s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:08   1905s] ### Time Record (Cell Pin Access) is installed.
[07/03 15:55:08   1905s] #Initial pin access analysis.
[07/03 15:55:11   1909s] #Detail pin access analysis.
[07/03 15:55:11   1909s] ### Time Record (Cell Pin Access) is uninstalled.
[07/03 15:55:12   1910s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[07/03 15:55:12   1910s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/03 15:55:12   1910s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/03 15:55:12   1910s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/03 15:55:12   1910s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/03 15:55:12   1910s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[07/03 15:55:12   1910s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[07/03 15:55:12   1910s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[07/03 15:55:12   1910s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[07/03 15:55:12   1910s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=7(TopMetal2)
[07/03 15:55:12   1910s] #pin_access_rlayer=2(Metal2)
[07/03 15:55:12   1910s] #shield_top_dpt_rlayer=-1 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/03 15:55:12   1910s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/03 15:55:12   1910s] #enable_dpt_layer_shield=F
[07/03 15:55:12   1910s] #has_line_end_grid=F
[07/03 15:55:13   1911s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.62 (MB), peak = 2102.04 (MB)
[07/03 15:55:13   1911s] #Regenerating Ggrids automatically.
[07/03 15:55:13   1911s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[07/03 15:55:13   1911s] #Using automatically generated G-grids.
[07/03 15:55:22   1920s] #Done routing data preparation.
[07/03 15:55:22   1920s] #cpu time = 00:00:16, elapsed time = 00:00:15, memory = 1514.37 (MB), peak = 2102.04 (MB)
[07/03 15:55:22   1920s] ### Time Record (Data Preparation) is uninstalled.
[07/03 15:55:22   1920s] ### Time Record (Data Preparation) is installed.
[07/03 15:55:22   1920s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:22   1920s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/03 15:55:22   1920s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:22   1920s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:22   1920s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/03 15:55:23   1920s] ### Time Record (Data Preparation) is uninstalled.
[07/03 15:55:23   1920s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 15:55:23   1920s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:55:23   1920s] eee: pegSigSF=1.070000
[07/03 15:55:23   1920s] Initializing multi-corner resistance tables ...
[07/03 15:55:23   1920s] eee: Grid unit RC data computation started
[07/03 15:55:23   1920s] eee: Grid unit RC data computation completed
[07/03 15:55:23   1920s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:55:23   1920s] eee: l=2 avDens=0.023918 usedTrk=219.885713 availTrk=9193.135673 sigTrk=219.885713
[07/03 15:55:23   1920s] eee: l=3 avDens=0.036817 usedTrk=2064.385241 availTrk=56071.697274 sigTrk=2064.385241
[07/03 15:55:23   1920s] eee: l=4 avDens=0.031771 usedTrk=2021.634736 availTrk=63631.939741 sigTrk=2021.634736
[07/03 15:55:23   1920s] eee: l=5 avDens=0.037104 usedTrk=2065.849791 availTrk=55677.947274 sigTrk=2065.849791
[07/03 15:55:23   1920s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[07/03 15:55:23   1920s] eee: l=7 avDens=0.132560 usedTrk=2069.953455 availTrk=15615.276942 sigTrk=2069.953455
[07/03 15:55:23   1920s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:55:23   1920s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:55:23   1920s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.316881 uaWl=0.000000 uaWlH=0.194700 aWlH=0.000000 lMod=0 pMax=0.831400 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:55:23   1920s] eee: NetCapCache creation started. (Current Mem: 4556.180M) 
[07/03 15:55:23   1920s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4556.180M) 
[07/03 15:55:23   1920s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:55:23   1920s] eee: Metal Layers Info:
[07/03 15:55:23   1920s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:55:23   1920s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:55:23   1920s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:55:23   1920s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:55:23   1920s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:55:23   1920s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:55:23   1920s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:55:23   1920s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:55:23   1920s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:55:23   1920s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:55:23   1920s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:55:23   1920s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:55:23   1920s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:55:23   1920s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:55:23   1920s] ### Successfully loaded pre-route RC model
[07/03 15:55:23   1920s] ### Time Record (Line Assignment) is installed.
[07/03 15:55:23   1921s] #
[07/03 15:55:23   1921s] #Distribution of nets:
[07/03 15:55:23   1921s] #Largest net pReset[0] has 5319 pins
[07/03 15:55:23   1921s] #Largest net prog_clk[0] has 5319 pins
[07/03 15:55:23   1921s] #  
[07/03 15:55:23   1921s] # #pin range           #net       % 
[07/03 15:55:23   1921s] #------------------------------------
[07/03 15:55:23   1921s] #          2           27792 ( 46.8%)
[07/03 15:55:23   1921s] #          3            4242 (  7.1%)
[07/03 15:55:23   1921s] #          4             505 (  0.9%)
[07/03 15:55:23   1921s] #          5              76 (  0.1%)
[07/03 15:55:23   1921s] #          6             286 (  0.5%)
[07/03 15:55:23   1921s] #          7              19 (  0.0%)
[07/03 15:55:23   1921s] #          8               6 (  0.0%)
[07/03 15:55:23   1921s] #          9              80 (  0.1%)
[07/03 15:55:23   1921s] #  10  -  19             580 (  1.0%)
[07/03 15:55:23   1921s] #  20  -  29              25 (  0.0%)
[07/03 15:55:23   1921s] #  30  -  39             304 (  0.5%)
[07/03 15:55:23   1921s] #  40  -  49              30 (  0.1%)
[07/03 15:55:23   1921s] #  50  -  59              13 (  0.0%)
[07/03 15:55:23   1921s] #  60  -  69             179 (  0.3%)
[07/03 15:55:23   1921s] #  80  -  89               3 (  0.0%)
[07/03 15:55:23   1921s] #     >=2000               2 (  0.0%)
[07/03 15:55:23   1921s] #
[07/03 15:55:23   1921s] #Total: 59344 nets, 34142 non-trivial nets
[07/03 15:55:23   1921s] #                                    #net       % 
[07/03 15:55:23   1921s] #-------------------------------------------------
[07/03 15:55:23   1921s] #  Fully global routed                  2 ( 0.0%)
[07/03 15:55:23   1921s] #  Clock                                2
[07/03 15:55:23   1921s] #  Extra space                          1
[07/03 15:55:23   1921s] #  Prefer layer range               34142
[07/03 15:55:23   1921s] #
[07/03 15:55:23   1921s] #Nets in 3 layer ranges:
[07/03 15:55:23   1921s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[07/03 15:55:23   1921s] #---------------------------------------------------------
[07/03 15:55:23   1921s] #           -----------         6 TopMetal1*      34140 (100.0%)
[07/03 15:55:23   1921s] #           3 Metal3            4 Metal4              1 (  0.0%)
[07/03 15:55:23   1921s] #          *3 Metal3            6 TopMetal1*          1 (  0.0%)
[07/03 15:55:23   1921s] #
[07/03 15:55:23   1921s] #2 nets selected.
[07/03 15:55:23   1921s] #
[07/03 15:55:24   1921s] ### 
[07/03 15:55:24   1921s] ### Net length summary before Line Assignment:
[07/03 15:55:24   1921s] ### Layer         H-Len   V-Len         Total       #Up-Via
[07/03 15:55:24   1921s] ### -------------------------------------------------------
[07/03 15:55:24   1921s] ### 1 Metal1          0       0       0(  0%)    5397( 38%)
[07/03 15:55:24   1921s] ### 2 Metal2      15615       0   15615( 36%)    8653( 61%)
[07/03 15:55:24   1921s] ### 3 Metal3          0   23657   23657( 55%)     213(  1%)
[07/03 15:55:24   1921s] ### 4 Metal4       2463       0    2463(  6%)      21(  0%)
[07/03 15:55:24   1921s] ### 5 Metal5          0    1420    1420(  3%)       0(  0%)
[07/03 15:55:24   1921s] ### 6 TopMetal1       0       0       0(  0%)       0(  0%)
[07/03 15:55:24   1921s] ### 7 TopMetal2       0       0       0(  0%)       0(  0%)
[07/03 15:55:24   1921s] ### -------------------------------------------------------
[07/03 15:55:24   1921s] ###               18078   25077   43156         14284      
[07/03 15:55:24   1921s] #
[07/03 15:55:24   1921s] #..
[07/03 15:55:24   1921s] #
[07/03 15:55:24   1922s] #Iteration 1.1: cpu:00:00:01, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.75 [2]--
[07/03 15:55:24   1922s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.66 [2]--
[07/03 15:55:24   1922s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.54 [2]--
[07/03 15:55:25   1923s] #Iteration 2.1: cpu:00:00:01, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.74 [2]--
[07/03 15:55:25   1923s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.57 [2]--
[07/03 15:55:26   1924s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.81 [2]--
[07/03 15:55:26   1924s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.08 [2]--
[07/03 15:55:26   1924s] ### 
[07/03 15:55:26   1924s] ### Net length and overlap summary after Line Assignment:
[07/03 15:55:26   1924s] ### Layer         H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[07/03 15:55:26   1924s] ### --------------------------------------------------------------------------------
[07/03 15:55:26   1924s] ### 1 Metal1          0       5       5(  0%)    5397( 42%)    0(  0%)     0(  0.0%)
[07/03 15:55:26   1924s] ### 2 Metal2      16020       0   16020( 37%)    7292( 57%)    0(  0%)     0(  0.0%)
[07/03 15:55:26   1924s] ### 3 Metal3          0   23359   23359( 54%)     177(  1%)    0(  0%)     0(  0.0%)
[07/03 15:55:26   1924s] ### 4 Metal4       2459       0    2459(  6%)      19(  0%)    0(  0%)     0(  0.0%)
[07/03 15:55:26   1924s] ### 5 Metal5          0    1407    1407(  3%)       0(  0%)    0(  0%)     0(  0.0%)
[07/03 15:55:26   1924s] ### 6 TopMetal1       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/03 15:55:26   1924s] ### 7 TopMetal2       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/03 15:55:26   1924s] ### --------------------------------------------------------------------------------
[07/03 15:55:26   1924s] ###               18480   24772   43252         12885          0           0        
[07/03 15:55:26   1924s] #
[07/03 15:55:26   1924s] #Line Assignment statistics:
[07/03 15:55:26   1924s] #Cpu time = 00:00:03
[07/03 15:55:26   1924s] #Elapsed time = 00:00:02
[07/03 15:55:26   1924s] #Increased memory = 5.82 (MB)
[07/03 15:55:26   1924s] #Total memory = 1576.27 (MB)
[07/03 15:55:26   1924s] #Peak memory = 2102.04 (MB)
[07/03 15:55:26   1924s] #End Line Assignment: cpu:00:00:04, real:00:00:03, mem:1.5 GB, peak:2.1 GB --1.23 [2]--
[07/03 15:55:26   1925s] ### Time Record (Line Assignment) is uninstalled.
[07/03 15:55:26   1925s] ### After assign design signature (5): route=1060280188 fixed_route=743415622 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=2034171309 dirty_area=0 del_dirty_area=0 cell=437783013 placement=2085038242 pin_access=1616403210 inst_pattern=1 inst_orient=1 halo=1060851649 via=2143274293 routing_via=1110958276 timing=743415622 sns=743415622 ppa_info=229595478
[07/03 15:55:26   1925s] #
[07/03 15:55:26   1925s] #Wire/Via statistics after line assignment ...
[07/03 15:55:27   1925s] #Total number of nets with non-default rule or having extra spacing = 1
[07/03 15:55:27   1925s] #
[07/03 15:55:27   1925s] #  Routing Statistics
[07/03 15:55:27   1925s] #
[07/03 15:55:27   1925s] #------------------+-----------+------+
[07/03 15:55:27   1925s] #  Layer           | Length(um)|  Vias|
[07/03 15:55:27   1925s] #------------------+-----------+------+
[07/03 15:55:27   1925s] #  GatPoly ( 0H)   |          0|     0|
[07/03 15:55:27   1925s] #  Metal1 ( 1V)    |          5|  5397|
[07/03 15:55:27   1925s] #  Metal2 ( 2H)    |      16021|  7292|
[07/03 15:55:27   1925s] #  Metal3 ( 3V)    |      23359|   177|
[07/03 15:55:27   1925s] #  Metal4 ( 4H)    |       2459|    19|
[07/03 15:55:27   1925s] #  Metal5 ( 5V)    |       1407|     0|
[07/03 15:55:27   1925s] #  TopMetal1 ( 6H) |          0|     0|
[07/03 15:55:27   1925s] #  TopMetal2 ( 7V) |          0|     0|
[07/03 15:55:27   1925s] #------------------+-----------+------+
[07/03 15:55:27   1925s] #  Total           |      43252| 12885|
[07/03 15:55:27   1925s] #------------------+-----------+------+
[07/03 15:55:27   1925s] #
[07/03 15:55:27   1925s] # Total half perimeter of net bounding box: 4480 um.
[07/03 15:55:27   1925s] #Routing data preparation, pin analysis, line assignment statistics:
[07/03 15:55:27   1925s] #Cpu time = 00:00:21
[07/03 15:55:27   1925s] #Elapsed time = 00:00:20
[07/03 15:55:27   1925s] #Increased memory = 79.68 (MB)
[07/03 15:55:27   1925s] #Total memory = 1550.90 (MB)
[07/03 15:55:27   1925s] #Peak memory = 2102.04 (MB)
[07/03 15:55:27   1925s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:27   1925s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/03 15:55:27   1925s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:27   1925s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:27   1925s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/03 15:55:27   1925s] #Skip comparing routing design signature in db-snapshot flow
[07/03 15:55:27   1925s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:27   1925s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/03 15:55:27   1925s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:27   1925s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:27   1925s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/03 15:55:27   1925s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:27   1925s] #Using multithreading with 2 threads.
[07/03 15:55:27   1925s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:27   1925s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/03 15:55:27   1925s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:27   1925s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:27   1925s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/03 15:55:27   1926s] ### Time Record (Detail Routing) is installed.
[07/03 15:55:27   1926s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:27   1926s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/03 15:55:27   1926s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:27   1926s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:27   1926s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/03 15:55:28   1926s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:28   1926s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/03 15:55:28   1926s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:28   1926s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:28   1926s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/03 15:55:28   1926s] ### Time Record (Data Preparation) is installed.
[07/03 15:55:28   1926s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/03 15:55:28   1926s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/03 15:55:28   1926s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:28   1926s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:28   1926s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/03 15:55:28   1926s] ### Time Record (Data Preparation) is uninstalled.
[07/03 15:55:28   1926s] ### drc_pitch = 7000 (  7.0000 um) drc_range = 3000 (  3.0000 um) route_pitch = 3900 (  3.9000 um) patch_pitch = 8720 (  8.7200 um) top_route_layer = 7 top_pin_layer = 7
[07/03 15:55:28   1927s] #
[07/03 15:55:28   1927s] #Start Detail Routing..
[07/03 15:55:28   1927s] #start initial detail routing ...
[07/03 15:55:28   1927s] ### Design has 2 dirty nets
[07/03 15:55:47   1962s] ### Gcell dirty-map stats: routing = 25.03%, drc-check-only = 2.26%
[07/03 15:55:47   1962s] ### Gcell ext dirty-map stats: fill = 5566[8.02%] (Metal1 = 4111[5.92%], Metal2 = 5171[7.45%], Metal3 = 4469[6.44%], Metal4 = 317[0.46%], Metal5 = 58[0.08%]), total gcell = 69402
[07/03 15:55:47   1962s] #   number of violations = 7
[07/03 15:55:47   1962s] #
[07/03 15:55:47   1962s] #  By Layer and Type:
[07/03 15:55:47   1962s] #
[07/03 15:55:47   1962s] #---------+-------+------+-------+
[07/03 15:55:47   1962s] #  -      | MetSpc| Short| Totals|
[07/03 15:55:47   1962s] #---------+-------+------+-------+
[07/03 15:55:47   1962s] #  Metal1 |      0|     0|      0|
[07/03 15:55:47   1962s] #  Metal2 |      6|     1|      7|
[07/03 15:55:47   1962s] #  Totals |      6|     1|      7|
[07/03 15:55:47   1962s] #---------+-------+------+-------+
[07/03 15:55:47   1962s] #
[07/03 15:55:47   1962s] #cpu time = 00:00:35, elapsed time = 00:00:18, memory = 1564.83 (MB), peak = 2102.04 (MB)
[07/03 15:55:47   1962s] #start 1st optimization iteration ...
[07/03 15:55:47   1963s] ### Gcell dirty-map stats: routing = 25.04%, drc-check-only = 2.26%
[07/03 15:55:47   1963s] ### Gcell ext dirty-map stats: fill = 5567[8.02%] (Metal1 = 4111[5.92%], Metal2 = 5173[7.45%], Metal3 = 4470[6.44%], Metal4 = 317[0.46%], Metal5 = 58[0.08%]), total gcell = 69402
[07/03 15:55:47   1963s] #   number of violations = 0
[07/03 15:55:47   1963s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1565.65 (MB), peak = 2102.04 (MB)
[07/03 15:55:47   1963s] #Complete Detail Routing.
[07/03 15:55:47   1963s] #Total number of nets with non-default rule or having extra spacing = 1
[07/03 15:55:47   1963s] #
[07/03 15:55:47   1963s] #  Routing Statistics
[07/03 15:55:47   1963s] #
[07/03 15:55:47   1963s] #------------------+-----------+------+
[07/03 15:55:47   1963s] #  Layer           | Length(um)|  Vias|
[07/03 15:55:47   1963s] #------------------+-----------+------+
[07/03 15:55:47   1963s] #  GatPoly ( 0H)   |          0|     0|
[07/03 15:55:48   1963s] #  Metal1 ( 1V)    |          0|  5397|
[07/03 15:55:48   1963s] #  Metal2 ( 2H)    |      15905|  5933|
[07/03 15:55:48   1963s] #  Metal3 ( 3V)    |      23690|   182|
[07/03 15:55:48   1963s] #  Metal4 ( 4H)    |       2475|    19|
[07/03 15:55:48   1963s] #  Metal5 ( 5V)    |       1407|     0|
[07/03 15:55:48   1963s] #  TopMetal1 ( 6H) |          0|     0|
[07/03 15:55:48   1963s] #  TopMetal2 ( 7V) |          0|     0|
[07/03 15:55:48   1963s] #------------------+-----------+------+
[07/03 15:55:48   1963s] #  Total           |      43477| 11531|
[07/03 15:55:48   1963s] #------------------+-----------+------+
[07/03 15:55:48   1963s] #
[07/03 15:55:48   1963s] # Total half perimeter of net bounding box: 4480 um.
[07/03 15:55:48   1963s] #Total number of DRC violations = 0
[07/03 15:55:48   1963s] ### Time Record (Detail Routing) is uninstalled.
[07/03 15:55:48   1963s] #Cpu time = 00:00:38
[07/03 15:55:48   1963s] #Elapsed time = 00:00:21
[07/03 15:55:48   1963s] #Increased memory = 9.28 (MB)
[07/03 15:55:48   1963s] #Total memory = 1560.18 (MB)
[07/03 15:55:48   1963s] #Peak memory = 2102.04 (MB)
[07/03 15:55:48   1963s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 15:55:48   1963s] #detailRoute Statistics:
[07/03 15:55:48   1963s] #Cpu time = 00:00:38
[07/03 15:55:48   1963s] #Elapsed time = 00:00:21
[07/03 15:55:48   1963s] #Increased memory = 9.28 (MB)
[07/03 15:55:48   1963s] #Total memory = 1560.18 (MB)
[07/03 15:55:48   1963s] #Peak memory = 2102.04 (MB)
[07/03 15:55:48   1963s] ### Time Record (DB Export) is installed.
[07/03 15:55:48   1963s] Extracting standard cell pins and blockage ...... 
[07/03 15:55:48   1963s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[07/03 15:55:48   1963s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[07/03 15:55:48   1963s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 767 out of 767 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[07/03 15:55:48   1963s] Type 'man IMPTR-2108' for more detail.
[07/03 15:55:48   1963s]  As a result, your trialRoute congestion could be incorrect.
[07/03 15:55:48   1963s] Pin and blockage extraction finished
[07/03 15:55:48   1963s] ### export design design signature (12): route=1317816761 fixed_route=743415622 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1787544482 dirty_area=0 del_dirty_area=0 cell=437783013 placement=2085038242 pin_access=1616403210 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=743415622 sns=743415622 ppa_info=229595478
[07/03 15:55:49   1964s] ### Time Record (DB Export) is uninstalled.
[07/03 15:55:49   1964s] ### Time Record (Post Callback) is installed.
[07/03 15:55:49   1964s] ### Time Record (Post Callback) is uninstalled.
[07/03 15:55:49   1964s] #
[07/03 15:55:49   1964s] #globalDetailRoute statistics:
[07/03 15:55:49   1964s] #Cpu time = 00:01:02
[07/03 15:55:49   1964s] #Elapsed time = 00:00:45
[07/03 15:55:49   1964s] #Increased memory = 104.39 (MB)
[07/03 15:55:49   1964s] #Total memory = 1558.76 (MB)
[07/03 15:55:49   1964s] #Peak memory = 2102.04 (MB)
[07/03 15:55:49   1964s] #Number of warnings = 57
[07/03 15:55:49   1964s] #Total number of warnings = 65
[07/03 15:55:49   1964s] #Number of fails = 0
[07/03 15:55:49   1964s] #Total number of fails = 0
[07/03 15:55:49   1964s] #Complete globalDetailRoute on Thu Jul  3 15:55:49 2025
[07/03 15:55:49   1964s] #
[07/03 15:55:49   1964s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1616403210 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=1 sns=1 ppa_info=1
[07/03 15:55:49   1964s] ### Time Record (globalDetailRoute) is uninstalled.
[07/03 15:55:49   1964s] #
[07/03 15:55:49   1964s] #  Scalability Statistics
[07/03 15:55:49   1964s] #
[07/03 15:55:49   1964s] #-------------------------+---------+-------------+------------+
[07/03 15:55:49   1964s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[07/03 15:55:49   1964s] #-------------------------+---------+-------------+------------+
[07/03 15:55:49   1964s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[07/03 15:55:49   1964s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[07/03 15:55:49   1964s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[07/03 15:55:49   1964s] #  DB Import              | 00:00:02|     00:00:02|         1.1|
[07/03 15:55:49   1964s] #  DB Export              | 00:00:01|     00:00:02|         0.6|
[07/03 15:55:49   1964s] #  Cell Pin Access        | 00:00:04|     00:00:03|         1.6|
[07/03 15:55:49   1964s] #  Data Preparation       | 00:00:12|     00:00:13|         1.0|
[07/03 15:55:49   1964s] #  Line Assignment        | 00:00:04|     00:00:04|         1.2|
[07/03 15:55:49   1964s] #  Detail Routing         | 00:00:37|     00:00:20|         1.8|
[07/03 15:55:49   1964s] #  Entire Command         | 00:01:02|     00:00:45|         1.4|
[07/03 15:55:49   1964s] #-------------------------+---------+-------------+------------+
[07/03 15:55:49   1964s] #
[07/03 15:55:49   1964s] #% End globalDetailRoute (date=07/03 15:55:49, total cpu=0:01:03, real=0:00:45.0, peak res=1665.8M, current mem=1555.4M)
[07/03 15:55:49   1964s]         NanoRoute done. (took cpu=0:01:03 real=0:00:45.3)
[07/03 15:55:49   1964s]       Clock detailed routing done.
[07/03 15:55:50   1964s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/03 15:55:50   1964s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/03 15:55:50   1964s] Skipping check of guided vs. routed net lengths.
[07/03 15:55:50   1964s] Set FIXED routing status on 2 net(s)
[07/03 15:55:50   1964s]       Route Remaining Unrouted Nets...
[07/03 15:55:50   1964s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[07/03 15:55:50   1964s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4556.2M, EPOCH TIME: 1751572550.419417
[07/03 15:55:50   1964s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:55:50   1964s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:55:50   1964s] Cell fpga_top LLGs are deleted
[07/03 15:55:50   1964s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:55:50   1964s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:55:50   1964s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4556.2M, EPOCH TIME: 1751572550.420267
[07/03 15:55:50   1964s] [oiLAM] Zs 7, 8
[07/03 15:55:50   1964s] ### Creating LA Mngr. totSessionCpu=0:32:49 mem=4556.2M
[07/03 15:55:50   1965s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 15:55:50   1965s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:55:50   1965s] eee: pegSigSF=1.070000
[07/03 15:55:50   1965s] Initializing multi-corner resistance tables ...
[07/03 15:55:50   1965s] eee: Grid unit RC data computation started
[07/03 15:55:50   1965s] eee: Grid unit RC data computation completed
[07/03 15:55:50   1965s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:55:50   1965s] eee: l=2 avDens=0.011002 usedTrk=640.641932 availTrk=58232.133794 sigTrk=640.641932
[07/03 15:55:50   1965s] eee: l=3 avDens=0.027078 usedTrk=2691.104157 availTrk=99384.197274 sigTrk=2691.104157
[07/03 15:55:50   1965s] eee: l=4 avDens=0.028280 usedTrk=2087.107753 availTrk=73801.939741 sigTrk=2087.107753
[07/03 15:55:50   1965s] eee: l=5 avDens=0.035991 usedTrk=2103.083124 availTrk=58434.197274 sigTrk=2103.083124
[07/03 15:55:50   1965s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[07/03 15:55:50   1965s] eee: l=7 avDens=0.132560 usedTrk=2069.953455 availTrk=15615.276942 sigTrk=2069.953455
[07/03 15:55:50   1965s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:55:50   1965s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:55:50   1965s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.316881 uaWl=0.000000 uaWlH=0.194700 aWlH=0.000000 lMod=0 pMax=0.831400 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:55:50   1965s] eee: NetCapCache creation started. (Current Mem: 4556.195M) 
[07/03 15:55:50   1965s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4556.195M) 
[07/03 15:55:50   1965s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:55:50   1965s] eee: Metal Layers Info:
[07/03 15:55:50   1965s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:55:50   1965s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:55:50   1965s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:55:50   1965s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:55:50   1965s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:55:50   1965s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:55:50   1965s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:55:50   1965s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:55:50   1965s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:55:50   1965s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:55:50   1965s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:55:50   1965s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:55:50   1965s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:55:50   1965s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:55:50   1965s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 15:55:50   1965s] ### Creating LA Mngr, finished. totSessionCpu=0:32:49 mem=4556.2M
[07/03 15:55:50   1965s] Running pre-eGR process
[07/03 15:55:50   1965s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.08 MB )
[07/03 15:55:50   1965s] (I)      Initializing eGR engine (regular)
[07/03 15:55:50   1965s] Set min layer with default ( 2 )
[07/03 15:55:50   1965s] Set max layer with default ( 127 )
[07/03 15:55:50   1965s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:55:50   1965s] Min route layer (adjusted) = 2
[07/03 15:55:50   1965s] Max route layer (adjusted) = 7
[07/03 15:55:50   1965s] (I)      clean place blk overflow:
[07/03 15:55:50   1965s] (I)      H : enabled 1.00 0
[07/03 15:55:50   1965s] (I)      V : enabled 1.00 0
[07/03 15:55:50   1965s] (I)      Initializing eGR engine (regular)
[07/03 15:55:50   1965s] Set min layer with default ( 2 )
[07/03 15:55:50   1965s] Set max layer with default ( 127 )
[07/03 15:55:50   1965s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:55:50   1965s] Min route layer (adjusted) = 2
[07/03 15:55:50   1965s] Max route layer (adjusted) = 7
[07/03 15:55:50   1965s] (I)      clean place blk overflow:
[07/03 15:55:50   1965s] (I)      H : enabled 1.00 0
[07/03 15:55:50   1965s] (I)      V : enabled 1.00 0
[07/03 15:55:50   1965s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.08 MB )
[07/03 15:55:50   1965s] (I)      Running eGR Regular flow
[07/03 15:55:50   1965s] (I)      # wire layers (front) : 8
[07/03 15:55:50   1965s] (I)      # wire layers (back)  : 0
[07/03 15:55:50   1965s] (I)      min wire layer : 1
[07/03 15:55:50   1965s] (I)      max wire layer : 7
[07/03 15:55:50   1965s] (I)      # cut layers (front) : 7
[07/03 15:55:50   1965s] (I)      # cut layers (back)  : 0
[07/03 15:55:50   1965s] (I)      min cut layer : 1
[07/03 15:55:50   1965s] (I)      max cut layer : 6
[07/03 15:55:50   1965s] (I)      ================================= Layers =================================
[07/03 15:55:50   1965s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:55:50   1965s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 15:55:50   1965s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:55:50   1965s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 15:55:50   1965s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 15:55:50   1965s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 15:55:50   1965s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 15:55:50   1965s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:55:50   1965s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 15:55:50   1965s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:55:50   1965s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 15:55:50   1965s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 15:55:50   1965s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 15:55:50   1965s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 15:55:50   1965s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 15:55:50   1965s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 15:55:50   1965s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 15:55:50   1965s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 15:55:50   1965s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:55:50   1965s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 15:55:50   1965s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 15:55:50   1965s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 15:55:50   1965s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 15:55:50   1965s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 15:55:50   1965s] (I)      Started Import and model ( Curr Mem: 4.08 MB )
[07/03 15:55:51   1965s] (I)      == Non-default Options ==
[07/03 15:55:51   1965s] (I)      Maximum routing layer                              : 7
[07/03 15:55:51   1965s] (I)      Top routing layer                                  : 7
[07/03 15:55:51   1965s] (I)      Number of threads                                  : 2
[07/03 15:55:51   1965s] (I)      Route tie net to shape                             : auto
[07/03 15:55:51   1965s] (I)      Method to set GCell size                           : row
[07/03 15:55:51   1965s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 15:55:51   1965s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 15:55:51   1965s] (I)      ============== Pin Summary ==============
[07/03 15:55:51   1965s] (I)      +-------+--------+---------+------------+
[07/03 15:55:51   1965s] (I)      | Layer | # pins | % total |      Group |
[07/03 15:55:51   1965s] (I)      +-------+--------+---------+------------+
[07/03 15:55:51   1965s] (I)      |     1 | 115467 |   95.32 |        Pin |
[07/03 15:55:51   1965s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 15:55:51   1965s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 15:55:51   1965s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 15:55:51   1965s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 15:55:51   1965s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 15:55:51   1965s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 15:55:51   1965s] (I)      +-------+--------+---------+------------+
[07/03 15:55:51   1965s] (I)      Custom ignore net properties:
[07/03 15:55:51   1965s] (I)      1 : NotLegal
[07/03 15:55:51   1965s] (I)      Default ignore net properties:
[07/03 15:55:51   1965s] (I)      1 : Special
[07/03 15:55:51   1965s] (I)      2 : Analog
[07/03 15:55:51   1965s] (I)      3 : Fixed
[07/03 15:55:51   1965s] (I)      4 : Skipped
[07/03 15:55:51   1965s] (I)      5 : MixedSignal
[07/03 15:55:51   1965s] (I)      Prerouted net properties:
[07/03 15:55:51   1965s] (I)      1 : NotLegal
[07/03 15:55:51   1965s] (I)      2 : Special
[07/03 15:55:51   1965s] (I)      3 : Analog
[07/03 15:55:51   1965s] (I)      4 : Fixed
[07/03 15:55:51   1965s] (I)      5 : Skipped
[07/03 15:55:51   1965s] (I)      6 : MixedSignal
[07/03 15:55:51   1965s] [NR-eGR] Early global route reroute all routable nets
[07/03 15:55:51   1965s] (I)      Use row-based GCell size
[07/03 15:55:51   1965s] (I)      Use row-based GCell align
[07/03 15:55:51   1965s] (I)      layer 0 area = 90000
[07/03 15:55:51   1965s] (I)      layer 1 area = 144000
[07/03 15:55:51   1965s] (I)      layer 2 area = 144000
[07/03 15:55:51   1965s] (I)      layer 3 area = 144000
[07/03 15:55:51   1965s] (I)      layer 4 area = 144000
[07/03 15:55:51   1965s] (I)      layer 5 area = 0
[07/03 15:55:51   1965s] (I)      layer 6 area = 0
[07/03 15:55:51   1965s] (I)      GCell unit size   : 3780
[07/03 15:55:51   1965s] (I)      GCell multiplier  : 1
[07/03 15:55:51   1965s] (I)      GCell row height  : 3780
[07/03 15:55:51   1965s] (I)      Actual row height : 3780
[07/03 15:55:51   1965s] (I)      GCell align ref   : 425480 425420
[07/03 15:55:51   1965s] [NR-eGR] Track table information for default rule: 
[07/03 15:55:51   1965s] [NR-eGR] Metal1 has single uniform track structure
[07/03 15:55:51   1965s] [NR-eGR] Metal2 has single uniform track structure
[07/03 15:55:51   1965s] [NR-eGR] Metal3 has single uniform track structure
[07/03 15:55:51   1965s] [NR-eGR] Metal4 has single uniform track structure
[07/03 15:55:51   1965s] [NR-eGR] Metal5 has single uniform track structure
[07/03 15:55:51   1965s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 15:55:51   1965s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 15:55:51   1965s] (I)      ================ Default via =================
[07/03 15:55:51   1965s] (I)      +---+-------------------+--------------------+
[07/03 15:55:51   1965s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 15:55:51   1965s] (I)      +---+-------------------+--------------------+
[07/03 15:55:51   1965s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 15:55:51   1965s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/03 15:55:51   1965s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/03 15:55:51   1965s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/03 15:55:51   1965s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 15:55:51   1965s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 15:55:51   1965s] (I)      +---+-------------------+--------------------+
[07/03 15:55:51   1965s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 15:55:51   1965s] [NR-eGR] Read 29480 PG shapes
[07/03 15:55:51   1965s] [NR-eGR] Read 0 clock shapes
[07/03 15:55:51   1965s] [NR-eGR] Read 0 other shapes
[07/03 15:55:51   1965s] [NR-eGR] #Routing Blockages  : 0
[07/03 15:55:51   1965s] [NR-eGR] #Bump Blockages     : 0
[07/03 15:55:51   1965s] [NR-eGR] #Instance Blockages : 26000
[07/03 15:55:51   1965s] [NR-eGR] #PG Blockages       : 29480
[07/03 15:55:51   1965s] [NR-eGR] #Halo Blockages     : 0
[07/03 15:55:51   1965s] [NR-eGR] #Boundary Blockages : 0
[07/03 15:55:51   1965s] [NR-eGR] #Clock Blockages    : 0
[07/03 15:55:51   1965s] [NR-eGR] #Other Blockages    : 0
[07/03 15:55:51   1965s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 15:55:51   1965s] [NR-eGR] #prerouted nets         : 2
[07/03 15:55:51   1965s] [NR-eGR] #prerouted special nets : 0
[07/03 15:55:51   1965s] [NR-eGR] #prerouted wires        : 12841
[07/03 15:55:51   1965s] [NR-eGR] Read 34206 nets ( ignored 2 )
[07/03 15:55:51   1965s] (I)        Front-side 34206 ( ignored 2 )
[07/03 15:55:51   1965s] (I)        Back-side  0 ( ignored 0 )
[07/03 15:55:51   1965s] (I)        Both-side  0 ( ignored 0 )
[07/03 15:55:51   1965s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/03 15:55:51   1966s] (I)      handle routing halo
[07/03 15:55:51   1966s] (I)      Reading macro buffers
[07/03 15:55:51   1966s] (I)      Number of macro buffers: 0
[07/03 15:55:51   1966s] (I)      early_global_route_priority property id does not exist.
[07/03 15:55:51   1966s] (I)      Read Num Blocks=55480  Num Prerouted Wires=12841  Num CS=0
[07/03 15:55:51   1966s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 11395
[07/03 15:55:51   1966s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 1354
[07/03 15:55:51   1966s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 86
[07/03 15:55:51   1966s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 6
[07/03 15:55:51   1966s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 15:55:51   1966s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 15:55:51   1966s] (I)      Number of ignored nets                =      2
[07/03 15:55:51   1966s] (I)      Number of connected nets              =      0
[07/03 15:55:51   1966s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/03 15:55:51   1966s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 15:55:51   1966s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 15:55:51   1966s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 15:55:51   1966s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 15:55:51   1966s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 15:55:51   1966s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 15:55:51   1966s] (I)      Ndr track 0 does not exist
[07/03 15:55:51   1966s] (I)      ---------------------Grid Graph Info--------------------
[07/03 15:55:51   1966s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 15:55:51   1966s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 15:55:51   1966s] (I)      Site width          :   480  (dbu)
[07/03 15:55:51   1966s] (I)      Row height          :  3780  (dbu)
[07/03 15:55:51   1966s] (I)      GCell row height    :  3780  (dbu)
[07/03 15:55:51   1966s] (I)      GCell width         :  3780  (dbu)
[07/03 15:55:51   1966s] (I)      GCell height        :  3780  (dbu)
[07/03 15:55:51   1966s] (I)      Grid                :   491   512     7
[07/03 15:55:51   1966s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 15:55:51   1966s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 15:55:51   1966s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 15:55:51   1966s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 15:55:51   1966s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 15:55:51   1966s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 15:55:51   1966s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 15:55:51   1966s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 15:55:51   1966s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 15:55:51   1966s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 15:55:51   1966s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 15:55:51   1966s] (I)      --------------------------------------------------------
[07/03 15:55:51   1966s] 
[07/03 15:55:51   1966s] [NR-eGR] ============ Routing rule table ============
[07/03 15:55:51   1966s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34140
[07/03 15:55:51   1966s] [NR-eGR] ========================================
[07/03 15:55:51   1966s] [NR-eGR] 
[07/03 15:55:51   1966s] (I)      ==== NDR : (Default) ====
[07/03 15:55:51   1966s] (I)      +--------------+--------+
[07/03 15:55:51   1966s] (I)      |           ID |      0 |
[07/03 15:55:51   1966s] (I)      |      Default |    yes |
[07/03 15:55:51   1966s] (I)      |  Clk Special |     no |
[07/03 15:55:51   1966s] (I)      | Hard spacing |     no |
[07/03 15:55:51   1966s] (I)      |    NDR track | (none) |
[07/03 15:55:51   1966s] (I)      |      NDR via | (none) |
[07/03 15:55:51   1966s] (I)      |  Extra space |      0 |
[07/03 15:55:51   1966s] (I)      |      Shields |      0 |
[07/03 15:55:51   1966s] (I)      |   Demand (H) |      1 |
[07/03 15:55:51   1966s] (I)      |   Demand (V) |      1 |
[07/03 15:55:51   1966s] (I)      |        #Nets |  34140 |
[07/03 15:55:51   1966s] (I)      +--------------+--------+
[07/03 15:55:51   1966s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:55:51   1966s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 15:55:51   1966s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:55:51   1966s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:55:51   1966s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:55:51   1966s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 15:55:51   1966s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 15:55:51   1966s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 15:55:51   1966s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 15:55:51   1966s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 15:55:51   1966s] (I)      =============== Blocked Tracks ===============
[07/03 15:55:51   1966s] (I)      +-------+---------+----------+---------------+
[07/03 15:55:51   1966s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 15:55:51   1966s] (I)      +-------+---------+----------+---------------+
[07/03 15:55:51   1966s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 15:55:51   1966s] (I)      |     2 | 2262528 |   980400 |        43.33% |
[07/03 15:55:51   1966s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 15:55:51   1966s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 15:55:51   1966s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 15:55:51   1966s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 15:55:51   1966s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 15:55:51   1966s] (I)      +-------+---------+----------+---------------+
[07/03 15:55:51   1966s] (I)      Finished Import and model ( CPU: 0.95 sec, Real: 1.04 sec, Curr Mem: 4.12 MB )
[07/03 15:55:51   1966s] (I)      Reset routing kernel
[07/03 15:55:51   1966s] (I)      Started Global Routing ( Curr Mem: 4.12 MB )
[07/03 15:55:51   1966s] (I)      totalPins=110272  totalGlobalPin=107169 (97.19%)
[07/03 15:55:52   1966s] (I)      ================== Net Group Info ===================
[07/03 15:55:52   1966s] (I)      +----+----------------+--------------+--------------+
[07/03 15:55:52   1966s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 15:55:52   1966s] (I)      +----+----------------+--------------+--------------+
[07/03 15:55:52   1966s] (I)      |  1 |          34140 |    Metal2(2) | TopMetal2(7) |
[07/03 15:55:52   1966s] (I)      +----+----------------+--------------+--------------+
[07/03 15:55:52   1966s] (I)      total 2D Cap : 4280108 = (2443760 H, 1836348 V)
[07/03 15:55:52   1966s] (I)      total 2D Demand : 21896 = (13132 H, 8764 V)
[07/03 15:55:52   1966s] (I)      init route region map
[07/03 15:55:52   1966s] (I)      #blocked GCells = 74401
[07/03 15:55:52   1966s] (I)      #regions = 1031
[07/03 15:55:52   1966s] (I)      init safety region map
[07/03 15:55:52   1966s] (I)      #blocked GCells = 74401
[07/03 15:55:52   1966s] (I)      #regions = 1031
[07/03 15:55:52   1966s] (I)      Adjusted 0 GCells for pin access
[07/03 15:55:52   1966s] [NR-eGR] Layer group 1: route 34140 net(s) in layer range [2, 7]
[07/03 15:55:52   1966s] (I)      
[07/03 15:55:52   1966s] (I)      ============  Phase 1a Route ============
[07/03 15:55:52   1966s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 55
[07/03 15:55:52   1966s] (I)      Usage: 310870 = (159856 H, 151014 V) = (6.54% H, 8.22% V) = (6.043e+05um H, 5.708e+05um V)
[07/03 15:55:52   1967s] (I)      
[07/03 15:55:52   1967s] (I)      ============  Phase 1b Route ============
[07/03 15:55:52   1967s] (I)      Usage: 310878 = (159853 H, 151025 V) = (6.54% H, 8.22% V) = (6.042e+05um H, 5.709e+05um V)
[07/03 15:55:52   1967s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 1.175119e+06um
[07/03 15:55:52   1967s] (I)      Congestion metric : 0.00%H 0.50%V, 0.50%HV
[07/03 15:55:52   1967s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 15:55:52   1967s] (I)      
[07/03 15:55:52   1967s] (I)      ============  Phase 1c Route ============
[07/03 15:55:52   1967s] (I)      Level2 Grid: 99 x 103
[07/03 15:55:52   1967s] (I)      Usage: 310912 = (159887 H, 151025 V) = (6.54% H, 8.22% V) = (6.044e+05um H, 5.709e+05um V)
[07/03 15:55:52   1967s] (I)      
[07/03 15:55:52   1967s] (I)      ============  Phase 1d Route ============
[07/03 15:55:53   1967s] (I)      Usage: 310931 = (159905 H, 151026 V) = (6.54% H, 8.22% V) = (6.044e+05um H, 5.709e+05um V)
[07/03 15:55:53   1967s] (I)      
[07/03 15:55:53   1967s] (I)      ============  Phase 1e Route ============
[07/03 15:55:53   1967s] (I)      Usage: 310931 = (159905 H, 151026 V) = (6.54% H, 8.22% V) = (6.044e+05um H, 5.709e+05um V)
[07/03 15:55:53   1967s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.175319e+06um
[07/03 15:55:53   1967s] (I)      
[07/03 15:55:53   1967s] (I)      ============  Phase 1l Route ============
[07/03 15:55:53   1968s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 15:55:53   1968s] (I)      Layer  2:    1311919    170302         1      839655     1418265    (37.19%) 
[07/03 15:55:53   1968s] (I)      Layer  3:     865152    138309       200     1019427      956419    (51.59%) 
[07/03 15:55:53   1968s] (I)      Layer  4:    1003995     42109         2     1151892     1106028    (51.02%) 
[07/03 15:55:53   1968s] (I)      Layer  5:     864534     23319       142     1019789      956056    (51.61%) 
[07/03 15:55:53   1968s] (I)      Layer  6:     137303        32        28      176887      112237    (61.18%) 
[07/03 15:55:53   1968s] (I)      Layer  7:     116908        17        11      124626      112476    (52.56%) 
[07/03 15:55:53   1968s] (I)      Total:       4299811    374088       384     4332272     4661479    (48.17%) 
[07/03 15:55:53   1968s] (I)      
[07/03 15:55:53   1968s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 15:55:53   1968s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[07/03 15:55:53   1968s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[07/03 15:55:53   1968s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-15)    OverCon
[07/03 15:55:53   1968s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/03 15:55:53   1968s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:55:53   1968s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:55:53   1968s] [NR-eGR]  Metal3 ( 3)        59( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[07/03 15:55:53   1968s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 15:55:53   1968s] [NR-eGR]  Metal5 ( 5)        48( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[07/03 15:55:53   1968s] [NR-eGR] TopMetal1 ( 6)         1( 0.00%)         0( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[07/03 15:55:53   1968s] [NR-eGR] TopMetal2 ( 7)         6( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[07/03 15:55:53   1968s] [NR-eGR] -------------------------------------------------------------------------------------------------
[07/03 15:55:53   1968s] [NR-eGR]        Total       116( 0.02%)         0( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.02%) 
[07/03 15:55:53   1968s] [NR-eGR] 
[07/03 15:55:53   1968s] (I)      Finished Global Routing ( CPU: 2.01 sec, Real: 1.60 sec, Curr Mem: 4.14 MB )
[07/03 15:55:53   1968s] (I)      Updating congestion map
[07/03 15:55:53   1968s] (I)      total 2D Cap : 4310595 = (2459932 H, 1850663 V)
[07/03 15:55:53   1968s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 15:55:53   1968s] (I)      Running track assignment and export wires
[07/03 15:55:53   1968s] (I)      Delete wires for 34140 nets 
[07/03 15:55:53   1968s] (I)      ============= Track Assignment ============
[07/03 15:55:53   1968s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.13 MB )
[07/03 15:55:53   1968s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 15:55:53   1968s] (I)      Run Multi-thread track assignment
[07/03 15:55:54   1969s] (I)      Finished Track Assignment (2T) ( CPU: 0.86 sec, Real: 0.48 sec, Curr Mem: 4.14 MB )
[07/03 15:55:54   1969s] (I)      Started Export ( Curr Mem: 4.14 MB )
[07/03 15:55:54   1969s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 15:55:54   1969s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/03 15:55:54   1969s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:55:54   1969s] [NR-eGR]                    Length (um)    Vias 
[07/03 15:55:54   1969s] [NR-eGR] ---------------------------------------
[07/03 15:55:54   1969s] [NR-eGR]  Metal1     (1V)             0  110070 
[07/03 15:55:54   1969s] [NR-eGR]  Metal2     (2H)        495449  170325 
[07/03 15:55:54   1969s] [NR-eGR]  Metal3     (3V)        531812    8137 
[07/03 15:55:54   1969s] [NR-eGR]  Metal4     (4H)        152490    3185 
[07/03 15:55:54   1969s] [NR-eGR]  Metal5     (5V)         85962      24 
[07/03 15:55:54   1969s] [NR-eGR]  TopMetal1  (6H)            13       6 
[07/03 15:55:54   1969s] [NR-eGR]  TopMetal2  (7V)            73       0 
[07/03 15:55:54   1969s] [NR-eGR] ---------------------------------------
[07/03 15:55:54   1969s] [NR-eGR]             Total      1265798  291747 
[07/03 15:55:54   1969s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:55:54   1969s] [NR-eGR] Total half perimeter of net bounding box: 909914um
[07/03 15:55:54   1969s] [NR-eGR] Total length: 1265798um, number of vias: 291747
[07/03 15:55:54   1969s] [NR-eGR] --------------------------------------------------------------------------
[07/03 15:55:54   1969s] (I)      == Layer wire length by net rule ==
[07/03 15:55:54   1969s] (I)                           Default 
[07/03 15:55:54   1969s] (I)      -----------------------------
[07/03 15:55:54   1969s] (I)       Metal1     (1V)         0um 
[07/03 15:55:54   1969s] (I)       Metal2     (2H)    495449um 
[07/03 15:55:54   1969s] (I)       Metal3     (3V)    531812um 
[07/03 15:55:54   1969s] (I)       Metal4     (4H)    152490um 
[07/03 15:55:54   1969s] (I)       Metal5     (5V)     85962um 
[07/03 15:55:54   1969s] (I)       TopMetal1  (6H)        13um 
[07/03 15:55:54   1969s] (I)       TopMetal2  (7V)        73um 
[07/03 15:55:54   1969s] (I)      -----------------------------
[07/03 15:55:54   1969s] (I)                  Total  1265798um 
[07/03 15:55:54   1969s] (I)      == Layer via count by net rule ==
[07/03 15:55:54   1969s] (I)                         Default 
[07/03 15:55:54   1969s] (I)      ---------------------------
[07/03 15:55:54   1969s] (I)       Metal1     (1V)    110070 
[07/03 15:55:54   1969s] (I)       Metal2     (2H)    170325 
[07/03 15:55:54   1969s] (I)       Metal3     (3V)      8137 
[07/03 15:55:54   1969s] (I)       Metal4     (4H)      3185 
[07/03 15:55:54   1969s] (I)       Metal5     (5V)        24 
[07/03 15:55:54   1969s] (I)       TopMetal1  (6H)         6 
[07/03 15:55:54   1969s] (I)       TopMetal2  (7V)         0 
[07/03 15:55:54   1969s] (I)      ---------------------------
[07/03 15:55:54   1969s] (I)                  Total   291747 
[07/03 15:55:54   1970s] (I)      Finished Export ( CPU: 0.77 sec, Real: 0.57 sec, Curr Mem: 4.14 MB )
[07/03 15:55:54   1970s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.79 sec, Real: 3.90 sec, Curr Mem: 4.14 MB )
[07/03 15:55:54   1970s] [NR-eGR] Finished Early Global Route ( CPU: 4.83 sec, Real: 3.93 sec, Curr Mem: 4.08 MB )
[07/03 15:55:54   1970s] (I)      ========================================== Runtime Summary ===========================================
[07/03 15:55:54   1970s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/03 15:55:54   1970s] (I)      ------------------------------------------------------------------------------------------------------
[07/03 15:55:54   1970s] (I)       Early Global Route                             100.00%  1561.79 sec  1565.72 sec  3.93 sec  4.83 sec 
[07/03 15:55:54   1970s] (I)       +-Early Global Route kernel                     99.06%  1561.80 sec  1565.70 sec  3.90 sec  4.79 sec 
[07/03 15:55:54   1970s] (I)       | +-Import and model                            26.55%  1561.81 sec  1562.86 sec  1.04 sec  0.95 sec 
[07/03 15:55:54   1970s] (I)       | | +-Create place DB                           12.47%  1561.81 sec  1562.30 sec  0.49 sec  0.44 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Import place data                       12.47%  1561.81 sec  1562.30 sec  0.49 sec  0.44 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Read instances and placement           6.36%  1561.81 sec  1562.06 sec  0.25 sec  0.20 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Read nets                              6.05%  1562.06 sec  1562.30 sec  0.24 sec  0.23 sec 
[07/03 15:55:54   1970s] (I)       | | +-Create route DB                           13.34%  1562.30 sec  1562.83 sec  0.52 sec  0.48 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Import route data (2T)                  13.32%  1562.30 sec  1562.83 sec  0.52 sec  0.48 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.09%  1562.36 sec  1562.40 sec  0.04 sec  0.04 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Read routing blockages               0.00%  1562.36 sec  1562.36 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Read bump blockages                  0.00%  1562.36 sec  1562.36 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Read instance blockages              0.69%  1562.36 sec  1562.38 sec  0.03 sec  0.02 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Read PG blockages                    0.34%  1562.38 sec  1562.40 sec  0.01 sec  0.01 sec 
[07/03 15:55:54   1970s] (I)       | | | | | | +-Allocate memory for PG via list    0.08%  1562.38 sec  1562.39 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Read clock blockages                 0.00%  1562.40 sec  1562.40 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Read other blockages                 0.00%  1562.40 sec  1562.40 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Read halo blockages                  0.02%  1562.40 sec  1562.40 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1562.40 sec  1562.40 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Read blackboxes                        0.00%  1562.40 sec  1562.40 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Read prerouted                         0.72%  1562.40 sec  1562.43 sec  0.03 sec  0.03 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Read nets                              1.55%  1562.43 sec  1562.49 sec  0.06 sec  0.06 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Set up via pillars                     1.33%  1562.54 sec  1562.59 sec  0.05 sec  0.05 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Initialize 3D grid graph               0.52%  1562.60 sec  1562.62 sec  0.02 sec  0.02 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Model blockage capacity                3.96%  1562.65 sec  1562.80 sec  0.16 sec  0.15 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Initialize 3D capacity               3.65%  1562.65 sec  1562.79 sec  0.14 sec  0.14 sec 
[07/03 15:55:54   1970s] (I)       | | +-Read aux data                              0.00%  1562.83 sec  1562.83 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | | +-Others data preparation                    0.00%  1562.83 sec  1562.83 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | | +-Create route kernel                        0.44%  1562.83 sec  1562.84 sec  0.02 sec  0.02 sec 
[07/03 15:55:54   1970s] (I)       | +-Global Routing                              40.62%  1562.86 sec  1564.46 sec  1.60 sec  2.01 sec 
[07/03 15:55:54   1970s] (I)       | | +-Initialization                             0.98%  1562.86 sec  1562.90 sec  0.04 sec  0.04 sec 
[07/03 15:55:54   1970s] (I)       | | +-Net group 1                               38.16%  1562.90 sec  1564.40 sec  1.50 sec  1.91 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Generate topology (2T)                   1.28%  1562.90 sec  1562.95 sec  0.05 sec  0.09 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Phase 1a                                 8.12%  1563.14 sec  1563.46 sec  0.32 sec  0.39 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Pattern routing (2T)                   5.50%  1563.14 sec  1563.36 sec  0.22 sec  0.29 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.33%  1563.36 sec  1563.41 sec  0.05 sec  0.05 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Add via demand to 2D                   1.19%  1563.41 sec  1563.46 sec  0.05 sec  0.05 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Phase 1b                                 3.62%  1563.46 sec  1563.60 sec  0.14 sec  0.16 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Monotonic routing (2T)                 1.91%  1563.46 sec  1563.54 sec  0.08 sec  0.09 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Phase 1c                                 2.95%  1563.60 sec  1563.72 sec  0.12 sec  0.10 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Two level Routing                      2.94%  1563.60 sec  1563.72 sec  0.12 sec  0.10 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Two Level Routing (Regular)          2.44%  1563.61 sec  1563.71 sec  0.10 sec  0.08 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Two Level Routing (Strong)           0.35%  1563.71 sec  1563.72 sec  0.01 sec  0.01 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Phase 1d                                 5.72%  1563.72 sec  1563.95 sec  0.22 sec  0.32 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Detoured routing (2T)                  5.71%  1563.72 sec  1563.95 sec  0.22 sec  0.32 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Phase 1e                                 0.71%  1563.95 sec  1563.97 sec  0.03 sec  0.03 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Route legalization                     0.65%  1563.95 sec  1563.97 sec  0.03 sec  0.03 sec 
[07/03 15:55:54   1970s] (I)       | | | | | +-Legalize Blockage Violations         0.65%  1563.95 sec  1563.97 sec  0.03 sec  0.03 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Phase 1l                                10.87%  1563.98 sec  1564.40 sec  0.43 sec  0.63 sec 
[07/03 15:55:54   1970s] (I)       | | | | +-Layer assignment (2T)                 10.14%  1564.00 sec  1564.40 sec  0.40 sec  0.60 sec 
[07/03 15:55:54   1970s] (I)       | +-Export cong map                              4.24%  1564.46 sec  1564.63 sec  0.17 sec  0.16 sec 
[07/03 15:55:54   1970s] (I)       | | +-Export 2D cong map                         1.28%  1564.57 sec  1564.62 sec  0.05 sec  0.05 sec 
[07/03 15:55:54   1970s] (I)       | +-Extract Global 3D Wires                      0.48%  1564.63 sec  1564.65 sec  0.02 sec  0.02 sec 
[07/03 15:55:54   1970s] (I)       | +-Track Assignment (2T)                       12.12%  1564.65 sec  1565.13 sec  0.48 sec  0.86 sec 
[07/03 15:55:54   1970s] (I)       | | +-Initialization                             0.16%  1564.65 sec  1564.66 sec  0.01 sec  0.01 sec 
[07/03 15:55:54   1970s] (I)       | | +-Track Assignment Kernel                   11.63%  1564.66 sec  1565.11 sec  0.46 sec  0.84 sec 
[07/03 15:55:54   1970s] (I)       | | +-Free Memory                                0.00%  1565.13 sec  1565.13 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | +-Export                                      14.51%  1565.13 sec  1565.70 sec  0.57 sec  0.77 sec 
[07/03 15:55:54   1970s] (I)       | | +-Export DB wires                            4.94%  1565.13 sec  1565.32 sec  0.19 sec  0.33 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Export all nets (2T)                     3.53%  1565.14 sec  1565.28 sec  0.14 sec  0.24 sec 
[07/03 15:55:54   1970s] (I)       | | | +-Set wire vias (2T)                       1.03%  1565.28 sec  1565.32 sec  0.04 sec  0.08 sec 
[07/03 15:55:54   1970s] (I)       | | +-Report wirelength                          7.01%  1565.32 sec  1565.60 sec  0.28 sec  0.26 sec 
[07/03 15:55:54   1970s] (I)       | | +-Update net boxes                           2.48%  1565.60 sec  1565.70 sec  0.10 sec  0.17 sec 
[07/03 15:55:54   1970s] (I)       | | +-Update timing                              0.00%  1565.70 sec  1565.70 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)       | +-Postprocess design                           0.00%  1565.70 sec  1565.70 sec  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)      ======================= Summary by functions ========================
[07/03 15:55:54   1970s] (I)       Lv  Step                                      %      Real       CPU 
[07/03 15:55:54   1970s] (I)      ---------------------------------------------------------------------
[07/03 15:55:54   1970s] (I)        0  Early Global Route                  100.00%  3.93 sec  4.83 sec 
[07/03 15:55:54   1970s] (I)        1  Early Global Route kernel            99.06%  3.90 sec  4.79 sec 
[07/03 15:55:54   1970s] (I)        2  Global Routing                       40.62%  1.60 sec  2.01 sec 
[07/03 15:55:54   1970s] (I)        2  Import and model                     26.55%  1.04 sec  0.95 sec 
[07/03 15:55:54   1970s] (I)        2  Export                               14.51%  0.57 sec  0.77 sec 
[07/03 15:55:54   1970s] (I)        2  Track Assignment (2T)                12.12%  0.48 sec  0.86 sec 
[07/03 15:55:54   1970s] (I)        2  Export cong map                       4.24%  0.17 sec  0.16 sec 
[07/03 15:55:54   1970s] (I)        2  Extract Global 3D Wires               0.48%  0.02 sec  0.02 sec 
[07/03 15:55:54   1970s] (I)        2  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        3  Net group 1                          38.16%  1.50 sec  1.91 sec 
[07/03 15:55:54   1970s] (I)        3  Create route DB                      13.34%  0.52 sec  0.48 sec 
[07/03 15:55:54   1970s] (I)        3  Create place DB                      12.47%  0.49 sec  0.44 sec 
[07/03 15:55:54   1970s] (I)        3  Track Assignment Kernel              11.63%  0.46 sec  0.84 sec 
[07/03 15:55:54   1970s] (I)        3  Report wirelength                     7.01%  0.28 sec  0.26 sec 
[07/03 15:55:54   1970s] (I)        3  Export DB wires                       4.94%  0.19 sec  0.33 sec 
[07/03 15:55:54   1970s] (I)        3  Update net boxes                      2.48%  0.10 sec  0.17 sec 
[07/03 15:55:54   1970s] (I)        3  Export 2D cong map                    1.28%  0.05 sec  0.05 sec 
[07/03 15:55:54   1970s] (I)        3  Initialization                        1.14%  0.04 sec  0.04 sec 
[07/03 15:55:54   1970s] (I)        3  Create route kernel                   0.44%  0.02 sec  0.02 sec 
[07/03 15:55:54   1970s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        4  Import route data (2T)               13.32%  0.52 sec  0.48 sec 
[07/03 15:55:54   1970s] (I)        4  Import place data                    12.47%  0.49 sec  0.44 sec 
[07/03 15:55:54   1970s] (I)        4  Phase 1l                             10.87%  0.43 sec  0.63 sec 
[07/03 15:55:54   1970s] (I)        4  Phase 1a                              8.12%  0.32 sec  0.39 sec 
[07/03 15:55:54   1970s] (I)        4  Phase 1d                              5.72%  0.22 sec  0.32 sec 
[07/03 15:55:54   1970s] (I)        4  Phase 1b                              3.62%  0.14 sec  0.16 sec 
[07/03 15:55:54   1970s] (I)        4  Export all nets (2T)                  3.53%  0.14 sec  0.24 sec 
[07/03 15:55:54   1970s] (I)        4  Phase 1c                              2.95%  0.12 sec  0.10 sec 
[07/03 15:55:54   1970s] (I)        4  Generate topology (2T)                1.28%  0.05 sec  0.09 sec 
[07/03 15:55:54   1970s] (I)        4  Set wire vias (2T)                    1.03%  0.04 sec  0.08 sec 
[07/03 15:55:54   1970s] (I)        4  Phase 1e                              0.71%  0.03 sec  0.03 sec 
[07/03 15:55:54   1970s] (I)        5  Layer assignment (2T)                10.14%  0.40 sec  0.60 sec 
[07/03 15:55:54   1970s] (I)        5  Read nets                             7.60%  0.30 sec  0.29 sec 
[07/03 15:55:54   1970s] (I)        5  Read instances and placement          6.36%  0.25 sec  0.20 sec 
[07/03 15:55:54   1970s] (I)        5  Detoured routing (2T)                 5.71%  0.22 sec  0.32 sec 
[07/03 15:55:54   1970s] (I)        5  Pattern routing (2T)                  5.50%  0.22 sec  0.29 sec 
[07/03 15:55:54   1970s] (I)        5  Model blockage capacity               3.96%  0.16 sec  0.15 sec 
[07/03 15:55:54   1970s] (I)        5  Two level Routing                     2.94%  0.12 sec  0.10 sec 
[07/03 15:55:54   1970s] (I)        5  Monotonic routing (2T)                1.91%  0.08 sec  0.09 sec 
[07/03 15:55:54   1970s] (I)        5  Pattern Routing Avoiding Blockages    1.33%  0.05 sec  0.05 sec 
[07/03 15:55:54   1970s] (I)        5  Set up via pillars                    1.33%  0.05 sec  0.05 sec 
[07/03 15:55:54   1970s] (I)        5  Add via demand to 2D                  1.19%  0.05 sec  0.05 sec 
[07/03 15:55:54   1970s] (I)        5  Read blockages ( Layer 2-7 )          1.09%  0.04 sec  0.04 sec 
[07/03 15:55:54   1970s] (I)        5  Read prerouted                        0.72%  0.03 sec  0.03 sec 
[07/03 15:55:54   1970s] (I)        5  Route legalization                    0.65%  0.03 sec  0.03 sec 
[07/03 15:55:54   1970s] (I)        5  Initialize 3D grid graph              0.52%  0.02 sec  0.02 sec 
[07/03 15:55:54   1970s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        6  Initialize 3D capacity                3.65%  0.14 sec  0.14 sec 
[07/03 15:55:54   1970s] (I)        6  Two Level Routing (Regular)           2.44%  0.10 sec  0.08 sec 
[07/03 15:55:54   1970s] (I)        6  Read instance blockages               0.69%  0.03 sec  0.02 sec 
[07/03 15:55:54   1970s] (I)        6  Legalize Blockage Violations          0.65%  0.03 sec  0.03 sec 
[07/03 15:55:54   1970s] (I)        6  Two Level Routing (Strong)            0.35%  0.01 sec  0.01 sec 
[07/03 15:55:54   1970s] (I)        6  Read PG blockages                     0.34%  0.01 sec  0.01 sec 
[07/03 15:55:54   1970s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] (I)        7  Allocate memory for PG via list       0.08%  0.00 sec  0.00 sec 
[07/03 15:55:54   1970s] Running post-eGR process
[07/03 15:55:54   1970s]       Route Remaining Unrouted Nets done. (took cpu=0:00:05.3 real=0:00:04.5)
[07/03 15:55:54   1970s]     Routing using NR in eGR->NR Step done.
[07/03 15:55:55   1970s] Net route status summary:
[07/03 15:55:55   1970s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:55:55   1970s]   Non-clock: 59342 (unrouted=25202, trialRouted=34140, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25138, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:55:55   1970s] 
[07/03 15:55:55   1970s] CCOPT: Done with clock implementation routing.
[07/03 15:55:55   1970s] 
[07/03 15:55:55   1970s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:13 real=0:00:55.9)
[07/03 15:55:55   1970s]   Clock implementation routing done.
[07/03 15:55:55   1970s]   Leaving CCOpt scope - extractRC...
[07/03 15:55:55   1970s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/03 15:55:55   1970s] Extraction called for design 'fpga_top' of instances=34156 and nets=59344 using extraction engine 'preRoute' .
[07/03 15:55:55   1970s] PreRoute RC Extraction called for design fpga_top.
[07/03 15:55:55   1970s] RC Extraction called in multi-corner(2) mode.
[07/03 15:55:55   1970s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 15:55:55   1970s] Type 'man IMPEXT-6197' for more detail.
[07/03 15:55:55   1970s] RCMode: PreRoute
[07/03 15:55:55   1970s]       RC Corner Indexes            0       1   
[07/03 15:55:55   1970s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 15:55:55   1970s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 15:55:55   1970s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 15:55:55   1970s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 15:55:55   1970s] Shrink Factor                : 1.00000
[07/03 15:55:55   1970s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 15:55:55   1970s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 15:55:55   1970s] Updating RC Grid density data for preRoute extraction ...
[07/03 15:55:55   1970s] eee: pegSigSF=1.070000
[07/03 15:55:55   1970s] Initializing multi-corner resistance tables ...
[07/03 15:55:55   1970s] eee: Grid unit RC data computation started
[07/03 15:55:55   1970s] eee: Grid unit RC data computation completed
[07/03 15:55:55   1970s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 15:55:55   1970s] eee: l=2 avDens=0.140524 usedTrk=13326.992593 availTrk=94838.012897 sigTrk=13326.992593
[07/03 15:55:55   1970s] eee: l=3 avDens=0.132065 usedTrk=16133.475186 availTrk=122163.295088 sigTrk=16133.475186
[07/03 15:55:55   1970s] eee: l=4 avDens=0.046813 usedTrk=6055.757492 availTrk=129360.967353 sigTrk=6055.757492
[07/03 15:55:55   1970s] eee: l=5 avDens=0.042418 usedTrk=4339.972016 availTrk=102313.718940 sigTrk=4339.972016
[07/03 15:55:55   1970s] eee: l=6 avDens=0.195385 usedTrk=2195.211059 availTrk=11235.323290 sigTrk=2195.211059
[07/03 15:55:55   1970s] eee: l=7 avDens=0.132683 usedTrk=2071.886735 availTrk=15615.276942 sigTrk=2071.886735
[07/03 15:55:55   1970s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:55:55   1970s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 15:55:55   1970s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.302214 uaWl=1.000000 uaWlH=0.192000 aWlH=0.000000 lMod=0 pMax=0.830900 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 15:55:55   1970s] eee: NetCapCache creation started. (Current Mem: 4556.195M) 
[07/03 15:55:55   1971s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 4556.195M) 
[07/03 15:55:55   1971s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 15:55:55   1971s] eee: Metal Layers Info:
[07/03 15:55:55   1971s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:55:55   1971s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 15:55:55   1971s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:55:55   1971s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 15:55:55   1971s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:55:55   1971s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:55:55   1971s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 15:55:55   1971s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 15:55:55   1971s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 15:55:55   1971s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 15:55:55   1971s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 15:55:55   1971s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 15:55:55   1971s] eee: +-----------------------NDR Info-----------------------+
[07/03 15:55:55   1971s] eee: NDR Count = 0, Fake NDR = 0
[07/03 15:55:55   1971s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 4556.195M)
[07/03 15:55:55   1971s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/03 15:55:55   1971s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.9 real=0:00:01.0)
[07/03 15:55:56   1971s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/03 15:55:56   1971s] End AAE Lib Interpolated Model. (MEM=1558.933594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:55:56   1971s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:55:56   1971s]   Clock DAG hash after routing clock trees: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:55:56   1971s]   CTS services accumulated run-time stats after routing clock trees:
[07/03 15:55:56   1971s]     delay calculator: calls=5525, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:55:56   1971s]     steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:55:56   1971s]   Clock DAG stats after routing clock trees:
[07/03 15:55:56   1971s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:55:56   1971s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:55:56   1971s]     misc counts      : r=2, pp=0, mci=0
[07/03 15:55:56   1971s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:55:56   1971s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:55:56   1971s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:55:56   1971s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:55:56   1971s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:55:56   1971s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:55:56   1971s]   Clock DAG net violations after routing clock trees:
[07/03 15:55:56   1971s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:55:56   1971s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[07/03 15:55:56   1971s]     Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:55:56   1971s]   Primary reporting skew groups after routing clock trees:
[07/03 15:55:56   1971s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:55:56   1971s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:55:56   1971s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:55:56   1971s]   Skew group summary after routing clock trees:
[07/03 15:55:56   1971s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:55:56   1971s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:55:56   1971s]   CCOpt::Phase::Routing done. (took cpu=0:01:15 real=0:00:57.7)
[07/03 15:55:56   1971s]   CCOpt::Phase::PostConditioning...
[07/03 15:55:56   1972s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:55:56   1972s]   Leaving CCOpt scope - Initializing placement interface...
[07/03 15:55:56   1972s] OPERPROF: Starting DPlace-Init at level 1, MEM:4556.2M, EPOCH TIME: 1751572556.978426
[07/03 15:55:56   1972s] Processing tracks to init pin-track alignment.
[07/03 15:55:56   1972s] z: 1, totalTracks: 1
[07/03 15:55:56   1972s] z: 3, totalTracks: 1
[07/03 15:55:56   1972s] z: 5, totalTracks: 1
[07/03 15:55:56   1972s] z: 7, totalTracks: 1
[07/03 15:55:56   1972s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:55:57   1972s] Cell fpga_top LLGs are deleted
[07/03 15:55:57   1972s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:55:57   1972s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:55:57   1972s] # Building fpga_top llgBox search-tree.
[07/03 15:55:57   1972s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4556.2M, EPOCH TIME: 1751572557.101724
[07/03 15:55:57   1972s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:55:57   1972s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:55:57   1972s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4556.2M, EPOCH TIME: 1751572557.113342
[07/03 15:55:57   1972s] Max number of tech site patterns supported in site array is 256.
[07/03 15:55:57   1972s] Core basic site is CoreSite
[07/03 15:55:57   1972s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:55:57   1972s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:55:57   1972s] Fast DP-INIT is on for default
[07/03 15:55:57   1972s] Keep-away cache is enable on metals: 1-7
[07/03 15:55:57   1972s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 15:55:57   1972s] Atter site array init, number of instance map data is 0.
[07/03 15:55:57   1972s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.100, REAL:0.110, MEM:4556.2M, EPOCH TIME: 1751572557.222961
[07/03 15:55:57   1972s] 
[07/03 15:55:57   1972s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:55:57   1972s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:55:57   1972s] OPERPROF:     Starting CMU at level 3, MEM:4556.2M, EPOCH TIME: 1751572557.272396
[07/03 15:55:57   1972s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4556.2M, EPOCH TIME: 1751572557.277115
[07/03 15:55:57   1972s] 
[07/03 15:55:57   1972s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:55:57   1972s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.171, REAL:0.184, MEM:4556.2M, EPOCH TIME: 1751572557.285294
[07/03 15:55:57   1972s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4556.2M, EPOCH TIME: 1751572557.285458
[07/03 15:55:57   1972s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4556.2M, EPOCH TIME: 1751572557.285769
[07/03 15:55:57   1972s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4556.2MB).
[07/03 15:55:57   1972s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.307, REAL:0.345, MEM:4556.2M, EPOCH TIME: 1751572557.323300
[07/03 15:55:57   1972s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.4)
[07/03 15:55:57   1972s]   Removing CTS place status from clock tree and sinks.
[07/03 15:55:57   1972s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[07/03 15:55:57   1972s]   Legalizer reserving space for clock trees
[07/03 15:55:57   1972s]   PostConditioning...
[07/03 15:55:57   1972s]     PostConditioning active optimizations:
[07/03 15:55:57   1972s]      - DRV fixing with initial upsizing, sizing and buffering
[07/03 15:55:57   1972s]      - Skew fixing with sizing
[07/03 15:55:57   1972s]     
[07/03 15:55:57   1972s]     Currently running CTS, using active skew data
[07/03 15:55:57   1972s]     ProEngine running partially connected to DB
[07/03 15:55:57   1972s]     Reset bufferability constraints...
[07/03 15:55:57   1972s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[07/03 15:55:57   1972s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:55:57   1972s]     PostConditioning Upsizing To Fix DRVs...
[07/03 15:55:57   1972s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:55:57   1972s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[07/03 15:55:57   1972s]         delay calculator: calls=5525, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:55:57   1972s]         steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:55:57   1972s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[07/03 15:55:57   1972s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/03 15:55:57   1972s]       
[07/03 15:55:57   1972s]       Statistics: Fix DRVs (initial upsizing):
[07/03 15:55:57   1972s]       ========================================
[07/03 15:55:57   1972s]       
[07/03 15:55:57   1972s]       Cell changes by Net Type:
[07/03 15:55:57   1972s]       
[07/03 15:55:57   1972s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:57   1972s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/03 15:55:57   1972s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:57   1972s]       top                0            0           0            0                    0                0
[07/03 15:55:57   1972s]       trunk              0            0           0            0                    0                0
[07/03 15:55:57   1972s]       leaf               0            0           0            0                    0                0
[07/03 15:55:57   1972s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:57   1972s]       Total              0            0           0            0                    0                0
[07/03 15:55:57   1972s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:57   1972s]       
[07/03 15:55:57   1972s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/03 15:55:57   1972s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/03 15:55:57   1972s]       
[07/03 15:55:57   1972s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:55:57   1972s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[07/03 15:55:57   1972s]         delay calculator: calls=5525, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:55:57   1972s]         steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:55:57   1972s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[07/03 15:55:57   1972s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:55:57   1972s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:55:57   1972s]         misc counts      : r=2, pp=0, mci=0
[07/03 15:55:57   1972s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:55:57   1972s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:55:57   1972s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:55:57   1972s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:55:57   1972s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:55:57   1972s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:55:57   1972s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[07/03 15:55:57   1972s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:55:57   1972s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[07/03 15:55:57   1972s]         Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:55:57   1972s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[07/03 15:55:57   1972s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:55:57   1972s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:55:57   1972s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:55:57   1972s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[07/03 15:55:57   1972s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:55:57   1972s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:55:57   1972s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:55:57   1972s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/03 15:55:57   1972s]     Recomputing CTS skew targets...
[07/03 15:55:57   1972s]     Resolving skew group constraints...
[07/03 15:55:57   1973s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[07/03 15:55:57   1973s]     Resolving skew group constraints done.
[07/03 15:55:57   1973s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:55:57   1973s]     PostConditioning Fixing DRVs...
[07/03 15:55:58   1973s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:55:58   1973s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[07/03 15:55:58   1973s]         delay calculator: calls=5525, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:55:58   1973s]         steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:55:58   1973s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/03 15:55:58   1973s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/03 15:55:58   1973s]       
[07/03 15:55:58   1973s]       Statistics: Fix DRVs (cell sizing):
[07/03 15:55:58   1973s]       ===================================
[07/03 15:55:58   1973s]       
[07/03 15:55:58   1973s]       Cell changes by Net Type:
[07/03 15:55:58   1973s]       
[07/03 15:55:58   1973s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:58   1973s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/03 15:55:58   1973s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:58   1973s]       top                0            0           0            0                    0                0
[07/03 15:55:58   1973s]       trunk              0            0           0            0                    0                0
[07/03 15:55:58   1973s]       leaf               0            0           0            0                    0                0
[07/03 15:55:58   1973s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:58   1973s]       Total              0            0           0            0                    0                0
[07/03 15:55:58   1973s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:58   1973s]       
[07/03 15:55:58   1973s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/03 15:55:58   1973s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/03 15:55:58   1973s]       
[07/03 15:55:58   1973s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:55:58   1973s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[07/03 15:55:58   1973s]         delay calculator: calls=5525, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:55:58   1973s]         steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:55:58   1973s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[07/03 15:55:58   1973s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:55:58   1973s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:55:58   1973s]         misc counts      : r=2, pp=0, mci=0
[07/03 15:55:58   1973s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:55:58   1973s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:55:58   1973s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:55:58   1973s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:55:58   1973s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:55:58   1973s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:55:58   1973s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[07/03 15:55:58   1973s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:55:58   1973s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[07/03 15:55:58   1973s]         Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:55:58   1973s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[07/03 15:55:58   1973s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:55:58   1973s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:55:58   1973s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:55:58   1973s]       Skew group summary after 'PostConditioning Fixing DRVs':
[07/03 15:55:58   1973s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:55:58   1973s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.109]
[07/03 15:55:58   1973s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:55:58   1973s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/03 15:55:58   1973s]     Buffering to fix DRVs...
[07/03 15:55:58   1973s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[07/03 15:55:58   1973s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/03 15:55:58   1973s]     Inserted 0 buffers and inverters.
[07/03 15:55:58   1973s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[07/03 15:55:58   1973s]     CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[07/03 15:55:58   1973s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:55:58   1973s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[07/03 15:55:58   1973s]       delay calculator: calls=5525, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:55:58   1973s]       steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:55:58   1973s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[07/03 15:55:58   1973s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:55:58   1973s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:55:58   1973s]       misc counts      : r=2, pp=0, mci=0
[07/03 15:55:58   1973s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:55:58   1973s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:55:58   1973s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:55:58   1973s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:55:58   1973s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:55:58   1973s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:55:58   1973s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[07/03 15:55:58   1973s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:55:58   1973s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[07/03 15:55:58   1973s]       Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:55:58   1973s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[07/03 15:55:58   1973s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:55:58   1973s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:55:58   1973s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:55:58   1973s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[07/03 15:55:58   1973s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:55:58   1973s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:55:58   1973s]     Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.6)
[07/03 15:55:58   1973s]     
[07/03 15:55:58   1973s]     Slew Diagnostics: After DRV fixing
[07/03 15:55:58   1973s]     ==================================
[07/03 15:55:58   1973s]     
[07/03 15:55:58   1973s]     Global Causes:
[07/03 15:55:58   1973s]     
[07/03 15:55:58   1973s]     -----
[07/03 15:55:58   1973s]     Cause
[07/03 15:55:58   1973s]     -----
[07/03 15:55:58   1973s]       (empty table)
[07/03 15:55:58   1973s]     -----
[07/03 15:55:58   1973s]     
[07/03 15:55:58   1973s]     Top 5 overslews:
[07/03 15:55:58   1973s]     
[07/03 15:55:58   1973s]     ---------------------------------
[07/03 15:55:58   1973s]     Overslew    Causes    Driving Pin
[07/03 15:55:58   1973s]     ---------------------------------
[07/03 15:55:58   1973s]       (empty table)
[07/03 15:55:58   1973s]     ---------------------------------
[07/03 15:55:58   1973s]     
[07/03 15:55:58   1973s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/03 15:55:58   1973s]     
[07/03 15:55:58   1973s]     -------------------
[07/03 15:55:58   1973s]     Cause    Occurences
[07/03 15:55:58   1973s]     -------------------
[07/03 15:55:58   1973s]       (empty table)
[07/03 15:55:58   1973s]     -------------------
[07/03 15:55:58   1973s]     
[07/03 15:55:58   1973s]     Violation diagnostics counts from the 0 nodes that have violations:
[07/03 15:55:58   1973s]     
[07/03 15:55:58   1973s]     -------------------
[07/03 15:55:58   1973s]     Cause    Occurences
[07/03 15:55:58   1973s]     -------------------
[07/03 15:55:58   1973s]       (empty table)
[07/03 15:55:58   1973s]     -------------------
[07/03 15:55:58   1973s]     
[07/03 15:55:58   1973s]     PostConditioning Fixing Skew by cell sizing...
[07/03 15:55:59   1973s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:55:59   1973s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[07/03 15:55:59   1973s]         delay calculator: calls=5525, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:55:59   1973s]         steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:55:59   1973s]       Path optimization required 0 stage delay updates 
[07/03 15:55:59   1973s]       Resized 0 clock insts to decrease delay.
[07/03 15:55:59   1973s]       Fixing short paths with downsize only
[07/03 15:55:59   1973s]       Path optimization required 0 stage delay updates 
[07/03 15:55:59   1973s]       Resized 0 clock insts to increase delay.
[07/03 15:55:59   1973s]       
[07/03 15:55:59   1973s]       Statistics: Fix Skew (cell sizing):
[07/03 15:55:59   1973s]       ===================================
[07/03 15:55:59   1973s]       
[07/03 15:55:59   1973s]       Cell changes by Net Type:
[07/03 15:55:59   1973s]       
[07/03 15:55:59   1973s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:59   1973s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/03 15:55:59   1973s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:59   1973s]       top                0            0           0            0                    0                0
[07/03 15:55:59   1973s]       trunk              0            0           0            0                    0                0
[07/03 15:55:59   1973s]       leaf               0            0           0            0                    0                0
[07/03 15:55:59   1973s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:59   1973s]       Total              0            0           0            0                    0                0
[07/03 15:55:59   1973s]       -------------------------------------------------------------------------------------------------
[07/03 15:55:59   1973s]       
[07/03 15:55:59   1973s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/03 15:55:59   1973s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/03 15:55:59   1973s]       
[07/03 15:55:59   1974s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:55:59   1974s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[07/03 15:55:59   1974s]         delay calculator: calls=5525, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:55:59   1974s]         steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:55:59   1974s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[07/03 15:55:59   1974s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:55:59   1974s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:55:59   1974s]         misc counts      : r=2, pp=0, mci=0
[07/03 15:55:59   1974s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:55:59   1974s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:55:59   1974s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:55:59   1974s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:55:59   1974s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:55:59   1974s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:55:59   1974s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[07/03 15:55:59   1974s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:55:59   1974s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[07/03 15:55:59   1974s]         Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:55:59   1974s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[07/03 15:55:59   1974s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:55:59   1974s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:55:59   1974s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:55:59   1974s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[07/03 15:55:59   1974s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:55:59   1974s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:55:59   1974s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:55:59   1974s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.5 real=0:00:00.7)
[07/03 15:55:59   1974s]     Reconnecting optimized routes...
[07/03 15:55:59   1974s]     Reset timing graph...
[07/03 15:55:59   1974s] Ignoring AAE DB Resetting ...
[07/03 15:55:59   1974s]     Reset timing graph done.
[07/03 15:55:59   1974s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/03 15:55:59   1974s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[07/03 15:55:59   1974s]     Set dirty flag on 0 instances, 0 nets
[07/03 15:55:59   1974s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/03 15:55:59   1974s]   PostConditioning done.
[07/03 15:56:00   1974s] Net route status summary:
[07/03 15:56:00   1974s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:56:00   1974s]   Non-clock: 59342 (unrouted=25202, trialRouted=34140, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25138, (crossesIlmBoundary AND tooFewTerms=0)])
[07/03 15:56:00   1974s]   Update timing and DAG stats after post-conditioning...
[07/03 15:56:00   1974s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:56:00   1974s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/03 15:56:00   1974s] End AAE Lib Interpolated Model. (MEM=1564.996094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:56:00   1974s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 15:56:00   1974s]   Clock DAG hash after post-conditioning: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:56:00   1974s]   CTS services accumulated run-time stats after post-conditioning:
[07/03 15:56:00   1974s]     delay calculator: calls=5527, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:56:00   1974s]     steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:56:00   1974s]   Clock DAG stats after post-conditioning:
[07/03 15:56:00   1974s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:56:00   1974s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:56:00   1974s]     misc counts      : r=2, pp=0, mci=0
[07/03 15:56:00   1974s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:56:00   1974s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:56:00   1974s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:56:00   1974s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:56:00   1974s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:56:00   1974s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:56:00   1974s]   Clock DAG net violations after post-conditioning:
[07/03 15:56:00   1974s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:56:00   1974s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[07/03 15:56:00   1974s]     Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:56:00   1974s]   Primary reporting skew groups after post-conditioning:
[07/03 15:56:00   1975s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:56:00   1975s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:56:00   1975s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:56:00   1975s]   Skew group summary after post-conditioning:
[07/03 15:56:00   1975s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:56:00   1975s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:56:00   1975s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.5 real=0:00:04.2)
[07/03 15:56:00   1975s]   Setting CTS place status to fixed for clock tree and sinks.
[07/03 15:56:00   1975s]   numClockCells = 3, numClockCellsFixed = 3, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/03 15:56:00   1975s]   Post-balance tidy up or trial balance steps...
[07/03 15:56:01   1975s]   Clock DAG hash at end of CTS: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:56:01   1975s]   CTS services accumulated run-time stats at end of CTS:
[07/03 15:56:01   1975s]     delay calculator: calls=5527, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:56:01   1975s]     steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Clock DAG stats at end of CTS:
[07/03 15:56:01   1975s]   ==============================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   -------------------------------------------------------
[07/03 15:56:01   1975s]   Cell type                 Count    Area     Capacitance
[07/03 15:56:01   1975s]   -------------------------------------------------------
[07/03 15:56:01   1975s]   Buffers                     0      0.000       0.000
[07/03 15:56:01   1975s]   Inverters                   0      0.000       0.000
[07/03 15:56:01   1975s]   Integrated Clock Gates      0      0.000       0.000
[07/03 15:56:01   1975s]   Discrete Clock Gates        0      0.000       0.000
[07/03 15:56:01   1975s]   Clock Logic                 0      0.000       0.000
[07/03 15:56:01   1975s]   All                         0      0.000       0.000
[07/03 15:56:01   1975s]   -------------------------------------------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Clock DAG miscellaneous counts at end of CTS:
[07/03 15:56:01   1975s]   =============================================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   ------------------------------
[07/03 15:56:01   1975s]   Type                     Count
[07/03 15:56:01   1975s]   ------------------------------
[07/03 15:56:01   1975s]   Roots                      2
[07/03 15:56:01   1975s]   Preserved Ports            0
[07/03 15:56:01   1975s]   Multiple Clock Inputs      0
[07/03 15:56:01   1975s]   ------------------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Clock DAG sink counts at end of CTS:
[07/03 15:56:01   1975s]   ====================================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   -------------------------
[07/03 15:56:01   1975s]   Sink type           Count
[07/03 15:56:01   1975s]   -------------------------
[07/03 15:56:01   1975s]   Regular             5397
[07/03 15:56:01   1975s]   Enable Latch           0
[07/03 15:56:01   1975s]   Load Capacitance       0
[07/03 15:56:01   1975s]   Antenna Diode          0
[07/03 15:56:01   1975s]   Node Sink              0
[07/03 15:56:01   1975s]   Total               5397
[07/03 15:56:01   1975s]   -------------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Clock DAG wire lengths at end of CTS:
[07/03 15:56:01   1975s]   =====================================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   --------------------
[07/03 15:56:01   1975s]   Type     Wire Length
[07/03 15:56:01   1975s]   --------------------
[07/03 15:56:01   1975s]   Top         0.000
[07/03 15:56:01   1975s]   Trunk       0.000
[07/03 15:56:01   1975s]   Leaf        0.000
[07/03 15:56:01   1975s]   Total       0.000
[07/03 15:56:01   1975s]   --------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Clock DAG hp wire lengths at end of CTS:
[07/03 15:56:01   1975s]   ========================================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   -----------------------
[07/03 15:56:01   1975s]   Type     hp Wire Length
[07/03 15:56:01   1975s]   -----------------------
[07/03 15:56:01   1975s]   Top          0.000
[07/03 15:56:01   1975s]   Trunk        0.000
[07/03 15:56:01   1975s]   Leaf         0.000
[07/03 15:56:01   1975s]   Total        0.000
[07/03 15:56:01   1975s]   -----------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Clock DAG capacitances at end of CTS:
[07/03 15:56:01   1975s]   =====================================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   --------------------------------
[07/03 15:56:01   1975s]   Type     Gate     Wire     Total
[07/03 15:56:01   1975s]   --------------------------------
[07/03 15:56:01   1975s]   Top      0.000    0.000    0.000
[07/03 15:56:01   1975s]   Trunk    0.000    0.000    0.000
[07/03 15:56:01   1975s]   Leaf     0.000    0.000    0.000
[07/03 15:56:01   1975s]   Total    0.000    0.000    0.000
[07/03 15:56:01   1975s]   --------------------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Clock DAG sink capacitances at end of CTS:
[07/03 15:56:01   1975s]   ==========================================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   -----------------------------------------------
[07/03 15:56:01   1975s]   Total    Average    Std. Dev.    Min      Max
[07/03 15:56:01   1975s]   -----------------------------------------------
[07/03 15:56:01   1975s]   0.000     0.000       0.000      0.000    0.000
[07/03 15:56:01   1975s]   -----------------------------------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Clock DAG net violations at end of CTS:
[07/03 15:56:01   1975s]   =======================================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   -----------------------------------------------------------------------------
[07/03 15:56:01   1975s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[07/03 15:56:01   1975s]   -----------------------------------------------------------------------------
[07/03 15:56:01   1975s]   Fanout      -        1       5217          0        5217    [5217]
[07/03 15:56:01   1975s]   -----------------------------------------------------------------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Clock DAG primary half-corner transition distribution at end of CTS:
[07/03 15:56:01   1975s]   ====================================================================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/03 15:56:01   1975s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[07/03 15:56:01   1975s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/03 15:56:01   1975s]   Leaf        0.177       2       0.000       0.000      0.000    0.000    {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}         -
[07/03 15:56:01   1975s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Primary reporting skew groups summary at end of CTS:
[07/03 15:56:01   1975s]   ====================================================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/03 15:56:01   1975s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[07/03 15:56:01   1975s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/03 15:56:01   1975s]   MAX_DEALY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.109         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[07/03 15:56:01   1975s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Skew group summary at end of CTS:
[07/03 15:56:01   1975s]   =================================
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/03 15:56:01   1975s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[07/03 15:56:01   1975s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/03 15:56:01   1975s]   MAX_DEALY:setup.late    clk[0]/CONSTRAINTS         0.000     0.000     0.000       0.109         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[07/03 15:56:01   1975s]   MAX_DEALY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.109         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[07/03 15:56:01   1975s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Found a total of 0 clock tree pins with a slew violation.
[07/03 15:56:01   1975s]   
[07/03 15:56:01   1975s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.6)
[07/03 15:56:01   1975s] Synthesizing clock trees done.
[07/03 15:56:01   1975s] Tidy Up And Update Timing...
[07/03 15:56:02   1976s] External - Set all clocks to propagated mode...
[07/03 15:56:02   1976s] Innovus updating I/O latencies
[07/03 15:56:10   1985s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 15:56:10   1985s] #################################################################################
[07/03 15:56:10   1985s] # Design Stage: PreRoute
[07/03 15:56:10   1985s] # Design Name: fpga_top
[07/03 15:56:10   1985s] # Design Mode: 130nm
[07/03 15:56:10   1985s] # Analysis Mode: MMMC Non-OCV 
[07/03 15:56:10   1985s] # Parasitics Mode: No SPEF/RCDB 
[07/03 15:56:10   1985s] # Signoff Settings: SI Off 
[07/03 15:56:10   1985s] #################################################################################
[07/03 15:56:15   1993s] Topological Sorting (REAL = 0:00:00.0, MEM = 4554.2M, InitMEM = 4554.2M)
[07/03 15:56:15   1993s] Start delay calculation (fullDC) (2 T). (MEM=1636.18)
[07/03 15:56:17   1993s] End AAE Lib Interpolated Model. (MEM=1645.578125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:56:24   2004s] Total number of fetched objects 40461
[07/03 15:56:25   2006s] Total number of fetched objects 40461
[07/03 15:56:26   2007s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[07/03 15:56:26   2007s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[07/03 15:56:26   2007s] End delay calculation. (MEM=1680.04 CPU=0:00:07.8 REAL=0:00:04.0)
[07/03 15:56:26   2007s] End delay calculation (fullDC). (MEM=1680.04 CPU=0:00:14.7 REAL=0:00:11.0)
[07/03 15:56:26   2007s] *** CDM Built up (cpu=0:00:22.2  real=0:00:16.0  mem= 4588.0M) ***
[07/03 15:56:28   2010s] Setting all clocks to propagated mode.
[07/03 15:56:28   2010s] External - Set all clocks to propagated mode done. (took cpu=0:00:33.9 real=0:00:26.7)
[07/03 15:56:28   2010s] Clock DAG hash after update timingGraph: 63cc19ce98339c28 72d94847b72403fd 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/03 15:56:28   2010s] CTS services accumulated run-time stats after update timingGraph:
[07/03 15:56:28   2010s]   delay calculator: calls=5527, total_wall_time=0.598s, mean_wall_time=0.108ms
[07/03 15:56:28   2010s]   steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 15:56:28   2010s] Clock DAG stats after update timingGraph:
[07/03 15:56:28   2010s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/03 15:56:28   2010s]   sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/03 15:56:28   2010s]   misc counts      : r=2, pp=0, mci=0
[07/03 15:56:28   2010s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/03 15:56:28   2010s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/03 15:56:28   2010s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/03 15:56:28   2010s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/03 15:56:28   2010s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:56:28   2010s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/03 15:56:28   2010s] Clock DAG net violations after update timingGraph:
[07/03 15:56:28   2010s]   Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/03 15:56:28   2010s] Clock DAG primary half-corner transition distribution after update timingGraph:
[07/03 15:56:28   2010s]   Leaf : target=0.177ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.106ns, 0 <= 0.142ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
[07/03 15:56:28   2010s] Primary reporting skew groups after update timingGraph:
[07/03 15:56:29   2010s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:56:29   2010s]       min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/03 15:56:29   2010s]       max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/03 15:56:29   2010s] Skew group summary after update timingGraph:
[07/03 15:56:29   2010s]   skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:56:29   2010s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.109], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/03 15:56:29   2010s] Logging CTS constraint violations...
[07/03 15:56:29   2010s]   Clock tree prog_clk[0] has 1 cts_max_fanout violation.
[07/03 15:56:29   2010s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree prog_clk[0] at (1675.545,1559.175), in power domain auto-default, has 5317 fanout.
[07/03 15:56:29   2010s] 
[07/03 15:56:29   2010s] Type 'man IMPCCOPT-1157' for more detail.
[07/03 15:56:29   2010s] Logging CTS constraint violations done.
[07/03 15:56:29   2010s] Tidy Up And Update Timing done. (took cpu=0:00:34.8 real=0:00:28.0)
[07/03 15:56:29   2010s] Runtime done. (took cpu=0:06:51 real=0:05:03)
[07/03 15:56:29   2010s] Runtime Report Coverage % = 99.8
[07/03 15:56:29   2010s] Runtime Summary
[07/03 15:56:29   2010s] ===============
[07/03 15:56:29   2010s] Clock Runtime:  (20%) Core CTS          62.79 (Init 22.07, Construction 7.27, Implementation 15.67, eGRPC 4.77, PostConditioning 4.17, Other 8.83)
[07/03 15:56:29   2010s] Clock Runtime:  (23%) CTS services      70.07 (RefinePlace 11.21, EarlyGlobalClock 10.60, NanoRoute 45.31, ExtractRC 2.94, TimingAnalysis 0.00)
[07/03 15:56:29   2010s] Clock Runtime:  (56%) Other CTS        170.08 (Init 6.17, CongRepair/EGR-DP 137.19, TimingUpdate 26.72, Other 0.00)
[07/03 15:56:29   2010s] Clock Runtime: (100%) Total            302.93
[07/03 15:56:29   2010s] 
[07/03 15:56:29   2010s] 
[07/03 15:56:29   2010s] Runtime Summary:
[07/03 15:56:29   2010s] ================
[07/03 15:56:29   2010s] 
[07/03 15:56:29   2010s] ---------------------------------------------------------------------------------------------------------------------
[07/03 15:56:29   2010s] wall    % time  children  called  name
[07/03 15:56:29   2010s] ---------------------------------------------------------------------------------------------------------------------
[07/03 15:56:29   2010s] 303.46  100.00   303.46     0       
[07/03 15:56:29   2010s] 303.46  100.00   302.93     1     Runtime
[07/03 15:56:29   2010s]   5.05    1.66     0.00     1     Updating ideal nets and annotations
[07/03 15:56:29   2010s]   6.00    1.98     6.00     1     CCOpt::Phase::Initialization
[07/03 15:56:29   2010s]   6.00    1.98     1.00     1       Check Prerequisites
[07/03 15:56:29   2010s]   1.00    0.33     0.00     1         Leaving CCOpt scope - CheckPlace
[07/03 15:56:29   2010s]  16.25    5.35    15.79     1     CCOpt::Phase::PreparingToBalance
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[07/03 15:56:29   2010s]   5.17    1.70     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[07/03 15:56:29   2010s]   1.42    0.47     0.84     1       Legalization setup
[07/03 15:56:29   2010s]   0.66    0.22     0.00     2         Leaving CCOpt scope - Initializing placement interface
[07/03 15:56:29   2010s]   0.18    0.06     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[07/03 15:56:29   2010s]   9.20    3.03     0.00     1       Validating CTS configuration
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1         Checking module port directions
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[07/03 15:56:29   2010s]   0.94    0.31     0.50     1     Preparing To Balance
[07/03 15:56:29   2010s]   0.26    0.09     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[07/03 15:56:29   2010s]   0.24    0.08     0.00     1       Leaving CCOpt scope - Initializing placement interface
[07/03 15:56:29   2010s] 151.73   50.00   151.73     1     CCOpt::Phase::Construction
[07/03 15:56:29   2010s] 148.38   48.90   148.26     1       Stage::Clustering
[07/03 15:56:29   2010s]   7.30    2.41     6.43     1         Clustering
[07/03 15:56:29   2010s]   0.46    0.15     0.06     1           Initialize for clustering
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1             Preplacing multi-input logics
[07/03 15:56:29   2010s]   0.05    0.02     0.00     1             Computing optimal clock node locations
[07/03 15:56:29   2010s]   0.74    0.24     0.00     1           Bottom-up phase
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1             Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/03 15:56:29   2010s]   5.23    1.72     4.85     1           Legalizing clock trees
[07/03 15:56:29   2010s]   4.35    1.43     0.00     1             Leaving CCOpt scope - ClockRefiner
[07/03 15:56:29   2010s]   0.18    0.06     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[07/03 15:56:29   2010s]   0.25    0.08     0.00     1             Leaving CCOpt scope - Initializing placement interface
[07/03 15:56:29   2010s]   0.07    0.02     0.00     1             Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/03 15:56:29   2010s]   0.01    0.00     0.00     1           Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/03 15:56:29   2010s] 140.96   46.45   140.24     1         CongRepair After Initial Clustering
[07/03 15:56:29   2010s] 138.95   45.79   137.70     1           Leaving CCOpt scope - Early Global Route
[07/03 15:56:29   2010s]   4.98    1.64     0.00     1             Early Global Route - eGR only step
[07/03 15:56:29   2010s] 132.72   43.74     0.00     1             Congestion Repair
[07/03 15:56:29   2010s]   1.17    0.38     0.00     1           Leaving CCOpt scope - extractRC
[07/03 15:56:29   2010s]   0.13    0.04     0.00     1           Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/03 15:56:29   2010s]   1.21    0.40     1.21     1       Stage::DRV Fixing
[07/03 15:56:29   2010s]   0.53    0.17     0.00     1         Fixing clock tree slew time and max cap violations
[07/03 15:56:29   2010s]   0.68    0.23     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[07/03 15:56:29   2010s]   2.14    0.70     2.09     1       Stage::Insertion Delay Reduction
[07/03 15:56:29   2010s]   0.42    0.14     0.00     1         Removing unnecessary root buffering
[07/03 15:56:29   2010s]   0.36    0.12     0.00     1         Removing unconstrained drivers
[07/03 15:56:29   2010s]   0.42    0.14     0.00     1         Reducing insertion delay 1
[07/03 15:56:29   2010s]   0.33    0.11     0.00     1         Removing longest path buffering
[07/03 15:56:29   2010s]   0.56    0.18     0.00     1         Reducing delay of long paths
[07/03 15:56:29   2010s]  19.05    6.28    19.00     1     CCOpt::Phase::Implementation
[07/03 15:56:29   2010s]   1.69    0.56     1.60     1       Stage::Reducing Power
[07/03 15:56:29   2010s]   0.52    0.17     0.00     1         Improving clock tree routing
[07/03 15:56:29   2010s]   0.47    0.16     0.00     1         Reducing clock tree power 1
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1           Legalizing clock trees
[07/03 15:56:29   2010s]   0.61    0.20     0.00     1         Reducing clock tree power 2
[07/03 15:56:29   2010s]   5.31    1.75     5.30     1       Stage::Balancing
[07/03 15:56:29   2010s]   0.53    0.18     0.00     1         Improving subtree skew
[07/03 15:56:29   2010s]   0.58    0.19     0.00     1         Offloading subtrees by buffering
[07/03 15:56:29   2010s]   2.75    0.91     2.21     1         AdjustingMinPinPIDs for balancing
[07/03 15:56:29   2010s]   1.82    0.60     1.60     1           Approximately balancing fragments step
[07/03 15:56:29   2010s]   0.59    0.19     0.00     1             Resolve constraints - Approximately balancing fragments
[07/03 15:56:29   2010s]   0.07    0.02     0.00     1             Estimate delay to be added in balancing - Approximately balancing fragments
[07/03 15:56:29   2010s]   0.49    0.16     0.00     1             Moving gates to improve sub-tree skew
[07/03 15:56:29   2010s]   0.22    0.07     0.00     1             Approximately balancing fragments bottom up
[07/03 15:56:29   2010s]   0.24    0.08     0.00     1             Approximately balancing fragments, wire and cell delays
[07/03 15:56:29   2010s]   0.39    0.13     0.00     1           Improving fragments clock skew
[07/03 15:56:29   2010s]   0.83    0.27     0.44     1         Approximately balancing step
[07/03 15:56:29   2010s]   0.22    0.07     0.00     1           Resolve constraints - Approximately balancing
[07/03 15:56:29   2010s]   0.21    0.07     0.00     1           Approximately balancing, wire and cell delays
[07/03 15:56:29   2010s]   0.61    0.20     0.00     1         Approximately balancing paths
[07/03 15:56:29   2010s]   7.64    2.52     6.74     1       Stage::Polishing
[07/03 15:56:29   2010s]   0.05    0.02     0.00     1         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/03 15:56:29   2010s]   0.34    0.11     0.00     1         Merging balancing drivers for power
[07/03 15:56:29   2010s]   0.61    0.20     0.00     1         Improving clock skew
[07/03 15:56:29   2010s]   1.24    0.41     0.63     1         Moving gates to reduce wire capacitance
[07/03 15:56:29   2010s]   0.34    0.11     0.00     1           Artificially removing short and long paths
[07/03 15:56:29   2010s]   0.13    0.04     0.00     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1             Legalizing clock trees
[07/03 15:56:29   2010s]   0.16    0.05     0.00     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1             Legalizing clock trees
[07/03 15:56:29   2010s]   1.13    0.37     0.23     1         Reducing clock tree power 3
[07/03 15:56:29   2010s]   0.22    0.07     0.00     1           Artificially removing short and long paths
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1           Legalizing clock trees
[07/03 15:56:29   2010s]   0.64    0.21     0.00     1         Improving insertion delay
[07/03 15:56:29   2010s]   2.74    0.90     2.16     1         Wire Opt OverFix
[07/03 15:56:29   2010s]   1.53    0.51     0.76     1           Wire Reduction extra effort
[07/03 15:56:29   2010s]   0.20    0.07     0.00     1             Artificially removing short and long paths
[07/03 15:56:29   2010s]   0.18    0.06     0.00     1             Global shorten wires A0
[07/03 15:56:29   2010s]   0.13    0.04     0.00     2             Move For Wirelength - core
[07/03 15:56:29   2010s]   0.04    0.01     0.00     1             Global shorten wires A1
[07/03 15:56:29   2010s]   0.11    0.04     0.00     1             Global shorten wires B
[07/03 15:56:29   2010s]   0.10    0.03     0.00     1             Move For Wirelength - branch
[07/03 15:56:29   2010s]   0.62    0.21     0.62     1           Optimizing orientation
[07/03 15:56:29   2010s]   0.62    0.20     0.00     1             FlipOpt
[07/03 15:56:29   2010s]   4.36    1.44     3.65     1       Stage::Updating netlist
[07/03 15:56:29   2010s]   0.27    0.09     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[07/03 15:56:29   2010s]   3.37    1.11     0.00     1         Leaving CCOpt scope - ClockRefiner
[07/03 15:56:29   2010s]  13.47    4.44    11.58     1     CCOpt::Phase::eGRPC
[07/03 15:56:29   2010s]   4.62    1.52     4.38     1       Leaving CCOpt scope - Routing Tools
[07/03 15:56:29   2010s]   4.38    1.44     0.00     1         Early Global Route - eGR only step
[07/03 15:56:29   2010s]   0.82    0.27     0.00     1       Leaving CCOpt scope - extractRC
[07/03 15:56:29   2010s]   0.25    0.08     0.00     1       Leaving CCOpt scope - Initializing placement interface
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1       Loading clock net RC data
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1         Preprocessing clock nets
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1       Disconnecting
[07/03 15:56:29   2010s]   0.19    0.06     0.19     1       Reset bufferability constraints
[07/03 15:56:29   2010s]   0.19    0.06     0.00     1         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/03 15:56:29   2010s]   0.56    0.18     0.14     1       eGRPC Moving buffers
[07/03 15:56:29   2010s]   0.14    0.04     0.00     1         Violation analysis
[07/03 15:56:29   2010s]   0.86    0.28     0.22     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[07/03 15:56:29   2010s]   0.22    0.07     0.00     1         Artificially removing short and long paths
[07/03 15:56:29   2010s]   0.44    0.15     0.00     1       eGRPC Fixing DRVs
[07/03 15:56:29   2010s]   0.05    0.02     0.00     1       Reconnecting optimized routes
[07/03 15:56:29   2010s]   0.09    0.03     0.00     1       Violation analysis
[07/03 15:56:29   2010s]   0.19    0.06     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[07/03 15:56:29   2010s]   3.49    1.15     0.00     1       Leaving CCOpt scope - ClockRefiner
[07/03 15:56:29   2010s]  57.71   19.02    56.89     1     CCOpt::Phase::Routing
[07/03 15:56:29   2010s]  55.91   18.42    54.51     1       Leaving CCOpt scope - Routing Tools
[07/03 15:56:29   2010s]   4.74    1.56     0.00     1         Early Global Route - eGR->Nr High Frequency step
[07/03 15:56:29   2010s]  45.31   14.93     0.00     1         NanoRoute
[07/03 15:56:29   2010s]   4.47    1.47     0.00     1         Route Remaining Unrouted Nets
[07/03 15:56:29   2010s]   0.96    0.32     0.00     1       Leaving CCOpt scope - extractRC
[07/03 15:56:29   2010s]   0.03    0.01     0.00     1       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/03 15:56:29   2010s]   4.17    1.37     2.86     1     CCOpt::Phase::PostConditioning
[07/03 15:56:29   2010s]   0.35    0.12     0.00     1       Leaving CCOpt scope - Initializing placement interface
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1       Reset bufferability constraints
[07/03 15:56:29   2010s]   0.45    0.15     0.00     1       PostConditioning Upsizing To Fix DRVs
[07/03 15:56:29   2010s]   0.19    0.06     0.00     1       Recomputing CTS skew targets
[07/03 15:56:29   2010s]   0.42    0.14     0.00     1       PostConditioning Fixing DRVs
[07/03 15:56:29   2010s]   0.57    0.19     0.00     1       Buffering to fix DRVs
[07/03 15:56:29   2010s]   0.73    0.24     0.00     1       PostConditioning Fixing Skew by cell sizing
[07/03 15:56:29   2010s]   0.11    0.04     0.00     1       Reconnecting optimized routes
[07/03 15:56:29   2010s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[07/03 15:56:29   2010s]   0.03    0.01     0.00     1       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/03 15:56:29   2010s]   0.56    0.18     0.00     1     Post-balance tidy up or trial balance steps
[07/03 15:56:29   2010s]  28.01    9.23    26.72     1     Tidy Up And Update Timing
[07/03 15:56:29   2010s]  26.72    8.80     0.00     1       External - Set all clocks to propagated mode
[07/03 15:56:29   2010s] ---------------------------------------------------------------------------------------------------------------------
[07/03 15:56:29   2010s] 
[07/03 15:56:29   2010s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/03 15:56:29   2010s] (I)      Release Steiner core (key=)
[07/03 15:56:29   2010s] Leaving CCOpt scope - Cleaning up placement interface...
[07/03 15:56:29   2010s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4578.4M, EPOCH TIME: 1751572589.515941
[07/03 15:56:29   2010s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5397).
[07/03 15:56:29   2010s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:56:29   2010s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:56:29   2010s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:56:29   2010s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.202, REAL:0.188, MEM:4594.4M, EPOCH TIME: 1751572589.703543
[07/03 15:56:29   2010s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/03 15:56:29   2011s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/03 15:56:30   2011s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:06:37.4/0:04:52.6 (1.4), totSession cpu/real = 0:33:35.1/0:38:18.9 (0.9), mem = 4594.4M
[07/03 15:56:30   2011s] 
[07/03 15:56:30   2011s] =============================================================================================
[07/03 15:56:30   2011s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.14-s088_1
[07/03 15:56:30   2011s] =============================================================================================
[07/03 15:56:30   2011s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:56:30   2011s] ---------------------------------------------------------------------------------------------
[07/03 15:56:30   2011s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:56:30   2011s] [ IncrReplace            ]      1   0:01:46.6  (  36.4 % )     0:02:12.4 /  0:03:41.1    1.7
[07/03 15:56:30   2011s] [ RefinePlace            ]      4   0:00:15.1  (   5.1 % )     0:00:15.1 /  0:00:20.8    1.4
[07/03 15:56:30   2011s] [ DetailPlaceInit        ]     11   0:00:02.8  (   1.0 % )     0:00:02.8 /  0:00:02.5    0.9
[07/03 15:56:30   2011s] [ EarlyGlobalRoute       ]      5   0:00:19.8  (   6.8 % )     0:00:19.8 /  0:00:20.7    1.0
[07/03 15:56:30   2011s] [ DetailRoute            ]      1   0:00:20.3  (   6.9 % )     0:00:20.3 /  0:00:37.4    1.8
[07/03 15:56:30   2011s] [ ExtractRC              ]      4   0:00:03.5  (   1.2 % )     0:00:03.5 /  0:00:03.2    0.9
[07/03 15:56:30   2011s] [ FullDelayCalc          ]      2   0:00:31.5  (  10.8 % )     0:00:32.3 /  0:00:49.4    1.5
[07/03 15:56:30   2011s] [ TimingUpdate           ]      3   0:00:04.0  (   1.4 % )     0:00:04.0 /  0:00:06.5    1.6
[07/03 15:56:30   2011s] [ MISC                   ]          0:01:29.0  (  30.4 % )     0:01:29.0 /  0:01:19.0    0.9
[07/03 15:56:30   2011s] ---------------------------------------------------------------------------------------------
[07/03 15:56:30   2011s]  CTS #1 TOTAL                       0:04:52.6  ( 100.0 % )     0:04:52.6 /  0:06:37.4    1.4
[07/03 15:56:30   2011s] ---------------------------------------------------------------------------------------------
[07/03 15:56:30   2011s] Synthesizing clock trees with CCOpt done.
[07/03 15:56:30   2011s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 15:56:30   2011s] UM:*                                                                   cts
[07/03 15:56:30   2011s] Begin: Reorder Scan Chains
[07/03 15:56:30   2011s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/03 15:56:30   2011s] Type 'man IMPSP-9025' for more detail.
[07/03 15:56:30   2011s] End: Reorder Scan Chains
[07/03 15:56:30   2011s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1520.3M, totSessionCpu=0:33:35 **
[07/03 15:56:30   2011s] 
[07/03 15:56:30   2011s] Active Setup views: WORST_CASE 
[07/03 15:56:30   2011s] GigaOpt running with 2 threads.
[07/03 15:56:30   2011s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:33:35.6/0:38:19.6 (0.9), mem = 4594.4M
[07/03 15:56:30   2011s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/03 15:56:32   2013s] Need call spDPlaceInit before registerPrioInstLoc.
[07/03 15:56:32   2013s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/03 15:56:32   2013s] OPERPROF: Starting DPlace-Init at level 1, MEM:4594.4M, EPOCH TIME: 1751572592.561330
[07/03 15:56:32   2013s] Processing tracks to init pin-track alignment.
[07/03 15:56:32   2013s] z: 1, totalTracks: 1
[07/03 15:56:32   2013s] z: 3, totalTracks: 1
[07/03 15:56:32   2013s] z: 5, totalTracks: 1
[07/03 15:56:32   2013s] z: 7, totalTracks: 1
[07/03 15:56:32   2013s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:56:32   2014s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4594.4M, EPOCH TIME: 1751572592.617691
[07/03 15:56:32   2014s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:56:32   2014s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:56:32   2014s] 
[07/03 15:56:32   2014s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:56:32   2014s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:56:32   2014s] OPERPROF:     Starting CMU at level 3, MEM:4594.4M, EPOCH TIME: 1751572592.658339
[07/03 15:56:32   2014s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4594.4M, EPOCH TIME: 1751572592.663077
[07/03 15:56:32   2014s] 
[07/03 15:56:32   2014s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 15:56:32   2014s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.056, REAL:0.055, MEM:4594.4M, EPOCH TIME: 1751572592.672554
[07/03 15:56:32   2014s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4594.4M, EPOCH TIME: 1751572592.672719
[07/03 15:56:32   2014s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4594.4M, EPOCH TIME: 1751572592.673008
[07/03 15:56:32   2014s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4594.4MB).
[07/03 15:56:32   2014s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.123, REAL:0.124, MEM:4594.4M, EPOCH TIME: 1751572592.685387
[07/03 15:56:32   2014s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4594.4M, EPOCH TIME: 1751572592.686132
[07/03 15:56:32   2014s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:56:32   2014s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:56:32   2014s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:56:32   2014s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:56:32   2014s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.142, REAL:0.083, MEM:4594.4M, EPOCH TIME: 1751572592.769273
[07/03 15:56:32   2014s] 
[07/03 15:56:32   2014s] Creating Lib Analyzer ...
[07/03 15:56:32   2014s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:56:32   2014s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:56:32   2014s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:56:32   2014s] 
[07/03 15:56:32   2014s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:56:33   2015s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:33:39 mem=4602.4M
[07/03 15:56:33   2015s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:33:39 mem=4602.4M
[07/03 15:56:33   2015s] Creating Lib Analyzer, finished. 
[07/03 15:56:33   2015s] Effort level <high> specified for reg2reg path_group
[07/03 15:56:34   2015s] Info: IPO magic value 0x87E3BEEF.
[07/03 15:56:34   2015s] Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
[07/03 15:56:34   2015s]       SynthesisEngine workers will not check out additional licenses.
[07/03 15:57:26   2015s] **INFO: Using Advanced Metric Collection system.
[07/03 15:57:26   2015s] **optDesign ... cpu = 0:00:05, real = 0:00:56, mem = 1536.9M, totSessionCpu=0:33:40 **
[07/03 15:57:26   2015s] #optDebug: { P: 130 W: 0195 FE: standard PE: none LDR: 1}
[07/03 15:57:26   2015s] *** optDesign -postCTS ***
[07/03 15:57:26   2015s] DRC Margin: user margin 0.0; extra margin 0.2
[07/03 15:57:26   2015s] Hold Target Slack: user slack 0
[07/03 15:57:26   2015s] Setup Target Slack: user slack 0; extra slack 0.0
[07/03 15:57:26   2015s] setUsefulSkewMode -opt_skew_eco_route false
[07/03 15:57:27   2016s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4602.4M, EPOCH TIME: 1751572647.035483
[07/03 15:57:27   2016s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:27   2016s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:27   2016s] 
[07/03 15:57:27   2016s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:57:27   2016s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:57:27   2016s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.072, REAL:0.073, MEM:4602.4M, EPOCH TIME: 1751572647.108936
[07/03 15:57:27   2016s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:27   2016s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:27   2016s] Multi-VT timing optimization disabled based on library information.
[07/03 15:57:27   2016s] 
[07/03 15:57:27   2016s] TimeStamp Deleting Cell Server Begin ...
[07/03 15:57:27   2016s] Deleting Lib Analyzer.
[07/03 15:57:27   2016s] 
[07/03 15:57:27   2016s] TimeStamp Deleting Cell Server End ...
[07/03 15:57:27   2016s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:57:27   2016s] 
[07/03 15:57:27   2016s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 15:57:27   2016s] Summary for sequential cells identification: 
[07/03 15:57:27   2016s]   Identified SBFF number: 3
[07/03 15:57:27   2016s]   Identified MBFF number: 0
[07/03 15:57:27   2016s]   Identified SB Latch number: 5
[07/03 15:57:27   2016s]   Identified MB Latch number: 0
[07/03 15:57:27   2016s]   Not identified SBFF number: 0
[07/03 15:57:27   2016s]   Not identified MBFF number: 0
[07/03 15:57:27   2016s]   Not identified SB Latch number: 0
[07/03 15:57:27   2016s]   Not identified MB Latch number: 0
[07/03 15:57:27   2016s]   Number of sequential cells which are not FFs: 2
[07/03 15:57:27   2016s]  Visiting view : WORST_CASE
[07/03 15:57:27   2016s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/03 15:57:27   2016s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/03 15:57:27   2016s]  Visiting view : Best_CASE
[07/03 15:57:27   2016s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/03 15:57:27   2016s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/03 15:57:27   2016s] TLC MultiMap info (StdDelay):
[07/03 15:57:27   2016s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/03 15:57:27   2016s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/03 15:57:27   2016s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/03 15:57:27   2016s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/03 15:57:27   2016s]  Setting StdDelay to: 25.6ps
[07/03 15:57:27   2016s] 
[07/03 15:57:27   2016s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 15:57:27   2016s] 
[07/03 15:57:27   2016s] TimeStamp Deleting Cell Server Begin ...
[07/03 15:57:27   2016s] 
[07/03 15:57:27   2016s] TimeStamp Deleting Cell Server End ...
[07/03 15:57:28   2016s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4602.4M, EPOCH TIME: 1751572648.052579
[07/03 15:57:28   2016s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:28   2016s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:28   2016s] Cell fpga_top LLGs are deleted
[07/03 15:57:28   2016s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:28   2016s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:28   2016s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4602.4M, EPOCH TIME: 1751572648.052969
[07/03 15:57:28   2016s] Start to check current routing status for nets...
[07/03 15:57:28   2017s] All nets are already routed correctly.
[07/03 15:57:28   2017s] End to check current routing status for nets (mem=4602.4M)
[07/03 15:57:28   2017s] 
[07/03 15:57:28   2017s] Creating Lib Analyzer ...
[07/03 15:57:28   2017s] 
[07/03 15:57:28   2017s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 15:57:28   2017s] Summary for sequential cells identification: 
[07/03 15:57:28   2017s]   Identified SBFF number: 3
[07/03 15:57:28   2017s]   Identified MBFF number: 0
[07/03 15:57:28   2017s]   Identified SB Latch number: 5
[07/03 15:57:28   2017s]   Identified MB Latch number: 0
[07/03 15:57:28   2017s]   Not identified SBFF number: 0
[07/03 15:57:28   2017s]   Not identified MBFF number: 0
[07/03 15:57:28   2017s]   Not identified SB Latch number: 0
[07/03 15:57:28   2017s]   Not identified MB Latch number: 0
[07/03 15:57:28   2017s]   Number of sequential cells which are not FFs: 2
[07/03 15:57:28   2017s]  Visiting view : WORST_CASE
[07/03 15:57:28   2017s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/03 15:57:28   2017s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/03 15:57:28   2017s]  Visiting view : Best_CASE
[07/03 15:57:28   2017s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/03 15:57:28   2017s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/03 15:57:28   2017s] TLC MultiMap info (StdDelay):
[07/03 15:57:28   2017s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/03 15:57:28   2017s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/03 15:57:28   2017s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/03 15:57:28   2017s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/03 15:57:28   2017s]  Setting StdDelay to: 25.6ps
[07/03 15:57:28   2017s] 
[07/03 15:57:28   2017s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 15:57:28   2017s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:57:28   2017s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:57:28   2017s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:57:28   2017s] 
[07/03 15:57:28   2017s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:57:29   2018s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:33:42 mem=4602.4M
[07/03 15:57:29   2018s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:33:42 mem=4602.4M
[07/03 15:57:29   2018s] Creating Lib Analyzer, finished. 
[07/03 15:57:29   2018s] #optDebug: Start CG creation (mem=4602.4M)
[07/03 15:57:29   2018s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:57:29   2018s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:57:29   2018s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:57:29   2018s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:57:29   2018s] ToF 969.8460um
[07/03 15:57:30   2019s] (cpu=0:00:01.0, mem=4652.4M)
[07/03 15:57:30   2019s]  ...processing cgPrt (cpu=0:00:01.0, mem=4652.4M)
[07/03 15:57:30   2019s]  ...processing cgEgp (cpu=0:00:01.0, mem=4652.4M)
[07/03 15:57:30   2019s]  ...processing cgPbk (cpu=0:00:01.0, mem=4652.4M)
[07/03 15:57:30   2019s]  ...processing cgNrb(cpu=0:00:01.0, mem=4652.4M)
[07/03 15:57:30   2019s]  ...processing cgObs (cpu=0:00:01.0, mem=4652.4M)
[07/03 15:57:30   2019s]  ...processing cgCon (cpu=0:00:01.0, mem=4652.4M)
[07/03 15:57:30   2019s]  ...processing cgPdm (cpu=0:00:01.0, mem=4652.4M)
[07/03 15:57:30   2019s] #optDebug: Finish CG creation (cpu=0:00:01.0, mem=4652.4M)
[07/03 15:57:32   2020s] Compute RC Scale Done ...
[07/03 15:57:32   2020s] Cell fpga_top LLGs are deleted
[07/03 15:57:32   2020s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:32   2020s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:32   2020s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4652.4M, EPOCH TIME: 1751572652.255216
[07/03 15:57:32   2020s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:32   2020s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:32   2020s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4652.4M, EPOCH TIME: 1751572652.261395
[07/03 15:57:32   2020s] Max number of tech site patterns supported in site array is 256.
[07/03 15:57:32   2020s] Core basic site is CoreSite
[07/03 15:57:32   2020s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 15:57:32   2020s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 15:57:32   2020s] Fast DP-INIT is on for default
[07/03 15:57:32   2020s] Atter site array init, number of instance map data is 0.
[07/03 15:57:32   2020s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.071, REAL:0.062, MEM:4652.4M, EPOCH TIME: 1751572652.323740
[07/03 15:57:32   2020s] 
[07/03 15:57:32   2020s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:57:32   2020s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:57:32   2020s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.101, REAL:0.093, MEM:4652.4M, EPOCH TIME: 1751572652.347901
[07/03 15:57:32   2020s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:32   2020s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:57:32   2020s] Starting delay calculation for Setup views
[07/03 15:57:32   2021s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 15:57:32   2021s] #################################################################################
[07/03 15:57:32   2021s] # Design Stage: PreRoute
[07/03 15:57:32   2021s] # Design Name: fpga_top
[07/03 15:57:32   2021s] # Design Mode: 130nm
[07/03 15:57:32   2021s] # Analysis Mode: MMMC Non-OCV 
[07/03 15:57:32   2021s] # Parasitics Mode: No SPEF/RCDB 
[07/03 15:57:32   2021s] # Signoff Settings: SI Off 
[07/03 15:57:32   2021s] #################################################################################
[07/03 15:57:35   2024s] Calculate delays in BcWc mode...
[07/03 15:57:35   2024s] Topological Sorting (REAL = 0:00:00.0, MEM = 4650.4M, InitMEM = 4650.4M)
[07/03 15:57:35   2024s] Start delay calculation (fullDC) (2 T). (MEM=1603.33)
[07/03 15:57:35   2025s] End AAE Lib Interpolated Model. (MEM=1612.792969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 15:57:52   2046s] Total number of fetched objects 40461
[07/03 15:57:53   2047s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[07/03 15:57:53   2047s] End delay calculation. (MEM=1636.36 CPU=0:00:19.9 REAL=0:00:17.0)
[07/03 15:57:53   2047s] End delay calculation (fullDC). (MEM=1636.36 CPU=0:00:22.3 REAL=0:00:18.0)
[07/03 15:57:53   2047s] *** CDM Built up (cpu=0:00:26.1  real=0:00:21.0  mem= 4629.9M) ***
[07/03 15:58:02   2062s] *** Done Building Timing Graph (cpu=0:00:41.2 real=0:00:30.0 totSessionCpu=0:34:26 mem=4637.9M)
[07/03 15:58:03   2064s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.232  |   N/A   | -0.232  |
|           TNS (ns):| -15.270 |   N/A   | -15.270 |
|    Violating Paths:|   128   |   N/A   |   128   |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1131 (1131)    |    -59     |   1131 (1131)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.152%
------------------------------------------------------------------

[07/03 15:58:03   2064s] **optDesign ... cpu = 0:00:53, real = 0:01:33, mem = 1599.6M, totSessionCpu=0:34:28 **
[07/03 15:58:03   2064s] Begin: Collecting metrics
[07/03 15:58:04   2064s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -0.232 | -15 |       59.15 | 0:00:31  |        4662 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[07/03 15:58:04   2064s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1639.1M, current mem=1599.7M)

[07/03 15:58:04   2064s] End: Collecting metrics
[07/03 15:58:04   2064s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:52.9/0:01:33.3 (0.6), totSession cpu/real = 0:34:28.5/0:39:52.9 (0.9), mem = 4661.9M
[07/03 15:58:04   2064s] 
[07/03 15:58:04   2064s] =============================================================================================
[07/03 15:58:04   2064s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             23.14-s088_1
[07/03 15:58:04   2064s] =============================================================================================
[07/03 15:58:04   2064s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:58:04   2064s] ---------------------------------------------------------------------------------------------
[07/03 15:58:04   2064s] [ ViewPruning            ]      2   0:00:00.7  (   0.8 % )     0:00:05.6 /  0:00:09.4    1.7
[07/03 15:58:04   2064s] [ OptSummaryReport       ]      1   0:00:00.3  (   0.3 % )     0:00:31.6 /  0:00:43.6    1.4
[07/03 15:58:04   2064s] [ MetricReport           ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.2    0.9
[07/03 15:58:04   2064s] [ DrvReport              ]      1   0:00:01.0  (   1.1 % )     0:00:01.0 /  0:00:01.5    1.5
[07/03 15:58:04   2064s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:04   2064s] [ LibAnalyzerInit        ]      2   0:00:01.7  (   1.8 % )     0:00:01.7 /  0:00:01.6    0.9
[07/03 15:58:04   2064s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:04   2064s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:01.2 /  0:00:01.0    0.9
[07/03 15:58:04   2064s] [ ChannelGraphInit       ]      1   0:00:01.2  (   1.2 % )     0:00:01.2 /  0:00:01.0    0.9
[07/03 15:58:04   2064s] [ MetricInit             ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.1
[07/03 15:58:04   2064s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 15:58:04   2064s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   0.6 % )     0:00:29.7 /  0:00:41.2    1.4
[07/03 15:58:04   2064s] [ FullDelayCalc          ]      1   0:00:20.5  (  22.0 % )     0:00:20.5 /  0:00:26.2    1.3
[07/03 15:58:04   2064s] [ TimingUpdate           ]      2   0:00:07.9  (   8.5 % )     0:00:07.9 /  0:00:13.8    1.7
[07/03 15:58:04   2064s] [ TimingReport           ]      1   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.7    1.1
[07/03 15:58:04   2064s] [ MISC                   ]          0:00:58.3  (  62.5 % )     0:00:58.3 /  0:00:06.3    0.1
[07/03 15:58:04   2064s] ---------------------------------------------------------------------------------------------
[07/03 15:58:04   2064s]  InitOpt #1 TOTAL                   0:01:33.3  ( 100.0 % )     0:01:33.3 /  0:00:52.9    0.6
[07/03 15:58:04   2064s] ---------------------------------------------------------------------------------------------
[07/03 15:58:04   2064s] ** INFO : this run is activating low effort ccoptDesign flow
[07/03 15:58:04   2064s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 15:58:04   2064s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:34:28 mem=4661.9M
[07/03 15:58:04   2064s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572684.068522
[07/03 15:58:04   2064s] Processing tracks to init pin-track alignment.
[07/03 15:58:04   2064s] z: 1, totalTracks: 1
[07/03 15:58:04   2064s] z: 3, totalTracks: 1
[07/03 15:58:04   2064s] z: 5, totalTracks: 1
[07/03 15:58:04   2064s] z: 7, totalTracks: 1
[07/03 15:58:04   2064s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:58:04   2064s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751572684.144716
[07/03 15:58:04   2064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:04   2064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:04   2064s] 
[07/03 15:58:04   2064s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:04   2064s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:04   2064s] 
[07/03 15:58:04   2064s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 15:58:04   2064s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.061, REAL:0.064, MEM:4661.9M, EPOCH TIME: 1751572684.208838
[07/03 15:58:04   2064s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751572684.209053
[07/03 15:58:04   2064s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751572684.209431
[07/03 15:58:04   2064s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4661.9MB).
[07/03 15:58:04   2064s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.168, REAL:0.181, MEM:4661.9M, EPOCH TIME: 1751572684.249136
[07/03 15:58:04   2064s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:34:29 mem=4661.9M
[07/03 15:58:04   2064s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751572684.387940
[07/03 15:58:04   2064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:04   2064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:04   2064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:04   2064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:04   2064s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.170, REAL:0.104, MEM:4661.9M, EPOCH TIME: 1751572684.491782
[07/03 15:58:04   2064s] OPTC: m4 20.0 33.3 [ 33.3 20.0 50.0 ]
[07/03 15:58:04   2065s] OPTC: view 33.3 [ 0.0500 ]
[07/03 15:58:10   2074s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[07/03 15:58:15   2082s] #optDebug: fT-E <X 2 0 0 1>
[07/03 15:58:15   2082s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[07/03 15:58:16   2083s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 2 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -128.0 -useBottleneckAnalyzer -drvRatio 0.4
[07/03 15:58:16   2083s] Begin: GigaOpt Route Type Constraints Refinement
[07/03 15:58:16   2083s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:47.8/0:40:05.7 (0.9), mem = 4661.9M
[07/03 15:58:16   2083s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.13
[07/03 15:58:16   2083s] ### Creating RouteCongInterface, started
[07/03 15:58:16   2083s] {MMLU 1 1 39614}
[07/03 15:58:16   2083s] [oiLAM] Zs 7, 8
[07/03 15:58:16   2083s] ### Creating LA Mngr. totSessionCpu=0:34:48 mem=4661.9M
[07/03 15:58:16   2083s] ### Creating LA Mngr, finished. totSessionCpu=0:34:48 mem=4661.9M
[07/03 15:58:17   2084s] 
[07/03 15:58:17   2084s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 15:58:17   2084s] 
[07/03 15:58:17   2084s] #optDebug: {0, 1.000}
[07/03 15:58:17   2084s] ### Creating RouteCongInterface, finished
[07/03 15:58:17   2084s] Updated routing constraints on 0 nets.
[07/03 15:58:17   2084s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.13
[07/03 15:58:17   2084s] Bottom Preferred Layer:
[07/03 15:58:17   2084s] +---------------+------------+----------+
[07/03 15:58:17   2084s] |     Layer     |    CLK     |   Rule   |
[07/03 15:58:17   2084s] +---------------+------------+----------+
[07/03 15:58:17   2084s] | Metal3 (z=3)  |          1 | default  |
[07/03 15:58:17   2084s] +---------------+------------+----------+
[07/03 15:58:17   2084s] Via Pillar Rule:
[07/03 15:58:17   2084s]     None
[07/03 15:58:17   2084s] Finished writing unified metrics of routing constraints.
[07/03 15:58:17   2084s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:34:48.2/0:40:06.2 (0.9), mem = 4661.9M
[07/03 15:58:17   2084s] 
[07/03 15:58:17   2084s] =============================================================================================
[07/03 15:58:17   2084s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 23.14-s088_1
[07/03 15:58:17   2084s] =============================================================================================
[07/03 15:58:17   2084s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:58:17   2084s] ---------------------------------------------------------------------------------------------
[07/03 15:58:17   2084s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  77.8 % )     0:00:00.4 /  0:00:00.4    0.9
[07/03 15:58:17   2084s] [ MISC                   ]          0:00:00.1  (  22.2 % )     0:00:00.1 /  0:00:00.1    0.6
[07/03 15:58:17   2084s] ---------------------------------------------------------------------------------------------
[07/03 15:58:17   2084s]  CongRefineRouteType #1 TOTAL       0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.8
[07/03 15:58:17   2084s] ---------------------------------------------------------------------------------------------
[07/03 15:58:17   2084s] End: GigaOpt Route Type Constraints Refinement
[07/03 15:58:17   2084s] Begin: Collecting metrics
[07/03 15:58:17   2084s] 
 ------------------------------------------------------------------------------------------ 
| Snapshot              | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | -0.232 | -15 |       59.15 | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement |        |     |             | 0:00:01  |        4662 |      |     |
 ------------------------------------------------------------------------------------------ 
[07/03 15:58:17   2084s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1608.4M, current mem=1607.6M)

[07/03 15:58:17   2084s] End: Collecting metrics
[07/03 15:58:17   2084s] Deleting Lib Analyzer.
[07/03 15:58:17   2084s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:48.6/0:40:06.6 (0.9), mem = 4661.9M
[07/03 15:58:17   2084s] Info: 71 io nets excluded
[07/03 15:58:17   2084s] Info: 2 nets with fixed/cover wires excluded.
[07/03 15:58:18   2084s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:58:18   2084s] ### Creating LA Mngr. totSessionCpu=0:34:49 mem=4661.9M
[07/03 15:58:18   2084s] ### Creating LA Mngr, finished. totSessionCpu=0:34:49 mem=4661.9M
[07/03 15:58:18   2084s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/03 15:58:18   2084s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.14
[07/03 15:58:18   2085s] 
[07/03 15:58:18   2085s] Creating Lib Analyzer ...
[07/03 15:58:18   2085s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:58:18   2085s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:58:18   2085s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:58:18   2085s] 
[07/03 15:58:18   2085s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:58:19   2085s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:50 mem=4661.9M
[07/03 15:58:19   2085s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:50 mem=4661.9M
[07/03 15:58:19   2085s] Creating Lib Analyzer, finished. 
[07/03 15:58:19   2085s] 
[07/03 15:58:19   2085s] Active Setup views: WORST_CASE 
[07/03 15:58:19   2085s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572699.372946
[07/03 15:58:19   2085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:19   2085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:19   2086s] 
[07/03 15:58:19   2086s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:19   2086s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:19   2086s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.061, REAL:0.061, MEM:4661.9M, EPOCH TIME: 1751572699.434036
[07/03 15:58:19   2086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:19   2086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:19   2086s] [oiPhyDebug] optDemand 1998905875200.00, spDemand 645305875200.00.
[07/03 15:58:19   2086s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34156
[07/03 15:58:19   2086s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 15:58:19   2086s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:34:50 mem=4661.9M
[07/03 15:58:19   2086s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572699.464167
[07/03 15:58:19   2086s] Processing tracks to init pin-track alignment.
[07/03 15:58:19   2086s] z: 1, totalTracks: 1
[07/03 15:58:19   2086s] z: 3, totalTracks: 1
[07/03 15:58:19   2086s] z: 5, totalTracks: 1
[07/03 15:58:19   2086s] z: 7, totalTracks: 1
[07/03 15:58:19   2086s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:58:19   2086s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751572699.518204
[07/03 15:58:19   2086s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:19   2086s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:19   2086s] 
[07/03 15:58:19   2086s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:19   2086s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:19   2086s] 
[07/03 15:58:19   2086s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 15:58:19   2086s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.048, REAL:0.047, MEM:4661.9M, EPOCH TIME: 1751572699.565628
[07/03 15:58:19   2086s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751572699.565797
[07/03 15:58:19   2086s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751572699.566078
[07/03 15:58:19   2086s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4661.9MB).
[07/03 15:58:19   2086s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.112, REAL:0.113, MEM:4661.9M, EPOCH TIME: 1751572699.577595
[07/03 15:58:19   2086s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:58:19   2086s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34156
[07/03 15:58:19   2086s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:34:51 mem=4661.9M
[07/03 15:58:19   2086s] ### Creating RouteCongInterface, started
[07/03 15:58:20   2086s] 
[07/03 15:58:20   2086s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 15:58:20   2086s] 
[07/03 15:58:20   2086s] #optDebug: {0, 1.000}
[07/03 15:58:20   2086s] ### Creating RouteCongInterface, finished
[07/03 15:58:20   2086s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:20   2086s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:20   2086s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:58:20   2086s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:58:20   2086s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:20   2086s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:20   2086s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:58:20   2086s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:58:20   2086s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4661.9M, EPOCH TIME: 1751572700.157424
[07/03 15:58:20   2086s] Found 0 hard placement blockage before merging.
[07/03 15:58:20   2086s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4661.9M, EPOCH TIME: 1751572700.158530
[07/03 15:58:20   2087s] 
[07/03 15:58:20   2087s] Netlist preparation processing... 
[07/03 15:58:20   2087s] Removed 0 instance
[07/03 15:58:20   2087s] *info: Marking 0 isolation instances dont touch
[07/03 15:58:20   2087s] *info: Marking 0 level shifter instances dont touch
[07/03 15:58:21   2088s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:58:21   2088s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34156
[07/03 15:58:21   2088s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751572701.462534
[07/03 15:58:21   2088s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:58:21   2088s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:21   2088s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:21   2088s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:21   2088s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.150, REAL:0.095, MEM:4661.9M, EPOCH TIME: 1751572701.557952
[07/03 15:58:21   2088s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.14
[07/03 15:58:21   2088s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.3/0:00:03.8 (1.1), totSession cpu/real = 0:34:52.8/0:40:10.4 (0.9), mem = 4661.9M
[07/03 15:58:21   2088s] 
[07/03 15:58:21   2088s] =============================================================================================
[07/03 15:58:21   2088s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     23.14-s088_1
[07/03 15:58:21   2088s] =============================================================================================
[07/03 15:58:21   2088s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:58:21   2088s] ---------------------------------------------------------------------------------------------
[07/03 15:58:21   2088s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  20.3 % )     0:00:00.8 /  0:00:00.8    1.0
[07/03 15:58:21   2088s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:21   2088s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.1 % )     0:00:00.4 /  0:00:00.5    1.3
[07/03 15:58:21   2088s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:58:21   2088s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   7.3 % )     0:00:00.3 /  0:00:00.3    1.1
[07/03 15:58:21   2088s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:21   2088s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   3.4 % )     0:00:00.9 /  0:00:01.4    1.6
[07/03 15:58:21   2088s] [ IncrDelayCalc          ]      1   0:00:00.7  (  19.3 % )     0:00:00.7 /  0:00:01.3    1.8
[07/03 15:58:21   2088s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 15:58:21   2088s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:21   2088s] [ MISC                   ]          0:00:01.3  (  34.4 % )     0:00:01.3 /  0:00:01.1    0.8
[07/03 15:58:21   2088s] ---------------------------------------------------------------------------------------------
[07/03 15:58:21   2088s]  SimplifyNetlist #1 TOTAL           0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:04.3    1.1
[07/03 15:58:21   2088s] ---------------------------------------------------------------------------------------------
[07/03 15:58:21   2088s] Begin: Collecting metrics
[07/03 15:58:21   2089s] 
 ------------------------------------------------------------------------------------------ 
| Snapshot              | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | -0.232 | -15 |       59.15 | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement |        |     |             | 0:00:01  |        4662 |      |     |
| simplify_netlist      |        |     |             | 0:00:04  |        4662 |      |     |
 ------------------------------------------------------------------------------------------ 
[07/03 15:58:21   2089s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1607.6M, current mem=1603.6M)

[07/03 15:58:21   2089s] End: Collecting metrics
[07/03 15:58:21   2089s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:53.1/0:40:10.7 (0.9), mem = 4661.9M
[07/03 15:58:21   2089s] *** Starting optimizing excluded clock nets MEM= 4661.9M) ***
[07/03 15:58:21   2089s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4661.9M) ***
[07/03 15:58:21   2089s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:53.1/0:40:10.7 (0.9), mem = 4661.9M
[07/03 15:58:21   2089s] 
[07/03 15:58:21   2089s] =============================================================================================
[07/03 15:58:21   2089s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 23.14-s088_1
[07/03 15:58:21   2089s] =============================================================================================
[07/03 15:58:21   2089s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:58:21   2089s] ---------------------------------------------------------------------------------------------
[07/03 15:58:21   2089s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:21   2089s] ---------------------------------------------------------------------------------------------
[07/03 15:58:21   2089s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:21   2089s] ---------------------------------------------------------------------------------------------
[07/03 15:58:21   2089s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:53.1/0:40:10.7 (0.9), mem = 4661.9M
[07/03 15:58:21   2089s] *** Starting optimizing excluded clock nets MEM= 4661.9M) ***
[07/03 15:58:21   2089s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4661.9M) ***
[07/03 15:58:21   2089s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:34:53.1/0:40:10.7 (0.9), mem = 4661.9M
[07/03 15:58:21   2089s] 
[07/03 15:58:21   2089s] =============================================================================================
[07/03 15:58:21   2089s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 23.14-s088_1
[07/03 15:58:21   2089s] =============================================================================================
[07/03 15:58:21   2089s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:58:21   2089s] ---------------------------------------------------------------------------------------------
[07/03 15:58:21   2089s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:21   2089s] ---------------------------------------------------------------------------------------------
[07/03 15:58:21   2089s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:21   2089s] ---------------------------------------------------------------------------------------------
[07/03 15:58:21   2089s] Begin: Collecting metrics
[07/03 15:58:22   2089s] 
 -------------------------------------------------------------------------------------------- 
| Snapshot                | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | -0.232 | -15 |       59.15 | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |        |     |             | 0:00:01  |        4662 |      |     |
| simplify_netlist        |        |     |             | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |        |     |             | 0:00:00  |        4662 |      |     |
 -------------------------------------------------------------------------------------------- 
[07/03 15:58:22   2089s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1603.9M, current mem=1603.9M)

[07/03 15:58:22   2089s] End: Collecting metrics
[07/03 15:58:22   2089s] Info: Done creating the CCOpt slew target map.
[07/03 15:58:22   2089s] Begin: GigaOpt high fanout net optimization
[07/03 15:58:22   2089s] GigaOpt HFN: use maxLocalDensity 1.2
[07/03 15:58:22   2089s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/03 15:58:22   2089s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:53.4/0:40:11.0 (0.9), mem = 4661.9M
[07/03 15:58:22   2089s] Info: 71 io nets excluded
[07/03 15:58:22   2089s] Info: 2 nets with fixed/cover wires excluded.
[07/03 15:58:22   2089s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:58:22   2089s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.15
[07/03 15:58:22   2090s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:58:22   2090s] 
[07/03 15:58:22   2090s] Active Setup views: WORST_CASE 
[07/03 15:58:23   2090s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572703.043367
[07/03 15:58:23   2090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:23   2090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:23   2090s] 
[07/03 15:58:23   2090s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:23   2090s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:23   2090s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.055, REAL:0.054, MEM:4661.9M, EPOCH TIME: 1751572703.097645
[07/03 15:58:23   2090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:23   2090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:23   2090s] [oiPhyDebug] optDemand 1998905875200.00, spDemand 645305875200.00.
[07/03 15:58:23   2090s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34156
[07/03 15:58:23   2090s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/03 15:58:23   2090s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:34:54 mem=4661.9M
[07/03 15:58:23   2090s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572703.127156
[07/03 15:58:23   2090s] Processing tracks to init pin-track alignment.
[07/03 15:58:23   2090s] z: 1, totalTracks: 1
[07/03 15:58:23   2090s] z: 3, totalTracks: 1
[07/03 15:58:23   2090s] z: 5, totalTracks: 1
[07/03 15:58:23   2090s] z: 7, totalTracks: 1
[07/03 15:58:23   2090s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:58:23   2090s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751572703.174730
[07/03 15:58:23   2090s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:23   2090s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:23   2090s] 
[07/03 15:58:23   2090s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:23   2090s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:23   2090s] 
[07/03 15:58:23   2090s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 15:58:23   2090s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.051, MEM:4661.9M, EPOCH TIME: 1751572703.226111
[07/03 15:58:23   2090s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751572703.226283
[07/03 15:58:23   2090s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751572703.226518
[07/03 15:58:23   2090s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4661.9MB).
[07/03 15:58:23   2090s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.112, REAL:0.113, MEM:4661.9M, EPOCH TIME: 1751572703.240345
[07/03 15:58:23   2090s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:58:23   2090s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34156
[07/03 15:58:23   2090s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:34:55 mem=4661.9M
[07/03 15:58:23   2090s] ### Creating RouteCongInterface, started
[07/03 15:58:23   2091s] 
[07/03 15:58:23   2091s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/03 15:58:23   2091s] 
[07/03 15:58:23   2091s] #optDebug: {0, 1.000}
[07/03 15:58:23   2091s] ### Creating RouteCongInterface, finished
[07/03 15:58:23   2091s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:23   2091s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:23   2091s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:58:23   2091s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:58:23   2091s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:23   2091s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:23   2091s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:58:23   2091s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:58:24   2092s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:58:24   2092s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:58:24   2092s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:58:24   2092s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:58:24   2092s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:58:24   2092s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:58:24   2092s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:58:24   2092s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 15:58:24   2092s] AoF 5883.6330um
[07/03 15:58:24   2092s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:58:24   2092s] Dumping Information for Job ...
[07/03 15:58:24   2092s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:58:24   2092s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:58:24   2092s] [GPS-DRV] Optimizer inputs ============================= 
[07/03 15:58:24   2092s] [GPS-DRV] drvFixingStage: Large Scale
[07/03 15:58:24   2092s] [GPS-DRV] costLowerBound: 0.1
[07/03 15:58:24   2092s] [GPS-DRV] setupTNSCost  : 0
[07/03 15:58:24   2092s] [GPS-DRV] maxIter       : 1
[07/03 15:58:24   2092s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[07/03 15:58:24   2092s] [GPS-DRV] Optimizer parameters ============================= 
[07/03 15:58:24   2092s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/03 15:58:24   2092s] [GPS-DRV] maxDensity (design): 0.95
[07/03 15:58:24   2092s] [GPS-DRV] maxLocalDensity: 1.2
[07/03 15:58:24   2092s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/03 15:58:24   2092s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[07/03 15:58:24   2092s] [GPS-DRV] isCPECostingOn: false
[07/03 15:58:24   2092s] [GPS-DRV] All active and enabled setup views
[07/03 15:58:24   2092s] [GPS-DRV]     WORST_CASE
[07/03 15:58:24   2092s] [GPS-DRV] maxTran off
[07/03 15:58:24   2092s] [GPS-DRV] maxCap off
[07/03 15:58:24   2092s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/03 15:58:24   2092s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/03 15:58:24   2092s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/03 15:58:24   2092s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4661.9M, EPOCH TIME: 1751572704.917242
[07/03 15:58:24   2092s] Found 0 hard placement blockage before merging.
[07/03 15:58:24   2092s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4661.9M, EPOCH TIME: 1751572704.918260
[07/03 15:58:25   2092s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[07/03 15:58:25   2092s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/03 15:58:25   2093s] +---------+---------+--------+--------+------------+--------+
[07/03 15:58:25   2093s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/03 15:58:25   2093s] +---------+---------+--------+--------+------------+--------+
[07/03 15:58:25   2093s] |   59.15%|        -|  -0.232| -15.270|   0:00:00.0| 4661.9M|
[07/03 15:58:25   2093s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:58:25   2093s] Dumping Information for Job ...
[07/03 15:58:25   2093s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:58:25   2093s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:58:25   2093s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 15:58:25   2093s] Dumping Information for Job ...
[07/03 15:58:25   2093s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 15:58:25   2093s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 15:58:25   2093s] |   59.15%|        -|  -0.232| -15.270|   0:00:00.0| 4661.9M|
[07/03 15:58:25   2093s] +---------+---------+--------+--------+------------+--------+
[07/03 15:58:25   2093s] 
[07/03 15:58:25   2093s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4661.9M) ***
[07/03 15:58:25   2093s] 
[07/03 15:58:25   2093s] ###############################################################################
[07/03 15:58:25   2093s] #
[07/03 15:58:25   2093s] #  Large fanout net report:  
[07/03 15:58:25   2093s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[07/03 15:58:25   2093s] #     - current density: 59.15
[07/03 15:58:25   2093s] #
[07/03 15:58:25   2093s] #  List of high fanout nets:
[07/03 15:58:25   2093s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/03 15:58:25   2093s] #                   - multi-driver net with 2 drivers
[07/03 15:58:25   2093s] #                   - Ignored for optimization
[07/03 15:58:25   2093s] #
[07/03 15:58:25   2093s] ###############################################################################
[07/03 15:58:25   2093s] Bottom Preferred Layer:
[07/03 15:58:25   2093s] +---------------+------------+----------+
[07/03 15:58:25   2093s] |     Layer     |    CLK     |   Rule   |
[07/03 15:58:25   2093s] +---------------+------------+----------+
[07/03 15:58:25   2093s] | Metal3 (z=3)  |          1 | default  |
[07/03 15:58:25   2093s] +---------------+------------+----------+
[07/03 15:58:25   2093s] Via Pillar Rule:
[07/03 15:58:25   2093s]     None
[07/03 15:58:25   2093s] Finished writing unified metrics of routing constraints.
[07/03 15:58:25   2093s] 
[07/03 15:58:25   2093s] 
[07/03 15:58:25   2093s] =======================================================================
[07/03 15:58:25   2093s]                 Reasons for remaining drv violations
[07/03 15:58:25   2093s] =======================================================================
[07/03 15:58:25   2093s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[07/03 15:58:25   2093s] 
[07/03 15:58:25   2093s] HFNFixing failure reasons
[07/03 15:58:25   2093s] ------------------------------------------------
[07/03 15:58:25   2093s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[07/03 15:58:25   2093s] 
[07/03 15:58:25   2093s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:58:25   2093s] Total-nets :: 34206, Stn-nets :: 64, ratio :: 0.187102 %, Total-len 1.2658e+06, Stn-len 0
[07/03 15:58:25   2093s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34156
[07/03 15:58:25   2093s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751572705.895297
[07/03 15:58:25   2093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:58:25   2093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:26   2093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:26   2093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:26   2093s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.261, REAL:0.228, MEM:4661.9M, EPOCH TIME: 1751572706.123122
[07/03 15:58:26   2093s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.15
[07/03 15:58:26   2093s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.4/0:00:03.9 (1.1), totSession cpu/real = 0:34:57.8/0:40:15.0 (0.9), mem = 4661.9M
[07/03 15:58:26   2093s] 
[07/03 15:58:26   2093s] =============================================================================================
[07/03 15:58:26   2093s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              23.14-s088_1
[07/03 15:58:26   2093s] =============================================================================================
[07/03 15:58:26   2093s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:58:26   2093s] ---------------------------------------------------------------------------------------------
[07/03 15:58:26   2093s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.3 % )     0:00:00.4 /  0:00:00.4    1.1
[07/03 15:58:26   2093s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:26   2093s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   7.0 % )     0:00:00.4 /  0:00:00.5    1.3
[07/03 15:58:26   2093s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   7.6 % )     0:00:00.3 /  0:00:00.3    0.9
[07/03 15:58:26   2093s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.1
[07/03 15:58:26   2093s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:26   2093s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.8
[07/03 15:58:26   2093s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:26   2093s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:26   2093s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:26   2093s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:26   2093s] [ DrvFindVioNets         ]      3   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:58:26   2093s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 15:58:26   2093s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    0.9
[07/03 15:58:26   2093s] [ MISC                   ]          0:00:02.4  (  62.1 % )     0:00:02.4 /  0:00:02.8    1.1
[07/03 15:58:26   2093s] ---------------------------------------------------------------------------------------------
[07/03 15:58:26   2093s]  DrvOpt #1 TOTAL                    0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:04.4    1.1
[07/03 15:58:26   2093s] ---------------------------------------------------------------------------------------------
[07/03 15:58:26   2093s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/03 15:58:26   2093s] End: GigaOpt high fanout net optimization
[07/03 15:58:27   2094s] Number of setup views: 1
[07/03 15:58:27   2094s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 15:58:27   2094s] Deleting Lib Analyzer.
[07/03 15:58:27   2094s] Begin: GigaOpt Global Optimization
[07/03 15:58:27   2094s] *info: use new DP (enabled)
[07/03 15:58:27   2094s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/03 15:58:27   2095s] Info: 71 io nets excluded
[07/03 15:58:27   2095s] Info: 2 nets with fixed/cover wires excluded.
[07/03 15:58:27   2095s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:58:27   2095s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:34:59.2/0:40:16.4 (0.9), mem = 4661.9M
[07/03 15:58:27   2095s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.16
[07/03 15:58:27   2095s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:58:27   2095s] 
[07/03 15:58:27   2095s] Creating Lib Analyzer ...
[07/03 15:58:27   2095s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:58:27   2095s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:58:27   2095s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:58:27   2095s] 
[07/03 15:58:27   2095s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:58:28   2096s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:35:00 mem=4661.9M
[07/03 15:58:28   2096s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:35:00 mem=4661.9M
[07/03 15:58:28   2096s] Creating Lib Analyzer, finished. 
[07/03 15:58:28   2096s] 
[07/03 15:58:28   2096s] Active Setup views: WORST_CASE 
[07/03 15:58:28   2096s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572708.712869
[07/03 15:58:28   2096s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:28   2096s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:28   2096s] 
[07/03 15:58:28   2096s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:28   2096s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:28   2096s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.057, REAL:0.057, MEM:4661.9M, EPOCH TIME: 1751572708.770041
[07/03 15:58:28   2096s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:28   2096s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:28   2096s] [oiPhyDebug] optDemand 1998905875200.00, spDemand 645305875200.00.
[07/03 15:58:28   2096s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34156
[07/03 15:58:28   2096s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/03 15:58:28   2096s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:35:00 mem=4661.9M
[07/03 15:58:28   2096s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572708.800034
[07/03 15:58:28   2096s] Processing tracks to init pin-track alignment.
[07/03 15:58:28   2096s] z: 1, totalTracks: 1
[07/03 15:58:28   2096s] z: 3, totalTracks: 1
[07/03 15:58:28   2096s] z: 5, totalTracks: 1
[07/03 15:58:28   2096s] z: 7, totalTracks: 1
[07/03 15:58:28   2096s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:58:28   2096s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751572708.843196
[07/03 15:58:28   2096s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:28   2096s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:28   2096s] 
[07/03 15:58:28   2096s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:28   2096s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:28   2096s] 
[07/03 15:58:28   2096s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 15:58:28   2096s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.060, REAL:0.059, MEM:4661.9M, EPOCH TIME: 1751572708.902446
[07/03 15:58:28   2096s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751572708.902710
[07/03 15:58:28   2096s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751572708.903001
[07/03 15:58:28   2096s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4661.9MB).
[07/03 15:58:28   2096s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.114, MEM:4661.9M, EPOCH TIME: 1751572708.914381
[07/03 15:58:29   2096s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:58:29   2096s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34156
[07/03 15:58:29   2096s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:35:01 mem=4661.9M
[07/03 15:58:29   2096s] ### Creating RouteCongInterface, started
[07/03 15:58:29   2097s] 
[07/03 15:58:29   2097s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 15:58:29   2097s] 
[07/03 15:58:29   2097s] #optDebug: {0, 1.000}
[07/03 15:58:29   2097s] ### Creating RouteCongInterface, finished
[07/03 15:58:29   2097s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:29   2097s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:29   2097s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:58:29   2097s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:58:29   2097s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:29   2097s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:29   2097s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:58:29   2097s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:58:30   2097s] *info: 71 io nets excluded
[07/03 15:58:30   2097s] *info: 2 clock nets excluded
[07/03 15:58:30   2097s] *info: 70 multi-driver nets excluded.
[07/03 15:58:30   2097s] *info: 18991 no-driver nets excluded.
[07/03 15:58:30   2097s] *info: 2 nets with fixed/cover wires excluded.
[07/03 15:58:30   2098s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4661.9M, EPOCH TIME: 1751572710.646287
[07/03 15:58:30   2098s] Found 0 hard placement blockage before merging.
[07/03 15:58:30   2098s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4661.9M, EPOCH TIME: 1751572710.647506
[07/03 15:58:31   2098s] ** GigaOpt Global Opt WNS Slack -0.232  TNS Slack -15.270 
[07/03 15:58:31   2098s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:58:31   2098s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 15:58:31   2098s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:58:31   2098s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4661.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:31   2098s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:31   2098s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:31   2098s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:31   2098s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:31   2099s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:31   2099s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:31   2099s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:31   2099s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:31   2099s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:32   2099s] |  -0.232| -15.270|   59.15%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:32   2099s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:32   2099s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:32   2099s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:32   2099s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:32   2099s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:32   2099s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:32   2099s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:32   2099s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:32   2099s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:32   2100s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:32   2100s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:32   2100s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:32   2100s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:32   2100s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:33   2101s] |  -0.232| -15.270|   59.15%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:33   2101s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:33   2101s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:33   2101s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:33   2101s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:33   2102s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:33   2102s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:33   2102s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:33   2102s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:33   2102s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:33   2102s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:33   2102s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:33   2102s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:33   2102s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:33   2102s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:34   2102s] |  -0.232| -15.270|   59.15%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:34   2102s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:34   2102s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:34   2102s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:34   2102s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:34   2102s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:34   2102s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:34   2102s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:34   2102s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:34   2102s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:34   2103s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:34   2103s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:34   2103s] |  -0.232| -15.270|   59.15%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:34   2103s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:35   2104s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].
[07/03 15:58:35   2104s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
[07/03 15:58:35   2104s] Dumping Information for Job ...
[07/03 15:58:35   2104s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

[07/03 15:58:35   2104s] Dumping Information for Job ...
[07/03 15:58:35   2104s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].

[07/03 15:58:35   2104s] |  -0.201| -15.505|   59.15%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:35   2104s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 15:58:35   2104s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:35   2104s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:35   2104s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:36   2105s] |  -0.201| -15.505|   59.15%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:36   2105s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 15:58:36   2105s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:36   2105s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:36   2105s] |        |        |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:36   2105s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:58:36   2105s] 
[07/03 15:58:36   2105s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:06.9 real=0:00:05.0 mem=4677.9M) ***
[07/03 15:58:36   2105s] 
[07/03 15:58:36   2105s] *** Finish post-CTS Setup Fixing (cpu=0:00:06.9 real=0:00:05.0 mem=4677.9M) ***
[07/03 15:58:36   2105s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:58:36   2105s] Bottom Preferred Layer:
[07/03 15:58:36   2105s] +---------------+------------+----------+
[07/03 15:58:36   2105s] |     Layer     |    CLK     |   Rule   |
[07/03 15:58:36   2105s] +---------------+------------+----------+
[07/03 15:58:36   2105s] | Metal3 (z=3)  |          1 | default  |
[07/03 15:58:36   2105s] +---------------+------------+----------+
[07/03 15:58:36   2105s] Via Pillar Rule:
[07/03 15:58:36   2105s]     None
[07/03 15:58:36   2105s] Finished writing unified metrics of routing constraints.
[07/03 15:58:36   2105s] ** GigaOpt Global Opt End WNS Slack -0.201  TNS Slack -15.505 
[07/03 15:58:36   2105s] Total-nets :: 34206, Stn-nets :: 64, ratio :: 0.187102 %, Total-len 1.2658e+06, Stn-len 0
[07/03 15:58:36   2105s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34156
[07/03 15:58:36   2105s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751572716.951994
[07/03 15:58:36   2105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:58:36   2105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:37   2106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:37   2106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:37   2106s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.224, REAL:0.155, MEM:4661.9M, EPOCH TIME: 1751572717.106652
[07/03 15:58:37   2106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.16
[07/03 15:58:37   2106s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:10.9/0:00:09.5 (1.1), totSession cpu/real = 0:35:10.2/0:40:26.0 (0.9), mem = 4661.9M
[07/03 15:58:37   2106s] 
[07/03 15:58:37   2106s] =============================================================================================
[07/03 15:58:37   2106s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           23.14-s088_1
[07/03 15:58:37   2106s] =============================================================================================
[07/03 15:58:37   2106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:58:37   2106s] ---------------------------------------------------------------------------------------------
[07/03 15:58:37   2106s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.2
[07/03 15:58:37   2106s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   9.1 % )     0:00:00.9 /  0:00:00.8    1.0
[07/03 15:58:37   2106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:37   2106s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.0 % )     0:00:00.4 /  0:00:00.5    1.3
[07/03 15:58:37   2106s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    0.9
[07/03 15:58:37   2106s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.1
[07/03 15:58:37   2106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:37   2106s] [ BottleneckAnalyzerInit ]      5   0:00:02.6  (  26.9 % )     0:00:02.6 /  0:00:03.9    1.5
[07/03 15:58:37   2106s] [ TransformInit          ]      1   0:00:01.2  (  12.2 % )     0:00:01.2 /  0:00:01.1    0.9
[07/03 15:58:37   2106s] [ OptSingleIteration     ]     17   0:00:00.3  (   3.3 % )     0:00:02.2 /  0:00:02.4    1.1
[07/03 15:58:37   2106s] [ OptGetWeight           ]     17   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:37   2106s] [ OptEval                ]     17   0:00:00.8  (   7.9 % )     0:00:00.8 /  0:00:01.2    1.6
[07/03 15:58:37   2106s] [ OptCommit              ]     17   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.5
[07/03 15:58:37   2106s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.7
[07/03 15:58:37   2106s] [ IncrDelayCalc          ]      4   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.1    0.7
[07/03 15:58:37   2106s] [ SetupOptGetWorkingSet  ]     17   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    0.8
[07/03 15:58:37   2106s] [ SetupOptGetActiveNode  ]     17   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.8
[07/03 15:58:37   2106s] [ SetupOptSlackGraph     ]     17   0:00:00.4  (   4.4 % )     0:00:00.4 /  0:00:00.3    0.7
[07/03 15:58:37   2106s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 15:58:37   2106s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 15:58:37   2106s] [ MISC                   ]          0:00:01.6  (  17.3 % )     0:00:01.6 /  0:00:01.5    0.9
[07/03 15:58:37   2106s] ---------------------------------------------------------------------------------------------
[07/03 15:58:37   2106s]  GlobalOpt #1 TOTAL                 0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:10.9    1.1
[07/03 15:58:37   2106s] ---------------------------------------------------------------------------------------------
[07/03 15:58:37   2106s] End: GigaOpt Global Optimization
[07/03 15:58:37   2106s] Begin: Collecting metrics
[07/03 15:58:37   2106s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.232 |           |      -15 |       59.15 | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.201 |           |      -16 |       59.15 | 0:00:10  |        4662 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:58:37   2106s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1612.9M, current mem=1612.9M)

[07/03 15:58:37   2106s] End: Collecting metrics
[07/03 15:58:37   2106s] *** Timing NOT met, worst failing slack is -0.201
[07/03 15:58:37   2106s] *** Check timing (0:00:00.1)
[07/03 15:58:37   2106s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 15:58:37   2106s] Deleting Lib Analyzer.
[07/03 15:58:37   2106s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[07/03 15:58:37   2106s] Info: 71 io nets excluded
[07/03 15:58:37   2106s] Info: 2 nets with fixed/cover wires excluded.
[07/03 15:58:37   2106s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:58:37   2106s] ### Creating LA Mngr. totSessionCpu=0:35:11 mem=4661.9M
[07/03 15:58:37   2106s] ### Creating LA Mngr, finished. totSessionCpu=0:35:11 mem=4661.9M
[07/03 15:58:37   2106s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/03 15:58:37   2106s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572717.941207
[07/03 15:58:37   2106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:37   2106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:38   2106s] 
[07/03 15:58:38   2106s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:38   2106s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:38   2106s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.098, REAL:0.098, MEM:4661.9M, EPOCH TIME: 1751572718.039490
[07/03 15:58:38   2107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:38   2107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:38   2107s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572718.145144
[07/03 15:58:38   2107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:38   2107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:38   2107s] 
[07/03 15:58:38   2107s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:38   2107s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:38   2107s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.048, REAL:0.048, MEM:4661.9M, EPOCH TIME: 1751572718.193301
[07/03 15:58:38   2107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:38   2107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:38   2107s] [oiPhyDebug] optDemand 1998911318400.00, spDemand 645311318400.00.
[07/03 15:58:38   2107s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34156
[07/03 15:58:38   2107s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 15:58:38   2107s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:35:11 mem=4661.9M
[07/03 15:58:38   2107s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572718.222367
[07/03 15:58:38   2107s] Processing tracks to init pin-track alignment.
[07/03 15:58:38   2107s] z: 1, totalTracks: 1
[07/03 15:58:38   2107s] z: 3, totalTracks: 1
[07/03 15:58:38   2107s] z: 5, totalTracks: 1
[07/03 15:58:38   2107s] z: 7, totalTracks: 1
[07/03 15:58:38   2107s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:58:38   2107s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751572718.275532
[07/03 15:58:38   2107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:38   2107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:38   2107s] 
[07/03 15:58:38   2107s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:38   2107s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:38   2107s] 
[07/03 15:58:38   2107s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 15:58:38   2107s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.050, REAL:0.049, MEM:4661.9M, EPOCH TIME: 1751572718.325028
[07/03 15:58:38   2107s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751572718.325253
[07/03 15:58:38   2107s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751572718.325564
[07/03 15:58:38   2107s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4661.9MB).
[07/03 15:58:38   2107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.121, MEM:4661.9M, EPOCH TIME: 1751572718.343819
[07/03 15:58:38   2107s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:58:38   2107s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34156
[07/03 15:58:38   2107s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:35:12 mem=4677.9M
[07/03 15:58:38   2107s] Begin: Area Reclaim Optimization
[07/03 15:58:38   2107s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:35:11.7/0:40:27.5 (0.9), mem = 4677.9M
[07/03 15:58:38   2107s] 
[07/03 15:58:38   2107s] Creating Lib Analyzer ...
[07/03 15:58:38   2107s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:58:38   2107s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:58:38   2107s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:58:38   2107s] 
[07/03 15:58:38   2107s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:58:39   2108s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:35:12 mem=4677.9M
[07/03 15:58:39   2108s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:35:12 mem=4677.9M
[07/03 15:58:39   2108s] Creating Lib Analyzer, finished. 
[07/03 15:58:39   2108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.17
[07/03 15:58:39   2108s] 
[07/03 15:58:39   2108s] Active Setup views: WORST_CASE 
[07/03 15:58:39   2108s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34156
[07/03 15:58:39   2108s] ### Creating RouteCongInterface, started
[07/03 15:58:39   2108s] 
[07/03 15:58:39   2108s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 15:58:39   2108s] 
[07/03 15:58:39   2108s] #optDebug: {0, 1.000}
[07/03 15:58:39   2108s] ### Creating RouteCongInterface, finished
[07/03 15:58:39   2108s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:39   2108s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:39   2108s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:58:39   2108s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:58:39   2108s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:39   2108s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:39   2108s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:58:39   2108s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:58:39   2108s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4677.9M, EPOCH TIME: 1751572719.787767
[07/03 15:58:39   2108s] Found 0 hard placement blockage before merging.
[07/03 15:58:39   2108s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4677.9M, EPOCH TIME: 1751572719.789195
[07/03 15:58:40   2109s] Reclaim Optimization WNS Slack -0.201  TNS Slack -15.505 Density 59.15
[07/03 15:58:40   2109s] +---------+---------+--------+--------+------------+--------+
[07/03 15:58:40   2109s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/03 15:58:40   2109s] +---------+---------+--------+--------+------------+--------+
[07/03 15:58:40   2109s] |   59.15%|        -|  -0.201| -15.505|   0:00:00.0| 4677.9M|
[07/03 15:58:43   2114s] |   59.15%|        1|  -0.201| -15.505|   0:00:03.0| 4697.9M|
[07/03 15:58:44   2115s] |   59.15%|        1|  -0.201| -15.505|   0:00:01.0| 4697.9M|
[07/03 15:58:44   2117s] |   59.15%|        1|  -0.201| -15.505|   0:00:00.0| 4697.9M|
[07/03 15:58:45   2118s] |   59.15%|        1|  -0.201| -15.505|   0:00:01.0| 4697.9M|
[07/03 15:58:46   2119s] |   59.15%|        1|  -0.201| -15.505|   0:00:01.0| 4697.9M|
[07/03 15:58:46   2119s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 15:58:46   2119s] |   59.15%|        0|  -0.201| -15.505|   0:00:00.0| 4697.9M|
[07/03 15:58:47   2121s] |   59.15%|        1|  -0.201| -15.472|   0:00:01.0| 4697.9M|
[07/03 15:58:48   2122s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
[07/03 15:58:48   2122s] Dumping Information for Job ...
[07/03 15:58:48   2122s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

[07/03 15:58:49   2123s] |   59.14%|       11|  -0.201| -15.350|   0:00:02.0| 4697.9M|
[07/03 15:58:49   2123s] |   59.14%|        0|  -0.201| -15.350|   0:00:00.0| 4697.9M|
[07/03 15:58:49   2123s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 15:58:49   2124s] |   59.14%|        0|  -0.201| -15.350|   0:00:00.0| 4697.9M|
[07/03 15:58:50   2124s] +---------+---------+--------+--------+------------+--------+
[07/03 15:58:50   2124s] Reclaim Optimization End WNS Slack -0.201  TNS Slack -15.350 Density 59.14
[07/03 15:58:50   2124s] 
[07/03 15:58:50   2124s] ** Summary: Restruct = 5 Buffer Deletion = 1 Declone = 0 Resize = 11 **
[07/03 15:58:50   2124s] --------------------------------------------------------------
[07/03 15:58:50   2124s] |                                   | Total     | Sequential |
[07/03 15:58:50   2124s] --------------------------------------------------------------
[07/03 15:58:50   2124s] | Num insts resized                 |      11  |       0    |
[07/03 15:58:50   2124s] | Num insts undone                  |       0  |       0    |
[07/03 15:58:50   2124s] | Num insts Downsized               |      11  |       0    |
[07/03 15:58:50   2124s] | Num insts Samesized               |       0  |       0    |
[07/03 15:58:50   2124s] | Num insts Upsized                 |       0  |       0    |
[07/03 15:58:50   2124s] | Num multiple commits+uncommits    |       0  |       -    |
[07/03 15:58:50   2124s] --------------------------------------------------------------
[07/03 15:58:50   2124s] Bottom Preferred Layer:
[07/03 15:58:50   2124s] +---------------+------------+----------+
[07/03 15:58:50   2124s] |     Layer     |    CLK     |   Rule   |
[07/03 15:58:50   2124s] +---------------+------------+----------+
[07/03 15:58:50   2124s] | Metal3 (z=3)  |          1 | default  |
[07/03 15:58:50   2124s] +---------------+------------+----------+
[07/03 15:58:50   2124s] Via Pillar Rule:
[07/03 15:58:50   2124s]     None
[07/03 15:58:50   2124s] Finished writing unified metrics of routing constraints.
[07/03 15:58:50   2124s] 
[07/03 15:58:50   2124s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/03 15:58:50   2124s] End: Core Area Reclaim Optimization (cpu = 0:00:16.6) (real = 0:00:12.0) **
[07/03 15:58:50   2124s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:58:50   2124s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34155
[07/03 15:58:50   2124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.17
[07/03 15:58:50   2124s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:16.6/0:00:11.5 (1.4), totSession cpu/real = 0:35:28.3/0:40:39.0 (0.9), mem = 4697.9M
[07/03 15:58:50   2124s] 
[07/03 15:58:50   2124s] =============================================================================================
[07/03 15:58:50   2124s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             23.14-s088_1
[07/03 15:58:50   2124s] =============================================================================================
[07/03 15:58:50   2124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:58:50   2124s] ---------------------------------------------------------------------------------------------
[07/03 15:58:50   2124s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 15:58:50   2124s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   6.5 % )     0:00:00.7 /  0:00:00.7    1.0
[07/03 15:58:50   2124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:50   2124s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:58:50   2124s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.1
[07/03 15:58:50   2124s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:58:50   2124s] [ OptimizationStep       ]      1   0:00:02.7  (  23.4 % )     0:00:10.0 /  0:00:15.0    1.5
[07/03 15:58:50   2124s] [ OptSingleIteration     ]     10   0:00:00.4  (   3.5 % )     0:00:07.3 /  0:00:12.6    1.7
[07/03 15:58:50   2124s] [ OptGetWeight           ]    129   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[07/03 15:58:50   2124s] [ OptEval                ]    129   0:00:06.1  (  53.2 % )     0:00:06.1 /  0:00:11.2    1.8
[07/03 15:58:50   2124s] [ OptCommit              ]    129   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.0    0.2
[07/03 15:58:50   2124s] [ PostCommitDelayUpdate  ]    129   0:00:00.1  (   0.4 % )     0:00:00.5 /  0:00:00.7    1.4
[07/03 15:58:50   2124s] [ IncrDelayCalc          ]     33   0:00:00.5  (   4.1 % )     0:00:00.5 /  0:00:00.7    1.4
[07/03 15:58:50   2124s] [ IncrTimingUpdate       ]     11   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 15:58:50   2124s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.1
[07/03 15:58:50   2124s] ---------------------------------------------------------------------------------------------
[07/03 15:58:50   2124s]  AreaOpt #1 TOTAL                   0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:16.6    1.4
[07/03 15:58:50   2124s] ---------------------------------------------------------------------------------------------
[07/03 15:58:50   2124s] Executing incremental physical updates
[07/03 15:58:50   2124s] Executing incremental physical updates
[07/03 15:58:50   2124s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 15:58:50   2124s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751572730.124523
[07/03 15:58:50   2124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 15:58:50   2124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:50   2124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:50   2124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:50   2124s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.261, REAL:0.231, MEM:4681.9M, EPOCH TIME: 1751572730.355416
[07/03 15:58:50   2124s] End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:12, mem=4681.88M, totSessionCpu=0:35:29).
[07/03 15:58:50   2124s] Begin: Collecting metrics
[07/03 15:58:50   2124s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.232 |           |      -15 |       59.15 | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.201 |           |      -16 |       59.15 | 0:00:10  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.201 |         0 |      -15 |       59.14 | 0:00:13  |        4682 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:58:50   2124s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1653.9M, current mem=1638.4M)

[07/03 15:58:50   2124s] End: Collecting metrics
[07/03 15:58:51   2126s] Deleting Lib Analyzer.
[07/03 15:58:51   2126s] Begin: GigaOpt Optimization in WNS mode
[07/03 15:58:51   2126s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 2 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[07/03 15:58:52   2126s] Info: 71 io nets excluded
[07/03 15:58:52   2126s] Info: 2 nets with fixed/cover wires excluded.
[07/03 15:58:52   2126s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:58:52   2126s] *** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:35:30.4/0:40:41.1 (0.9), mem = 4681.9M
[07/03 15:58:52   2126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.18
[07/03 15:58:52   2126s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:58:52   2126s] 
[07/03 15:58:52   2126s] Creating Lib Analyzer ...
[07/03 15:58:52   2126s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:58:52   2126s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:58:52   2126s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:58:52   2126s] 
[07/03 15:58:52   2126s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:58:53   2127s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:35:31 mem=4681.9M
[07/03 15:58:53   2127s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:35:31 mem=4681.9M
[07/03 15:58:53   2127s] Creating Lib Analyzer, finished. 
[07/03 15:58:53   2127s] 
[07/03 15:58:53   2127s] Active Setup views: WORST_CASE 
[07/03 15:58:53   2127s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751572733.365239
[07/03 15:58:53   2127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:53   2127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:53   2127s] 
[07/03 15:58:53   2127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:53   2127s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:53   2127s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.056, REAL:0.056, MEM:4681.9M, EPOCH TIME: 1751572733.421555
[07/03 15:58:53   2127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:53   2127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:53   2127s] [oiPhyDebug] optDemand 1998826041600.00, spDemand 645226041600.00.
[07/03 15:58:53   2127s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 15:58:53   2127s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[07/03 15:58:53   2127s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:35:32 mem=4681.9M
[07/03 15:58:53   2127s] OPERPROF: Starting DPlace-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751572733.451519
[07/03 15:58:53   2127s] Processing tracks to init pin-track alignment.
[07/03 15:58:53   2127s] z: 1, totalTracks: 1
[07/03 15:58:53   2127s] z: 3, totalTracks: 1
[07/03 15:58:53   2127s] z: 5, totalTracks: 1
[07/03 15:58:53   2127s] z: 7, totalTracks: 1
[07/03 15:58:53   2127s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:58:53   2127s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4681.9M, EPOCH TIME: 1751572733.501433
[07/03 15:58:53   2127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:53   2127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:53   2127s] 
[07/03 15:58:53   2127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:53   2127s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:53   2127s] 
[07/03 15:58:53   2127s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 15:58:53   2127s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.047, REAL:0.046, MEM:4681.9M, EPOCH TIME: 1751572733.547498
[07/03 15:58:53   2127s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4681.9M, EPOCH TIME: 1751572733.547857
[07/03 15:58:53   2127s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4681.9M, EPOCH TIME: 1751572733.548333
[07/03 15:58:53   2127s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4681.9MB).
[07/03 15:58:53   2127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.109, MEM:4681.9M, EPOCH TIME: 1751572733.560273
[07/03 15:58:53   2127s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:58:53   2128s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 15:58:53   2128s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:35:32 mem=4681.9M
[07/03 15:58:53   2128s] ### Creating RouteCongInterface, started
[07/03 15:58:54   2128s] 
[07/03 15:58:54   2128s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.8500} {6, 0.024, 0.8500} {7, 0.024, 0.8500} 
[07/03 15:58:54   2128s] 
[07/03 15:58:54   2128s] #optDebug: {0, 1.000}
[07/03 15:58:54   2128s] ### Creating RouteCongInterface, finished
[07/03 15:58:54   2128s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:54   2128s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:54   2128s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:58:54   2128s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:58:54   2128s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:54   2128s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:58:54   2128s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:58:54   2128s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:58:54   2128s] *info: 71 io nets excluded
[07/03 15:58:54   2128s] *info: 2 clock nets excluded
[07/03 15:58:54   2129s] *info: 70 multi-driver nets excluded.
[07/03 15:58:54   2129s] *info: 18991 no-driver nets excluded.
[07/03 15:58:54   2129s] *info: 2 nets with fixed/cover wires excluded.
[07/03 15:58:55   2129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6317.5
[07/03 15:58:55   2129s] PathGroup :  reg2reg  TargetSlack : 0.0256 
[07/03 15:58:55   2129s] ** GigaOpt Optimizer WNS Slack -0.201 TNS Slack -15.350 Density 59.14
[07/03 15:58:55   2129s] Optimizer WNS Pass 0
[07/03 15:58:55   2129s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.201|-15.350|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.201|-15.350|
+----------+------+-------+

[07/03 15:58:55   2129s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.201ns TNS -15.350ns; Real time 0:07:30
[07/03 15:58:55   2129s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4681.9M, EPOCH TIME: 1751572735.704870
[07/03 15:58:55   2129s] Found 0 hard placement blockage before merging.
[07/03 15:58:55   2129s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4681.9M, EPOCH TIME: 1751572735.705744
[07/03 15:58:55   2129s] Active Path Group: default 
[07/03 15:58:55   2129s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:58:55   2129s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 15:58:55   2129s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:58:55   2129s] |  -0.201|   -0.201| -15.350|  -15.350|   59.14%|   0:00:00.0| 4681.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:55   2129s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 15:58:55   2129s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:55   2129s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:55   2129s] |        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:56   2130s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].
[07/03 15:58:56   2130s] Dumping Information for Job ...
[07/03 15:58:56   2130s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].

**ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
[07/03 15:58:57   2132s] Dumping Information for Job ...
[07/03 15:58:57   2132s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

[07/03 15:58:57   2132s] Starting generalSmallTnsOpt
[07/03 15:58:57   2132s] Ending generalSmallTnsOpt End
[07/03 15:58:57   2132s] |  -0.193|   -0.193| -15.652|  -15.652|   59.15%|   0:00:02.0| 4681.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:58:57   2132s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 15:58:57   2132s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:58:57   2132s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:58:57   2132s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:58:57   2132s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:58:57   2132s] 
[07/03 15:58:57   2132s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=4681.9M) ***
[07/03 15:58:57   2132s] 
[07/03 15:58:57   2132s] *** Finished Optimize Step Cumulative (cpu=0:00:02.8 real=0:00:02.0 mem=4681.9M) ***
[07/03 15:58:57   2132s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:58:57   2132s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.193|-15.652|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.193|-15.652|
+----------+------+-------+

[07/03 15:58:57   2132s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.193ns TNS -15.652ns; Real time 0:07:32
[07/03 15:58:58   2132s] ** GigaOpt Optimizer WNS Slack -0.193 TNS Slack -15.652 Density 59.15
[07/03 15:58:58   2132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6317.4
[07/03 15:58:58   2132s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4713.9M, EPOCH TIME: 1751572738.154274
[07/03 15:58:58   2132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 15:58:58   2133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:58   2133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:58   2133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:58   2133s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.268, REAL:0.196, MEM:4713.9M, EPOCH TIME: 1751572738.350419
[07/03 15:58:58   2133s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4713.9M, EPOCH TIME: 1751572738.362108
[07/03 15:58:58   2133s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4713.9M, EPOCH TIME: 1751572738.362534
[07/03 15:58:58   2133s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4713.9M, EPOCH TIME: 1751572738.414482
[07/03 15:58:58   2133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:58   2133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:58   2133s] 
[07/03 15:58:58   2133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:58   2133s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:58   2133s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.057, REAL:0.057, MEM:4713.9M, EPOCH TIME: 1751572738.471633
[07/03 15:58:58   2133s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4713.9M, EPOCH TIME: 1751572738.471896
[07/03 15:58:58   2133s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4713.9M, EPOCH TIME: 1751572738.472371
[07/03 15:58:58   2133s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.135, REAL:0.137, MEM:4713.9M, EPOCH TIME: 1751572738.499923
[07/03 15:58:58   2133s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.135, REAL:0.138, MEM:4713.9M, EPOCH TIME: 1751572738.500061
[07/03 15:58:58   2133s] TDRefine: refinePlace mode is spiral
[07/03 15:58:58   2133s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:58:58   2133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.8
[07/03 15:58:58   2133s] OPERPROF: Starting Refine-Place at level 1, MEM:4713.9M, EPOCH TIME: 1751572738.506397
[07/03 15:58:58   2133s] *** Starting refinePlace (0:35:37 mem=4713.9M) ***
[07/03 15:58:58   2133s] Total net bbox length = 9.099e+05 (4.467e+05 4.632e+05) (ext = 6.709e+04)
[07/03 15:58:58   2133s] 
[07/03 15:58:58   2133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:58:58   2133s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:58:58   2133s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:58:58   2133s] Set min layer with default ( 2 )
[07/03 15:58:58   2133s] Set max layer with default ( 127 )
[07/03 15:58:58   2133s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:58:58   2133s] Min route layer (adjusted) = 2
[07/03 15:58:58   2133s] Max route layer (adjusted) = 7
[07/03 15:58:58   2133s] Set min layer with default ( 2 )
[07/03 15:58:58   2133s] Set max layer with default ( 127 )
[07/03 15:58:58   2133s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:58:58   2133s] Min route layer (adjusted) = 2
[07/03 15:58:58   2133s] Max route layer (adjusted) = 7
[07/03 15:58:58   2133s] 
[07/03 15:58:58   2133s] Starting Small incrNP...
[07/03 15:58:58   2133s] User Input Parameters:
[07/03 15:58:58   2133s] - Congestion Driven    : Off
[07/03 15:58:58   2133s] - Timing Driven        : Off
[07/03 15:58:58   2133s] - Area-Violation Based : Off
[07/03 15:58:58   2133s] - Start Rollback Level : -5
[07/03 15:58:58   2133s] - Legalized            : On
[07/03 15:58:58   2133s] - Window Based         : Off
[07/03 15:58:58   2133s] - eDen incr mode       : Off
[07/03 15:58:58   2133s] - Small incr mode      : On
[07/03 15:58:58   2133s] 
[07/03 15:58:58   2133s] default core: bins with density > 0.750 = 47.89 % ( 375 / 783 )
[07/03 15:58:58   2133s] Density distribution unevenness ratio = 20.534%
[07/03 15:58:58   2133s] Density distribution unevenness ratio (U70) = 7.652%
[07/03 15:58:58   2133s] Density distribution unevenness ratio (U80) = 0.125%
[07/03 15:58:58   2133s] Density distribution unevenness ratio (U90) = 0.000%
[07/03 15:58:58   2133s] cost 0.827848, thresh 1.000000
[07/03 15:58:58   2133s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4713.9M)
[07/03 15:58:58   2133s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:58:58   2133s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4713.9M, EPOCH TIME: 1751572738.796039
[07/03 15:58:58   2133s] Starting refinePlace ...
[07/03 15:58:58   2133s] Set min layer with default ( 2 )
[07/03 15:58:58   2133s] Set max layer with default ( 127 )
[07/03 15:58:58   2133s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:58:58   2133s] Min route layer (adjusted) = 2
[07/03 15:58:58   2133s] Max route layer (adjusted) = 7
[07/03 15:58:58   2133s] Rule aware DDP is turned off due to no Spiral.
[07/03 15:58:58   2133s] Rule aware DDP is turned off.
[07/03 15:58:58   2133s] Set min layer with default ( 2 )
[07/03 15:58:58   2133s] Set max layer with default ( 127 )
[07/03 15:58:58   2133s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:58:58   2133s] Min route layer (adjusted) = 2
[07/03 15:58:58   2133s] Max route layer (adjusted) = 7
[07/03 15:58:59   2134s] DDP initSite1 nrRow 287 nrJob 287
[07/03 15:58:59   2134s] DDP markSite nrRow 287 nrJob 287
[07/03 15:58:59   2134s]   Spread Effort: high, standalone mode, useDDP on.
[07/03 15:58:59   2134s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=4713.9MB) @(0:35:38 - 0:35:38).
[07/03 15:58:59   2134s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:58:59   2134s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:58:59   2134s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4713.9MB
[07/03 15:58:59   2134s] Statistics of distance of Instance movement in refine placement:
[07/03 15:58:59   2134s]   maximum (X+Y) =         0.00 um
[07/03 15:58:59   2134s]   mean    (X+Y) =         0.00 um
[07/03 15:58:59   2134s] Summary Report:
[07/03 15:58:59   2134s] Instances move: 0 (out of 34071 movable)
[07/03 15:58:59   2134s] Instances flipped: 0
[07/03 15:58:59   2134s] Mean displacement: 0.00 um
[07/03 15:58:59   2134s] Max displacement: 0.00 um 
[07/03 15:58:59   2134s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:58:59   2134s] Total instances moved : 0
[07/03 15:58:59   2134s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.402, REAL:0.450, MEM:4713.9M, EPOCH TIME: 1751572739.246391
[07/03 15:58:59   2134s] Total net bbox length = 9.099e+05 (4.467e+05 4.632e+05) (ext = 6.709e+04)
[07/03 15:58:59   2134s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4713.9MB
[07/03 15:58:59   2134s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=4713.9MB) @(0:35:37 - 0:35:38).
[07/03 15:58:59   2134s] *** Finished refinePlace (0:35:38 mem=4713.9M) ***
[07/03 15:58:59   2134s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.8
[07/03 15:58:59   2134s] OPERPROF: Finished Refine-Place at level 1, CPU:0.762, REAL:0.837, MEM:4713.9M, EPOCH TIME: 1751572739.343785
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/03 15:58:59   2134s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:58:59   2134s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4713.9M, EPOCH TIME: 1751572739.811467
[07/03 15:58:59   2134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:59   2134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:59   2134s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:59   2134s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:58:59   2134s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.147, REAL:0.088, MEM:4713.9M, EPOCH TIME: 1751572739.899031
[07/03 15:58:59   2134s] *** maximum move = 0.00 um ***
[07/03 15:58:59   2134s] *** Finished re-routing un-routed nets (4713.9M) ***
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
[07/03 15:58:59   2134s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
[07/03 15:59:00   2135s] OPERPROF: Starting DPlace-Init at level 1, MEM:4713.9M, EPOCH TIME: 1751572740.284722
[07/03 15:59:00   2135s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4713.9M, EPOCH TIME: 1751572740.356270
[07/03 15:59:00   2135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:00   2135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:00   2135s] 
[07/03 15:59:00   2135s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:00   2135s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:00   2135s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.059, REAL:0.058, MEM:4713.9M, EPOCH TIME: 1751572740.414606
[07/03 15:59:00   2135s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4713.9M, EPOCH TIME: 1751572740.414777
[07/03 15:59:00   2135s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4713.9M, EPOCH TIME: 1751572740.415144
[07/03 15:59:00   2135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.139, REAL:0.144, MEM:4713.9M, EPOCH TIME: 1751572740.428635
[07/03 15:59:00   2135s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:59:00   2135s] 
[07/03 15:59:00   2135s] *** Finish Physical Update (cpu=0:00:02.7 real=0:00:02.0 mem=4713.9M) ***
[07/03 15:59:00   2135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6317.4
[07/03 15:59:00   2135s] ** GigaOpt Optimizer WNS Slack -0.193 TNS Slack -15.652 Density 59.15
[07/03 15:59:01   2136s] Optimizer WNS Pass 1
[07/03 15:59:01   2136s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.193|-15.652|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.193|-15.652|
+----------+------+-------+

[07/03 15:59:01   2136s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.193ns TNS -15.652ns; Real time 0:07:36
[07/03 15:59:01   2136s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4713.9M, EPOCH TIME: 1751572741.339117
[07/03 15:59:01   2136s] Found 0 hard placement blockage before merging.
[07/03 15:59:01   2136s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.002, REAL:0.002, MEM:4713.9M, EPOCH TIME: 1751572741.340967
[07/03 15:59:01   2136s] Active Path Group: default 
[07/03 15:59:01   2136s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:59:01   2136s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 15:59:01   2136s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:59:01   2136s] |  -0.193|   -0.193| -15.652|  -15.652|   59.15%|   0:00:00.0| 4713.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:59:01   2136s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 15:59:01   2136s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:59:01   2136s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:59:01   2136s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:59:02   2138s] Starting generalSmallTnsOpt
[07/03 15:59:02   2138s] Ending generalSmallTnsOpt End
[07/03 15:59:02   2138s] |  -0.193|   -0.193| -15.652|  -15.652|   59.15%|   0:00:01.0| 4713.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:59:02   2138s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 15:59:02   2138s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:59:02   2138s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:59:02   2138s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:59:02   2138s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:59:02   2138s] 
[07/03 15:59:02   2138s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:01.0 mem=4713.9M) ***
[07/03 15:59:02   2138s] 
[07/03 15:59:02   2138s] *** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:01.0 mem=4713.9M) ***
[07/03 15:59:02   2138s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:59:02   2138s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.193|-15.652|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.193|-15.652|
+----------+------+-------+

[07/03 15:59:03   2138s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.193ns TNS -15.652ns; Real time 0:07:38
[07/03 15:59:03   2138s] ** GigaOpt Optimizer WNS Slack -0.193 TNS Slack -15.652 Density 59.15
[07/03 15:59:03   2138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6317.5
[07/03 15:59:03   2138s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4713.9M, EPOCH TIME: 1751572743.292044
[07/03 15:59:03   2138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 15:59:03   2138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:03   2139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:03   2139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:03   2139s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.179, REAL:0.136, MEM:4713.9M, EPOCH TIME: 1751572743.427617
[07/03 15:59:03   2139s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4713.9M, EPOCH TIME: 1751572743.442294
[07/03 15:59:03   2139s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4713.9M, EPOCH TIME: 1751572743.442964
[07/03 15:59:03   2139s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4713.9M, EPOCH TIME: 1751572743.516595
[07/03 15:59:03   2139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:03   2139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:03   2139s] 
[07/03 15:59:03   2139s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:03   2139s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:03   2139s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.075, REAL:0.075, MEM:4713.9M, EPOCH TIME: 1751572743.591254
[07/03 15:59:03   2139s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4713.9M, EPOCH TIME: 1751572743.591399
[07/03 15:59:03   2139s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4713.9M, EPOCH TIME: 1751572743.591605
[07/03 15:59:03   2139s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.173, REAL:0.176, MEM:4713.9M, EPOCH TIME: 1751572743.619428
[07/03 15:59:03   2139s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.173, REAL:0.178, MEM:4713.9M, EPOCH TIME: 1751572743.619812
[07/03 15:59:03   2139s] TDRefine: refinePlace mode is spiral
[07/03 15:59:03   2139s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:59:03   2139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.9
[07/03 15:59:03   2139s] OPERPROF: Starting Refine-Place at level 1, MEM:4713.9M, EPOCH TIME: 1751572743.627588
[07/03 15:59:03   2139s] *** Starting refinePlace (0:35:43 mem=4713.9M) ***
[07/03 15:59:03   2139s] Total net bbox length = 9.099e+05 (4.467e+05 4.632e+05) (ext = 6.709e+04)
[07/03 15:59:03   2139s] 
[07/03 15:59:03   2139s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:03   2139s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:03   2139s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:59:03   2139s] Set min layer with default ( 2 )
[07/03 15:59:03   2139s] Set max layer with default ( 127 )
[07/03 15:59:03   2139s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:03   2139s] Min route layer (adjusted) = 2
[07/03 15:59:03   2139s] Max route layer (adjusted) = 7
[07/03 15:59:03   2139s] Set min layer with default ( 2 )
[07/03 15:59:03   2139s] Set max layer with default ( 127 )
[07/03 15:59:03   2139s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:03   2139s] Min route layer (adjusted) = 2
[07/03 15:59:03   2139s] Max route layer (adjusted) = 7
[07/03 15:59:03   2139s] 
[07/03 15:59:03   2139s] Starting Small incrNP...
[07/03 15:59:03   2139s] User Input Parameters:
[07/03 15:59:03   2139s] - Congestion Driven    : Off
[07/03 15:59:03   2139s] - Timing Driven        : Off
[07/03 15:59:03   2139s] - Area-Violation Based : Off
[07/03 15:59:03   2139s] - Start Rollback Level : -5
[07/03 15:59:03   2139s] - Legalized            : On
[07/03 15:59:03   2139s] - Window Based         : Off
[07/03 15:59:03   2139s] - eDen incr mode       : Off
[07/03 15:59:03   2139s] - Small incr mode      : On
[07/03 15:59:03   2139s] 
[07/03 15:59:03   2139s] default core: bins with density > 0.750 = 47.89 % ( 375 / 783 )
[07/03 15:59:03   2139s] Density distribution unevenness ratio = 20.534%
[07/03 15:59:03   2139s] Density distribution unevenness ratio (U70) = 7.652%
[07/03 15:59:03   2139s] Density distribution unevenness ratio (U80) = 0.125%
[07/03 15:59:03   2139s] Density distribution unevenness ratio (U90) = 0.000%
[07/03 15:59:03   2139s] cost 0.827848, thresh 1.000000
[07/03 15:59:03   2139s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4713.9M)
[07/03 15:59:03   2139s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:59:03   2139s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4713.9M, EPOCH TIME: 1751572743.922397
[07/03 15:59:03   2139s] Starting refinePlace ...
[07/03 15:59:03   2139s] Set min layer with default ( 2 )
[07/03 15:59:03   2139s] Set max layer with default ( 127 )
[07/03 15:59:03   2139s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:03   2139s] Min route layer (adjusted) = 2
[07/03 15:59:03   2139s] Max route layer (adjusted) = 7
[07/03 15:59:03   2139s] One DDP V2 for no tweak run.
[07/03 15:59:04   2139s] Set min layer with default ( 2 )
[07/03 15:59:04   2139s] Set max layer with default ( 127 )
[07/03 15:59:04   2139s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:04   2139s] Min route layer (adjusted) = 2
[07/03 15:59:04   2139s] Max route layer (adjusted) = 7
[07/03 15:59:04   2139s] DDP initSite1 nrRow 287 nrJob 287
[07/03 15:59:04   2139s] DDP markSite nrRow 287 nrJob 287
[07/03 15:59:04   2140s]   Spread Effort: high, standalone mode, useDDP on.
[07/03 15:59:04   2140s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=4713.9MB) @(0:35:44 - 0:35:44).
[07/03 15:59:04   2140s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:59:04   2140s] wireLenOptFixPriorityInst 5397 inst fixed
[07/03 15:59:04   2140s] 
[07/03 15:59:04   2140s]  === Spiral for Logical I: (movable: 34071) ===
[07/03 15:59:04   2140s] 
[07/03 15:59:04   2140s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 15:59:06   2143s] 
[07/03 15:59:06   2143s]  Legalizing fenced HInst  with 8 physical insts
[07/03 15:59:06   2143s] 
[07/03 15:59:06   2143s]  Info: 0 filler has been deleted!
[07/03 15:59:06   2143s] Move report: legalization moves 3 insts, mean move: 2.84 um, max move: 4.26 um spiral
[07/03 15:59:06   2143s] 	Max move on inst (grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sg13g2_inv_1_0_): (1215.08, 1355.30) --> (1215.56, 1351.52)
[07/03 15:59:06   2143s] [CPU] RefinePlace/Spiral (cpu=0:00:01.2, real=0:00:01.0)
[07/03 15:59:06   2143s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:59:06   2143s] [CPU] RefinePlace/Legalization (cpu=0:00:03.4, real=0:00:02.0, mem=4681.9MB) @(0:35:44 - 0:35:48).
[07/03 15:59:06   2143s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:59:06   2143s] Move report: Detail placement moves 3 insts, mean move: 2.84 um, max move: 4.26 um 
[07/03 15:59:06   2143s] 	Max move on inst (grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sg13g2_inv_1_0_): (1215.08, 1355.30) --> (1215.56, 1351.52)
[07/03 15:59:06   2143s] 	Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 4681.9MB
[07/03 15:59:06   2143s] Statistics of distance of Instance movement in refine placement:
[07/03 15:59:06   2143s]   maximum (X+Y) =         4.26 um
[07/03 15:59:06   2143s]   inst (grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sg13g2_inv_1_0_) with max move: (1215.08, 1355.3) -> (1215.56, 1351.52)
[07/03 15:59:06   2143s]   mean    (X+Y) =         2.84 um
[07/03 15:59:06   2143s] Summary Report:
[07/03 15:59:06   2143s] Instances move: 3 (out of 34071 movable)
[07/03 15:59:06   2143s] Instances flipped: 0
[07/03 15:59:06   2143s] Mean displacement: 2.84 um
[07/03 15:59:06   2143s] Max displacement: 4.26 um (Instance: grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sg13g2_inv_1_0_) (1215.08, 1355.3) -> (1215.56, 1351.52)
[07/03 15:59:06   2143s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/03 15:59:06   2143s] 	Violation at original loc: Overlapping with other instance
[07/03 15:59:06   2143s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:59:06   2143s] Total instances moved : 3
[07/03 15:59:06   2143s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:3.971, REAL:2.900, MEM:4681.9M, EPOCH TIME: 1751572746.822785
[07/03 15:59:06   2143s] Total net bbox length = 9.099e+05 (4.467e+05 4.632e+05) (ext = 6.709e+04)
[07/03 15:59:06   2143s] Runtime: CPU: 0:00:04.2 REAL: 0:00:03.0 MEM: 4681.9MB
[07/03 15:59:06   2143s] [CPU] RefinePlace/total (cpu=0:00:04.2, real=0:00:03.0, mem=4681.9MB) @(0:35:43 - 0:35:48).
[07/03 15:59:06   2143s] *** Finished refinePlace (0:35:48 mem=4681.9M) ***
[07/03 15:59:06   2143s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.9
[07/03 15:59:06   2143s] OPERPROF: Finished Refine-Place at level 1, CPU:4.325, REAL:3.301, MEM:4681.9M, EPOCH TIME: 1751572746.928451
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 4.26 um
RPlace-Summary:     Max move: inst grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/mux_fabric_out_1/sg13g2_inv_1_0_ cell sg13g2_inv_1 loc (1215.08, 1355.30) -> (1215.56, 1351.52)
RPlace-Summary:     Average move dist: 2.84
RPlace-Summary:     Number of inst moved: 3
RPlace-Summary:     Number of movable inst: 34071
[07/03 15:59:06   2143s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:59:07   2144s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751572747.387681
[07/03 15:59:07   2144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 15:59:07   2144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:07   2144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:07   2144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:07   2144s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.149, REAL:0.094, MEM:4697.9M, EPOCH TIME: 1751572747.481735
[07/03 15:59:07   2144s] *** maximum move = 4.26 um ***
[07/03 15:59:07   2144s] *** Finished re-routing un-routed nets (4697.9M) ***
[07/03 15:59:07   2144s] OPERPROF: Starting DPlace-Init at level 1, MEM:4697.9M, EPOCH TIME: 1751572747.515676
[07/03 15:59:07   2144s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4697.9M, EPOCH TIME: 1751572747.607040
[07/03 15:59:07   2144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:07   2144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:07   2144s] 
[07/03 15:59:07   2144s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:07   2144s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:07   2144s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.129, REAL:0.157, MEM:4697.9M, EPOCH TIME: 1751572747.763665
[07/03 15:59:07   2144s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4697.9M, EPOCH TIME: 1751572747.763874
[07/03 15:59:07   2144s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4697.9M, EPOCH TIME: 1751572747.764378
[07/03 15:59:07   2144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.233, REAL:0.285, MEM:4697.9M, EPOCH TIME: 1751572747.800833
[07/03 15:59:07   2144s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:59:08   2144s] 
[07/03 15:59:08   2144s] *** Finish Physical Update (cpu=0:00:06.0 real=0:00:05.0 mem=4697.9M) ***
[07/03 15:59:08   2144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6317.5
[07/03 15:59:08   2145s] ** GigaOpt Optimizer WNS Slack -0.193 TNS Slack -15.652 Density 59.15
[07/03 15:59:08   2145s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.193|-15.652|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.193|-15.652|
+----------+------+-------+

[07/03 15:59:08   2145s] Bottom Preferred Layer:
[07/03 15:59:08   2145s] +---------------+------------+----------+
[07/03 15:59:08   2145s] |     Layer     |    CLK     |   Rule   |
[07/03 15:59:08   2145s] +---------------+------------+----------+
[07/03 15:59:08   2145s] | Metal3 (z=3)  |          1 | default  |
[07/03 15:59:08   2145s] +---------------+------------+----------+
[07/03 15:59:08   2145s] Via Pillar Rule:
[07/03 15:59:08   2145s]     None
[07/03 15:59:08   2145s] Finished writing unified metrics of routing constraints.
[07/03 15:59:08   2145s] 
[07/03 15:59:08   2145s] *** Finish post-CTS Setup Fixing (cpu=0:00:16.3 real=0:00:13.0 mem=4697.9M) ***
[07/03 15:59:08   2145s] 
[07/03 15:59:08   2145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6317.5
[07/03 15:59:08   2145s] Total-nets :: 34205, Stn-nets :: 76, ratio :: 0.22219 %, Total-len 1.26854e+06, Stn-len 4537.94
[07/03 15:59:08   2145s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 15:59:08   2145s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751572748.849451
[07/03 15:59:08   2145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:08   2145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:08   2145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:08   2145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:08   2145s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.218, REAL:0.130, MEM:4681.9M, EPOCH TIME: 1751572748.979179
[07/03 15:59:08   2145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.18
[07/03 15:59:08   2145s] *** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:19.4/0:00:16.7 (1.2), totSession cpu/real = 0:35:49.9/0:40:57.8 (0.9), mem = 4681.9M
[07/03 15:59:08   2145s] 
[07/03 15:59:08   2145s] =============================================================================================
[07/03 15:59:08   2145s]  Step TAT Report : WnsOpt #1 / clock_opt_design #1                              23.14-s088_1
[07/03 15:59:08   2145s] =============================================================================================
[07/03 15:59:08   2145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:59:08   2145s] ---------------------------------------------------------------------------------------------
[07/03 15:59:08   2145s] [ SlackTraversorInit     ]      3   0:00:00.5  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[07/03 15:59:08   2145s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   5.4 % )     0:00:00.9 /  0:00:00.8    0.9
[07/03 15:59:08   2145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:59:08   2145s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.8 % )     0:00:00.4 /  0:00:00.6    1.3
[07/03 15:59:08   2145s] [ PlacerPlacementInit    ]      2   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    0.9
[07/03 15:59:08   2145s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.3    1.1
[07/03 15:59:08   2145s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:59:08   2145s] [ TransformInit          ]      1   0:00:01.0  (   6.1 % )     0:00:01.0 /  0:00:00.9    0.9
[07/03 15:59:08   2145s] [ OptimizationStep       ]      2   0:00:00.4  (   2.4 % )     0:00:03.3 /  0:00:05.0    1.5
[07/03 15:59:08   2145s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:59:08   2145s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.1 % )     0:00:02.9 /  0:00:04.7    1.6
[07/03 15:59:08   2145s] [ OptGetWeight           ]     12   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[07/03 15:59:08   2145s] [ OptEval                ]     12   0:00:02.3  (  14.0 % )     0:00:02.3 /  0:00:04.1    1.7
[07/03 15:59:08   2145s] [ OptCommit              ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:59:08   2145s] [ PostCommitDelayUpdate  ]     12   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:59:08   2145s] [ IncrDelayCalc          ]      7   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.1    0.9
[07/03 15:59:08   2145s] [ SetupOptGetWorkingSet  ]     32   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 15:59:08   2145s] [ SetupOptGetActiveNode  ]     32   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:59:08   2145s] [ SetupOptSlackGraph     ]     12   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/03 15:59:08   2145s] [ RefinePlace            ]      2   0:00:07.2  (  43.1 % )     0:00:07.5 /  0:00:08.7    1.2
[07/03 15:59:08   2145s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 15:59:08   2145s] [ TimingUpdate           ]      2   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.2    0.8
[07/03 15:59:08   2145s] [ IncrTimingUpdate       ]     17   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:59:08   2145s] [ MISC                   ]          0:00:02.3  (  13.7 % )     0:00:02.3 /  0:00:02.1    0.9
[07/03 15:59:08   2145s] ---------------------------------------------------------------------------------------------
[07/03 15:59:08   2145s]  WnsOpt #1 TOTAL                    0:00:16.7  ( 100.0 % )     0:00:16.7 /  0:00:19.4    1.2
[07/03 15:59:08   2145s] ---------------------------------------------------------------------------------------------
[07/03 15:59:08   2145s] Begin: Collecting metrics
[07/03 15:59:08   2145s] 
	GigaOpt Setup Optimization summary:
[07/03 15:59:09   2145s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.000 |   -0.201 |         0 |      -15 |       59.14 | 0:00:04  |        4682 |
	| wns_pass_0       |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:03  |        4682 |
	| legalization_0   |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:03  |        4714 |
	| init_wns_pass_1  |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:00  |        4714 |
	| wns_pass_1       |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:02  |        4714 |
	| legalization_1   |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:05  |        4698 |
	| end_setup_fixing |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:00  |        4698 |
	 ------------------------------------------------------------------------------------------------------- 
[07/03 15:59:09   2145s] 
[07/03 15:59:09   2146s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.232 |           |      -15 |       59.15 | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.201 |           |      -16 |       59.15 | 0:00:10  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.201 |         0 |      -15 |       59.14 | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:17  |        4714 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:59:09   2146s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1672.9M, current mem=1635.7M)

[07/03 15:59:09   2146s] End: Collecting metrics
[07/03 15:59:09   2146s] End: GigaOpt Optimization in WNS mode
[07/03 15:59:09   2146s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 15:59:09   2146s] Deleting Lib Analyzer.
[07/03 15:59:09   2146s] Begin: GigaOpt Optimization in TNS mode
[07/03 15:59:09   2146s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 2 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[07/03 15:59:09   2146s] Info: 71 io nets excluded
[07/03 15:59:09   2146s] Info: 2 nets with fixed/cover wires excluded.
[07/03 15:59:09   2146s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:59:09   2146s] *** TnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:35:50.7/0:40:58.7 (0.9), mem = 4681.9M
[07/03 15:59:09   2146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.19
[07/03 15:59:09   2146s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 15:59:09   2146s] 
[07/03 15:59:09   2146s] Creating Lib Analyzer ...
[07/03 15:59:09   2146s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 15:59:09   2146s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 15:59:09   2146s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 15:59:09   2146s] 
[07/03 15:59:10   2146s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 15:59:10   2147s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:35:52 mem=4681.9M
[07/03 15:59:10   2147s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:35:52 mem=4681.9M
[07/03 15:59:10   2147s] Creating Lib Analyzer, finished. 
[07/03 15:59:10   2147s] 
[07/03 15:59:10   2147s] Active Setup views: WORST_CASE 
[07/03 15:59:11   2147s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751572751.016496
[07/03 15:59:11   2147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:11   2147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:11   2147s] 
[07/03 15:59:11   2147s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:11   2147s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:11   2147s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.056, REAL:0.055, MEM:4681.9M, EPOCH TIME: 1751572751.071349
[07/03 15:59:11   2147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:11   2147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:11   2147s] [oiPhyDebug] optDemand 1998835113600.00, spDemand 645235113600.00.
[07/03 15:59:11   2147s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 15:59:11   2147s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[07/03 15:59:11   2147s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:35:52 mem=4681.9M
[07/03 15:59:11   2147s] OPERPROF: Starting DPlace-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751572751.100352
[07/03 15:59:11   2147s] Processing tracks to init pin-track alignment.
[07/03 15:59:11   2147s] z: 1, totalTracks: 1
[07/03 15:59:11   2147s] z: 3, totalTracks: 1
[07/03 15:59:11   2147s] z: 5, totalTracks: 1
[07/03 15:59:11   2147s] z: 7, totalTracks: 1
[07/03 15:59:11   2147s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:59:11   2147s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4681.9M, EPOCH TIME: 1751572751.153773
[07/03 15:59:11   2147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:11   2147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:11   2147s] 
[07/03 15:59:11   2147s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:11   2147s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:11   2147s] 
[07/03 15:59:11   2147s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 15:59:11   2147s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.049, REAL:0.049, MEM:4681.9M, EPOCH TIME: 1751572751.202636
[07/03 15:59:11   2147s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4681.9M, EPOCH TIME: 1751572751.202803
[07/03 15:59:11   2147s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4681.9M, EPOCH TIME: 1751572751.203233
[07/03 15:59:11   2147s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4681.9MB).
[07/03 15:59:11   2147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.115, REAL:0.117, MEM:4681.9M, EPOCH TIME: 1751572751.217501
[07/03 15:59:11   2148s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:59:11   2148s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 15:59:11   2148s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:35:52 mem=4681.9M
[07/03 15:59:11   2148s] ### Creating RouteCongInterface, started
[07/03 15:59:11   2148s] 
[07/03 15:59:11   2148s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.8500} {6, 0.024, 0.8500} {7, 0.024, 0.8500} 
[07/03 15:59:11   2148s] 
[07/03 15:59:11   2148s] #optDebug: {0, 1.000}
[07/03 15:59:11   2148s] ### Creating RouteCongInterface, finished
[07/03 15:59:11   2148s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:59:11   2148s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:59:11   2148s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:59:11   2148s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:59:11   2148s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:59:11   2148s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:59:11   2148s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:59:11   2148s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:59:12   2149s] *info: 71 io nets excluded
[07/03 15:59:12   2149s] *info: 2 clock nets excluded
[07/03 15:59:12   2149s] *info: 70 multi-driver nets excluded.
[07/03 15:59:12   2149s] *info: 18991 no-driver nets excluded.
[07/03 15:59:12   2149s] *info: 2 nets with fixed/cover wires excluded.
[07/03 15:59:12   2149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6317.6
[07/03 15:59:12   2149s] PathGroup :  reg2reg  TargetSlack : 0.0256 
[07/03 15:59:12   2149s] ** GigaOpt Optimizer WNS Slack -0.193 TNS Slack -15.652 Density 59.15
[07/03 15:59:12   2149s] Optimizer TNS Opt
[07/03 15:59:12   2149s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.193|-15.652|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.193|-15.652|
+----------+------+-------+

[07/03 15:59:12   2149s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.193ns TNS -15.652ns; Real time 0:07:47
[07/03 15:59:13   2149s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4681.9M, EPOCH TIME: 1751572753.191985
[07/03 15:59:13   2149s] Found 0 hard placement blockage before merging.
[07/03 15:59:13   2149s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.002, REAL:0.003, MEM:4681.9M, EPOCH TIME: 1751572753.194696
[07/03 15:59:13   2150s] Active Path Group: default 
[07/03 15:59:13   2150s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:59:13   2150s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 15:59:13   2150s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:59:13   2150s] |  -0.193|   -0.193| -15.652|  -15.652|   59.15%|   0:00:00.0| 4681.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:59:13   2150s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 15:59:13   2150s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:59:13   2150s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:59:13   2150s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:59:16   2156s] |  -0.193|   -0.193| -15.567|  -15.567|   59.15%|   0:00:03.0| 4681.9M|WORST_CASE|  default| grid_clb_1__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:59:16   2156s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_7/logical_tile_clb_mo |
[07/03 15:59:16   2156s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:59:16   2156s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:59:16   2156s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B        |
[07/03 15:59:17   2156s] |  -0.193|   -0.193| -15.555|  -15.555|   59.15%|   0:00:01.0| 4681.9M|WORST_CASE|  default| grid_clb_1__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:59:17   2156s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_5/logical_tile_clb_mo |
[07/03 15:59:17   2156s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:59:17   2156s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:59:17   2156s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/RESET_B        |
[07/03 15:59:18   2158s] |  -0.193|   -0.193| -15.555|  -15.555|   59.15%|   0:00:01.0| 4681.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 15:59:18   2158s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 15:59:18   2158s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 15:59:18   2158s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 15:59:18   2158s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 15:59:18   2158s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 15:59:18   2158s] 
[07/03 15:59:18   2158s] *** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:05.0 mem=4681.9M) ***
[07/03 15:59:18   2158s] 
[07/03 15:59:18   2158s] *** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:05.0 mem=4681.9M) ***
[07/03 15:59:18   2158s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:59:18   2158s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.193|-15.555|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.193|-15.555|
+----------+------+-------+

[07/03 15:59:18   2158s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.193ns TNS -15.555ns; Real time 0:07:53
[07/03 15:59:18   2158s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6317.6
[07/03 15:59:18   2158s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4713.9M, EPOCH TIME: 1751572758.655111
[07/03 15:59:18   2158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34074).
[07/03 15:59:18   2158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:18   2159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:18   2159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:18   2159s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.187, REAL:0.125, MEM:4713.9M, EPOCH TIME: 1751572758.780516
[07/03 15:59:18   2159s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4713.9M, EPOCH TIME: 1751572758.789170
[07/03 15:59:18   2159s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4713.9M, EPOCH TIME: 1751572758.789385
[07/03 15:59:18   2159s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4713.9M, EPOCH TIME: 1751572758.842054
[07/03 15:59:18   2159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:18   2159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:18   2159s] 
[07/03 15:59:18   2159s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:18   2159s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:18   2159s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.052, REAL:0.051, MEM:4713.9M, EPOCH TIME: 1751572758.893100
[07/03 15:59:18   2159s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4713.9M, EPOCH TIME: 1751572758.893363
[07/03 15:59:18   2159s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4713.9M, EPOCH TIME: 1751572758.893641
[07/03 15:59:18   2159s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.121, MEM:4713.9M, EPOCH TIME: 1751572758.909931
[07/03 15:59:18   2159s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.120, REAL:0.121, MEM:4713.9M, EPOCH TIME: 1751572758.910023
[07/03 15:59:18   2159s] TDRefine: refinePlace mode is spiral
[07/03 15:59:18   2159s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:59:18   2159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.10
[07/03 15:59:18   2159s] OPERPROF: Starting Refine-Place at level 1, MEM:4713.9M, EPOCH TIME: 1751572758.916522
[07/03 15:59:18   2159s] *** Starting refinePlace (0:36:03 mem=4713.9M) ***
[07/03 15:59:18   2159s] Total net bbox length = 9.099e+05 (4.467e+05 4.633e+05) (ext = 6.709e+04)
[07/03 15:59:18   2159s] 
[07/03 15:59:18   2159s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:18   2159s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:19   2159s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:59:19   2159s] Set min layer with default ( 2 )
[07/03 15:59:19   2159s] Set max layer with default ( 127 )
[07/03 15:59:19   2159s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:19   2159s] Min route layer (adjusted) = 2
[07/03 15:59:19   2159s] Max route layer (adjusted) = 7
[07/03 15:59:19   2159s] Set min layer with default ( 2 )
[07/03 15:59:19   2159s] Set max layer with default ( 127 )
[07/03 15:59:19   2159s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:19   2159s] Min route layer (adjusted) = 2
[07/03 15:59:19   2159s] Max route layer (adjusted) = 7
[07/03 15:59:19   2159s] 
[07/03 15:59:19   2159s] Starting Small incrNP...
[07/03 15:59:19   2159s] User Input Parameters:
[07/03 15:59:19   2159s] - Congestion Driven    : Off
[07/03 15:59:19   2159s] - Timing Driven        : Off
[07/03 15:59:19   2159s] - Area-Violation Based : Off
[07/03 15:59:19   2159s] - Start Rollback Level : -5
[07/03 15:59:19   2159s] - Legalized            : On
[07/03 15:59:19   2159s] - Window Based         : Off
[07/03 15:59:19   2159s] - eDen incr mode       : Off
[07/03 15:59:19   2159s] - Small incr mode      : On
[07/03 15:59:19   2159s] 
[07/03 15:59:19   2159s] default core: bins with density > 0.750 = 48.02 % ( 376 / 783 )
[07/03 15:59:19   2159s] Density distribution unevenness ratio = 20.534%
[07/03 15:59:19   2159s] Density distribution unevenness ratio (U70) = 7.656%
[07/03 15:59:19   2159s] Density distribution unevenness ratio (U80) = 0.125%
[07/03 15:59:19   2159s] Density distribution unevenness ratio (U90) = 0.000%
[07/03 15:59:19   2159s] cost 0.827848, thresh 1.000000
[07/03 15:59:19   2159s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4713.9M)
[07/03 15:59:19   2159s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[07/03 15:59:19   2159s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4713.9M, EPOCH TIME: 1751572759.293213
[07/03 15:59:19   2159s] Starting refinePlace ...
[07/03 15:59:19   2159s] Set min layer with default ( 2 )
[07/03 15:59:19   2159s] Set max layer with default ( 127 )
[07/03 15:59:19   2159s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:19   2159s] Min route layer (adjusted) = 2
[07/03 15:59:19   2159s] Max route layer (adjusted) = 7
[07/03 15:59:19   2159s] One DDP V2 for no tweak run.
[07/03 15:59:19   2159s] Set min layer with default ( 2 )
[07/03 15:59:19   2159s] Set max layer with default ( 127 )
[07/03 15:59:19   2159s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:19   2159s] Min route layer (adjusted) = 2
[07/03 15:59:19   2159s] Max route layer (adjusted) = 7
[07/03 15:59:19   2159s] DDP initSite1 nrRow 287 nrJob 287
[07/03 15:59:19   2159s] DDP markSite nrRow 287 nrJob 287
[07/03 15:59:19   2159s]   Spread Effort: high, standalone mode, useDDP on.
[07/03 15:59:19   2159s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4713.9MB) @(0:36:04 - 0:36:04).
[07/03 15:59:19   2159s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:59:19   2159s] wireLenOptFixPriorityInst 5397 inst fixed
[07/03 15:59:19   2160s] 
[07/03 15:59:19   2160s]  === Spiral for Logical I: (movable: 34074) ===
[07/03 15:59:19   2160s] 
[07/03 15:59:19   2160s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 15:59:21   2163s] 
[07/03 15:59:21   2163s]  Legalizing fenced HInst  with 8 physical insts
[07/03 15:59:21   2163s] 
[07/03 15:59:21   2163s]  Info: 0 filler has been deleted!
[07/03 15:59:21   2163s] Move report: legalization moves 6 insts, mean move: 2.62 um, max move: 4.74 um spiral
[07/03 15:59:21   2163s] 	Max move on inst (grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/FE_OCPC85_n_0): (1224.68, 1196.54) --> (1223.72, 1192.76)
[07/03 15:59:21   2163s] [CPU] RefinePlace/Spiral (cpu=0:00:01.2, real=0:00:01.0)
[07/03 15:59:21   2163s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:59:21   2163s] [CPU] RefinePlace/Legalization (cpu=0:00:03.3, real=0:00:02.0, mem=4681.9MB) @(0:36:04 - 0:36:07).
[07/03 15:59:21   2163s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:59:21   2163s] Move report: Detail placement moves 6 insts, mean move: 2.62 um, max move: 4.74 um 
[07/03 15:59:21   2163s] 	Max move on inst (grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/FE_OCPC85_n_0): (1224.68, 1196.54) --> (1223.72, 1192.76)
[07/03 15:59:21   2163s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 4681.9MB
[07/03 15:59:21   2163s] Statistics of distance of Instance movement in refine placement:
[07/03 15:59:21   2163s]   maximum (X+Y) =         4.74 um
[07/03 15:59:21   2163s]   inst (grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/FE_OCPC85_n_0) with max move: (1224.68, 1196.54) -> (1223.72, 1192.76)
[07/03 15:59:21   2163s]   mean    (X+Y) =         2.62 um
[07/03 15:59:21   2163s] Summary Report:
[07/03 15:59:21   2163s] Instances move: 6 (out of 34074 movable)
[07/03 15:59:21   2163s] Instances flipped: 0
[07/03 15:59:21   2163s] Mean displacement: 2.62 um
[07/03 15:59:21   2163s] Max displacement: 4.74 um (Instance: grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/FE_OCPC85_n_0) (1224.68, 1196.54) -> (1223.72, 1192.76)
[07/03 15:59:21   2163s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[07/03 15:59:21   2163s] 	Violation at original loc: Overlapping with other instance
[07/03 15:59:21   2163s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:59:21   2163s] Total instances moved : 6
[07/03 15:59:21   2163s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:3.769, REAL:2.572, MEM:4681.9M, EPOCH TIME: 1751572761.865150
[07/03 15:59:21   2163s] Total net bbox length = 9.099e+05 (4.467e+05 4.633e+05) (ext = 6.709e+04)
[07/03 15:59:21   2163s] Runtime: CPU: 0:00:04.1 REAL: 0:00:03.0 MEM: 4681.9MB
[07/03 15:59:21   2163s] [CPU] RefinePlace/total (cpu=0:00:04.1, real=0:00:03.0, mem=4681.9MB) @(0:36:03 - 0:36:07).
[07/03 15:59:21   2163s] *** Finished refinePlace (0:36:07 mem=4681.9M) ***
[07/03 15:59:21   2163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.10
[07/03 15:59:21   2163s] OPERPROF: Finished Refine-Place at level 1, CPU:4.162, REAL:3.060, MEM:4681.9M, EPOCH TIME: 1751572761.976959
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 4.74 um
RPlace-Summary:     Max move: inst grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1/dffsrq_0_/FE_OCPC85_n_0 cell sg13g2_buf_1 loc (1224.68, 1196.54) -> (1223.72, 1192.76)
RPlace-Summary:     Average move dist: 2.62
RPlace-Summary:     Number of inst moved: 6
RPlace-Summary:     Number of movable inst: 34074
[07/03 15:59:22   2163s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:59:22   2163s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751572762.536902
[07/03 15:59:22   2163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34074).
[07/03 15:59:22   2163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:22   2164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:22   2164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:22   2164s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.275, REAL:0.178, MEM:4697.9M, EPOCH TIME: 1751572762.714559
[07/03 15:59:22   2164s] *** maximum move = 4.74 um ***
[07/03 15:59:22   2164s] *** Finished re-routing un-routed nets (4697.9M) ***
[07/03 15:59:23   2164s] OPERPROF: Starting DPlace-Init at level 1, MEM:4697.9M, EPOCH TIME: 1751572763.025054
[07/03 15:59:23   2164s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4697.9M, EPOCH TIME: 1751572763.132680
[07/03 15:59:23   2164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:23   2164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:23   2164s] 
[07/03 15:59:23   2164s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:23   2164s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:23   2164s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.068, REAL:0.071, MEM:4697.9M, EPOCH TIME: 1751572763.203483
[07/03 15:59:23   2164s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4697.9M, EPOCH TIME: 1751572763.203673
[07/03 15:59:23   2164s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4697.9M, EPOCH TIME: 1751572763.203949
[07/03 15:59:23   2164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.201, REAL:0.215, MEM:4697.9M, EPOCH TIME: 1751572763.240438
[07/03 15:59:23   2164s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:59:23   2165s] 
[07/03 15:59:23   2165s] *** Finish Physical Update (cpu=0:00:06.3 real=0:00:05.0 mem=4697.9M) ***
[07/03 15:59:23   2165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6317.6
[07/03 15:59:23   2165s] ** GigaOpt Optimizer WNS Slack -0.193 TNS Slack -15.555 Density 59.15
[07/03 15:59:24   2165s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.193|-15.555|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.193|-15.555|
+----------+------+-------+

[07/03 15:59:24   2165s] Bottom Preferred Layer:
[07/03 15:59:24   2165s] +---------------+------------+----------+
[07/03 15:59:24   2165s] |     Layer     |    CLK     |   Rule   |
[07/03 15:59:24   2165s] +---------------+------------+----------+
[07/03 15:59:24   2165s] | Metal3 (z=3)  |          1 | default  |
[07/03 15:59:24   2165s] +---------------+------------+----------+
[07/03 15:59:24   2165s] Via Pillar Rule:
[07/03 15:59:24   2165s]     None
[07/03 15:59:24   2165s] Finished writing unified metrics of routing constraints.
[07/03 15:59:24   2165s] 
[07/03 15:59:24   2165s] *** Finish post-CTS Setup Fixing (cpu=0:00:16.3 real=0:00:12.0 mem=4697.9M) ***
[07/03 15:59:24   2165s] 
[07/03 15:59:24   2165s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6317.6
[07/03 15:59:24   2165s] Total-nets :: 34208, Stn-nets :: 82, ratio :: 0.23971 %, Total-len 1.26854e+06, Stn-len 4627.75
[07/03 15:59:24   2165s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34158
[07/03 15:59:24   2165s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751572764.325550
[07/03 15:59:24   2165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:24   2165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:24   2166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:24   2166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:24   2166s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.264, REAL:0.158, MEM:4681.9M, EPOCH TIME: 1751572764.483433
[07/03 15:59:24   2166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.19
[07/03 15:59:24   2166s] *** TnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:19.5/0:00:14.6 (1.3), totSession cpu/real = 0:36:10.1/0:41:13.3 (0.9), mem = 4681.9M
[07/03 15:59:24   2166s] 
[07/03 15:59:24   2166s] =============================================================================================
[07/03 15:59:24   2166s]  Step TAT Report : TnsOpt #1 / clock_opt_design #1                              23.14-s088_1
[07/03 15:59:24   2166s] =============================================================================================
[07/03 15:59:24   2166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:59:24   2166s] ---------------------------------------------------------------------------------------------
[07/03 15:59:24   2166s] [ SlackTraversorInit     ]      2   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[07/03 15:59:24   2166s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   6.3 % )     0:00:00.9 /  0:00:00.9    1.0
[07/03 15:59:24   2166s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:59:24   2166s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.8 % )     0:00:00.4 /  0:00:00.5    1.3
[07/03 15:59:24   2166s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.3
[07/03 15:59:24   2166s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.1
[07/03 15:59:24   2166s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:59:24   2166s] [ TransformInit          ]      1   0:00:00.9  (   6.4 % )     0:00:00.9 /  0:00:00.9    0.9
[07/03 15:59:24   2166s] [ OptimizationStep       ]      1   0:00:00.2  (   1.2 % )     0:00:04.9 /  0:00:08.4    1.7
[07/03 15:59:24   2166s] [ OptSingleIteration     ]     19   0:00:00.1  (   0.4 % )     0:00:04.7 /  0:00:08.2    1.7
[07/03 15:59:24   2166s] [ OptGetWeight           ]     19   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.1
[07/03 15:59:24   2166s] [ OptEval                ]     19   0:00:04.3  (  29.3 % )     0:00:04.3 /  0:00:07.8    1.8
[07/03 15:59:24   2166s] [ OptCommit              ]     19   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[07/03 15:59:24   2166s] [ PostCommitDelayUpdate  ]     19   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 15:59:24   2166s] [ IncrDelayCalc          ]     16   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 15:59:24   2166s] [ SetupOptGetWorkingSet  ]     52   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.8
[07/03 15:59:24   2166s] [ SetupOptGetActiveNode  ]     52   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:59:24   2166s] [ SetupOptSlackGraph     ]     19   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[07/03 15:59:24   2166s] [ TnsPass                ]      1   0:00:00.4  (   3.1 % )     0:00:10.9 /  0:00:15.7    1.4
[07/03 15:59:24   2166s] [ RefinePlace            ]      1   0:00:04.7  (  32.3 % )     0:00:05.0 /  0:00:06.3    1.3
[07/03 15:59:24   2166s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 15:59:24   2166s] [ TimingUpdate           ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.2    0.8
[07/03 15:59:24   2166s] [ IncrTimingUpdate       ]     21   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.4
[07/03 15:59:24   2166s] [ MISC                   ]          0:00:01.1  (   7.8 % )     0:00:01.1 /  0:00:01.1    1.0
[07/03 15:59:24   2166s] ---------------------------------------------------------------------------------------------
[07/03 15:59:24   2166s]  TnsOpt #1 TOTAL                    0:00:14.6  ( 100.0 % )     0:00:14.6 /  0:00:19.5    1.3
[07/03 15:59:24   2166s] ---------------------------------------------------------------------------------------------
[07/03 15:59:24   2166s] Begin: Collecting metrics
[07/03 15:59:24   2166s] 
	GigaOpt Setup Optimization summary:
[07/03 15:59:24   2166s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:04  |        4682 |
	| tns_pass_0       |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:05  |        4682 |
	| legalization_0   |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:06  |        4698 |
	| end_setup_fixing |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:00  |        4698 |
	 ------------------------------------------------------------------------------------------------------- 
[07/03 15:59:24   2166s] 
[07/03 15:59:24   2166s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.232 |           |      -15 |       59.15 | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.201 |           |      -16 |       59.15 | 0:00:10  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.201 |         0 |      -15 |       59.14 | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:17  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:15  |        4698 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:59:24   2166s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:00.0, peak res=1671.8M, current mem=1636.7M)

[07/03 15:59:24   2166s] End: Collecting metrics
[07/03 15:59:25   2166s] End: GigaOpt Optimization in TNS mode
[07/03 15:59:25   2167s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[07/03 15:59:25   2167s] Info: 71 io nets excluded
[07/03 15:59:25   2167s] Info: 2 nets with fixed/cover wires excluded.
[07/03 15:59:25   2167s] Info: 2 clock nets excluded from IPO operation.
[07/03 15:59:25   2167s] ### Creating LA Mngr. totSessionCpu=0:36:11 mem=4681.9M
[07/03 15:59:25   2167s] ### Creating LA Mngr, finished. totSessionCpu=0:36:11 mem=4681.9M
[07/03 15:59:25   2167s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/03 15:59:26   2167s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751572766.036265
[07/03 15:59:26   2167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:26   2167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:26   2167s] 
[07/03 15:59:26   2167s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:26   2167s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:26   2167s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.101, REAL:0.130, MEM:4681.9M, EPOCH TIME: 1751572766.166497
[07/03 15:59:26   2167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:26   2167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:26   2167s] [oiPhyDebug] optDemand 1998858700800.00, spDemand 645258700800.00.
[07/03 15:59:26   2167s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34158
[07/03 15:59:26   2167s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 15:59:26   2167s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:36:12 mem=4681.9M
[07/03 15:59:26   2167s] OPERPROF: Starting DPlace-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751572766.224984
[07/03 15:59:26   2167s] Processing tracks to init pin-track alignment.
[07/03 15:59:26   2167s] z: 1, totalTracks: 1
[07/03 15:59:26   2167s] z: 3, totalTracks: 1
[07/03 15:59:26   2167s] z: 5, totalTracks: 1
[07/03 15:59:26   2167s] z: 7, totalTracks: 1
[07/03 15:59:26   2167s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:59:26   2167s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4681.9M, EPOCH TIME: 1751572766.303316
[07/03 15:59:26   2167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:26   2167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:26   2167s] 
[07/03 15:59:26   2167s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:26   2167s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:26   2167s] 
[07/03 15:59:26   2167s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 15:59:26   2167s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.050, REAL:0.049, MEM:4681.9M, EPOCH TIME: 1751572766.352525
[07/03 15:59:26   2167s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4681.9M, EPOCH TIME: 1751572766.352695
[07/03 15:59:26   2167s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4681.9M, EPOCH TIME: 1751572766.352978
[07/03 15:59:26   2167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4681.9MB).
[07/03 15:59:26   2167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.137, REAL:0.140, MEM:4681.9M, EPOCH TIME: 1751572766.365466
[07/03 15:59:26   2167s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:59:26   2168s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34158
[07/03 15:59:26   2168s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:36:12 mem=4697.9M
[07/03 15:59:26   2168s] Begin: Area Reclaim Optimization
[07/03 15:59:26   2168s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:36:12.2/0:41:15.5 (0.9), mem = 4697.9M
[07/03 15:59:26   2168s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.20
[07/03 15:59:26   2168s] 
[07/03 15:59:26   2168s] Active Setup views: WORST_CASE 
[07/03 15:59:26   2168s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34158
[07/03 15:59:26   2168s] ### Creating RouteCongInterface, started
[07/03 15:59:27   2168s] 
[07/03 15:59:27   2168s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 15:59:27   2168s] 
[07/03 15:59:27   2168s] #optDebug: {0, 1.000}
[07/03 15:59:27   2168s] ### Creating RouteCongInterface, finished
[07/03 15:59:27   2168s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:59:27   2168s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:59:27   2168s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:59:27   2168s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:59:27   2168s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:59:27   2168s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 15:59:27   2168s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 15:59:27   2168s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 15:59:27   2168s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4697.9M, EPOCH TIME: 1751572767.023471
[07/03 15:59:27   2168s] Found 0 hard placement blockage before merging.
[07/03 15:59:27   2168s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4697.9M, EPOCH TIME: 1751572767.024290
[07/03 15:59:27   2169s] Reclaim Optimization WNS Slack -0.193  TNS Slack -15.555 Density 59.15
[07/03 15:59:27   2169s] +---------+---------+--------+--------+------------+--------+
[07/03 15:59:27   2169s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/03 15:59:27   2169s] +---------+---------+--------+--------+------------+--------+
[07/03 15:59:27   2169s] |   59.15%|        -|  -0.193| -15.555|   0:00:00.0| 4697.9M|
[07/03 15:59:32   2177s] |   59.15%|        1|  -0.193| -15.555|   0:00:05.0| 4697.9M|
[07/03 15:59:33   2178s] |   59.15%|        1|  -0.193| -15.555|   0:00:01.0| 4697.9M|
[07/03 15:59:33   2180s] |   59.15%|        1|  -0.193| -15.555|   0:00:00.0| 4697.9M|
[07/03 15:59:34   2181s] |   59.15%|        1|  -0.193| -15.555|   0:00:01.0| 4697.9M|
[07/03 15:59:35   2182s] |   59.15%|        1|  -0.193| -15.555|   0:00:01.0| 4697.9M|
[07/03 15:59:35   2182s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 15:59:35   2182s] |   59.15%|        0|  -0.193| -15.555|   0:00:00.0| 4697.9M|
[07/03 15:59:36   2184s] |   59.14%|        2|  -0.193| -15.571|   0:00:01.0| 4697.9M|
[07/03 15:59:37   2186s] |   59.14%|        6|  -0.189| -15.393|   0:00:01.0| 4697.9M|
[07/03 15:59:38   2186s] |   59.14%|        0|  -0.189| -15.393|   0:00:01.0| 4697.9M|
[07/03 15:59:38   2186s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 15:59:38   2186s] #optDebug: RTR_SNLTF <10.0000 3.7800> <37.8000> 
[07/03 15:59:38   2186s] |   59.14%|        0|  -0.189| -15.393|   0:00:00.0| 4697.9M|
[07/03 15:59:38   2186s] +---------+---------+--------+--------+------------+--------+
[07/03 15:59:38   2186s] Reclaim Optimization End WNS Slack -0.189  TNS Slack -15.393 Density 59.14
[07/03 15:59:38   2186s] 
[07/03 15:59:38   2186s] ** Summary: Restruct = 5 Buffer Deletion = 2 Declone = 0 Resize = 6 **
[07/03 15:59:38   2186s] --------------------------------------------------------------
[07/03 15:59:38   2186s] |                                   | Total     | Sequential |
[07/03 15:59:38   2186s] --------------------------------------------------------------
[07/03 15:59:38   2186s] | Num insts resized                 |       6  |       0    |
[07/03 15:59:38   2186s] | Num insts undone                  |       0  |       0    |
[07/03 15:59:38   2186s] | Num insts Downsized               |       6  |       0    |
[07/03 15:59:38   2186s] | Num insts Samesized               |       0  |       0    |
[07/03 15:59:38   2186s] | Num insts Upsized                 |       0  |       0    |
[07/03 15:59:38   2186s] | Num multiple commits+uncommits    |       0  |       -    |
[07/03 15:59:38   2186s] --------------------------------------------------------------
[07/03 15:59:38   2186s] Bottom Preferred Layer:
[07/03 15:59:38   2186s] +---------------+------------+----------+
[07/03 15:59:38   2186s] |     Layer     |    CLK     |   Rule   |
[07/03 15:59:38   2186s] +---------------+------------+----------+
[07/03 15:59:38   2186s] | Metal3 (z=3)  |          1 | default  |
[07/03 15:59:38   2186s] +---------------+------------+----------+
[07/03 15:59:38   2186s] Via Pillar Rule:
[07/03 15:59:38   2186s]     None
[07/03 15:59:38   2186s] Finished writing unified metrics of routing constraints.
[07/03 15:59:38   2186s] 
[07/03 15:59:38   2186s] Number of times islegalLocAvaiable called = 7 skipped = 0, called in commitmove = 6, skipped in commitmove = 0
[07/03 15:59:38   2186s] End: Core Area Reclaim Optimization (cpu = 0:00:18.7) (real = 0:00:12.0) **
[07/03 15:59:38   2186s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4713.9M, EPOCH TIME: 1751572778.879183
[07/03 15:59:38   2186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:59:38   2186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:39   2187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:39   2187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:39   2187s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.269, REAL:0.234, MEM:4713.9M, EPOCH TIME: 1751572779.112697
[07/03 15:59:39   2187s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4713.9M, EPOCH TIME: 1751572779.144451
[07/03 15:59:39   2187s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4713.9M, EPOCH TIME: 1751572779.144653
[07/03 15:59:39   2187s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4713.9M, EPOCH TIME: 1751572779.219649
[07/03 15:59:39   2187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:39   2187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:39   2187s] 
[07/03 15:59:39   2187s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:39   2187s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:39   2187s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.072, REAL:0.076, MEM:4713.9M, EPOCH TIME: 1751572779.295372
[07/03 15:59:39   2187s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4713.9M, EPOCH TIME: 1751572779.295683
[07/03 15:59:39   2187s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4713.9M, EPOCH TIME: 1751572779.295990
[07/03 15:59:39   2187s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4713.9M, EPOCH TIME: 1751572779.312659
[07/03 15:59:39   2187s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.001, REAL:0.002, MEM:4713.9M, EPOCH TIME: 1751572779.314170
[07/03 15:59:39   2187s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.162, REAL:0.170, MEM:4713.9M, EPOCH TIME: 1751572779.314778
[07/03 15:59:39   2187s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.163, REAL:0.170, MEM:4713.9M, EPOCH TIME: 1751572779.314947
[07/03 15:59:39   2187s] TDRefine: refinePlace mode is spiral
[07/03 15:59:39   2187s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:59:39   2187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.11
[07/03 15:59:39   2187s] OPERPROF: Starting Refine-Place at level 1, MEM:4713.9M, EPOCH TIME: 1751572779.324609
[07/03 15:59:39   2187s] *** Starting refinePlace (0:36:31 mem=4713.9M) ***
[07/03 15:59:39   2187s] Total net bbox length = 9.099e+05 (4.467e+05 4.633e+05) (ext = 6.709e+04)
[07/03 15:59:39   2187s] 
[07/03 15:59:39   2187s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:39   2187s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:39   2187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:59:39   2187s] Set min layer with default ( 2 )
[07/03 15:59:39   2187s] Set max layer with default ( 127 )
[07/03 15:59:39   2187s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:39   2187s] Min route layer (adjusted) = 2
[07/03 15:59:39   2187s] Max route layer (adjusted) = 7
[07/03 15:59:39   2187s] Set min layer with default ( 2 )
[07/03 15:59:39   2187s] Set max layer with default ( 127 )
[07/03 15:59:39   2187s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:39   2187s] Min route layer (adjusted) = 2
[07/03 15:59:39   2187s] Max route layer (adjusted) = 7
[07/03 15:59:39   2187s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4713.9M, EPOCH TIME: 1751572779.594166
[07/03 15:59:39   2187s] Starting refinePlace ...
[07/03 15:59:39   2187s] Set min layer with default ( 2 )
[07/03 15:59:39   2187s] Set max layer with default ( 127 )
[07/03 15:59:39   2187s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:39   2187s] Min route layer (adjusted) = 2
[07/03 15:59:39   2187s] Max route layer (adjusted) = 7
[07/03 15:59:39   2187s] One DDP V2 for no tweak run.
[07/03 15:59:39   2188s] 
[07/03 15:59:39   2188s]  === Spiral for Logical I: (movable: 34072) ===
[07/03 15:59:40   2188s] 
[07/03 15:59:40   2188s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 15:59:41   2191s] 
[07/03 15:59:41   2191s]  Legalizing fenced HInst  with 8 physical insts
[07/03 15:59:41   2191s] 
[07/03 15:59:41   2191s]  Info: 0 filler has been deleted!
[07/03 15:59:41   2191s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 15:59:41   2191s] [CPU] RefinePlace/Spiral (cpu=0:00:01.1, real=0:00:00.0)
[07/03 15:59:41   2191s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 15:59:41   2191s] [CPU] RefinePlace/Legalization (cpu=0:00:03.4, real=0:00:02.0, mem=4681.9MB) @(0:36:32 - 0:36:35).
[07/03 15:59:41   2191s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:59:41   2191s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 15:59:41   2191s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 4681.9MB
[07/03 15:59:41   2191s] Statistics of distance of Instance movement in refine placement:
[07/03 15:59:41   2191s]   maximum (X+Y) =         0.00 um
[07/03 15:59:41   2191s]   mean    (X+Y) =         0.00 um
[07/03 15:59:41   2191s] Summary Report:
[07/03 15:59:41   2191s] Instances move: 0 (out of 34072 movable)
[07/03 15:59:41   2191s] Instances flipped: 0
[07/03 15:59:41   2191s] Mean displacement: 0.00 um
[07/03 15:59:41   2191s] Max displacement: 0.00 um 
[07/03 15:59:41   2191s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 15:59:41   2191s] Total instances moved : 0
[07/03 15:59:41   2191s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:3.491, REAL:2.341, MEM:4681.9M, EPOCH TIME: 1751572781.934828
[07/03 15:59:42   2191s] Total net bbox length = 9.099e+05 (4.467e+05 4.633e+05) (ext = 6.709e+04)
[07/03 15:59:42   2191s] Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 4681.9MB
[07/03 15:59:42   2191s] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:02.0, mem=4681.9MB) @(0:36:31 - 0:36:35).
[07/03 15:59:42   2191s] *** Finished refinePlace (0:36:35 mem=4681.9M) ***
[07/03 15:59:42   2191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.11
[07/03 15:59:42   2191s] OPERPROF: Finished Refine-Place at level 1, CPU:3.808, REAL:2.727, MEM:4681.9M, EPOCH TIME: 1751572782.051713
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/03 15:59:42   2191s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 15:59:42   2191s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751572782.507091
[07/03 15:59:42   2191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 15:59:42   2191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:42   2191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:42   2191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:42   2191s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.166, REAL:0.109, MEM:4697.9M, EPOCH TIME: 1751572782.616007
[07/03 15:59:42   2191s] *** maximum move = 0.00 um ***
[07/03 15:59:42   2191s] *** Finished re-routing un-routed nets (4697.9M) ***
[07/03 15:59:42   2192s] OPERPROF: Starting DPlace-Init at level 1, MEM:4697.9M, EPOCH TIME: 1751572782.871007
[07/03 15:59:42   2192s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4697.9M, EPOCH TIME: 1751572782.921596
[07/03 15:59:42   2192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:42   2192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:42   2192s] 
[07/03 15:59:42   2192s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:42   2192s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:43   2192s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.085, REAL:0.086, MEM:4697.9M, EPOCH TIME: 1751572783.007738
[07/03 15:59:43   2192s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4697.9M, EPOCH TIME: 1751572783.007957
[07/03 15:59:43   2192s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4697.9M, EPOCH TIME: 1751572783.008455
[07/03 15:59:43   2192s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4697.9M, EPOCH TIME: 1751572783.023298
[07/03 15:59:43   2192s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:4697.9M, EPOCH TIME: 1751572783.024218
[07/03 15:59:43   2192s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.151, REAL:0.153, MEM:4697.9M, EPOCH TIME: 1751572783.024414
[07/03 15:59:43   2192s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 15:59:43   2192s] 
[07/03 15:59:43   2192s] *** Finish Physical Update (cpu=0:00:05.7 real=0:00:05.0 mem=4697.9M) ***
[07/03 15:59:43   2192s] Deleting 0 temporary hard placement blockage(s).
[07/03 15:59:43   2192s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34156
[07/03 15:59:43   2192s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.20
[07/03 15:59:43   2192s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:24.5/0:00:16.7 (1.5), totSession cpu/real = 0:36:36.7/0:41:32.2 (0.9), mem = 4697.9M
[07/03 15:59:43   2192s] 
[07/03 15:59:43   2192s] =============================================================================================
[07/03 15:59:43   2192s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             23.14-s088_1
[07/03 15:59:43   2192s] =============================================================================================
[07/03 15:59:43   2192s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 15:59:43   2192s] ---------------------------------------------------------------------------------------------
[07/03 15:59:43   2192s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.3    1.1
[07/03 15:59:43   2192s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:59:43   2192s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:59:43   2192s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.2
[07/03 15:59:43   2192s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 15:59:43   2192s] [ OptimizationStep       ]      1   0:00:02.9  (  17.3 % )     0:00:11.3 /  0:00:17.8    1.6
[07/03 15:59:43   2192s] [ OptSingleIteration     ]     10   0:00:00.4  (   2.7 % )     0:00:08.4 /  0:00:15.0    1.8
[07/03 15:59:43   2192s] [ OptGetWeight           ]    129   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.2
[07/03 15:59:43   2192s] [ OptEval                ]    129   0:00:07.5  (  44.6 % )     0:00:07.5 /  0:00:14.0    1.9
[07/03 15:59:43   2192s] [ OptCommit              ]    129   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/03 15:59:43   2192s] [ PostCommitDelayUpdate  ]    129   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.5    1.4
[07/03 15:59:43   2192s] [ IncrDelayCalc          ]     25   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.5    1.5
[07/03 15:59:43   2192s] [ RefinePlace            ]      1   0:00:04.3  (  25.7 % )     0:00:04.5 /  0:00:05.7    1.3
[07/03 15:59:43   2192s] [ TimingUpdate           ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.8
[07/03 15:59:43   2192s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 15:59:43   2192s] [ MISC                   ]          0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 15:59:43   2192s] ---------------------------------------------------------------------------------------------
[07/03 15:59:43   2192s]  AreaOpt #2 TOTAL                   0:00:16.7  ( 100.0 % )     0:00:16.7 /  0:00:24.5    1.5
[07/03 15:59:43   2192s] ---------------------------------------------------------------------------------------------
[07/03 15:59:43   2192s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34156
[07/03 15:59:43   2192s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751572783.351798
[07/03 15:59:43   2192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:43   2192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:43   2192s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:43   2192s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:43   2192s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.213, REAL:0.159, MEM:4681.9M, EPOCH TIME: 1751572783.510320
[07/03 15:59:43   2192s] End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:17, mem=4681.88M, totSessionCpu=0:36:37).
[07/03 15:59:43   2192s] Begin: Collecting metrics
[07/03 15:59:43   2193s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.232 |           |      -15 |       59.15 | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.201 |           |      -16 |       59.15 | 0:00:10  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.201 |         0 |      -15 |       59.14 | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:17  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:15  |        4698 |      |     |
| area_reclaiming_2       |     0.000 |   -0.189 |         0 |      -15 |       59.14 | 0:00:18  |        4682 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 15:59:43   2193s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1658.3M, current mem=1638.3M)

[07/03 15:59:43   2193s] End: Collecting metrics
[07/03 15:59:44   2193s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:36:37.4/0:41:32.9 (0.9), mem = 4681.9M
[07/03 15:59:44   2193s] Starting local wire reclaim
[07/03 15:59:44   2193s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4681.9M, EPOCH TIME: 1751572784.084640
[07/03 15:59:44   2193s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4681.9M, EPOCH TIME: 1751572784.084765
[07/03 15:59:44   2193s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4681.9M, EPOCH TIME: 1751572784.084845
[07/03 15:59:44   2193s] Processing tracks to init pin-track alignment.
[07/03 15:59:44   2193s] z: 1, totalTracks: 1
[07/03 15:59:44   2193s] z: 3, totalTracks: 1
[07/03 15:59:44   2193s] z: 5, totalTracks: 1
[07/03 15:59:44   2193s] z: 7, totalTracks: 1
[07/03 15:59:44   2193s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 15:59:44   2193s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4681.9M, EPOCH TIME: 1751572784.170854
[07/03 15:59:44   2193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:44   2193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 15:59:44   2193s] 
[07/03 15:59:44   2193s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:44   2193s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:44   2193s] 
[07/03 15:59:44   2193s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 15:59:44   2193s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.112, REAL:0.112, MEM:4681.9M, EPOCH TIME: 1751572784.282697
[07/03 15:59:44   2193s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4681.9M, EPOCH TIME: 1751572784.282878
[07/03 15:59:44   2193s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4681.9M, EPOCH TIME: 1751572784.283126
[07/03 15:59:44   2193s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4681.9MB).
[07/03 15:59:44   2193s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.197, REAL:0.214, MEM:4681.9M, EPOCH TIME: 1751572784.299275
[07/03 15:59:44   2193s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.197, REAL:0.215, MEM:4681.9M, EPOCH TIME: 1751572784.299321
[07/03 15:59:44   2193s] TDRefine: refinePlace mode is spiral
[07/03 15:59:44   2193s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 15:59:44   2193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.12
[07/03 15:59:44   2193s] OPERPROF:   Starting Refine-Place at level 2, MEM:4681.9M, EPOCH TIME: 1751572784.304941
[07/03 15:59:44   2193s] *** Starting refinePlace (0:36:38 mem=4681.9M) ***
[07/03 15:59:44   2193s] Total net bbox length = 9.099e+05 (4.467e+05 4.633e+05) (ext = 6.709e+04)
[07/03 15:59:44   2193s] 
[07/03 15:59:44   2193s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 15:59:44   2193s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 15:59:44   2193s] Set min layer with default ( 2 )
[07/03 15:59:44   2193s] Set max layer with default ( 127 )
[07/03 15:59:44   2193s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:44   2193s] Min route layer (adjusted) = 2
[07/03 15:59:44   2193s] Max route layer (adjusted) = 7
[07/03 15:59:44   2193s] Set min layer with default ( 2 )
[07/03 15:59:44   2193s] Set max layer with default ( 127 )
[07/03 15:59:44   2193s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:44   2193s] Min route layer (adjusted) = 2
[07/03 15:59:44   2193s] Max route layer (adjusted) = 7
[07/03 15:59:44   2193s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4681.9M, EPOCH TIME: 1751572784.520227
[07/03 15:59:44   2193s] Starting refinePlace ...
[07/03 15:59:44   2193s] Set min layer with default ( 2 )
[07/03 15:59:44   2193s] Set max layer with default ( 127 )
[07/03 15:59:44   2193s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 15:59:44   2193s] Min route layer (adjusted) = 2
[07/03 15:59:44   2193s] Max route layer (adjusted) = 7
[07/03 15:59:44   2193s] One DDP V2 for no tweak run.
[07/03 15:59:44   2193s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4681.9M, EPOCH TIME: 1751572784.572927
[07/03 15:59:44   2194s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4681.9M, EPOCH TIME: 1751572784.882520
[07/03 15:59:44   2194s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4681.9M, EPOCH TIME: 1751572784.885602
[07/03 15:59:44   2194s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4681.9M, EPOCH TIME: 1751572784.885808
[07/03 15:59:44   2194s] MP Top (34072): mp=1.050. U=0.591.
[07/03 15:59:44   2194s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.023, REAL:0.024, MEM:4681.9M, EPOCH TIME: 1751572784.906311
[07/03 15:59:44   2194s] [Pin padding] pin density ratio 0.45
[07/03 15:59:44   2194s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4681.9M, EPOCH TIME: 1751572784.914265
[07/03 15:59:44   2194s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4681.9M, EPOCH TIME: 1751572784.914435
[07/03 15:59:44   2194s] OPERPROF:             Starting InitSKP at level 7, MEM:4681.9M, EPOCH TIME: 1751572784.914875
[07/03 15:59:44   2194s] no activity file in design. spp won't run.
[07/03 15:59:44   2194s] no activity file in design. spp won't run.
[07/03 15:59:49   2201s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[07/03 15:59:49   2201s] SKP cleared!
[07/03 15:59:49   2201s] OPERPROF:             Finished InitSKP at level 7, CPU:7.430, REAL:4.446, MEM:4713.9M, EPOCH TIME: 1751572789.361071
[07/03 15:59:49   2201s] **WARN: AAE based timing driven is off.
[07/03 15:59:49   2201s] Init TDGP AAE failed.
[07/03 15:59:49   2201s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:7.430, REAL:4.447, MEM:4713.9M, EPOCH TIME: 1751572789.361283
[07/03 15:59:49   2201s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:7.431, REAL:4.447, MEM:4713.9M, EPOCH TIME: 1751572789.361356
[07/03 15:59:49   2201s] Build timing info failed.
[07/03 15:59:49   2201s] AAE Timing clean up.
[07/03 15:59:49   2201s] Tweakage: fix icg 1, fix clk 0.
[07/03 15:59:49   2201s] Tweakage: density cost 1, scale 0.4.
[07/03 15:59:49   2201s] Tweakage: activity cost 0, scale 1.0.
[07/03 15:59:49   2201s] Tweakage: congestion cost on, scale 1.0.
[07/03 15:59:49   2201s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4713.9M, EPOCH TIME: 1751572789.361516
[07/03 15:59:49   2201s] Cut to 3 partitions.
[07/03 15:59:49   2201s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4713.9M, EPOCH TIME: 1751572789.455939
[07/03 15:59:51   2205s] Tweakage swap 1685 pairs.
[07/03 15:59:55   2209s] Tweakage swap 1069 pairs.
[07/03 15:59:57   2212s] Tweakage swap 784 pairs.
[07/03 15:59:59   2215s] Tweakage swap 544 pairs.
[07/03 16:00:02   2220s] Tweakage swap 208 pairs.
[07/03 16:00:06   2224s] Tweakage swap 168 pairs.
[07/03 16:00:08   2228s] Tweakage swap 93 pairs.
[07/03 16:00:10   2231s] Tweakage swap 109 pairs.
[07/03 16:00:13   2234s] Tweakage swap 33 pairs.
[07/03 16:00:16   2238s] Tweakage swap 29 pairs.
[07/03 16:00:18   2241s] Tweakage swap 21 pairs.
[07/03 16:00:20   2244s] Tweakage swap 19 pairs.
[07/03 16:00:23   2249s] Tweakage swap 563 pairs.
[07/03 16:00:29   2255s] Tweakage swap 375 pairs.
[07/03 16:00:31   2258s] Tweakage swap 279 pairs.
[07/03 16:00:34   2262s] Tweakage swap 218 pairs.
[07/03 16:00:35   2263s] Cleanup congestion map
[07/03 16:00:35   2263s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:35   2263s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:35   2263s] High layer ICDP is OFF.
[07/03 16:00:35   2263s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:35   2263s] Starting Early Global Route supply map. mem = 4713.9M
[07/03 16:00:35   2263s] (I)      Initializing eGR engine (regular)
[07/03 16:00:35   2263s] Set min layer with default ( 2 )
[07/03 16:00:35   2263s] Set max layer with default ( 127 )
[07/03 16:00:35   2263s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:00:35   2263s] Min route layer (adjusted) = 2
[07/03 16:00:35   2263s] Max route layer (adjusted) = 7
[07/03 16:00:35   2263s] (I)      clean place blk overflow:
[07/03 16:00:35   2263s] (I)      H : enabled 1.00 0
[07/03 16:00:35   2263s] (I)      V : enabled 1.00 0
[07/03 16:00:35   2263s] (I)      Initializing eGR engine (regular)
[07/03 16:00:35   2263s] Set min layer with default ( 2 )
[07/03 16:00:35   2263s] Set max layer with default ( 127 )
[07/03 16:00:35   2263s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:00:35   2263s] Min route layer (adjusted) = 2
[07/03 16:00:35   2263s] Max route layer (adjusted) = 7
[07/03 16:00:35   2263s] (I)      clean place blk overflow:
[07/03 16:00:35   2263s] (I)      H : enabled 1.00 0
[07/03 16:00:35   2263s] (I)      V : enabled 1.00 0
[07/03 16:00:35   2263s] (I)      Started Early Global Route kernel ( Curr Mem: 4.30 MB )
[07/03 16:00:35   2263s] (I)      Running eGR Regular flow
[07/03 16:00:35   2263s] (I)      # wire layers (front) : 8
[07/03 16:00:35   2263s] (I)      # wire layers (back)  : 0
[07/03 16:00:35   2263s] (I)      min wire layer : 1
[07/03 16:00:35   2263s] (I)      max wire layer : 7
[07/03 16:00:35   2263s] (I)      # cut layers (front) : 7
[07/03 16:00:35   2263s] (I)      # cut layers (back)  : 0
[07/03 16:00:35   2263s] (I)      min cut layer : 1
[07/03 16:00:35   2263s] (I)      max cut layer : 6
[07/03 16:00:35   2263s] (I)      ================================= Layers =================================
[07/03 16:00:35   2263s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:00:35   2263s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 16:00:35   2263s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:00:35   2263s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 16:00:35   2263s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 16:00:35   2263s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 16:00:35   2263s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 16:00:35   2263s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 16:00:35   2263s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 16:00:35   2263s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 16:00:35   2263s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 16:00:35   2263s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 16:00:35   2263s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 16:00:35   2263s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 16:00:35   2263s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 16:00:35   2263s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 16:00:35   2263s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 16:00:35   2263s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 16:00:35   2263s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:00:35   2263s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 16:00:35   2263s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 16:00:35   2263s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 16:00:35   2263s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 16:00:35   2263s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:00:36   2264s] Finished Early Global Route supply map. mem = 4713.9M
[07/03 16:00:36   2264s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:36   2264s] icdp demand smooth ratio : 0.749662
[07/03 16:00:36   2264s] Cleanup congestion map
[07/03 16:00:36   2264s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:00:38   2266s] Cleanup congestion map
[07/03 16:00:38   2266s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:38   2266s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:38   2266s] High layer ICDP is OFF.
[07/03 16:00:38   2266s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:38   2266s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:38   2267s] icdp demand smooth ratio : 0.747565
[07/03 16:00:38   2267s] Cleanup congestion map
[07/03 16:00:38   2267s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:00:39   2268s] Cleanup congestion map
[07/03 16:00:39   2268s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:39   2268s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:39   2268s] High layer ICDP is OFF.
[07/03 16:00:39   2268s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:39   2268s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:39   2268s] icdp demand smooth ratio : 0.746905
[07/03 16:00:39   2268s] Cleanup congestion map
[07/03 16:00:39   2268s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:00:40   2269s] Cleanup congestion map
[07/03 16:00:40   2269s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:40   2270s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:40   2270s] High layer ICDP is OFF.
[07/03 16:00:40   2270s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:40   2270s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:40   2270s] icdp demand smooth ratio : 0.746401
[07/03 16:00:40   2270s] Cleanup congestion map
[07/03 16:00:40   2270s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:00:42   2273s] Tweakage swap 129 pairs.
[07/03 16:00:45   2276s] Tweakage swap 68 pairs.
[07/03 16:00:46   2278s] Tweakage swap 46 pairs.
[07/03 16:00:47   2279s] Tweakage swap 48 pairs.
[07/03 16:00:48   2280s] Cleanup congestion map
[07/03 16:00:48   2280s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:48   2280s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:48   2280s] High layer ICDP is OFF.
[07/03 16:00:48   2280s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:48   2280s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:48   2280s] icdp demand smooth ratio : 0.745800
[07/03 16:00:48   2280s] Cleanup congestion map
[07/03 16:00:48   2280s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:00:49   2282s] Cleanup congestion map
[07/03 16:00:49   2282s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:49   2282s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:49   2282s] High layer ICDP is OFF.
[07/03 16:00:49   2282s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:49   2282s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:49   2282s] icdp demand smooth ratio : 0.745646
[07/03 16:00:49   2282s] Cleanup congestion map
[07/03 16:00:49   2282s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:00:50   2283s] Cleanup congestion map
[07/03 16:00:50   2283s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:50   2283s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:50   2283s] High layer ICDP is OFF.
[07/03 16:00:50   2283s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:50   2283s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:50   2283s] icdp demand smooth ratio : 0.745601
[07/03 16:00:50   2283s] Cleanup congestion map
[07/03 16:00:50   2283s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:00:50   2284s] Cleanup congestion map
[07/03 16:00:50   2284s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:51   2284s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:51   2284s] High layer ICDP is OFF.
[07/03 16:00:51   2284s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:51   2284s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:51   2285s] icdp demand smooth ratio : 0.745564
[07/03 16:00:51   2285s] Cleanup congestion map
[07/03 16:00:51   2285s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:00:53   2287s] Tweakage swap 8 pairs.
[07/03 16:00:54   2290s] Tweakage swap 4 pairs.
[07/03 16:00:56   2292s] Tweakage swap 3 pairs.
[07/03 16:00:57   2294s] Tweakage swap 6 pairs.
[07/03 16:00:57   2294s] Cleanup congestion map
[07/03 16:00:57   2294s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:57   2294s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:58   2294s] High layer ICDP is OFF.
[07/03 16:00:58   2294s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:58   2294s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:58   2294s] icdp demand smooth ratio : 0.745524
[07/03 16:00:58   2294s] Cleanup congestion map
[07/03 16:00:58   2294s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:00:58   2295s] Cleanup congestion map
[07/03 16:00:58   2295s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:58   2295s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:58   2296s] High layer ICDP is OFF.
[07/03 16:00:58   2296s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:58   2296s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:58   2296s] icdp demand smooth ratio : 0.745500
[07/03 16:00:59   2296s] Cleanup congestion map
[07/03 16:00:59   2296s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:00:59   2297s] Cleanup congestion map
[07/03 16:00:59   2297s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:00:59   2297s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:00:59   2297s] High layer ICDP is OFF.
[07/03 16:00:59   2297s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:00:59   2297s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:00:59   2297s] icdp demand smooth ratio : 0.745499
[07/03 16:00:59   2297s] Cleanup congestion map
[07/03 16:00:59   2297s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:01:00   2298s] Cleanup congestion map
[07/03 16:01:00   2298s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:01:00   2298s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:01:00   2298s] High layer ICDP is OFF.
[07/03 16:01:00   2298s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:01:00   2298s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:01:00   2298s] icdp demand smooth ratio : 0.745499
[07/03 16:01:00   2298s] Cleanup congestion map
[07/03 16:01:00   2298s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:01:01   2299s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:97.972, REAL:71.861, MEM:4713.9M, EPOCH TIME: 1751572861.317282
[07/03 16:01:01   2299s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:98.060, REAL:71.964, MEM:4713.9M, EPOCH TIME: 1751572861.325512
[07/03 16:01:01   2299s] Cleanup congestion map
[07/03 16:01:01   2299s] Call icdpEval cleanup ...
[07/03 16:01:01   2299s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:105.822, REAL:76.769, MEM:4681.9M, EPOCH TIME: 1751572861.342328
[07/03 16:01:01   2299s] Move report: Congestion aware Tweak moves 12468 insts, mean move: 6.42 um, max move: 75.78 um 
[07/03 16:01:01   2299s] 	Max move on inst (grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1227.56, 1506.50) --> (1155.56, 1502.72)
[07/03 16:01:01   2299s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:01:46, real=0:01:17, mem=4681.9mb) @(0:36:38 - 0:38:24).
[07/03 16:01:01   2299s] Cleanup congestion map
[07/03 16:01:01   2299s] 
[07/03 16:01:01   2299s]  === Spiral for Logical I: (movable: 34072) ===
[07/03 16:01:01   2299s] 
[07/03 16:01:01   2299s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 16:01:03   2303s] 
[07/03 16:01:03   2303s]  Legalizing fenced HInst  with 8 physical insts
[07/03 16:01:03   2303s] 
[07/03 16:01:03   2303s]  Info: 0 filler has been deleted!
[07/03 16:01:03   2303s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 16:01:03   2303s] [CPU] RefinePlace/Spiral (cpu=0:00:01.2, real=0:00:01.0)
[07/03 16:01:03   2303s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 16:01:03   2303s] [CPU] RefinePlace/Legalization (cpu=0:00:03.4, real=0:00:02.0, mem=4649.9MB) @(0:38:24 - 0:38:27).
[07/03 16:01:03   2303s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:01:03   2303s] Move report: Detail placement moves 12468 insts, mean move: 6.42 um, max move: 75.78 um 
[07/03 16:01:03   2303s] 	Max move on inst (grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1227.56, 1506.50) --> (1155.56, 1502.72)
[07/03 16:01:03   2303s] 	Runtime: CPU: 0:01:49 REAL: 0:01:19 MEM: 4649.9MB
[07/03 16:01:03   2303s] Statistics of distance of Instance movement in refine placement:
[07/03 16:01:03   2303s]   maximum (X+Y) =        75.78 um
[07/03 16:01:03   2303s]   inst (grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) with max move: (1227.56, 1506.5) -> (1155.56, 1502.72)
[07/03 16:01:03   2303s]   mean    (X+Y) =         6.42 um
[07/03 16:01:03   2303s] Total instances flipped for legalization: 42
[07/03 16:01:03   2303s] Summary Report:
[07/03 16:01:03   2303s] Instances move: 12468 (out of 34072 movable)
[07/03 16:01:03   2303s] Instances flipped: 42
[07/03 16:01:03   2303s] Mean displacement: 6.42 um
[07/03 16:01:03   2303s] Max displacement: 75.78 um (Instance: grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) (1227.56, 1506.5) -> (1155.56, 1502.72)
[07/03 16:01:03   2303s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_ebufn_2
[07/03 16:01:03   2303s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 16:01:03   2303s] Total instances moved : 12468
[07/03 16:01:03   2303s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:109.314, REAL:79.070, MEM:4649.9M, EPOCH TIME: 1751572863.590482
[07/03 16:01:03   2303s] Total net bbox length = 8.942e+05 (4.363e+05 4.579e+05) (ext = 7.763e+04)
[07/03 16:01:03   2303s] Runtime: CPU: 0:01:50 REAL: 0:01:19 MEM: 4649.9MB
[07/03 16:01:03   2303s] [CPU] RefinePlace/total (cpu=0:01:50, real=0:01:19, mem=4649.9MB) @(0:36:38 - 0:38:27).
[07/03 16:01:03   2303s] *** Finished refinePlace (0:38:27 mem=4649.9M) ***
[07/03 16:01:03   2303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.12
[07/03 16:01:03   2303s] OPERPROF:   Finished Refine-Place at level 2, CPU:109.582, REAL:79.353, MEM:4649.9M, EPOCH TIME: 1751572863.657481
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 75.78 um
RPlace-Summary:     Max move: inst grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107 cell sg13g2_ebufn_2 loc (1227.56, 1506.50) -> (1155.56, 1502.72)
RPlace-Summary:     Average move dist: 6.42
RPlace-Summary:     Number of inst moved: 12468
RPlace-Summary:     Number of movable inst: 34072
[07/03 16:01:03   2303s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 16:01:03   2303s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4649.9M, EPOCH TIME: 1751572863.669631
[07/03 16:01:03   2303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 16:01:03   2303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:03   2303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:03   2303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:03   2303s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.282, REAL:0.222, MEM:4665.9M, EPOCH TIME: 1751572863.891674
[07/03 16:01:03   2303s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:110.079, REAL:79.808, MEM:4665.9M, EPOCH TIME: 1751572863.892453
[07/03 16:01:04   2303s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:01:50.2/0:01:19.9 (1.4), totSession cpu/real = 0:38:27.6/0:42:52.9 (0.9), mem = 4665.9M
[07/03 16:01:04   2303s] 
[07/03 16:01:04   2303s] =============================================================================================
[07/03 16:01:04   2303s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    23.14-s088_1
[07/03 16:01:04   2303s] =============================================================================================
[07/03 16:01:04   2303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:01:04   2303s] ---------------------------------------------------------------------------------------------
[07/03 16:01:04   2303s] [ RefinePlace            ]      1   0:01:19.4  (  99.3 % )     0:01:19.4 /  0:01:49.6    1.4
[07/03 16:01:04   2303s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[07/03 16:01:04   2303s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/03 16:01:04   2303s] [ MISC                   ]          0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.0
[07/03 16:01:04   2303s] ---------------------------------------------------------------------------------------------
[07/03 16:01:04   2303s]  LocalWireReclaim #1 TOTAL          0:01:19.9  ( 100.0 % )     0:01:19.9 /  0:01:50.2    1.4
[07/03 16:01:04   2303s] ---------------------------------------------------------------------------------------------
[07/03 16:01:04   2303s] Begin: Collecting metrics
[07/03 16:01:04   2303s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.232 |           |      -15 |       59.15 | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:01  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.201 |           |      -16 |       59.15 | 0:00:10  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.201 |         0 |      -15 |       59.14 | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:17  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 | 0:00:15  |        4698 |      |     |
| area_reclaiming_2       |     0.000 |   -0.189 |         0 |      -15 |       59.14 | 0:00:18  |        4682 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:01:20  |        4666 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:01:04   2303s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1741.5M, current mem=1620.0M)

[07/03 16:01:04   2303s] End: Collecting metrics
[07/03 16:01:05   2304s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 16:01:05   2304s] #################################################################################
[07/03 16:01:05   2304s] # Design Stage: PreRoute
[07/03 16:01:05   2304s] # Design Name: fpga_top
[07/03 16:01:05   2304s] # Design Mode: 130nm
[07/03 16:01:05   2304s] # Analysis Mode: MMMC Non-OCV 
[07/03 16:01:05   2304s] # Parasitics Mode: No SPEF/RCDB 
[07/03 16:01:05   2304s] # Signoff Settings: SI Off 
[07/03 16:01:05   2304s] #################################################################################
[07/03 16:01:08   2310s] Calculate delays in BcWc mode...
[07/03 16:01:08   2310s] Topological Sorting (REAL = 0:00:00.0, MEM = 4634.4M, InitMEM = 4634.4M)
[07/03 16:01:08   2310s] Start delay calculation (fullDC) (2 T). (MEM=1613.5)
[07/03 16:01:09   2310s] End AAE Lib Interpolated Model. (MEM=1622.832031 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 16:01:20   2333s] Total number of fetched objects 40461
[07/03 16:01:21   2333s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[07/03 16:01:21   2333s] End delay calculation. (MEM=1643.81 CPU=0:00:20.7 REAL=0:00:11.0)
[07/03 16:01:21   2333s] End delay calculation (fullDC). (MEM=1643.81 CPU=0:00:23.2 REAL=0:00:13.0)
[07/03 16:01:21   2333s] *** CDM Built up (cpu=0:00:29.1  real=0:00:16.0  mem= 4629.9M) ***
[07/03 16:01:25   2340s] eGR doReRoute: optGuide
[07/03 16:01:25   2340s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4661.9M, EPOCH TIME: 1751572885.519478
[07/03 16:01:25   2340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:25   2340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:25   2340s] Cell fpga_top LLGs are deleted
[07/03 16:01:25   2340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:25   2340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:25   2340s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4661.9M, EPOCH TIME: 1751572885.520306
[07/03 16:01:25   2340s] {MMLU 0 1 39614}
[07/03 16:01:25   2340s] [oiLAM] Zs 7, 8
[07/03 16:01:25   2340s] ### Creating LA Mngr. totSessionCpu=0:39:05 mem=4661.9M
[07/03 16:01:25   2340s] ### Creating LA Mngr, finished. totSessionCpu=0:39:05 mem=4661.9M
[07/03 16:01:25   2340s] Running pre-eGR process
[07/03 16:01:25   2340s] Set min layer with default ( 2 )
[07/03 16:01:25   2340s] Set max layer with default ( 127 )
[07/03 16:01:25   2340s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:01:25   2340s] Min route layer (adjusted) = 2
[07/03 16:01:25   2340s] Max route layer (adjusted) = 7
[07/03 16:01:25   2340s] Set min layer with default ( 2 )
[07/03 16:01:25   2340s] Set max layer with default ( 127 )
[07/03 16:01:25   2340s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:01:25   2340s] Min route layer (adjusted) = 2
[07/03 16:01:25   2340s] Max route layer (adjusted) = 7
[07/03 16:01:25   2340s] (I)      Started Import and model ( Curr Mem: 4.19 MB )
[07/03 16:01:26   2341s] (I)      == Non-default Options ==
[07/03 16:01:26   2341s] (I)      Maximum routing layer                              : 7
[07/03 16:01:26   2341s] (I)      Top routing layer                                  : 7
[07/03 16:01:26   2341s] (I)      Number of threads                                  : 2
[07/03 16:01:26   2341s] (I)      Route tie net to shape                             : auto
[07/03 16:01:26   2341s] (I)      Method to set GCell size                           : row
[07/03 16:01:26   2341s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 16:01:26   2341s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 16:01:26   2341s] (I)      ============== Pin Summary ==============
[07/03 16:01:26   2341s] (I)      +-------+--------+---------+------------+
[07/03 16:01:26   2341s] (I)      | Layer | # pins | % total |      Group |
[07/03 16:01:26   2341s] (I)      +-------+--------+---------+------------+
[07/03 16:01:26   2341s] (I)      |     1 | 115467 |   95.32 |        Pin |
[07/03 16:01:26   2341s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 16:01:26   2341s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 16:01:26   2341s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 16:01:26   2341s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 16:01:26   2341s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 16:01:26   2341s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 16:01:26   2341s] (I)      +-------+--------+---------+------------+
[07/03 16:01:26   2341s] (I)      Custom ignore net properties:
[07/03 16:01:26   2341s] (I)      1 : NotLegal
[07/03 16:01:26   2341s] (I)      Default ignore net properties:
[07/03 16:01:26   2341s] (I)      1 : Special
[07/03 16:01:26   2341s] (I)      2 : Analog
[07/03 16:01:26   2341s] (I)      3 : Fixed
[07/03 16:01:26   2341s] (I)      4 : Skipped
[07/03 16:01:26   2341s] (I)      5 : MixedSignal
[07/03 16:01:26   2341s] (I)      Prerouted net properties:
[07/03 16:01:26   2341s] (I)      1 : NotLegal
[07/03 16:01:26   2341s] (I)      2 : Special
[07/03 16:01:26   2341s] (I)      3 : Analog
[07/03 16:01:26   2341s] (I)      4 : Fixed
[07/03 16:01:26   2341s] (I)      5 : Skipped
[07/03 16:01:26   2341s] (I)      6 : MixedSignal
[07/03 16:01:26   2341s] [NR-eGR] Early global route reroute all routable nets
[07/03 16:01:26   2341s] (I)      Use row-based GCell size
[07/03 16:01:26   2341s] (I)      Use row-based GCell align
[07/03 16:01:26   2341s] (I)      layer 0 area = 90000
[07/03 16:01:26   2341s] (I)      layer 1 area = 144000
[07/03 16:01:26   2341s] (I)      layer 2 area = 144000
[07/03 16:01:26   2341s] (I)      layer 3 area = 144000
[07/03 16:01:26   2341s] (I)      layer 4 area = 144000
[07/03 16:01:26   2341s] (I)      layer 5 area = 0
[07/03 16:01:26   2341s] (I)      layer 6 area = 0
[07/03 16:01:26   2341s] (I)      GCell unit size   : 3780
[07/03 16:01:26   2341s] (I)      GCell multiplier  : 1
[07/03 16:01:26   2341s] (I)      GCell row height  : 3780
[07/03 16:01:26   2341s] (I)      Actual row height : 3780
[07/03 16:01:26   2341s] (I)      GCell align ref   : 425480 425420
[07/03 16:01:26   2341s] [NR-eGR] Track table information for default rule: 
[07/03 16:01:26   2341s] [NR-eGR] Metal1 has single uniform track structure
[07/03 16:01:26   2341s] [NR-eGR] Metal2 has single uniform track structure
[07/03 16:01:26   2341s] [NR-eGR] Metal3 has single uniform track structure
[07/03 16:01:26   2341s] [NR-eGR] Metal4 has single uniform track structure
[07/03 16:01:26   2341s] [NR-eGR] Metal5 has single uniform track structure
[07/03 16:01:26   2341s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 16:01:26   2341s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 16:01:26   2341s] (I)      ================ Default via =================
[07/03 16:01:26   2341s] (I)      +---+-------------------+--------------------+
[07/03 16:01:26   2341s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 16:01:26   2341s] (I)      +---+-------------------+--------------------+
[07/03 16:01:26   2341s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 16:01:26   2341s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/03 16:01:26   2341s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/03 16:01:26   2341s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/03 16:01:26   2341s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 16:01:26   2341s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 16:01:26   2341s] (I)      +---+-------------------+--------------------+
[07/03 16:01:26   2341s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 16:01:26   2341s] [NR-eGR] Read 29480 PG shapes
[07/03 16:01:26   2341s] [NR-eGR] Read 0 clock shapes
[07/03 16:01:26   2341s] [NR-eGR] Read 0 other shapes
[07/03 16:01:26   2341s] [NR-eGR] #Routing Blockages  : 0
[07/03 16:01:26   2341s] [NR-eGR] #Bump Blockages     : 0
[07/03 16:01:26   2341s] [NR-eGR] #Instance Blockages : 26000
[07/03 16:01:26   2341s] [NR-eGR] #PG Blockages       : 29480
[07/03 16:01:26   2341s] [NR-eGR] #Halo Blockages     : 0
[07/03 16:01:26   2341s] [NR-eGR] #Boundary Blockages : 0
[07/03 16:01:26   2341s] [NR-eGR] #Clock Blockages    : 0
[07/03 16:01:26   2341s] [NR-eGR] #Other Blockages    : 0
[07/03 16:01:26   2341s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 16:01:26   2341s] [NR-eGR] #prerouted nets         : 2
[07/03 16:01:26   2341s] [NR-eGR] #prerouted special nets : 0
[07/03 16:01:26   2341s] [NR-eGR] #prerouted wires        : 12841
[07/03 16:01:26   2341s] [NR-eGR] Read 34206 nets ( ignored 2 )
[07/03 16:01:26   2341s] (I)        Front-side 34206 ( ignored 2 )
[07/03 16:01:26   2341s] (I)        Back-side  0 ( ignored 0 )
[07/03 16:01:26   2341s] (I)        Both-side  0 ( ignored 0 )
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/03 16:01:26   2341s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/03 16:01:26   2341s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/03 16:01:26   2341s] (I)      handle routing halo
[07/03 16:01:26   2341s] (I)      Reading macro buffers
[07/03 16:01:26   2341s] (I)      Number of macro buffers: 0
[07/03 16:01:26   2341s] (I)      early_global_route_priority property id does not exist.
[07/03 16:01:26   2341s] (I)      Read Num Blocks=55480  Num Prerouted Wires=12841  Num CS=0
[07/03 16:01:26   2341s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 11395
[07/03 16:01:26   2341s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 1354
[07/03 16:01:26   2341s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 86
[07/03 16:01:26   2341s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 6
[07/03 16:01:26   2341s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 16:01:26   2341s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 16:01:26   2341s] (I)      Number of ignored nets                =      2
[07/03 16:01:26   2341s] (I)      Number of connected nets              =      0
[07/03 16:01:26   2341s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/03 16:01:26   2341s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 16:01:26   2341s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 16:01:26   2341s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 16:01:26   2341s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 16:01:26   2341s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 16:01:26   2341s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 16:01:26   2341s] (I)      Ndr track 0 does not exist
[07/03 16:01:26   2341s] (I)      ---------------------Grid Graph Info--------------------
[07/03 16:01:26   2341s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 16:01:26   2341s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 16:01:26   2341s] (I)      Site width          :   480  (dbu)
[07/03 16:01:26   2341s] (I)      Row height          :  3780  (dbu)
[07/03 16:01:26   2341s] (I)      GCell row height    :  3780  (dbu)
[07/03 16:01:26   2341s] (I)      GCell width         :  3780  (dbu)
[07/03 16:01:26   2341s] (I)      GCell height        :  3780  (dbu)
[07/03 16:01:26   2341s] (I)      Grid                :   491   512     7
[07/03 16:01:26   2341s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 16:01:26   2341s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 16:01:26   2341s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 16:01:26   2341s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 16:01:26   2341s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 16:01:26   2341s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 16:01:26   2341s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 16:01:26   2341s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 16:01:26   2341s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 16:01:26   2341s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 16:01:26   2341s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 16:01:26   2341s] (I)      --------------------------------------------------------
[07/03 16:01:26   2341s] 
[07/03 16:01:26   2341s] [NR-eGR] ============ Routing rule table ============
[07/03 16:01:26   2341s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34140
[07/03 16:01:26   2341s] [NR-eGR] ========================================
[07/03 16:01:26   2341s] [NR-eGR] 
[07/03 16:01:26   2341s] (I)      ==== NDR : (Default) ====
[07/03 16:01:26   2341s] (I)      +--------------+--------+
[07/03 16:01:26   2341s] (I)      |           ID |      0 |
[07/03 16:01:26   2341s] (I)      |      Default |    yes |
[07/03 16:01:26   2341s] (I)      |  Clk Special |     no |
[07/03 16:01:26   2341s] (I)      | Hard spacing |     no |
[07/03 16:01:26   2341s] (I)      |    NDR track | (none) |
[07/03 16:01:26   2341s] (I)      |      NDR via | (none) |
[07/03 16:01:26   2341s] (I)      |  Extra space |      0 |
[07/03 16:01:26   2341s] (I)      |      Shields |      0 |
[07/03 16:01:26   2341s] (I)      |   Demand (H) |      1 |
[07/03 16:01:26   2341s] (I)      |   Demand (V) |      1 |
[07/03 16:01:26   2341s] (I)      |        #Nets |  34140 |
[07/03 16:01:26   2341s] (I)      +--------------+--------+
[07/03 16:01:26   2341s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 16:01:26   2341s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 16:01:26   2341s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 16:01:26   2341s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 16:01:26   2341s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 16:01:26   2341s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 16:01:26   2341s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 16:01:26   2341s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 16:01:26   2341s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 16:01:26   2341s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 16:01:26   2341s] (I)      =============== Blocked Tracks ===============
[07/03 16:01:26   2341s] (I)      +-------+---------+----------+---------------+
[07/03 16:01:26   2341s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 16:01:26   2341s] (I)      +-------+---------+----------+---------------+
[07/03 16:01:26   2341s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 16:01:26   2341s] (I)      |     2 | 2262528 |   980400 |        43.33% |
[07/03 16:01:26   2341s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 16:01:26   2341s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 16:01:26   2341s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 16:01:26   2341s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 16:01:26   2341s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 16:01:26   2341s] (I)      +-------+---------+----------+---------------+
[07/03 16:01:26   2341s] (I)      Finished Import and model ( CPU: 0.98 sec, Real: 1.07 sec, Curr Mem: 4.22 MB )
[07/03 16:01:26   2341s] (I)      Reset routing kernel
[07/03 16:01:26   2341s] (I)      Started Global Routing ( Curr Mem: 4.22 MB )
[07/03 16:01:26   2341s] (I)      totalPins=110272  totalGlobalPin=107027 (97.06%)
[07/03 16:01:26   2341s] (I)      ================== Net Group Info ===================
[07/03 16:01:26   2341s] (I)      +----+----------------+--------------+--------------+
[07/03 16:01:26   2341s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 16:01:26   2341s] (I)      +----+----------------+--------------+--------------+
[07/03 16:01:26   2341s] (I)      |  1 |          34140 |    Metal2(2) | TopMetal2(7) |
[07/03 16:01:26   2341s] (I)      +----+----------------+--------------+--------------+
[07/03 16:01:27   2341s] (I)      total 2D Cap : 4280108 = (2443760 H, 1836348 V)
[07/03 16:01:27   2341s] (I)      total 2D Demand : 22009 = (13245 H, 8764 V)
[07/03 16:01:27   2341s] (I)      init route region map
[07/03 16:01:27   2341s] (I)      #blocked GCells = 74401
[07/03 16:01:27   2341s] (I)      #regions = 1031
[07/03 16:01:27   2341s] (I)      init safety region map
[07/03 16:01:27   2341s] (I)      #blocked GCells = 74401
[07/03 16:01:27   2341s] (I)      #regions = 1031
[07/03 16:01:27   2341s] (I)      Adjusted 0 GCells for pin access
[07/03 16:01:27   2341s] [NR-eGR] Layer group 1: route 34140 net(s) in layer range [2, 7]
[07/03 16:01:27   2341s] (I)      
[07/03 16:01:27   2341s] (I)      ============  Phase 1a Route ============
[07/03 16:01:27   2342s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 55
[07/03 16:01:27   2342s] (I)      Usage: 306822 = (156576 H, 150246 V) = (6.41% H, 8.18% V) = (5.919e+05um H, 5.679e+05um V)
[07/03 16:01:27   2342s] (I)      
[07/03 16:01:27   2342s] (I)      ============  Phase 1b Route ============
[07/03 16:01:27   2342s] (I)      Usage: 306827 = (156582 H, 150245 V) = (6.41% H, 8.18% V) = (5.919e+05um H, 5.679e+05um V)
[07/03 16:01:27   2342s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 1.159806e+06um
[07/03 16:01:27   2342s] (I)      Congestion metric : 0.00%H 0.50%V, 0.50%HV
[07/03 16:01:27   2342s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 16:01:27   2342s] (I)      
[07/03 16:01:27   2342s] (I)      ============  Phase 1c Route ============
[07/03 16:01:27   2342s] (I)      Level2 Grid: 99 x 103
[07/03 16:01:27   2342s] (I)      Usage: 306860 = (156613 H, 150247 V) = (6.41% H, 8.18% V) = (5.920e+05um H, 5.679e+05um V)
[07/03 16:01:27   2342s] (I)      
[07/03 16:01:27   2342s] (I)      ============  Phase 1d Route ============
[07/03 16:01:27   2342s] (I)      Usage: 306868 = (156621 H, 150247 V) = (6.41% H, 8.18% V) = (5.920e+05um H, 5.679e+05um V)
[07/03 16:01:27   2342s] (I)      
[07/03 16:01:27   2342s] (I)      ============  Phase 1e Route ============
[07/03 16:01:27   2342s] (I)      Usage: 306868 = (156621 H, 150247 V) = (6.41% H, 8.18% V) = (5.920e+05um H, 5.679e+05um V)
[07/03 16:01:27   2342s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.159961e+06um
[07/03 16:01:27   2342s] (I)      
[07/03 16:01:27   2342s] (I)      ============  Phase 1l Route ============
[07/03 16:01:28   2343s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 16:01:28   2343s] (I)      Layer  2:    1311919    168189         4      839655     1418265    (37.19%) 
[07/03 16:01:28   2343s] (I)      Layer  3:     865152    136721       156     1019427      956419    (51.59%) 
[07/03 16:01:28   2343s] (I)      Layer  4:    1003995     42004         2     1151892     1106028    (51.02%) 
[07/03 16:01:28   2343s] (I)      Layer  5:     864534     24067       141     1019789      956056    (51.61%) 
[07/03 16:01:28   2343s] (I)      Layer  6:     137303        32        24      176887      112237    (61.18%) 
[07/03 16:01:28   2343s] (I)      Layer  7:     116908        17         5      124626      112476    (52.56%) 
[07/03 16:01:28   2343s] (I)      Total:       4299811    371030       332     4332272     4661479    (48.17%) 
[07/03 16:01:28   2343s] (I)      
[07/03 16:01:28   2343s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 16:01:28   2343s] [NR-eGR]                        OverCon           OverCon           OverCon            
[07/03 16:01:28   2343s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[07/03 16:01:28   2343s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[07/03 16:01:28   2343s] [NR-eGR] --------------------------------------------------------------------------------
[07/03 16:01:28   2343s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:01:28   2343s] [NR-eGR]  Metal2 ( 2)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:01:28   2343s] [NR-eGR]  Metal3 ( 3)        60( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[07/03 16:01:28   2343s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:01:28   2343s] [NR-eGR]  Metal5 ( 5)        48( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[07/03 16:01:28   2343s] [NR-eGR] TopMetal1 ( 6)         4( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.01%) 
[07/03 16:01:28   2343s] [NR-eGR] TopMetal2 ( 7)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:01:28   2343s] [NR-eGR] --------------------------------------------------------------------------------
[07/03 16:01:28   2343s] [NR-eGR]        Total       122( 0.02%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[07/03 16:01:28   2343s] [NR-eGR] 
[07/03 16:01:28   2343s] (I)      Finished Global Routing ( CPU: 1.94 sec, Real: 1.58 sec, Curr Mem: 4.24 MB )
[07/03 16:01:28   2343s] (I)      Updating congestion map
[07/03 16:01:28   2343s] (I)      total 2D Cap : 4310595 = (2459932 H, 1850663 V)
[07/03 16:01:28   2343s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 16:01:28   2343s] (I)      Running track assignment and export wires
[07/03 16:01:28   2343s] (I)      Delete wires for 34140 nets 
[07/03 16:01:28   2343s] (I)      ============= Track Assignment ============
[07/03 16:01:28   2343s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.23 MB )
[07/03 16:01:28   2343s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 16:01:28   2343s] (I)      Run Multi-thread track assignment
[07/03 16:01:29   2344s] (I)      Finished Track Assignment (2T) ( CPU: 0.88 sec, Real: 0.50 sec, Curr Mem: 4.24 MB )
[07/03 16:01:29   2344s] (I)      Started Export ( Curr Mem: 4.24 MB )
[07/03 16:01:29   2344s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 16:01:29   2344s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/03 16:01:29   2344s] [NR-eGR] --------------------------------------------------------------------------
[07/03 16:01:29   2345s] [NR-eGR]                    Length (um)    Vias 
[07/03 16:01:29   2345s] [NR-eGR] ---------------------------------------
[07/03 16:01:29   2345s] [NR-eGR]  Metal1     (1V)             0  110070 
[07/03 16:01:29   2345s] [NR-eGR]  Metal2     (2H)        482532  166878 
[07/03 16:01:29   2345s] [NR-eGR]  Metal3     (3V)        523666    8067 
[07/03 16:01:29   2345s] [NR-eGR]  Metal4     (4H)        151932    3212 
[07/03 16:01:29   2345s] [NR-eGR]  Metal5     (5V)         88778      32 
[07/03 16:01:29   2345s] [NR-eGR]  TopMetal1  (6H)            19       6 
[07/03 16:01:29   2345s] [NR-eGR]  TopMetal2  (7V)            73       0 
[07/03 16:01:29   2345s] [NR-eGR] ---------------------------------------
[07/03 16:01:29   2345s] [NR-eGR]             Total      1247001  288265 
[07/03 16:01:29   2345s] [NR-eGR] --------------------------------------------------------------------------
[07/03 16:01:29   2345s] [NR-eGR] Total half perimeter of net bounding box: 894245um
[07/03 16:01:29   2345s] [NR-eGR] Total length: 1247001um, number of vias: 288265
[07/03 16:01:29   2345s] [NR-eGR] --------------------------------------------------------------------------
[07/03 16:01:29   2345s] (I)      == Layer wire length by net rule ==
[07/03 16:01:29   2345s] (I)                           Default 
[07/03 16:01:29   2345s] (I)      -----------------------------
[07/03 16:01:29   2345s] (I)       Metal1     (1V)         0um 
[07/03 16:01:29   2345s] (I)       Metal2     (2H)    482532um 
[07/03 16:01:29   2345s] (I)       Metal3     (3V)    523666um 
[07/03 16:01:29   2345s] (I)       Metal4     (4H)    151932um 
[07/03 16:01:29   2345s] (I)       Metal5     (5V)     88778um 
[07/03 16:01:29   2345s] (I)       TopMetal1  (6H)        19um 
[07/03 16:01:29   2345s] (I)       TopMetal2  (7V)        73um 
[07/03 16:01:29   2345s] (I)      -----------------------------
[07/03 16:01:29   2345s] (I)                  Total  1247001um 
[07/03 16:01:29   2345s] (I)      == Layer via count by net rule ==
[07/03 16:01:29   2345s] (I)                         Default 
[07/03 16:01:29   2345s] (I)      ---------------------------
[07/03 16:01:29   2345s] (I)       Metal1     (1V)    110070 
[07/03 16:01:29   2345s] (I)       Metal2     (2H)    166878 
[07/03 16:01:29   2345s] (I)       Metal3     (3V)      8067 
[07/03 16:01:29   2345s] (I)       Metal4     (4H)      3212 
[07/03 16:01:29   2345s] (I)       Metal5     (5V)        32 
[07/03 16:01:29   2345s] (I)       TopMetal1  (6H)         6 
[07/03 16:01:29   2345s] (I)       TopMetal2  (7V)         0 
[07/03 16:01:29   2345s] (I)      ---------------------------
[07/03 16:01:29   2345s] (I)                  Total   288265 
[07/03 16:01:30   2345s] (I)      Finished Export ( CPU: 1.30 sec, Real: 1.08 sec, Curr Mem: 4.19 MB )
[07/03 16:01:30   2345s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 16:01:30   2345s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.29 sec, Real: 4.42 sec, Curr Mem: 4.19 MB )
[07/03 16:01:30   2345s] [NR-eGR] Finished Early Global Route ( CPU: 5.33 sec, Real: 4.46 sec, Curr Mem: 4.14 MB )
[07/03 16:01:30   2345s] (I)      ========================================== Runtime Summary ===========================================
[07/03 16:01:30   2345s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/03 16:01:30   2345s] (I)      ------------------------------------------------------------------------------------------------------
[07/03 16:01:30   2345s] (I)       Early Global Route                             100.00%  1896.66 sec  1901.12 sec  4.46 sec  5.33 sec 
[07/03 16:01:30   2345s] (I)       +-Early Global Route kernel                     99.06%  1896.68 sec  1901.10 sec  4.42 sec  5.29 sec 
[07/03 16:01:30   2345s] (I)       | +-Import and model                            23.90%  1896.68 sec  1897.74 sec  1.07 sec  0.98 sec 
[07/03 16:01:30   2345s] (I)       | | +-Create place DB                           10.19%  1896.68 sec  1897.13 sec  0.45 sec  0.42 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Import place data                       10.18%  1896.68 sec  1897.13 sec  0.45 sec  0.42 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Read instances and placement           4.76%  1896.68 sec  1896.89 sec  0.21 sec  0.19 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Read nets                              5.36%  1896.89 sec  1897.13 sec  0.24 sec  0.23 sec 
[07/03 16:01:30   2345s] (I)       | | +-Create route DB                           12.86%  1897.13 sec  1897.71 sec  0.57 sec  0.52 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Import route data (2T)                  12.84%  1897.13 sec  1897.71 sec  0.57 sec  0.52 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Read blockages ( Layer 2-7 )           0.98%  1897.20 sec  1897.24 sec  0.04 sec  0.04 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Read routing blockages               0.00%  1897.20 sec  1897.20 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Read bump blockages                  0.00%  1897.20 sec  1897.20 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Read instance blockages              0.57%  1897.20 sec  1897.22 sec  0.03 sec  0.02 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Read PG blockages                    0.32%  1897.22 sec  1897.24 sec  0.01 sec  0.01 sec 
[07/03 16:01:30   2345s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  1897.22 sec  1897.23 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Read clock blockages                 0.00%  1897.24 sec  1897.24 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Read other blockages                 0.00%  1897.24 sec  1897.24 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Read halo blockages                  0.01%  1897.24 sec  1897.24 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1897.24 sec  1897.24 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Read blackboxes                        0.00%  1897.24 sec  1897.24 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Read prerouted                         0.33%  1897.24 sec  1897.25 sec  0.01 sec  0.01 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Read nets                              1.09%  1897.25 sec  1897.30 sec  0.05 sec  0.05 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Set up via pillars                     2.59%  1897.38 sec  1897.49 sec  0.12 sec  0.09 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Initialize 3D grid graph               0.21%  1897.51 sec  1897.52 sec  0.01 sec  0.01 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Model blockage capacity                3.60%  1897.53 sec  1897.69 sec  0.16 sec  0.15 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Initialize 3D capacity               3.38%  1897.53 sec  1897.68 sec  0.15 sec  0.14 sec 
[07/03 16:01:30   2345s] (I)       | | +-Read aux data                              0.00%  1897.71 sec  1897.71 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | | +-Others data preparation                    0.00%  1897.71 sec  1897.71 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | | +-Create route kernel                        0.54%  1897.71 sec  1897.73 sec  0.02 sec  0.02 sec 
[07/03 16:01:30   2345s] (I)       | +-Global Routing                              35.36%  1897.75 sec  1899.33 sec  1.58 sec  1.94 sec 
[07/03 16:01:30   2345s] (I)       | | +-Initialization                             0.87%  1897.75 sec  1897.79 sec  0.04 sec  0.04 sec 
[07/03 16:01:30   2345s] (I)       | | +-Net group 1                               33.24%  1897.79 sec  1899.28 sec  1.48 sec  1.85 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Generate topology (2T)                   1.33%  1897.79 sec  1897.85 sec  0.06 sec  0.10 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Phase 1a                                 7.32%  1898.06 sec  1898.39 sec  0.33 sec  0.37 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Pattern routing (2T)                   4.58%  1898.06 sec  1898.27 sec  0.20 sec  0.25 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.76%  1898.27 sec  1898.35 sec  0.08 sec  0.07 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Add via demand to 2D                   0.92%  1898.35 sec  1898.39 sec  0.04 sec  0.04 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Phase 1b                                 4.17%  1898.39 sec  1898.57 sec  0.19 sec  0.19 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Monotonic routing (2T)                 1.85%  1898.39 sec  1898.47 sec  0.08 sec  0.09 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Phase 1c                                 1.48%  1898.57 sec  1898.64 sec  0.07 sec  0.06 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Two level Routing                      1.48%  1898.58 sec  1898.64 sec  0.07 sec  0.06 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Two Level Routing (Regular)          1.18%  1898.58 sec  1898.63 sec  0.05 sec  0.05 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Two Level Routing (Strong)           0.22%  1898.63 sec  1898.64 sec  0.01 sec  0.01 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Phase 1d                                 4.50%  1898.64 sec  1898.84 sec  0.20 sec  0.29 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Detoured routing (2T)                  4.49%  1898.64 sec  1898.84 sec  0.20 sec  0.29 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Phase 1e                                 0.67%  1898.84 sec  1898.87 sec  0.03 sec  0.03 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Route legalization                     0.61%  1898.84 sec  1898.87 sec  0.03 sec  0.03 sec 
[07/03 16:01:30   2345s] (I)       | | | | | +-Legalize Blockage Violations         0.60%  1898.84 sec  1898.87 sec  0.03 sec  0.03 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Phase 1l                                 8.99%  1898.87 sec  1899.28 sec  0.40 sec  0.60 sec 
[07/03 16:01:30   2345s] (I)       | | | | +-Layer assignment (2T)                  8.29%  1898.91 sec  1899.28 sec  0.37 sec  0.57 sec 
[07/03 16:01:30   2345s] (I)       | +-Export cong map                              3.42%  1899.33 sec  1899.48 sec  0.15 sec  0.15 sec 
[07/03 16:01:30   2345s] (I)       | | +-Export 2D cong map                         1.02%  1899.43 sec  1899.48 sec  0.05 sec  0.04 sec 
[07/03 16:01:30   2345s] (I)       | +-Extract Global 3D Wires                      0.63%  1899.49 sec  1899.51 sec  0.03 sec  0.03 sec 
[07/03 16:01:30   2345s] (I)       | +-Track Assignment (2T)                       11.15%  1899.52 sec  1900.01 sec  0.50 sec  0.88 sec 
[07/03 16:01:30   2345s] (I)       | | +-Initialization                             0.19%  1899.52 sec  1899.52 sec  0.01 sec  0.01 sec 
[07/03 16:01:30   2345s] (I)       | | +-Track Assignment Kernel                   10.65%  1899.52 sec  1900.00 sec  0.48 sec  0.86 sec 
[07/03 16:01:30   2345s] (I)       | | +-Free Memory                                0.00%  1900.01 sec  1900.01 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)       | +-Export                                      24.27%  1900.01 sec  1901.10 sec  1.08 sec  1.30 sec 
[07/03 16:01:30   2345s] (I)       | | +-Export DB wires                            4.88%  1900.01 sec  1900.23 sec  0.22 sec  0.37 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Export all nets (2T)                     3.45%  1900.03 sec  1900.19 sec  0.15 sec  0.27 sec 
[07/03 16:01:30   2345s] (I)       | | | +-Set wire vias (2T)                       1.01%  1900.19 sec  1900.23 sec  0.05 sec  0.09 sec 
[07/03 16:01:30   2345s] (I)       | | +-Report wirelength                          6.18%  1900.23 sec  1900.51 sec  0.28 sec  0.26 sec 
[07/03 16:01:30   2345s] (I)       | | +-Update net boxes                           2.82%  1900.51 sec  1900.63 sec  0.13 sec  0.22 sec 
[07/03 16:01:30   2345s] (I)       | | +-Update timing                             10.30%  1900.63 sec  1901.09 sec  0.46 sec  0.44 sec 
[07/03 16:01:30   2345s] (I)       | +-Postprocess design                           0.03%  1901.10 sec  1901.10 sec  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)      ======================= Summary by functions ========================
[07/03 16:01:30   2345s] (I)       Lv  Step                                      %      Real       CPU 
[07/03 16:01:30   2345s] (I)      ---------------------------------------------------------------------
[07/03 16:01:30   2345s] (I)        0  Early Global Route                  100.00%  4.46 sec  5.33 sec 
[07/03 16:01:30   2345s] (I)        1  Early Global Route kernel            99.06%  4.42 sec  5.29 sec 
[07/03 16:01:30   2345s] (I)        2  Global Routing                       35.36%  1.58 sec  1.94 sec 
[07/03 16:01:30   2345s] (I)        2  Export                               24.27%  1.08 sec  1.30 sec 
[07/03 16:01:30   2345s] (I)        2  Import and model                     23.90%  1.07 sec  0.98 sec 
[07/03 16:01:30   2345s] (I)        2  Track Assignment (2T)                11.15%  0.50 sec  0.88 sec 
[07/03 16:01:30   2345s] (I)        2  Export cong map                       3.42%  0.15 sec  0.15 sec 
[07/03 16:01:30   2345s] (I)        2  Extract Global 3D Wires               0.63%  0.03 sec  0.03 sec 
[07/03 16:01:30   2345s] (I)        2  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        3  Net group 1                          33.24%  1.48 sec  1.85 sec 
[07/03 16:01:30   2345s] (I)        3  Create route DB                      12.86%  0.57 sec  0.52 sec 
[07/03 16:01:30   2345s] (I)        3  Track Assignment Kernel              10.65%  0.48 sec  0.86 sec 
[07/03 16:01:30   2345s] (I)        3  Update timing                        10.30%  0.46 sec  0.44 sec 
[07/03 16:01:30   2345s] (I)        3  Create place DB                      10.19%  0.45 sec  0.42 sec 
[07/03 16:01:30   2345s] (I)        3  Report wirelength                     6.18%  0.28 sec  0.26 sec 
[07/03 16:01:30   2345s] (I)        3  Export DB wires                       4.88%  0.22 sec  0.37 sec 
[07/03 16:01:30   2345s] (I)        3  Update net boxes                      2.82%  0.13 sec  0.22 sec 
[07/03 16:01:30   2345s] (I)        3  Initialization                        1.06%  0.05 sec  0.05 sec 
[07/03 16:01:30   2345s] (I)        3  Export 2D cong map                    1.02%  0.05 sec  0.04 sec 
[07/03 16:01:30   2345s] (I)        3  Create route kernel                   0.54%  0.02 sec  0.02 sec 
[07/03 16:01:30   2345s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        4  Import route data (2T)               12.84%  0.57 sec  0.52 sec 
[07/03 16:01:30   2345s] (I)        4  Import place data                    10.18%  0.45 sec  0.42 sec 
[07/03 16:01:30   2345s] (I)        4  Phase 1l                              8.99%  0.40 sec  0.60 sec 
[07/03 16:01:30   2345s] (I)        4  Phase 1a                              7.32%  0.33 sec  0.37 sec 
[07/03 16:01:30   2345s] (I)        4  Phase 1d                              4.50%  0.20 sec  0.29 sec 
[07/03 16:01:30   2345s] (I)        4  Phase 1b                              4.17%  0.19 sec  0.19 sec 
[07/03 16:01:30   2345s] (I)        4  Export all nets (2T)                  3.45%  0.15 sec  0.27 sec 
[07/03 16:01:30   2345s] (I)        4  Phase 1c                              1.48%  0.07 sec  0.06 sec 
[07/03 16:01:30   2345s] (I)        4  Generate topology (2T)                1.33%  0.06 sec  0.10 sec 
[07/03 16:01:30   2345s] (I)        4  Set wire vias (2T)                    1.01%  0.05 sec  0.09 sec 
[07/03 16:01:30   2345s] (I)        4  Phase 1e                              0.67%  0.03 sec  0.03 sec 
[07/03 16:01:30   2345s] (I)        5  Layer assignment (2T)                 8.29%  0.37 sec  0.57 sec 
[07/03 16:01:30   2345s] (I)        5  Read nets                             6.45%  0.29 sec  0.28 sec 
[07/03 16:01:30   2345s] (I)        5  Read instances and placement          4.76%  0.21 sec  0.19 sec 
[07/03 16:01:30   2345s] (I)        5  Pattern routing (2T)                  4.58%  0.20 sec  0.25 sec 
[07/03 16:01:30   2345s] (I)        5  Detoured routing (2T)                 4.49%  0.20 sec  0.29 sec 
[07/03 16:01:30   2345s] (I)        5  Model blockage capacity               3.60%  0.16 sec  0.15 sec 
[07/03 16:01:30   2345s] (I)        5  Set up via pillars                    2.59%  0.12 sec  0.09 sec 
[07/03 16:01:30   2345s] (I)        5  Monotonic routing (2T)                1.85%  0.08 sec  0.09 sec 
[07/03 16:01:30   2345s] (I)        5  Pattern Routing Avoiding Blockages    1.76%  0.08 sec  0.07 sec 
[07/03 16:01:30   2345s] (I)        5  Two level Routing                     1.48%  0.07 sec  0.06 sec 
[07/03 16:01:30   2345s] (I)        5  Read blockages ( Layer 2-7 )          0.98%  0.04 sec  0.04 sec 
[07/03 16:01:30   2345s] (I)        5  Add via demand to 2D                  0.92%  0.04 sec  0.04 sec 
[07/03 16:01:30   2345s] (I)        5  Route legalization                    0.61%  0.03 sec  0.03 sec 
[07/03 16:01:30   2345s] (I)        5  Read prerouted                        0.33%  0.01 sec  0.01 sec 
[07/03 16:01:30   2345s] (I)        5  Initialize 3D grid graph              0.21%  0.01 sec  0.01 sec 
[07/03 16:01:30   2345s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        6  Initialize 3D capacity                3.38%  0.15 sec  0.14 sec 
[07/03 16:01:30   2345s] (I)        6  Two Level Routing (Regular)           1.18%  0.05 sec  0.05 sec 
[07/03 16:01:30   2345s] (I)        6  Legalize Blockage Violations          0.60%  0.03 sec  0.03 sec 
[07/03 16:01:30   2345s] (I)        6  Read instance blockages               0.57%  0.03 sec  0.02 sec 
[07/03 16:01:30   2345s] (I)        6  Read PG blockages                     0.32%  0.01 sec  0.01 sec 
[07/03 16:01:30   2345s] (I)        6  Two Level Routing (Strong)            0.22%  0.01 sec  0.01 sec 
[07/03 16:01:30   2345s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] (I)        7  Allocate memory for PG via list       0.09%  0.00 sec  0.00 sec 
[07/03 16:01:30   2345s] Running post-eGR process
[07/03 16:01:30   2345s] Extraction called for design 'fpga_top' of instances=34156 and nets=59344 using extraction engine 'preRoute' .
[07/03 16:01:30   2345s] PreRoute RC Extraction called for design fpga_top.
[07/03 16:01:30   2345s] RC Extraction called in multi-corner(2) mode.
[07/03 16:01:30   2345s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 16:01:30   2345s] Type 'man IMPEXT-6197' for more detail.
[07/03 16:01:30   2345s] RCMode: PreRoute
[07/03 16:01:30   2345s]       RC Corner Indexes            0       1   
[07/03 16:01:30   2345s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 16:01:30   2345s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 16:01:30   2345s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 16:01:30   2345s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 16:01:30   2345s] Shrink Factor                : 1.00000
[07/03 16:01:30   2345s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 16:01:30   2345s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 16:01:30   2346s] Updating RC Grid density data for preRoute extraction ...
[07/03 16:01:30   2346s] eee: pegSigSF=1.070000
[07/03 16:01:30   2346s] Initializing multi-corner resistance tables ...
[07/03 16:01:30   2346s] eee: Grid unit RC data computation started
[07/03 16:01:30   2346s] eee: Grid unit RC data computation completed
[07/03 16:01:30   2346s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 16:01:30   2346s] eee: l=2 avDens=0.140695 usedTrk=12985.283597 availTrk=92293.979248 sigTrk=12985.283597
[07/03 16:01:30   2346s] eee: l=3 avDens=0.131329 usedTrk=15917.974889 availTrk=121206.536691 sigTrk=15917.974889
[07/03 16:01:30   2346s] eee: l=4 avDens=0.045872 usedTrk=6041.004330 availTrk=131693.824523 sigTrk=6041.004330
[07/03 16:01:30   2346s] eee: l=5 avDens=0.044623 usedTrk=4414.483123 availTrk=98927.468940 sigTrk=4414.483123
[07/03 16:01:30   2346s] eee: l=6 avDens=0.194361 usedTrk=2195.367673 availTrk=11295.323290 sigTrk=2195.367673
[07/03 16:01:30   2346s] eee: l=7 avDens=0.132683 usedTrk=2071.886735 availTrk=15615.276942 sigTrk=2071.886735
[07/03 16:01:30   2346s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:01:30   2346s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 16:01:30   2346s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.296617 uaWl=1.000000 uaWlH=0.196900 aWlH=0.000000 lMod=0 pMax=0.831800 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 16:01:30   2346s] eee: NetCapCache creation started. (Current Mem: 4652.352M) 
[07/03 16:01:31   2346s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  Curr Mem: 4652.352M) 
[07/03 16:01:31   2346s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 16:01:31   2346s] eee: Metal Layers Info:
[07/03 16:01:31   2346s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:01:31   2346s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 16:01:31   2346s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:01:31   2346s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 16:01:31   2346s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 16:01:31   2346s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 16:01:31   2346s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 16:01:31   2346s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 16:01:31   2346s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 16:01:31   2346s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 16:01:31   2346s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:01:31   2346s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 16:01:31   2346s] eee: +-----------------------NDR Info-----------------------+
[07/03 16:01:31   2346s] eee: NDR Count = 0, Fake NDR = 0
[07/03 16:01:31   2346s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4652.352M)
[07/03 16:01:32   2348s] Compute RC Scale Done ...
[07/03 16:01:32   2348s] OPERPROF: Starting HotSpotCal at level 1, MEM:4652.4M, EPOCH TIME: 1751572892.676717
[07/03 16:01:32   2348s] [hotspot] +------------+---------------+---------------+
[07/03 16:01:32   2348s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 16:01:32   2348s] [hotspot] +------------+---------------+---------------+
[07/03 16:01:32   2348s] [hotspot] | normalized |          0.00 |          0.00 |
[07/03 16:01:32   2348s] [hotspot] +------------+---------------+---------------+
[07/03 16:01:32   2348s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 16:01:32   2348s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 16:01:32   2348s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.042, REAL:0.127, MEM:4652.4M, EPOCH TIME: 1751572892.804110
[07/03 16:01:32   2348s] Begin: Collecting metrics
[07/03 16:01:33   2348s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.232 |           |      -15 |       59.15 |            |              | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.201 |           |      -16 |       59.15 |            |              | 0:00:10  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.201 |         0 |      -15 |       59.14 |            |              | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 |            |              | 0:00:17  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 |            |              | 0:00:15  |        4698 |      |     |
| area_reclaiming_2       |     0.000 |   -0.189 |         0 |      -15 |       59.14 |            |              | 0:00:18  |        4682 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:20  |        4666 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4652 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:01:33   2348s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1645.0M, current mem=1555.6M)

[07/03 16:01:33   2348s] End: Collecting metrics
[07/03 16:01:33   2348s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 2 -resetVeryShortNets -rescheduleForAdherence  
[07/03 16:01:33   2348s] Begin: GigaOpt Route Type Constraints Refinement
[07/03 16:01:33   2348s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:39:12.6/0:43:22.1 (0.9), mem = 4652.4M
[07/03 16:01:33   2348s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.21
[07/03 16:01:33   2348s] ### Creating RouteCongInterface, started
[07/03 16:01:33   2349s] 
[07/03 16:01:33   2349s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 16:01:33   2349s] 
[07/03 16:01:33   2349s] #optDebug: {0, 1.000}
[07/03 16:01:33   2349s] ### Creating RouteCongInterface, finished
[07/03 16:01:33   2349s] Updated routing constraints on 0 nets.
[07/03 16:01:33   2349s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.21
[07/03 16:01:33   2349s] Bottom Preferred Layer:
[07/03 16:01:33   2349s] +---------------+------------+----------+
[07/03 16:01:33   2349s] |     Layer     |    CLK     |   Rule   |
[07/03 16:01:33   2349s] +---------------+------------+----------+
[07/03 16:01:33   2349s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:01:33   2349s] +---------------+------------+----------+
[07/03 16:01:33   2349s] Via Pillar Rule:
[07/03 16:01:33   2349s]     None
[07/03 16:01:33   2349s] Finished writing unified metrics of routing constraints.
[07/03 16:01:33   2349s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:39:13.1/0:43:22.5 (0.9), mem = 4652.4M
[07/03 16:01:33   2349s] 
[07/03 16:01:33   2349s] =============================================================================================
[07/03 16:01:33   2349s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 23.14-s088_1
[07/03 16:01:33   2349s] =============================================================================================
[07/03 16:01:33   2349s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:01:33   2349s] ---------------------------------------------------------------------------------------------
[07/03 16:01:33   2349s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  87.9 % )     0:00:00.4 /  0:00:00.4    1.0
[07/03 16:01:33   2349s] [ MISC                   ]          0:00:00.0  (  12.1 % )     0:00:00.0 /  0:00:00.1    1.2
[07/03 16:01:33   2349s] ---------------------------------------------------------------------------------------------
[07/03 16:01:33   2349s]  CongRefineRouteType #2 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/03 16:01:33   2349s] ---------------------------------------------------------------------------------------------
[07/03 16:01:33   2349s] End: GigaOpt Route Type Constraints Refinement
[07/03 16:01:33   2349s] Begin: Collecting metrics
[07/03 16:01:34   2349s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.232 |           |      -15 |       59.15 |            |              | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.201 |           |      -16 |       59.15 |            |              | 0:00:10  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.201 |         0 |      -15 |       59.14 |            |              | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 |            |              | 0:00:17  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 |            |              | 0:00:15  |        4698 |      |     |
| area_reclaiming_2       |     0.000 |   -0.189 |         0 |      -15 |       59.14 |            |              | 0:00:18  |        4682 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:20  |        4666 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4652 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4652 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:01:34   2349s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1555.6M, current mem=1555.6M)

[07/03 16:01:34   2349s] End: Collecting metrics
[07/03 16:01:34   2349s] skip EGR on cluster skew clock nets.
[07/03 16:01:34   2349s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[07/03 16:01:34   2349s]                                            # bool, default=false, private
[07/03 16:01:34   2349s] Starting delay calculation for Setup views
[07/03 16:01:34   2349s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 16:01:34   2349s] #################################################################################
[07/03 16:01:34   2349s] # Design Stage: PreRoute
[07/03 16:01:34   2349s] # Design Name: fpga_top
[07/03 16:01:34   2349s] # Design Mode: 130nm
[07/03 16:01:34   2349s] # Analysis Mode: MMMC Non-OCV 
[07/03 16:01:34   2349s] # Parasitics Mode: No SPEF/RCDB 
[07/03 16:01:34   2349s] # Signoff Settings: SI Off 
[07/03 16:01:34   2349s] #################################################################################
[07/03 16:01:37   2355s] Calculate delays in BcWc mode...
[07/03 16:01:37   2355s] Topological Sorting (REAL = 0:00:00.0, MEM = 4650.4M, InitMEM = 4650.4M)
[07/03 16:01:37   2355s] Start delay calculation (fullDC) (2 T). (MEM=1604.07)
[07/03 16:01:38   2355s] End AAE Lib Interpolated Model. (MEM=1613.406250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 16:01:50   2378s] Total number of fetched objects 40461
[07/03 16:01:50   2378s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[07/03 16:01:50   2378s] End delay calculation. (MEM=1645.07 CPU=0:00:20.6 REAL=0:00:11.0)
[07/03 16:01:50   2378s] End delay calculation (fullDC). (MEM=1645.07 CPU=0:00:23.1 REAL=0:00:13.0)
[07/03 16:01:50   2378s] *** CDM Built up (cpu=0:00:28.8  real=0:00:16.0  mem= 4629.9M) ***
[07/03 16:01:53   2384s] *** Done Building Timing Graph (cpu=0:00:34.6 real=0:00:19.0 totSessionCpu=0:39:48 mem=4637.9M)
[07/03 16:01:54   2384s] Begin: GigaOpt postEco DRV Optimization
[07/03 16:01:54   2384s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[07/03 16:01:54   2384s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:39:48.8/0:43:43.2 (0.9), mem = 4637.9M
[07/03 16:01:54   2384s] Info: 71 io nets excluded
[07/03 16:01:54   2384s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:01:54   2385s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:01:54   2385s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.22
[07/03 16:01:54   2385s] 
[07/03 16:01:54   2385s] Active Setup views: WORST_CASE 
[07/03 16:01:54   2385s] Cell fpga_top LLGs are deleted
[07/03 16:01:54   2385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:54   2385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:54   2385s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4637.9M, EPOCH TIME: 1751572914.976535
[07/03 16:01:54   2385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:54   2385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:54   2385s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4637.9M, EPOCH TIME: 1751572914.980502
[07/03 16:01:54   2385s] Max number of tech site patterns supported in site array is 256.
[07/03 16:01:54   2385s] Core basic site is CoreSite
[07/03 16:01:55   2385s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 16:01:55   2385s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 16:01:55   2385s] Fast DP-INIT is on for default
[07/03 16:01:55   2385s] Atter site array init, number of instance map data is 0.
[07/03 16:01:55   2385s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.063, REAL:0.061, MEM:4645.9M, EPOCH TIME: 1751572915.041023
[07/03 16:01:55   2385s] 
[07/03 16:01:55   2385s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:01:55   2385s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:01:55   2385s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.097, REAL:0.096, MEM:4645.9M, EPOCH TIME: 1751572915.072455
[07/03 16:01:55   2385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:55   2385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:55   2385s] [oiPhyDebug] optDemand 1998797011200.00, spDemand 645197011200.00.
[07/03 16:01:55   2385s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34156
[07/03 16:01:55   2385s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 16:01:55   2385s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:39:50 mem=4645.9M
[07/03 16:01:55   2385s] OPERPROF: Starting DPlace-Init at level 1, MEM:4645.9M, EPOCH TIME: 1751572915.102121
[07/03 16:01:55   2385s] Processing tracks to init pin-track alignment.
[07/03 16:01:55   2385s] z: 1, totalTracks: 1
[07/03 16:01:55   2385s] z: 3, totalTracks: 1
[07/03 16:01:55   2385s] z: 5, totalTracks: 1
[07/03 16:01:55   2385s] z: 7, totalTracks: 1
[07/03 16:01:55   2385s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:01:55   2385s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4645.9M, EPOCH TIME: 1751572915.153318
[07/03 16:01:55   2385s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:55   2385s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:55   2385s] 
[07/03 16:01:55   2385s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:01:55   2385s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:01:55   2385s] 
[07/03 16:01:55   2385s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:01:55   2385s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.069, REAL:0.070, MEM:4645.9M, EPOCH TIME: 1751572915.223335
[07/03 16:01:55   2385s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4645.9M, EPOCH TIME: 1751572915.223498
[07/03 16:01:55   2385s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4645.9M, EPOCH TIME: 1751572915.223763
[07/03 16:01:55   2385s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4645.9MB).
[07/03 16:01:55   2385s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.133, REAL:0.137, MEM:4645.9M, EPOCH TIME: 1751572915.238682
[07/03 16:01:55   2385s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:01:55   2386s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34156
[07/03 16:01:55   2386s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:39:50 mem=4645.9M
[07/03 16:01:55   2386s] ### Creating RouteCongInterface, started
[07/03 16:01:55   2386s] 
[07/03 16:01:55   2386s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/03 16:01:55   2386s] 
[07/03 16:01:55   2386s] #optDebug: {0, 1.000}
[07/03 16:01:55   2386s] ### Creating RouteCongInterface, finished
[07/03 16:01:55   2386s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:01:55   2386s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:01:55   2386s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:01:55   2386s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:01:55   2386s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:01:55   2386s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:01:55   2386s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:01:55   2386s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:01:56   2387s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:01:56   2387s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:01:56   2387s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:01:56   2387s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:01:56   2387s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:01:56   2387s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:01:56   2387s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:01:56   2387s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:01:56   2387s] AoF 5883.6330um
[07/03 16:01:56   2387s] [GPS-DRV] Optimizer inputs ============================= 
[07/03 16:01:56   2387s] [GPS-DRV] drvFixingStage: Small Scale
[07/03 16:01:56   2387s] [GPS-DRV] costLowerBound: 0.1
[07/03 16:01:56   2387s] [GPS-DRV] setupTNSCost  : 1
[07/03 16:01:56   2387s] [GPS-DRV] maxIter       : 3
[07/03 16:01:56   2387s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[07/03 16:01:56   2387s] [GPS-DRV] Optimizer parameters ============================= 
[07/03 16:01:56   2387s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/03 16:01:56   2387s] [GPS-DRV] maxDensity (design): 0.95
[07/03 16:01:56   2387s] [GPS-DRV] maxLocalDensity: 0.98
[07/03 16:01:56   2387s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/03 16:01:56   2387s] [GPS-DRV] Dflt RT Characteristic Length 5282.51um AoF 5883.63um x 1
[07/03 16:01:56   2387s] [GPS-DRV] isCPECostingOn: false
[07/03 16:01:56   2387s] [GPS-DRV] All active and enabled setup views
[07/03 16:01:56   2387s] [GPS-DRV]     WORST_CASE
[07/03 16:01:56   2387s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/03 16:01:56   2387s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/03 16:01:56   2387s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/03 16:01:56   2387s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/03 16:01:56   2387s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/03 16:01:56   2387s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4677.9M, EPOCH TIME: 1751572916.810053
[07/03 16:01:56   2387s] Found 0 hard placement blockage before merging.
[07/03 16:01:56   2387s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.004, REAL:0.006, MEM:4677.9M, EPOCH TIME: 1751572916.815923
[07/03 16:01:57   2388s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[07/03 16:01:57   2388s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/03 16:01:57   2388s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 16:01:57   2388s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/03 16:01:57   2388s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 16:01:57   2388s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/03 16:01:57   2388s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 16:01:57   2388s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 16:01:58   2389s] Dumping Information for Job ...
[07/03 16:01:58   2389s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 16:01:58   2389s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 16:01:58   2389s] |     0|     0|     0.00|     0|     0|     0.00|  1131|  1131|     0|     0|    -0.11|    -5.59|       0|       0|       0| 59.14%|          |         |
[07/03 16:01:59   2390s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 16:01:59   2390s] Dumping Information for Job ...
[07/03 16:01:59   2390s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 16:01:59   2390s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 16:01:59   2390s] |     0|     0|     0.00|     0|     0|     0.00|  1131|  1131|     0|     0|    -0.11|    -5.59|       0|       0|       0| 59.14%| 0:00:01.0|  4677.9M|
[07/03 16:01:59   2390s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 16:01:59   2390s] 
[07/03 16:01:59   2390s] ###############################################################################
[07/03 16:01:59   2390s] #
[07/03 16:01:59   2390s] #  Large fanout net report:  
[07/03 16:01:59   2390s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[07/03 16:01:59   2390s] #     - current density: 59.14
[07/03 16:01:59   2390s] #
[07/03 16:01:59   2390s] #  List of high fanout nets:
[07/03 16:01:59   2390s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/03 16:01:59   2390s] #                   - multi-driver net with 2 drivers
[07/03 16:01:59   2390s] #                   - Ignored for optimization
[07/03 16:01:59   2390s] #        Net(2):  set[0]: (fanouts = 80)
[07/03 16:01:59   2390s] #                   - multi-driver net with 2 drivers
[07/03 16:01:59   2390s] #                   - Ignored for optimization
[07/03 16:01:59   2390s] #        Net(3):  reset[0]: (fanouts = 80)
[07/03 16:01:59   2390s] #                   - multi-driver net with 2 drivers
[07/03 16:01:59   2390s] #                   - Ignored for optimization
[07/03 16:01:59   2390s] #
[07/03 16:01:59   2390s] ###############################################################################
[07/03 16:01:59   2390s] Bottom Preferred Layer:
[07/03 16:01:59   2390s] +---------------+------------+----------+
[07/03 16:01:59   2390s] |     Layer     |    CLK     |   Rule   |
[07/03 16:01:59   2390s] +---------------+------------+----------+
[07/03 16:01:59   2390s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:01:59   2390s] +---------------+------------+----------+
[07/03 16:01:59   2390s] Via Pillar Rule:
[07/03 16:01:59   2390s]     None
[07/03 16:01:59   2390s] Finished writing unified metrics of routing constraints.
[07/03 16:01:59   2390s] 
[07/03 16:01:59   2390s] 
[07/03 16:01:59   2390s] =======================================================================
[07/03 16:01:59   2390s]                 Reasons for remaining drv violations
[07/03 16:01:59   2390s] =======================================================================
[07/03 16:01:59   2390s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[07/03 16:01:59   2390s] 
[07/03 16:01:59   2390s] MultiBuffering failure reasons
[07/03 16:01:59   2390s] ------------------------------------------------
[07/03 16:01:59   2390s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/03 16:01:59   2390s] 
[07/03 16:01:59   2390s] SingleBuffering failure reasons
[07/03 16:01:59   2390s] ------------------------------------------------
[07/03 16:01:59   2390s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/03 16:01:59   2390s] 
[07/03 16:01:59   2390s] 
[07/03 16:01:59   2390s] *** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=4677.9M) ***
[07/03 16:01:59   2390s] 
[07/03 16:01:59   2390s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:01:59   2390s] Total-nets :: 34206, Stn-nets :: 64, ratio :: 0.187102 %, Total-len 1.247e+06, Stn-len 0
[07/03 16:01:59   2390s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34156
[07/03 16:01:59   2390s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751572919.535088
[07/03 16:01:59   2390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34072).
[07/03 16:01:59   2390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:59   2390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:59   2390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:01:59   2390s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.277, REAL:0.337, MEM:4661.9M, EPOCH TIME: 1751572919.872112
[07/03 16:01:59   2390s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.22
[07/03 16:01:59   2390s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.9/0:00:05.5 (1.1), totSession cpu/real = 0:39:54.7/0:43:48.7 (0.9), mem = 4661.9M
[07/03 16:01:59   2390s] 
[07/03 16:01:59   2390s] =============================================================================================
[07/03 16:01:59   2390s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              23.14-s088_1
[07/03 16:01:59   2390s] =============================================================================================
[07/03 16:01:59   2390s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:01:59   2390s] ---------------------------------------------------------------------------------------------
[07/03 16:01:59   2390s] [ SlackTraversorInit     ]      1   0:00:00.5  (   8.7 % )     0:00:00.8 /  0:00:00.6    0.8
[07/03 16:01:59   2390s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:01:59   2390s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   4.7 % )     0:00:00.4 /  0:00:00.5    1.3
[07/03 16:01:59   2390s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    0.9
[07/03 16:01:59   2390s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.1
[07/03 16:01:59   2390s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:01:59   2390s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.4 /  0:00:01.5    1.1
[07/03 16:01:59   2390s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:01:59   2390s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:01:59   2390s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:01:59   2390s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:01:59   2390s] [ DrvFindVioNets         ]      2   0:00:01.1  (  20.6 % )     0:00:01.1 /  0:00:01.2    1.1
[07/03 16:01:59   2390s] [ DrvComputeSummary      ]      2   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.2
[07/03 16:01:59   2390s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 16:01:59   2390s] [ IncrTimingUpdate       ]      1   0:00:00.3  (   5.1 % )     0:00:00.3 /  0:00:00.3    0.9
[07/03 16:01:59   2390s] [ MISC                   ]          0:00:02.5  (  45.3 % )     0:00:02.5 /  0:00:02.8    1.1
[07/03 16:01:59   2390s] ---------------------------------------------------------------------------------------------
[07/03 16:01:59   2390s]  DrvOpt #2 TOTAL                    0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:05.9    1.1
[07/03 16:01:59   2390s] ---------------------------------------------------------------------------------------------
[07/03 16:01:59   2390s] Begin: Collecting metrics
[07/03 16:02:00   2391s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.232 |           |      -15 |       59.15 |            |              | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.201 |           |      -16 |       59.15 |            |              | 0:00:10  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.201 |         0 |      -15 |       59.14 |            |              | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 |            |              | 0:00:17  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 |            |              | 0:00:15  |        4698 |      |     |
| area_reclaiming_2       |     0.000 |   -0.189 |         0 |      -15 |       59.14 |            |              | 0:00:18  |        4682 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:20  |        4666 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4652 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4652 |      |     |
| drv_eco_fixing          |     0.000 |   -0.114 |         0 |       -6 |       59.14 |            |              | 0:00:06  |        4662 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:02:00   2391s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1646.8M, current mem=1606.7M)

[07/03 16:02:00   2391s] End: Collecting metrics
[07/03 16:02:00   2391s] End: GigaOpt postEco DRV Optimization
[07/03 16:02:01   2391s] GigaOpt: WNS changes after postEco optimization: -0.189 -> -0.113 (bump = -0.076)
[07/03 16:02:01   2391s] GigaOpt: Skipping nonLegal postEco optimization
[07/03 16:02:01   2392s] Design TNS changes after trial route: -15.405 -> -5.595
[07/03 16:02:01   2392s] Begin: GigaOpt TNS non-legal recovery
[07/03 16:02:01   2392s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 2 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -postCTS
[07/03 16:02:01   2392s] Info: 71 io nets excluded
[07/03 16:02:02   2392s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:02:02   2392s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:02:02   2392s] *** TnsOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:39:56.8/0:43:51.0 (0.9), mem = 4661.9M
[07/03 16:02:02   2392s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.23
[07/03 16:02:02   2392s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 16:02:02   2392s] 
[07/03 16:02:02   2392s] Active Setup views: WORST_CASE 
[07/03 16:02:02   2393s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572922.478617
[07/03 16:02:02   2393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:02   2393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:02   2393s] 
[07/03 16:02:02   2393s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:02:02   2393s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:02:02   2393s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.083, REAL:0.086, MEM:4661.9M, EPOCH TIME: 1751572922.564796
[07/03 16:02:02   2393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:02   2393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:02   2393s] [oiPhyDebug] optDemand 1998797011200.00, spDemand 645197011200.00.
[07/03 16:02:02   2393s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34156
[07/03 16:02:02   2393s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[07/03 16:02:02   2393s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:39:57 mem=4661.9M
[07/03 16:02:02   2393s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572922.596850
[07/03 16:02:02   2393s] Processing tracks to init pin-track alignment.
[07/03 16:02:02   2393s] z: 1, totalTracks: 1
[07/03 16:02:02   2393s] z: 3, totalTracks: 1
[07/03 16:02:02   2393s] z: 5, totalTracks: 1
[07/03 16:02:02   2393s] z: 7, totalTracks: 1
[07/03 16:02:02   2393s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:02:02   2393s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751572922.673835
[07/03 16:02:02   2393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:02   2393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:02   2393s] 
[07/03 16:02:02   2393s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:02:02   2393s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:02:02   2393s] 
[07/03 16:02:02   2393s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:02:02   2393s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.055, REAL:0.057, MEM:4661.9M, EPOCH TIME: 1751572922.730963
[07/03 16:02:02   2393s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751572922.731156
[07/03 16:02:02   2393s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751572922.731539
[07/03 16:02:02   2393s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4661.9MB).
[07/03 16:02:02   2393s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.142, REAL:0.147, MEM:4661.9M, EPOCH TIME: 1751572922.744271
[07/03 16:02:02   2393s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:02:02   2393s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34156
[07/03 16:02:02   2393s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:39:58 mem=4661.9M
[07/03 16:02:03   2393s] ### Creating RouteCongInterface, started
[07/03 16:02:03   2394s] 
[07/03 16:02:03   2394s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.8500} {6, 0.024, 0.8500} {7, 0.024, 0.8500} 
[07/03 16:02:03   2394s] 
[07/03 16:02:03   2394s] #optDebug: {0, 1.000}
[07/03 16:02:03   2394s] ### Creating RouteCongInterface, finished
[07/03 16:02:03   2394s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:02:03   2394s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:02:03   2394s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:02:03   2394s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:02:03   2394s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:02:03   2394s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:02:03   2394s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:02:03   2394s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:02:03   2394s] *info: 71 io nets excluded
[07/03 16:02:03   2394s] *info: 2 clock nets excluded
[07/03 16:02:03   2394s] *info: 70 multi-driver nets excluded.
[07/03 16:02:03   2394s] *info: 18991 no-driver nets excluded.
[07/03 16:02:03   2394s] *info: 2 nets with fixed/cover wires excluded.
[07/03 16:02:04   2394s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6317.7
[07/03 16:02:04   2394s] PathGroup :  reg2reg  TargetSlack : 0 
[07/03 16:02:04   2395s] ** GigaOpt Optimizer WNS Slack -0.114 TNS Slack -5.595 Density 59.14
[07/03 16:02:04   2395s] Optimizer TNS Opt
[07/03 16:02:04   2395s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.114|-5.595|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.114|-5.595|
+----------+------+------+

[07/03 16:02:04   2395s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.113ns TNS -5.595ns; Real time 0:10:39
[07/03 16:02:04   2395s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4661.9M, EPOCH TIME: 1751572924.694081
[07/03 16:02:04   2395s] Found 0 hard placement blockage before merging.
[07/03 16:02:04   2395s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4661.9M, EPOCH TIME: 1751572924.694995
[07/03 16:02:04   2395s] Active Path Group: default 
[07/03 16:02:04   2395s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:02:04   2395s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 16:02:04   2395s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:02:04   2395s] |  -0.114|   -0.114|  -5.595|   -5.595|   59.14%|   0:00:00.0| 4661.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:02:04   2395s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:02:04   2395s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:02:04   2395s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:02:04   2395s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:02:07   2399s] |  -0.114|   -0.114|  -5.555|   -5.555|   59.14%|   0:00:03.0| 4661.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:02:07   2399s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:02:07   2399s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:02:07   2399s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:02:07   2399s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:02:07   2399s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:02:07   2399s] 
[07/03 16:02:07   2399s] *** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:03.0 mem=4661.9M) ***
[07/03 16:02:07   2399s] 
[07/03 16:02:07   2399s] *** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:03.0 mem=4661.9M) ***
[07/03 16:02:07   2399s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:02:07   2399s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.114|-5.555|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.114|-5.555|
+----------+------+------+

[07/03 16:02:07   2399s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS - TNS 0.000ns; HEPG WNS - TNS 0.000ns; all paths WNS -0.113ns TNS -5.555ns; Real time 0:10:42
[07/03 16:02:07   2399s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6317.7
[07/03 16:02:07   2399s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4693.9M, EPOCH TIME: 1751572927.813797
[07/03 16:02:07   2399s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:02:07   2399s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:07   2400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:07   2400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:07   2400s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.138, REAL:0.091, MEM:4693.9M, EPOCH TIME: 1751572927.904492
[07/03 16:02:07   2400s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4693.9M, EPOCH TIME: 1751572927.924056
[07/03 16:02:07   2400s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4693.9M, EPOCH TIME: 1751572927.925429
[07/03 16:02:07   2400s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4693.9M, EPOCH TIME: 1751572927.995649
[07/03 16:02:07   2400s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:07   2400s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:08   2400s] 
[07/03 16:02:08   2400s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:02:08   2400s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:02:08   2400s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.061, REAL:0.061, MEM:4693.9M, EPOCH TIME: 1751572928.057064
[07/03 16:02:08   2400s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4693.9M, EPOCH TIME: 1751572928.057234
[07/03 16:02:08   2400s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4693.9M, EPOCH TIME: 1751572928.057523
[07/03 16:02:08   2400s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.141, REAL:0.144, MEM:4693.9M, EPOCH TIME: 1751572928.069696
[07/03 16:02:08   2400s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.142, REAL:0.146, MEM:4693.9M, EPOCH TIME: 1751572928.069777
[07/03 16:02:08   2400s] TDRefine: refinePlace mode is spiral
[07/03 16:02:08   2400s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 16:02:08   2400s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.13
[07/03 16:02:08   2400s] OPERPROF: Starting Refine-Place at level 1, MEM:4693.9M, EPOCH TIME: 1751572928.075268
[07/03 16:02:08   2400s] *** Starting refinePlace (0:40:04 mem=4693.9M) ***
[07/03 16:02:08   2400s] Total net bbox length = 8.942e+05 (4.363e+05 4.579e+05) (ext = 7.763e+04)
[07/03 16:02:08   2400s] 
[07/03 16:02:08   2400s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:02:08   2400s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:02:08   2400s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:02:08   2400s] Set min layer with default ( 2 )
[07/03 16:02:08   2400s] Set max layer with default ( 127 )
[07/03 16:02:08   2400s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:02:08   2400s] Min route layer (adjusted) = 2
[07/03 16:02:08   2400s] Max route layer (adjusted) = 7
[07/03 16:02:08   2400s] Set min layer with default ( 2 )
[07/03 16:02:08   2400s] Set max layer with default ( 127 )
[07/03 16:02:08   2400s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:02:08   2400s] Min route layer (adjusted) = 2
[07/03 16:02:08   2400s] Max route layer (adjusted) = 7
[07/03 16:02:08   2400s] 
[07/03 16:02:08   2400s] Starting Small incrNP...
[07/03 16:02:08   2400s] User Input Parameters:
[07/03 16:02:08   2400s] - Congestion Driven    : Off
[07/03 16:02:08   2400s] - Timing Driven        : Off
[07/03 16:02:08   2400s] - Area-Violation Based : Off
[07/03 16:02:08   2400s] - Start Rollback Level : -5
[07/03 16:02:08   2400s] - Legalized            : On
[07/03 16:02:08   2400s] - Window Based         : Off
[07/03 16:02:08   2400s] - eDen incr mode       : Off
[07/03 16:02:08   2400s] - Small incr mode      : On
[07/03 16:02:08   2400s] 
[07/03 16:02:08   2400s] default core: bins with density > 0.750 = 47.51 % ( 372 / 783 )
[07/03 16:02:08   2400s] Density distribution unevenness ratio = 20.498%
[07/03 16:02:08   2400s] Density distribution unevenness ratio (U70) = 7.576%
[07/03 16:02:08   2400s] Density distribution unevenness ratio (U80) = 0.102%
[07/03 16:02:08   2400s] Density distribution unevenness ratio (U90) = 0.000%
[07/03 16:02:08   2400s] cost 0.834177, thresh 1.000000
[07/03 16:02:08   2400s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4693.9M)
[07/03 16:02:08   2400s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[07/03 16:02:08   2400s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4693.9M, EPOCH TIME: 1751572928.365654
[07/03 16:02:08   2400s] Starting refinePlace ...
[07/03 16:02:08   2400s] Set min layer with default ( 2 )
[07/03 16:02:08   2400s] Set max layer with default ( 127 )
[07/03 16:02:08   2400s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:02:08   2400s] Min route layer (adjusted) = 2
[07/03 16:02:08   2400s] Max route layer (adjusted) = 7
[07/03 16:02:08   2400s] One DDP V2 for no tweak run.
[07/03 16:02:08   2400s] Set min layer with default ( 2 )
[07/03 16:02:08   2400s] Set max layer with default ( 127 )
[07/03 16:02:08   2400s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:02:08   2400s] Min route layer (adjusted) = 2
[07/03 16:02:08   2400s] Max route layer (adjusted) = 7
[07/03 16:02:08   2400s] DDP initSite1 nrRow 287 nrJob 287
[07/03 16:02:08   2400s] DDP markSite nrRow 287 nrJob 287
[07/03 16:02:08   2400s]   Spread Effort: high, pre-route mode, useDDP on.
[07/03 16:02:08   2400s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4693.9MB) @(0:40:05 - 0:40:05).
[07/03 16:02:08   2400s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:02:08   2400s] wireLenOptFixPriorityInst 5397 inst fixed
[07/03 16:02:08   2401s] 
[07/03 16:02:08   2401s]  === Spiral for Logical I: (movable: 34071) ===
[07/03 16:02:09   2401s] 
[07/03 16:02:09   2401s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 16:02:10   2404s] 
[07/03 16:02:10   2404s]  Legalizing fenced HInst  with 8 physical insts
[07/03 16:02:10   2404s] 
[07/03 16:02:10   2404s]  Info: 0 filler has been deleted!
[07/03 16:02:10   2404s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 16:02:10   2404s] [CPU] RefinePlace/Spiral (cpu=0:00:01.1, real=0:00:01.0)
[07/03 16:02:10   2404s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 16:02:10   2404s] [CPU] RefinePlace/Legalization (cpu=0:00:03.2, real=0:00:02.0, mem=4661.9MB) @(0:40:05 - 0:40:08).
[07/03 16:02:10   2404s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:02:10   2404s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:02:10   2404s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:02.0 MEM: 4661.9MB
[07/03 16:02:10   2404s] Statistics of distance of Instance movement in refine placement:
[07/03 16:02:10   2404s]   maximum (X+Y) =         0.00 um
[07/03 16:02:10   2404s]   mean    (X+Y) =         0.00 um
[07/03 16:02:10   2404s] Summary Report:
[07/03 16:02:10   2404s] Instances move: 0 (out of 34071 movable)
[07/03 16:02:10   2404s] Instances flipped: 0
[07/03 16:02:10   2404s] Mean displacement: 0.00 um
[07/03 16:02:10   2404s] Max displacement: 0.00 um 
[07/03 16:02:10   2404s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 16:02:10   2404s] Total instances moved : 0
[07/03 16:02:10   2404s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:3.673, REAL:2.554, MEM:4661.9M, EPOCH TIME: 1751572930.919855
[07/03 16:02:10   2404s] Total net bbox length = 8.942e+05 (4.363e+05 4.579e+05) (ext = 7.763e+04)
[07/03 16:02:10   2404s] Runtime: CPU: 0:00:04.0 REAL: 0:00:02.0 MEM: 4661.9MB
[07/03 16:02:10   2404s] [CPU] RefinePlace/total (cpu=0:00:04.0, real=0:00:02.0, mem=4661.9MB) @(0:40:04 - 0:40:08).
[07/03 16:02:10   2404s] *** Finished refinePlace (0:40:08 mem=4661.9M) ***
[07/03 16:02:10   2404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.13
[07/03 16:02:10   2404s] OPERPROF: Finished Refine-Place at level 1, CPU:3.987, REAL:2.892, MEM:4661.9M, EPOCH TIME: 1751572930.967690
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/03 16:02:10   2404s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 16:02:11   2404s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751572931.413613
[07/03 16:02:11   2404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:02:11   2404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:11   2404s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:11   2404s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:11   2404s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.146, REAL:0.096, MEM:4677.9M, EPOCH TIME: 1751572931.509511
[07/03 16:02:11   2404s] *** maximum move = 0.00 um ***
[07/03 16:02:11   2404s] *** Finished re-routing un-routed nets (4677.9M) ***
[07/03 16:02:11   2405s] OPERPROF: Starting DPlace-Init at level 1, MEM:4677.9M, EPOCH TIME: 1751572931.816354
[07/03 16:02:11   2405s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4677.9M, EPOCH TIME: 1751572931.866784
[07/03 16:02:11   2405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:11   2405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:11   2405s] 
[07/03 16:02:11   2405s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:02:11   2405s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:02:11   2405s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.054, REAL:0.052, MEM:4677.9M, EPOCH TIME: 1751572931.919132
[07/03 16:02:11   2405s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4677.9M, EPOCH TIME: 1751572931.919309
[07/03 16:02:11   2405s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4677.9M, EPOCH TIME: 1751572931.919779
[07/03 16:02:11   2405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.116, REAL:0.117, MEM:4677.9M, EPOCH TIME: 1751572931.933030
[07/03 16:02:12   2405s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:02:12   2405s] 
[07/03 16:02:12   2405s] *** Finish Physical Update (cpu=0:00:05.7 real=0:00:05.0 mem=4677.9M) ***
[07/03 16:02:12   2405s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6317.7
[07/03 16:02:12   2405s] ** GigaOpt Optimizer WNS Slack -0.114 TNS Slack -5.555 Density 59.14
[07/03 16:02:12   2405s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.114|-5.555|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.114|-5.555|
+----------+------+------+

[07/03 16:02:12   2406s] Bottom Preferred Layer:
[07/03 16:02:12   2406s] +---------------+------------+----------+
[07/03 16:02:12   2406s] |     Layer     |    CLK     |   Rule   |
[07/03 16:02:12   2406s] +---------------+------------+----------+
[07/03 16:02:12   2406s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:02:12   2406s] +---------------+------------+----------+
[07/03 16:02:12   2406s] Via Pillar Rule:
[07/03 16:02:12   2406s]     None
[07/03 16:02:12   2406s] Finished writing unified metrics of routing constraints.
[07/03 16:02:12   2406s] 
[07/03 16:02:12   2406s] *** Finish post-CTS Setup Fixing (cpu=0:00:11.3 real=0:00:08.0 mem=4677.9M) ***
[07/03 16:02:12   2406s] 
[07/03 16:02:12   2406s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6317.7
[07/03 16:02:12   2406s] Total-nets :: 34205, Stn-nets :: 65, ratio :: 0.190031 %, Total-len 1.24981e+06, Stn-len 2826.68
[07/03 16:02:12   2406s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 16:02:12   2406s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751572932.849834
[07/03 16:02:12   2406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:12   2406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:12   2406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:12   2406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:12   2406s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.203, REAL:0.144, MEM:4661.9M, EPOCH TIME: 1751572932.993416
[07/03 16:02:12   2406s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.23
[07/03 16:02:12   2406s] *** TnsOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:13.6/0:00:10.8 (1.3), totSession cpu/real = 0:40:10.4/0:44:01.8 (0.9), mem = 4661.9M
[07/03 16:02:12   2406s] 
[07/03 16:02:12   2406s] =============================================================================================
[07/03 16:02:12   2406s]  Step TAT Report : TnsOpt #2 / clock_opt_design #1                              23.14-s088_1
[07/03 16:02:12   2406s] =============================================================================================
[07/03 16:02:12   2406s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:02:12   2406s] ---------------------------------------------------------------------------------------------
[07/03 16:02:12   2406s] [ SlackTraversorInit     ]      2   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.4    1.0
[07/03 16:02:12   2406s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:02:12   2406s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.4 % )     0:00:00.4 /  0:00:00.5    1.3
[07/03 16:02:12   2406s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.2    1.0
[07/03 16:02:12   2406s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.1
[07/03 16:02:12   2406s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:02:12   2406s] [ TransformInit          ]      1   0:00:00.9  (   8.4 % )     0:00:00.9 /  0:00:00.9    0.9
[07/03 16:02:12   2406s] [ OptimizationStep       ]      1   0:00:00.2  (   1.9 % )     0:00:02.3 /  0:00:03.9    1.7
[07/03 16:02:12   2406s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:02.1 /  0:00:03.7    1.7
[07/03 16:02:12   2406s] [ OptGetWeight           ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/03 16:02:12   2406s] [ OptEval                ]      8   0:00:02.0  (  18.1 % )     0:00:02.0 /  0:00:03.5    1.8
[07/03 16:02:12   2406s] [ OptCommit              ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:02:12   2406s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[07/03 16:02:12   2406s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[07/03 16:02:12   2406s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.3
[07/03 16:02:12   2406s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:02:12   2406s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.9
[07/03 16:02:12   2406s] [ TnsPass                ]      1   0:00:00.6  (   5.8 % )     0:00:07.9 /  0:00:10.6    1.3
[07/03 16:02:12   2406s] [ RefinePlace            ]      1   0:00:04.3  (  39.7 % )     0:00:04.5 /  0:00:05.7    1.3
[07/03 16:02:12   2406s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 16:02:12   2406s] [ TimingUpdate           ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 16:02:12   2406s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.4
[07/03 16:02:12   2406s] [ MISC                   ]          0:00:01.1  (  10.2 % )     0:00:01.1 /  0:00:01.1    1.0
[07/03 16:02:12   2406s] ---------------------------------------------------------------------------------------------
[07/03 16:02:12   2406s]  TnsOpt #2 TOTAL                    0:00:10.8  ( 100.0 % )     0:00:10.8 /  0:00:13.6    1.3
[07/03 16:02:12   2406s] ---------------------------------------------------------------------------------------------
[07/03 16:02:12   2406s] Begin: Collecting metrics
[07/03 16:02:13   2406s] 
	GigaOpt Setup Optimization summary:
[07/03 16:02:13   2406s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.114 |         0 |       -6 |       59.14 | 0:00:03  |        4662 |
	| tns_pass_0       |     0.000 |   -0.114 |         0 |       -6 |       59.14 | 0:00:03  |        4662 |
	| legalization_0   |     0.000 |   -0.114 |         0 |       -6 |       59.14 | 0:00:05  |        4678 |
	| end_setup_fixing |     0.000 |   -0.114 |         0 |       -6 |       59.14 | 0:00:00  |        4678 |
	 ------------------------------------------------------------------------------------------------------- 
[07/03 16:02:13   2406s] 
[07/03 16:02:13   2406s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.232 |           |      -15 |       59.15 |            |              | 0:00:31  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.201 |           |      -16 |       59.15 |            |              | 0:00:10  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.201 |         0 |      -15 |       59.14 |            |              | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 |            |              | 0:00:17  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 |            |              | 0:00:15  |        4698 |      |     |
| area_reclaiming_2       |     0.000 |   -0.189 |         0 |      -15 |       59.14 |            |              | 0:00:18  |        4682 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:20  |        4666 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4652 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4652 |      |     |
| drv_eco_fixing          |     0.000 |   -0.114 |         0 |       -6 |       59.14 |            |              | 0:00:06  |        4662 |    0 |   0 |
| tns_eco_fixing          |     0.000 |   -0.114 |         0 |       -6 |       59.14 |            |              | 0:00:11  |        4678 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:02:13   2406s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=1636.1M, current mem=1605.0M)

[07/03 16:02:13   2406s] End: Collecting metrics
[07/03 16:02:13   2406s] End: GigaOpt TNS non-legal recovery
[07/03 16:02:13   2406s] VT info 5.0 5
[07/03 16:02:13   2406s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[07/03 16:02:13   2406s] #optDebug: fT-D <X 1 0 0 0>
[07/03 16:02:13   2407s] Register exp ratio and priority group on 0 nets on 39613 nets : 
[07/03 16:02:14   2407s] 
[07/03 16:02:14   2407s] Active setup views:
[07/03 16:02:14   2407s]  WORST_CASE
[07/03 16:02:14   2407s]   Dominating endpoints: 0
[07/03 16:02:14   2407s]   Dominating TNS: -0.000
[07/03 16:02:14   2407s] 
[07/03 16:02:20   2416s] Extraction called for design 'fpga_top' of instances=34155 and nets=59343 using extraction engine 'preRoute' .
[07/03 16:02:20   2416s] PreRoute RC Extraction called for design fpga_top.
[07/03 16:02:20   2416s] RC Extraction called in multi-corner(2) mode.
[07/03 16:02:20   2416s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 16:02:20   2416s] Type 'man IMPEXT-6197' for more detail.
[07/03 16:02:20   2416s] RCMode: PreRoute
[07/03 16:02:20   2416s]       RC Corner Indexes            0       1   
[07/03 16:02:20   2416s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 16:02:20   2416s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 16:02:20   2416s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 16:02:20   2416s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 16:02:20   2416s] Shrink Factor                : 1.00000
[07/03 16:02:20   2416s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 16:02:20   2416s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[07/03 16:02:20   2416s] Grid density data update skipped
[07/03 16:02:20   2416s] eee: pegSigSF=1.070000
[07/03 16:02:20   2416s] Initializing multi-corner resistance tables ...
[07/03 16:02:20   2416s] eee: Grid unit RC data computation started
[07/03 16:02:20   2416s] eee: Grid unit RC data computation completed
[07/03 16:02:20   2416s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 16:02:20   2416s] eee: l=2 avDens=0.140695 usedTrk=12985.283597 availTrk=92293.979248 sigTrk=12985.283597
[07/03 16:02:20   2416s] eee: l=3 avDens=0.131329 usedTrk=15917.974889 availTrk=121206.536691 sigTrk=15917.974889
[07/03 16:02:20   2416s] eee: l=4 avDens=0.045872 usedTrk=6041.004330 availTrk=131693.824523 sigTrk=6041.004330
[07/03 16:02:20   2416s] eee: l=5 avDens=0.044623 usedTrk=4414.483123 availTrk=98927.468940 sigTrk=4414.483123
[07/03 16:02:20   2416s] eee: l=6 avDens=0.194361 usedTrk=2195.367673 availTrk=11295.323290 sigTrk=2195.367673
[07/03 16:02:20   2416s] eee: l=7 avDens=0.132683 usedTrk=2071.886735 availTrk=15615.276942 sigTrk=2071.886735
[07/03 16:02:20   2417s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:02:20   2417s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 16:02:20   2417s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.296617 uaWl=0.000000 uaWlH=0.196900 aWlH=0.000000 lMod=0 pMax=0.831800 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 16:02:20   2417s] eee: NetCapCache creation started. (Current Mem: 4652.352M) 
[07/03 16:02:20   2417s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4652.352M) 
[07/03 16:02:20   2417s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 16:02:20   2417s] eee: Metal Layers Info:
[07/03 16:02:20   2417s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:02:20   2417s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 16:02:20   2417s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:02:20   2417s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 16:02:20   2417s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 16:02:20   2417s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 16:02:20   2417s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 16:02:20   2417s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 16:02:20   2417s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 16:02:20   2417s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 16:02:20   2417s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:02:20   2417s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 16:02:20   2417s] eee: +-----------------------NDR Info-----------------------+
[07/03 16:02:20   2417s] eee: NDR Count = 0, Fake NDR = 0
[07/03 16:02:20   2417s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 4652.352M)
[07/03 16:02:21   2417s] Starting delay calculation for Setup views
[07/03 16:02:21   2417s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 16:02:21   2417s] #################################################################################
[07/03 16:02:21   2417s] # Design Stage: PreRoute
[07/03 16:02:21   2417s] # Design Name: fpga_top
[07/03 16:02:21   2417s] # Design Mode: 130nm
[07/03 16:02:21   2417s] # Analysis Mode: MMMC Non-OCV 
[07/03 16:02:21   2417s] # Parasitics Mode: No SPEF/RCDB 
[07/03 16:02:21   2417s] # Signoff Settings: SI Off 
[07/03 16:02:21   2417s] #################################################################################
[07/03 16:02:24   2423s] Calculate delays in BcWc mode...
[07/03 16:02:24   2423s] Topological Sorting (REAL = 0:00:00.0, MEM = 4650.4M, InitMEM = 4650.4M)
[07/03 16:02:24   2423s] Start delay calculation (fullDC) (2 T). (MEM=1617.65)
[07/03 16:02:25   2423s] End AAE Lib Interpolated Model. (MEM=1626.984375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 16:02:37   2446s] Total number of fetched objects 40460
[07/03 16:02:37   2447s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[07/03 16:02:37   2447s] End delay calculation. (MEM=1645.79 CPU=0:00:21.4 REAL=0:00:11.0)
[07/03 16:02:37   2447s] End delay calculation (fullDC). (MEM=1645.79 CPU=0:00:23.9 REAL=0:00:13.0)
[07/03 16:02:37   2447s] *** CDM Built up (cpu=0:00:29.5  real=0:00:16.0  mem= 4629.9M) ***
[07/03 16:02:41   2453s] *** Done Building Timing Graph (cpu=0:00:35.6 real=0:00:20.0 totSessionCpu=0:40:57 mem=4637.9M)
[07/03 16:02:41   2453s] OPTC: user 20.0
[07/03 16:02:41   2453s] (I)      Running eGR regular flow
[07/03 16:02:41   2453s] Running assign ptn pin
[07/03 16:02:41   2453s] Running config msv constraints
[07/03 16:02:41   2453s] Running pre-eGR process
[07/03 16:02:41   2453s] (I)      Started Early Global Route ( Curr Mem: 4.17 MB )
[07/03 16:02:41   2453s] (I)      Initializing eGR engine (regular)
[07/03 16:02:41   2453s] Set min layer with default ( 2 )
[07/03 16:02:41   2453s] Set max layer with default ( 127 )
[07/03 16:02:41   2453s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:02:41   2453s] Min route layer (adjusted) = 2
[07/03 16:02:41   2453s] Max route layer (adjusted) = 7
[07/03 16:02:41   2453s] (I)      clean place blk overflow:
[07/03 16:02:41   2453s] (I)      H : enabled 1.00 0
[07/03 16:02:41   2453s] (I)      V : enabled 1.00 0
[07/03 16:02:41   2453s] (I)      Initializing eGR engine (regular)
[07/03 16:02:41   2453s] Set min layer with default ( 2 )
[07/03 16:02:41   2453s] Set max layer with default ( 127 )
[07/03 16:02:41   2453s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:02:41   2453s] Min route layer (adjusted) = 2
[07/03 16:02:41   2453s] Max route layer (adjusted) = 7
[07/03 16:02:41   2453s] (I)      clean place blk overflow:
[07/03 16:02:41   2453s] (I)      H : enabled 1.00 0
[07/03 16:02:41   2453s] (I)      V : enabled 1.00 0
[07/03 16:02:41   2453s] (I)      Started Early Global Route kernel ( Curr Mem: 4.17 MB )
[07/03 16:02:41   2453s] (I)      Running eGR Regular flow
[07/03 16:02:41   2453s] (I)      # wire layers (front) : 8
[07/03 16:02:41   2453s] (I)      # wire layers (back)  : 0
[07/03 16:02:41   2453s] (I)      min wire layer : 1
[07/03 16:02:41   2453s] (I)      max wire layer : 7
[07/03 16:02:41   2453s] (I)      # cut layers (front) : 7
[07/03 16:02:41   2453s] (I)      # cut layers (back)  : 0
[07/03 16:02:41   2453s] (I)      min cut layer : 1
[07/03 16:02:41   2453s] (I)      max cut layer : 6
[07/03 16:02:41   2453s] (I)      ================================= Layers =================================
[07/03 16:02:41   2453s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:02:41   2453s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 16:02:41   2453s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:02:41   2453s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 16:02:41   2453s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 16:02:41   2453s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 16:02:41   2453s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 16:02:41   2453s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 16:02:41   2453s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 16:02:41   2453s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 16:02:41   2453s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 16:02:41   2453s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 16:02:41   2453s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 16:02:41   2453s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 16:02:41   2453s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 16:02:41   2453s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 16:02:41   2453s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 16:02:41   2453s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 16:02:41   2453s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:02:41   2453s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 16:02:41   2453s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 16:02:41   2453s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 16:02:41   2453s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 16:02:41   2453s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:02:41   2453s] (I)      Started Import and model ( Curr Mem: 4.17 MB )
[07/03 16:02:42   2454s] (I)      == Non-default Options ==
[07/03 16:02:42   2454s] (I)      Build term to term wires                           : false
[07/03 16:02:42   2454s] (I)      Maximum routing layer                              : 7
[07/03 16:02:42   2454s] (I)      Top routing layer                                  : 7
[07/03 16:02:42   2454s] (I)      Number of threads                                  : 2
[07/03 16:02:42   2454s] (I)      Route tie net to shape                             : auto
[07/03 16:02:42   2454s] (I)      Method to set GCell size                           : row
[07/03 16:02:42   2454s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 16:02:42   2454s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 16:02:42   2454s] (I)      ============== Pin Summary ==============
[07/03 16:02:42   2454s] (I)      +-------+--------+---------+------------+
[07/03 16:02:42   2454s] (I)      | Layer | # pins | % total |      Group |
[07/03 16:02:42   2454s] (I)      +-------+--------+---------+------------+
[07/03 16:02:42   2454s] (I)      |     1 | 115465 |   95.32 |        Pin |
[07/03 16:02:42   2454s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 16:02:42   2454s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 16:02:42   2454s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 16:02:42   2454s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 16:02:42   2454s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 16:02:42   2454s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 16:02:42   2454s] (I)      +-------+--------+---------+------------+
[07/03 16:02:42   2454s] (I)      Custom ignore net properties:
[07/03 16:02:42   2454s] (I)      1 : NotLegal
[07/03 16:02:42   2454s] (I)      Default ignore net properties:
[07/03 16:02:42   2454s] (I)      1 : Special
[07/03 16:02:42   2454s] (I)      2 : Analog
[07/03 16:02:42   2454s] (I)      3 : Fixed
[07/03 16:02:42   2454s] (I)      4 : Skipped
[07/03 16:02:42   2454s] (I)      5 : MixedSignal
[07/03 16:02:42   2454s] (I)      Prerouted net properties:
[07/03 16:02:42   2454s] (I)      1 : NotLegal
[07/03 16:02:42   2454s] (I)      2 : Special
[07/03 16:02:42   2454s] (I)      3 : Analog
[07/03 16:02:42   2454s] (I)      4 : Fixed
[07/03 16:02:42   2454s] (I)      5 : Skipped
[07/03 16:02:42   2454s] (I)      6 : MixedSignal
[07/03 16:02:42   2454s] [NR-eGR] Early global route reroute all routable nets
[07/03 16:02:42   2454s] (I)      Use row-based GCell size
[07/03 16:02:42   2454s] (I)      Use row-based GCell align
[07/03 16:02:42   2454s] (I)      layer 0 area = 90000
[07/03 16:02:42   2454s] (I)      layer 1 area = 144000
[07/03 16:02:42   2454s] (I)      layer 2 area = 144000
[07/03 16:02:42   2454s] (I)      layer 3 area = 144000
[07/03 16:02:42   2454s] (I)      layer 4 area = 144000
[07/03 16:02:42   2454s] (I)      layer 5 area = 0
[07/03 16:02:42   2454s] (I)      layer 6 area = 0
[07/03 16:02:42   2454s] (I)      GCell unit size   : 3780
[07/03 16:02:42   2454s] (I)      GCell multiplier  : 1
[07/03 16:02:42   2454s] (I)      GCell row height  : 3780
[07/03 16:02:42   2454s] (I)      Actual row height : 3780
[07/03 16:02:42   2454s] (I)      GCell align ref   : 425480 425420
[07/03 16:02:42   2454s] [NR-eGR] Track table information for default rule: 
[07/03 16:02:42   2454s] [NR-eGR] Metal1 has single uniform track structure
[07/03 16:02:42   2454s] [NR-eGR] Metal2 has single uniform track structure
[07/03 16:02:42   2454s] [NR-eGR] Metal3 has single uniform track structure
[07/03 16:02:42   2454s] [NR-eGR] Metal4 has single uniform track structure
[07/03 16:02:42   2454s] [NR-eGR] Metal5 has single uniform track structure
[07/03 16:02:42   2454s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 16:02:42   2454s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 16:02:42   2454s] (I)      ================ Default via =================
[07/03 16:02:42   2454s] (I)      +---+-------------------+--------------------+
[07/03 16:02:42   2454s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 16:02:42   2454s] (I)      +---+-------------------+--------------------+
[07/03 16:02:42   2454s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 16:02:42   2454s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/03 16:02:42   2454s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/03 16:02:42   2454s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/03 16:02:42   2454s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 16:02:42   2454s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 16:02:42   2454s] (I)      +---+-------------------+--------------------+
[07/03 16:02:42   2454s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 16:02:42   2454s] [NR-eGR] Read 29480 PG shapes
[07/03 16:02:42   2454s] [NR-eGR] Read 0 clock shapes
[07/03 16:02:42   2454s] [NR-eGR] Read 0 other shapes
[07/03 16:02:42   2454s] [NR-eGR] #Routing Blockages  : 0
[07/03 16:02:42   2454s] [NR-eGR] #Bump Blockages     : 0
[07/03 16:02:42   2454s] [NR-eGR] #Instance Blockages : 26000
[07/03 16:02:42   2454s] [NR-eGR] #PG Blockages       : 29480
[07/03 16:02:42   2454s] [NR-eGR] #Halo Blockages     : 0
[07/03 16:02:42   2454s] [NR-eGR] #Boundary Blockages : 0
[07/03 16:02:42   2454s] [NR-eGR] #Clock Blockages    : 0
[07/03 16:02:42   2454s] [NR-eGR] #Other Blockages    : 0
[07/03 16:02:42   2454s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 16:02:42   2454s] [NR-eGR] #prerouted nets         : 2
[07/03 16:02:42   2454s] [NR-eGR] #prerouted special nets : 0
[07/03 16:02:42   2454s] [NR-eGR] #prerouted wires        : 12841
[07/03 16:02:42   2454s] [NR-eGR] Read 34205 nets ( ignored 2 )
[07/03 16:02:42   2454s] (I)        Front-side 34205 ( ignored 2 )
[07/03 16:02:42   2454s] (I)        Back-side  0 ( ignored 0 )
[07/03 16:02:42   2454s] (I)        Both-side  0 ( ignored 0 )
[07/03 16:02:42   2454s] **WARN: (EMS-27):	Message (IMPPSP-1501) has exceeded the current message display limit of 20.
[07/03 16:02:42   2454s] To increase the message display limit, refer to the product command reference manual.
[07/03 16:02:42   2454s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/03 16:02:42   2454s] (I)      handle routing halo
[07/03 16:02:42   2454s] (I)      Reading macro buffers
[07/03 16:02:42   2454s] (I)      Number of macro buffers: 0
[07/03 16:02:42   2454s] (I)      early_global_route_priority property id does not exist.
[07/03 16:02:42   2454s] (I)      Read Num Blocks=55480  Num Prerouted Wires=12841  Num CS=0
[07/03 16:02:42   2454s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 11395
[07/03 16:02:42   2454s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 1354
[07/03 16:02:42   2454s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 86
[07/03 16:02:42   2454s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 6
[07/03 16:02:42   2454s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 16:02:42   2454s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 16:02:42   2454s] (I)      Number of ignored nets                =      2
[07/03 16:02:42   2454s] (I)      Number of connected nets              =      0
[07/03 16:02:42   2454s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/03 16:02:42   2454s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 16:02:42   2454s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 16:02:42   2454s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 16:02:42   2454s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 16:02:42   2454s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 16:02:42   2454s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 16:02:42   2454s] (I)      Ndr track 0 does not exist
[07/03 16:02:42   2454s] (I)      ---------------------Grid Graph Info--------------------
[07/03 16:02:42   2454s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 16:02:42   2454s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 16:02:42   2454s] (I)      Site width          :   480  (dbu)
[07/03 16:02:42   2454s] (I)      Row height          :  3780  (dbu)
[07/03 16:02:42   2454s] (I)      GCell row height    :  3780  (dbu)
[07/03 16:02:42   2454s] (I)      GCell width         :  3780  (dbu)
[07/03 16:02:42   2454s] (I)      GCell height        :  3780  (dbu)
[07/03 16:02:42   2454s] (I)      Grid                :   491   512     7
[07/03 16:02:42   2454s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 16:02:42   2454s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 16:02:42   2454s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 16:02:42   2454s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 16:02:42   2454s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 16:02:42   2454s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 16:02:42   2454s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 16:02:42   2454s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 16:02:42   2454s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 16:02:42   2454s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 16:02:42   2454s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 16:02:42   2454s] (I)      --------------------------------------------------------
[07/03 16:02:42   2454s] 
[07/03 16:02:42   2454s] [NR-eGR] ============ Routing rule table ============
[07/03 16:02:42   2454s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34139
[07/03 16:02:42   2454s] [NR-eGR] ========================================
[07/03 16:02:42   2454s] [NR-eGR] 
[07/03 16:02:42   2454s] (I)      ==== NDR : (Default) ====
[07/03 16:02:42   2454s] (I)      +--------------+--------+
[07/03 16:02:42   2454s] (I)      |           ID |      0 |
[07/03 16:02:42   2454s] (I)      |      Default |    yes |
[07/03 16:02:42   2454s] (I)      |  Clk Special |     no |
[07/03 16:02:42   2454s] (I)      | Hard spacing |     no |
[07/03 16:02:42   2454s] (I)      |    NDR track | (none) |
[07/03 16:02:42   2454s] (I)      |      NDR via | (none) |
[07/03 16:02:42   2454s] (I)      |  Extra space |      0 |
[07/03 16:02:42   2454s] (I)      |      Shields |      0 |
[07/03 16:02:42   2454s] (I)      |   Demand (H) |      1 |
[07/03 16:02:42   2454s] (I)      |   Demand (V) |      1 |
[07/03 16:02:42   2454s] (I)      |        #Nets |  34139 |
[07/03 16:02:42   2454s] (I)      +--------------+--------+
[07/03 16:02:42   2454s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 16:02:42   2454s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 16:02:42   2454s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 16:02:42   2454s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 16:02:42   2454s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 16:02:42   2454s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 16:02:42   2454s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 16:02:42   2454s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 16:02:42   2454s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 16:02:42   2454s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 16:02:42   2454s] (I)      =============== Blocked Tracks ===============
[07/03 16:02:42   2454s] (I)      +-------+---------+----------+---------------+
[07/03 16:02:42   2454s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 16:02:42   2454s] (I)      +-------+---------+----------+---------------+
[07/03 16:02:42   2454s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 16:02:42   2454s] (I)      |     2 | 2262528 |   980400 |        43.33% |
[07/03 16:02:42   2454s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 16:02:42   2454s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 16:02:42   2454s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 16:02:42   2454s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 16:02:42   2454s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 16:02:42   2454s] (I)      +-------+---------+----------+---------------+
[07/03 16:02:42   2454s] (I)      Finished Import and model ( CPU: 0.86 sec, Real: 0.92 sec, Curr Mem: 4.20 MB )
[07/03 16:02:42   2454s] (I)      Reset routing kernel
[07/03 16:02:42   2454s] (I)      Started Global Routing ( Curr Mem: 4.20 MB )
[07/03 16:02:42   2454s] (I)      totalPins=110270  totalGlobalPin=107027 (97.06%)
[07/03 16:02:42   2454s] (I)      ================== Net Group Info ===================
[07/03 16:02:42   2454s] (I)      +----+----------------+--------------+--------------+
[07/03 16:02:42   2454s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 16:02:42   2454s] (I)      +----+----------------+--------------+--------------+
[07/03 16:02:42   2454s] (I)      |  1 |          34139 |    Metal2(2) | TopMetal2(7) |
[07/03 16:02:42   2454s] (I)      +----+----------------+--------------+--------------+
[07/03 16:02:42   2454s] (I)      total 2D Cap : 4280108 = (2443760 H, 1836348 V)
[07/03 16:02:42   2454s] (I)      total 2D Demand : 22007 = (13243 H, 8764 V)
[07/03 16:02:42   2454s] (I)      init route region map
[07/03 16:02:42   2454s] (I)      #blocked GCells = 74401
[07/03 16:02:42   2454s] (I)      #regions = 1031
[07/03 16:02:42   2454s] (I)      init safety region map
[07/03 16:02:42   2454s] (I)      #blocked GCells = 74401
[07/03 16:02:42   2454s] (I)      #regions = 1031
[07/03 16:02:42   2454s] (I)      Adjusted 0 GCells for pin access
[07/03 16:02:43   2454s] [NR-eGR] Layer group 1: route 34139 net(s) in layer range [2, 7]
[07/03 16:02:43   2454s] (I)      
[07/03 16:02:43   2454s] (I)      ============  Phase 1a Route ============
[07/03 16:02:43   2455s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 55
[07/03 16:02:43   2455s] (I)      Usage: 306822 = (156576 H, 150246 V) = (6.41% H, 8.18% V) = (5.919e+05um H, 5.679e+05um V)
[07/03 16:02:43   2455s] (I)      
[07/03 16:02:43   2455s] (I)      ============  Phase 1b Route ============
[07/03 16:02:43   2455s] (I)      Usage: 306827 = (156582 H, 150245 V) = (6.41% H, 8.18% V) = (5.919e+05um H, 5.679e+05um V)
[07/03 16:02:43   2455s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 1.159806e+06um
[07/03 16:02:43   2455s] (I)      Congestion metric : 0.00%H 0.50%V, 0.50%HV
[07/03 16:02:43   2455s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 16:02:43   2455s] (I)      
[07/03 16:02:43   2455s] (I)      ============  Phase 1c Route ============
[07/03 16:02:43   2455s] (I)      Level2 Grid: 99 x 103
[07/03 16:02:43   2455s] (I)      Usage: 306860 = (156613 H, 150247 V) = (6.41% H, 8.18% V) = (5.920e+05um H, 5.679e+05um V)
[07/03 16:02:43   2455s] (I)      
[07/03 16:02:43   2455s] (I)      ============  Phase 1d Route ============
[07/03 16:02:43   2455s] (I)      Usage: 306868 = (156621 H, 150247 V) = (6.41% H, 8.18% V) = (5.920e+05um H, 5.679e+05um V)
[07/03 16:02:43   2455s] (I)      
[07/03 16:02:43   2455s] (I)      ============  Phase 1e Route ============
[07/03 16:02:43   2455s] (I)      Usage: 306868 = (156621 H, 150247 V) = (6.41% H, 8.18% V) = (5.920e+05um H, 5.679e+05um V)
[07/03 16:02:43   2455s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.159961e+06um
[07/03 16:02:43   2455s] (I)      
[07/03 16:02:43   2455s] (I)      ============  Phase 1l Route ============
[07/03 16:02:44   2456s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 16:02:44   2456s] (I)      Layer  2:    1311919    168132         4      839655     1418265    (37.19%) 
[07/03 16:02:44   2456s] (I)      Layer  3:     865152    136826       156     1019427      956419    (51.59%) 
[07/03 16:02:44   2456s] (I)      Layer  4:    1003995     42047         2     1151892     1106028    (51.02%) 
[07/03 16:02:44   2456s] (I)      Layer  5:     864534     23960       141     1019789      956056    (51.61%) 
[07/03 16:02:44   2456s] (I)      Layer  6:     137303        32        24      176887      112237    (61.18%) 
[07/03 16:02:44   2456s] (I)      Layer  7:     116908        17         5      124626      112476    (52.56%) 
[07/03 16:02:44   2456s] (I)      Total:       4299811    371014       332     4332272     4661479    (48.17%) 
[07/03 16:02:44   2456s] (I)      
[07/03 16:02:44   2456s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 16:02:44   2456s] [NR-eGR]                        OverCon           OverCon           OverCon            
[07/03 16:02:44   2456s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[07/03 16:02:44   2456s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[07/03 16:02:44   2456s] [NR-eGR] --------------------------------------------------------------------------------
[07/03 16:02:44   2456s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:02:44   2456s] [NR-eGR]  Metal2 ( 2)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:02:44   2456s] [NR-eGR]  Metal3 ( 3)        60( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[07/03 16:02:44   2456s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:02:44   2456s] [NR-eGR]  Metal5 ( 5)        48( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[07/03 16:02:44   2456s] [NR-eGR] TopMetal1 ( 6)         4( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.01%) 
[07/03 16:02:44   2456s] [NR-eGR] TopMetal2 ( 7)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:02:44   2456s] [NR-eGR] --------------------------------------------------------------------------------
[07/03 16:02:44   2456s] [NR-eGR]        Total       122( 0.02%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[07/03 16:02:44   2456s] [NR-eGR] 
[07/03 16:02:44   2456s] (I)      Finished Global Routing ( CPU: 1.84 sec, Real: 1.48 sec, Curr Mem: 4.22 MB )
[07/03 16:02:44   2456s] (I)      Updating congestion map
[07/03 16:02:44   2456s] (I)      total 2D Cap : 4310595 = (2459932 H, 1850663 V)
[07/03 16:02:44   2456s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 16:02:44   2456s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.89 sec, Real: 2.61 sec, Curr Mem: 4.20 MB )
[07/03 16:02:44   2456s] [NR-eGR] Finished Early Global Route ( CPU: 2.91 sec, Real: 2.63 sec, Curr Mem: 4.16 MB )
[07/03 16:02:44   2456s] (I)      ========================================== Runtime Summary ===========================================
[07/03 16:02:44   2456s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/03 16:02:44   2456s] (I)      ------------------------------------------------------------------------------------------------------
[07/03 16:02:44   2456s] (I)       Early Global Route                             100.00%  1972.71 sec  1975.33 sec  2.63 sec  2.91 sec 
[07/03 16:02:44   2456s] (I)       +-Early Global Route kernel                     99.20%  1972.72 sec  1975.32 sec  2.61 sec  2.89 sec 
[07/03 16:02:44   2456s] (I)       | +-Import and model                            34.86%  1972.72 sec  1973.64 sec  0.92 sec  0.86 sec 
[07/03 16:02:44   2456s] (I)       | | +-Create place DB                           14.89%  1972.72 sec  1973.11 sec  0.39 sec  0.37 sec 
[07/03 16:02:44   2456s] (I)       | | | +-Import place data                       14.89%  1972.72 sec  1973.11 sec  0.39 sec  0.37 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Read instances and placement           5.32%  1972.72 sec  1972.86 sec  0.14 sec  0.12 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Read nets                              9.45%  1972.86 sec  1973.11 sec  0.25 sec  0.24 sec 
[07/03 16:02:44   2456s] (I)       | | +-Create route DB                           18.79%  1973.11 sec  1973.61 sec  0.49 sec  0.46 sec 
[07/03 16:02:44   2456s] (I)       | | | +-Import route data (2T)                  18.77%  1973.11 sec  1973.61 sec  0.49 sec  0.46 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.31%  1973.21 sec  1973.24 sec  0.03 sec  0.03 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Read routing blockages               0.00%  1973.21 sec  1973.21 sec  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Read bump blockages                  0.00%  1973.21 sec  1973.21 sec  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Read instance blockages              0.85%  1973.21 sec  1973.23 sec  0.02 sec  0.02 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Read PG blockages                    0.37%  1973.23 sec  1973.24 sec  0.01 sec  0.01 sec 
[07/03 16:02:44   2456s] (I)       | | | | | | +-Allocate memory for PG via list    0.13%  1973.23 sec  1973.23 sec  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Read clock blockages                 0.00%  1973.24 sec  1973.24 sec  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Read other blockages                 0.00%  1973.24 sec  1973.24 sec  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Read halo blockages                  0.02%  1973.24 sec  1973.24 sec  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1973.24 sec  1973.24 sec  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Read blackboxes                        0.00%  1973.24 sec  1973.24 sec  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Read prerouted                         0.52%  1973.24 sec  1973.26 sec  0.01 sec  0.01 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Read nets                              1.48%  1973.26 sec  1973.29 sec  0.04 sec  0.04 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Set up via pillars                     2.29%  1973.33 sec  1973.39 sec  0.06 sec  0.05 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Initialize 3D grid graph               0.56%  1973.41 sec  1973.43 sec  0.01 sec  0.01 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Model blockage capacity                5.57%  1973.43 sec  1973.58 sec  0.15 sec  0.14 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Initialize 3D capacity               5.11%  1973.43 sec  1973.57 sec  0.13 sec  0.13 sec 
[07/03 16:02:44   2456s] (I)       | | +-Read aux data                              0.00%  1973.61 sec  1973.61 sec  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)       | | +-Others data preparation                    0.00%  1973.61 sec  1973.61 sec  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)       | | +-Create route kernel                        0.66%  1973.61 sec  1973.63 sec  0.02 sec  0.02 sec 
[07/03 16:02:44   2456s] (I)       | +-Global Routing                              56.47%  1973.64 sec  1975.13 sec  1.48 sec  1.84 sec 
[07/03 16:02:44   2456s] (I)       | | +-Initialization                             1.55%  1973.64 sec  1973.68 sec  0.04 sec  0.04 sec 
[07/03 16:02:44   2456s] (I)       | | +-Net group 1                               52.30%  1973.69 sec  1975.06 sec  1.37 sec  1.73 sec 
[07/03 16:02:44   2456s] (I)       | | | +-Generate topology (2T)                   1.99%  1973.69 sec  1973.74 sec  0.05 sec  0.09 sec 
[07/03 16:02:44   2456s] (I)       | | | +-Phase 1a                                11.33%  1973.92 sec  1974.21 sec  0.30 sec  0.34 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Pattern routing (2T)                   6.16%  1973.92 sec  1974.08 sec  0.16 sec  0.21 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Pattern Routing Avoiding Blockages     3.12%  1974.08 sec  1974.16 sec  0.08 sec  0.08 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Add via demand to 2D                   1.92%  1974.16 sec  1974.21 sec  0.05 sec  0.05 sec 
[07/03 16:02:44   2456s] (I)       | | | +-Phase 1b                                 5.32%  1974.21 sec  1974.35 sec  0.14 sec  0.15 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Monotonic routing (2T)                 2.59%  1974.21 sec  1974.28 sec  0.07 sec  0.08 sec 
[07/03 16:02:44   2456s] (I)       | | | +-Phase 1c                                 2.68%  1974.35 sec  1974.42 sec  0.07 sec  0.07 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Two level Routing                      2.67%  1974.35 sec  1974.42 sec  0.07 sec  0.07 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Two Level Routing (Regular)          2.16%  1974.36 sec  1974.41 sec  0.06 sec  0.06 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Two Level Routing (Strong)           0.36%  1974.41 sec  1974.42 sec  0.01 sec  0.01 sec 
[07/03 16:02:44   2456s] (I)       | | | +-Phase 1d                                 8.53%  1974.42 sec  1974.65 sec  0.22 sec  0.32 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Detoured routing (2T)                  8.51%  1974.42 sec  1974.65 sec  0.22 sec  0.32 sec 
[07/03 16:02:44   2456s] (I)       | | | +-Phase 1e                                 1.29%  1974.65 sec  1974.68 sec  0.03 sec  0.03 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Route legalization                     1.21%  1974.65 sec  1974.68 sec  0.03 sec  0.03 sec 
[07/03 16:02:44   2456s] (I)       | | | | | +-Legalize Blockage Violations         1.20%  1974.65 sec  1974.68 sec  0.03 sec  0.03 sec 
[07/03 16:02:44   2456s] (I)       | | | +-Phase 1l                                14.44%  1974.68 sec  1975.06 sec  0.38 sec  0.55 sec 
[07/03 16:02:44   2456s] (I)       | | | | +-Layer assignment (2T)                 12.95%  1974.72 sec  1975.06 sec  0.34 sec  0.51 sec 
[07/03 16:02:44   2456s] (I)       | +-Export cong map                              7.45%  1975.13 sec  1975.32 sec  0.20 sec  0.18 sec 
[07/03 16:02:44   2456s] (I)       | | +-Export 2D cong map                         1.82%  1975.28 sec  1975.32 sec  0.05 sec  0.05 sec 
[07/03 16:02:44   2456s] (I)      ======================= Summary by functions ========================
[07/03 16:02:44   2456s] (I)       Lv  Step                                      %      Real       CPU 
[07/03 16:02:44   2456s] (I)      ---------------------------------------------------------------------
[07/03 16:02:44   2456s] (I)        0  Early Global Route                  100.00%  2.63 sec  2.91 sec 
[07/03 16:02:44   2456s] (I)        1  Early Global Route kernel            99.20%  2.61 sec  2.89 sec 
[07/03 16:02:44   2456s] (I)        2  Global Routing                       56.47%  1.48 sec  1.84 sec 
[07/03 16:02:44   2456s] (I)        2  Import and model                     34.86%  0.92 sec  0.86 sec 
[07/03 16:02:44   2456s] (I)        2  Export cong map                       7.45%  0.20 sec  0.18 sec 
[07/03 16:02:44   2456s] (I)        3  Net group 1                          52.30%  1.37 sec  1.73 sec 
[07/03 16:02:44   2456s] (I)        3  Create route DB                      18.79%  0.49 sec  0.46 sec 
[07/03 16:02:44   2456s] (I)        3  Create place DB                      14.89%  0.39 sec  0.37 sec 
[07/03 16:02:44   2456s] (I)        3  Export 2D cong map                    1.82%  0.05 sec  0.05 sec 
[07/03 16:02:44   2456s] (I)        3  Initialization                        1.55%  0.04 sec  0.04 sec 
[07/03 16:02:44   2456s] (I)        3  Create route kernel                   0.66%  0.02 sec  0.02 sec 
[07/03 16:02:44   2456s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)        4  Import route data (2T)               18.77%  0.49 sec  0.46 sec 
[07/03 16:02:44   2456s] (I)        4  Import place data                    14.89%  0.39 sec  0.37 sec 
[07/03 16:02:44   2456s] (I)        4  Phase 1l                             14.44%  0.38 sec  0.55 sec 
[07/03 16:02:44   2456s] (I)        4  Phase 1a                             11.33%  0.30 sec  0.34 sec 
[07/03 16:02:44   2456s] (I)        4  Phase 1d                              8.53%  0.22 sec  0.32 sec 
[07/03 16:02:44   2456s] (I)        4  Phase 1b                              5.32%  0.14 sec  0.15 sec 
[07/03 16:02:44   2456s] (I)        4  Phase 1c                              2.68%  0.07 sec  0.07 sec 
[07/03 16:02:44   2456s] (I)        4  Generate topology (2T)                1.99%  0.05 sec  0.09 sec 
[07/03 16:02:44   2456s] (I)        4  Phase 1e                              1.29%  0.03 sec  0.03 sec 
[07/03 16:02:44   2456s] (I)        5  Layer assignment (2T)                12.95%  0.34 sec  0.51 sec 
[07/03 16:02:44   2456s] (I)        5  Read nets                            10.93%  0.29 sec  0.28 sec 
[07/03 16:02:44   2456s] (I)        5  Detoured routing (2T)                 8.51%  0.22 sec  0.32 sec 
[07/03 16:02:44   2456s] (I)        5  Pattern routing (2T)                  6.16%  0.16 sec  0.21 sec 
[07/03 16:02:44   2456s] (I)        5  Model blockage capacity               5.57%  0.15 sec  0.14 sec 
[07/03 16:02:44   2456s] (I)        5  Read instances and placement          5.32%  0.14 sec  0.12 sec 
[07/03 16:02:44   2456s] (I)        5  Pattern Routing Avoiding Blockages    3.12%  0.08 sec  0.08 sec 
[07/03 16:02:44   2456s] (I)        5  Two level Routing                     2.67%  0.07 sec  0.07 sec 
[07/03 16:02:44   2456s] (I)        5  Monotonic routing (2T)                2.59%  0.07 sec  0.08 sec 
[07/03 16:02:44   2456s] (I)        5  Set up via pillars                    2.29%  0.06 sec  0.05 sec 
[07/03 16:02:44   2456s] (I)        5  Add via demand to 2D                  1.92%  0.05 sec  0.05 sec 
[07/03 16:02:44   2456s] (I)        5  Read blockages ( Layer 2-7 )          1.31%  0.03 sec  0.03 sec 
[07/03 16:02:44   2456s] (I)        5  Route legalization                    1.21%  0.03 sec  0.03 sec 
[07/03 16:02:44   2456s] (I)        5  Initialize 3D grid graph              0.56%  0.01 sec  0.01 sec 
[07/03 16:02:44   2456s] (I)        5  Read prerouted                        0.52%  0.01 sec  0.01 sec 
[07/03 16:02:44   2456s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)        6  Initialize 3D capacity                5.11%  0.13 sec  0.13 sec 
[07/03 16:02:44   2456s] (I)        6  Two Level Routing (Regular)           2.16%  0.06 sec  0.06 sec 
[07/03 16:02:44   2456s] (I)        6  Legalize Blockage Violations          1.20%  0.03 sec  0.03 sec 
[07/03 16:02:44   2456s] (I)        6  Read instance blockages               0.85%  0.02 sec  0.02 sec 
[07/03 16:02:44   2456s] (I)        6  Read PG blockages                     0.37%  0.01 sec  0.01 sec 
[07/03 16:02:44   2456s] (I)        6  Two Level Routing (Strong)            0.36%  0.01 sec  0.01 sec 
[07/03 16:02:44   2456s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] (I)        7  Allocate memory for PG via list       0.13%  0.00 sec  0.00 sec 
[07/03 16:02:44   2456s] Running post-eGR process
[07/03 16:02:44   2456s] OPERPROF: Starting HotSpotCal at level 1, MEM:4637.9M, EPOCH TIME: 1751572964.462026
[07/03 16:02:44   2456s] [hotspot] +------------+---------------+---------------+
[07/03 16:02:44   2456s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 16:02:44   2456s] [hotspot] +------------+---------------+---------------+
[07/03 16:02:44   2456s] [hotspot] | normalized |          0.00 |          0.00 |
[07/03 16:02:44   2456s] [hotspot] +------------+---------------+---------------+
[07/03 16:02:44   2456s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 16:02:44   2456s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 16:02:44   2456s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.052, REAL:0.063, MEM:4661.9M, EPOCH TIME: 1751572964.524692
[07/03 16:02:44   2456s] [hotspot] Hotspot report including placement blocked areas
[07/03 16:02:44   2456s] OPERPROF: Starting HotSpotCal at level 1, MEM:4661.9M, EPOCH TIME: 1751572964.525355
[07/03 16:02:44   2456s] [hotspot] +------------+---------------+---------------+
[07/03 16:02:44   2456s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 16:02:44   2456s] [hotspot] +------------+---------------+---------------+
[07/03 16:02:44   2456s] [hotspot] | normalized |          3.15 |          3.15 |
[07/03 16:02:44   2456s] [hotspot] +------------+---------------+---------------+
[07/03 16:02:44   2456s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 3.15, normalized total congestion hotspot area = 3.15 (area is in unit of 4 std-cell row bins)
[07/03 16:02:44   2456s] [hotspot] max/total 3.15/3.15, big hotspot (>10) total 3.15
[07/03 16:02:44   2456s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[07/03 16:02:44   2456s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 16:02:44   2456s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[07/03 16:02:44   2456s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 16:02:44   2456s] [hotspot] |  1  |  1332.68   213.74  1393.16   274.22 |        1.05   |             NA                |
[07/03 16:02:44   2456s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 16:02:44   2456s] [hotspot] |  2  |  1332.68   274.22  1393.16   334.70 |        1.05   |             NA                |
[07/03 16:02:44   2456s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 16:02:44   2456s] [hotspot] |  3  |  1332.68   334.70  1393.16   395.18 |        1.05   |             NA                |
[07/03 16:02:44   2456s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/03 16:02:44   2456s] Top 3 hotspots total area: 3.15
[07/03 16:02:44   2456s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.089, REAL:0.119, MEM:4661.9M, EPOCH TIME: 1751572964.643990
[07/03 16:02:44   2456s] Reported timing to dir ./timingReports
[07/03 16:02:44   2456s] **optDesign ... cpu = 0:07:25, real = 0:06:14, mem = 1606.8M, totSessionCpu=0:41:01 **
[07/03 16:02:44   2456s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751572964.896037
[07/03 16:02:44   2456s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:44   2456s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:45   2457s] 
[07/03 16:02:45   2457s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:02:45   2457s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:02:45   2457s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.144, REAL:0.168, MEM:4661.9M, EPOCH TIME: 1751572965.063997
[07/03 16:02:45   2457s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:02:45   2457s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:01   2469s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  |   N/A   | -0.113  |
|           TNS (ns):| -5.555  |   N/A   | -5.555  |
|    Violating Paths:|   102   |   N/A   |   102   |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1131 (1131)    |    -59     |   1131 (1131)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.141%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[07/03 16:03:01   2469s] Begin: Collecting metrics
[07/03 16:03:01   2469s] **INFO: Starting Blocking QThread with 2 CPU
[07/03 16:03:01   2469s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/03 16:03:01   2469s] Multi-CPU acceleration using 2 CPU(s).
[07/03 16:03:01      0s] *** QThread MetricCollect [begin] (clock_opt_design #1) : mem = 0.9M
[07/03 16:03:01      0s] Multithreaded Timing Analysis is initialized with 2 threads
[07/03 16:03:01      0s] 
[07/03 16:03:01      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1607.6M, current mem=1447.6M)
[07/03 16:03:02      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1510.9M, current mem=1453.4M)
[07/03 16:03:02      0s] *** QThread MetricCollect [finish] (clock_opt_design #1) : cpu/real = 0:00:00.7/0:00:01.0 (0.7), mem = 0.9M
[07/03 16:03:02      0s] 
[07/03 16:03:02      0s] =============================================================================================
[07/03 16:03:02      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       23.14-s088_1
[07/03 16:03:02      0s] =============================================================================================
[07/03 16:03:02      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:03:02      0s] ---------------------------------------------------------------------------------------------
[07/03 16:03:02      0s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.7    0.7
[07/03 16:03:02      0s] ---------------------------------------------------------------------------------------------
[07/03 16:03:02      0s]  QThreadWorker #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.7    0.7
[07/03 16:03:02      0s] ---------------------------------------------------------------------------------------------

[07/03 16:03:02   2469s]  
_______________________________________________________________________
[07/03 16:03:02   2469s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:03:02   2469s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[07/03 16:03:02   2469s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[07/03 16:03:02   2469s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[07/03 16:03:02   2469s] | initial_summary         |           |   -0.232 |           |      -15 |       59.15 |            |              | 0:00:31  |        4662 |    0 |   0 |
[07/03 16:03:02   2469s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4662 |      |     |
[07/03 16:03:02   2469s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |        4662 |      |     |
[07/03 16:03:02   2469s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4662 |      |     |
[07/03 16:03:02   2469s] | global_opt              |           |   -0.201 |           |      -16 |       59.15 |            |              | 0:00:10  |        4662 |      |     |
[07/03 16:03:02   2469s] | area_reclaiming         |     0.000 |   -0.201 |         0 |      -15 |       59.14 |            |              | 0:00:13  |        4682 |      |     |
[07/03 16:03:02   2469s] | wns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 |            |              | 0:00:17  |        4714 |      |     |
[07/03 16:03:02   2469s] | tns_fixing              |     0.000 |   -0.193 |         0 |      -16 |       59.15 |            |              | 0:00:15  |        4698 |      |     |
[07/03 16:03:02   2469s] | area_reclaiming_2       |     0.000 |   -0.189 |         0 |      -15 |       59.14 |            |              | 0:00:18  |        4682 |      |     |
[07/03 16:03:02   2469s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:20  |        4666 |      |     |
[07/03 16:03:02   2469s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4652 |      |     |
[07/03 16:03:02   2469s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4652 |      |     |
[07/03 16:03:02   2469s] | drv_eco_fixing          |     0.000 |   -0.114 |         0 |       -6 |       59.14 |            |              | 0:00:06  |        4662 |    0 |   0 |
[07/03 16:03:02   2469s] | tns_eco_fixing          |     0.000 |   -0.114 |         0 |       -6 |       59.14 |            |              | 0:00:11  |        4678 |      |     |
[07/03 16:03:02   2469s] | final_summary           |           |   -0.113 |           |       -6 |       59.14 |       3.15 |         3.15 | 0:00:21  |        4662 |    0 |   0 |
[07/03 16:03:02   2469s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:03:02   2469s] Ending "collect_metrics" (total cpu=0:00:00.6, real=0:00:01.0, peak res=1616.2M, current mem=1616.2M)

[07/03 16:03:02   2469s] End: Collecting metrics
[07/03 16:03:02   2469s] **optDesign ... cpu = 0:07:38, real = 0:06:32, mem = 1616.2M, totSessionCpu=0:41:14 **
[07/03 16:03:03   2469s] *** Finished optDesign ***
[07/03 16:03:03   2469s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 16:03:03   2469s] UM:*                                                                   final
[07/03 16:03:03   2470s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 16:03:03   2470s] UM:*                                                                   opt_design_postcts
[07/03 16:03:14   2470s] Info: final physical memory for 3 CRR processes is 774.69MB.
[07/03 16:03:18   2470s] Info: Summary of CRR changes:
[07/03 16:03:18   2470s]       - Timing transform commits:       0
[07/03 16:03:19   2470s] 
[07/03 16:03:19   2470s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:56 real=  0:08:40)
[07/03 16:03:19   2470s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.5 real=0:00:10.2)
[07/03 16:03:19   2470s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:43.8 real=0:00:30.9)
[07/03 16:03:19   2470s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:20.0 real=0:00:17.4)
[07/03 16:03:19   2470s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:20.3 real=0:00:15.5)
[07/03 16:03:19   2470s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:57.4 real=0:00:39.4)
[07/03 16:03:19   2470s] Deleting Lib Analyzer.
[07/03 16:03:19   2470s] Info: Destroy the CCOpt slew target map.
[07/03 16:03:19   2470s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/03 16:03:19   2470s] clean pInstBBox. size 0
[07/03 16:03:19   2471s] 
[07/03 16:03:19   2471s] TimeStamp Deleting Cell Server Begin ...
[07/03 16:03:19   2471s] 
[07/03 16:03:19   2471s] TimeStamp Deleting Cell Server End ...
[07/03 16:03:19   2471s] Set place::cacheFPlanSiteMark to 0
[07/03 16:03:19   2471s] Cell fpga_top LLGs are deleted
[07/03 16:03:19   2471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:19   2471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:19   2471s] Info: pop threads available for lower-level modules during optimization.
[07/03 16:03:19   2471s] (clock_opt_design): dumping clock statistics to metric
[07/03 16:03:19   2471s] Updating ideal nets and annotations...
[07/03 16:03:20   2471s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[07/03 16:03:20   2471s] Updating ideal nets and annotations done. (took cpu=0:00:00.4 real=0:00:00.5)
[07/03 16:03:20   2471s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[07/03 16:03:20   2471s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[07/03 16:03:20   2471s] Affected nets:
[07/03 16:03:20   2471s] prog_clk[0]
[07/03 16:03:20   2471s] clk[0]
[07/03 16:03:20   2471s] 
[07/03 16:03:20   2471s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.early...
[07/03 16:03:20   2471s] End AAE Lib Interpolated Model. (MEM=1562.382812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 16:03:21   2471s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.early done. (took cpu=0:00:00.4 real=0:00:01.4)
[07/03 16:03:21   2471s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/03 16:03:21   2471s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 16:03:21   2471s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.early...
[07/03 16:03:21   2471s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 16:03:21   2471s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.late...
[07/03 16:03:21   2471s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/03 16:03:22   2472s] Clock DAG hash : 63cc19ce98339c28 72d94847b72403fd
[07/03 16:03:22   2472s] CTS services accumulated run-time stats :
[07/03 16:03:22   2472s]   delay calculator: calls=5535, total_wall_time=0.600s, mean_wall_time=0.108ms
[07/03 16:03:22   2472s]   steiner router: calls=5516, total_wall_time=0.218s, mean_wall_time=0.039ms
[07/03 16:03:22   2472s] UM: Running design category ...
[07/03 16:03:22   2472s] Cell fpga_top LLGs are deleted
[07/03 16:03:22   2472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:22   2472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:22   2472s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573002.567853
[07/03 16:03:22   2472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:22   2472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:22   2472s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4661.9M, EPOCH TIME: 1751573002.571361
[07/03 16:03:22   2472s] Max number of tech site patterns supported in site array is 256.
[07/03 16:03:22   2472s] Core basic site is CoreSite
[07/03 16:03:22   2472s] After signature check, allow fast init is false, keep pre-filter is true.
[07/03 16:03:22   2472s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/03 16:03:22   2472s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[07/03 16:03:22   2472s] SiteArray: use 3,309,568 bytes
[07/03 16:03:22   2472s] SiteArray: current memory after site array memory allocation 4661.9M
[07/03 16:03:22   2472s] SiteArray: FP blocked sites are writable
[07/03 16:03:22   2472s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4661.9M, EPOCH TIME: 1751573002.716864
[07/03 16:03:22   2472s] Process 12974 (called=24206 computed=20) wires and vias for routing blockage analysis
[07/03 16:03:22   2472s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.071, REAL:0.048, MEM:4661.9M, EPOCH TIME: 1751573002.765285
[07/03 16:03:22   2472s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[07/03 16:03:22   2472s] Atter site array init, number of instance map data is 0.
[07/03 16:03:22   2472s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.185, REAL:0.234, MEM:4661.9M, EPOCH TIME: 1751573002.805809
[07/03 16:03:22   2472s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.216, REAL:0.323, MEM:4661.9M, EPOCH TIME: 1751573002.890874
[07/03 16:03:22   2472s] 
[07/03 16:03:23   2472s] Cell fpga_top LLGs are deleted
[07/03 16:03:23   2472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:23   2472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:23   2472s] # Resetting pin-track-align track data.
[07/03 16:03:23   2472s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:23   2472s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:27   2476s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 16:03:27   2476s] UM:         925.02           1094         -5.555 ns         -0.113 ns  clock_opt_design
[07/03 16:03:27   2476s] 
[07/03 16:03:27   2476s] *** Summary of all messages that are not suppressed in this session:
[07/03 16:03:27   2476s] Severity  ID               Count  Summary                                  
[07/03 16:03:27   2476s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[07/03 16:03:27   2476s] ERROR     IMPESI-2221        132  No driver %s is found in the delay stage...
[07/03 16:03:27   2476s] WARNING   IMPSP-105           10  'setPlaceMode -maxRouteLayer' will becom...
[07/03 16:03:27   2476s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[07/03 16:03:27   2476s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/03 16:03:27   2476s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[07/03 16:03:27   2476s] WARNING   IMPOPT-7330          5  Net %s has fanout exceed delaycal_use_de...
[07/03 16:03:27   2476s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[07/03 16:03:27   2476s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[07/03 16:03:27   2476s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[07/03 16:03:27   2476s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[07/03 16:03:27   2476s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[07/03 16:03:27   2476s] WARNING   IMPCCOPT-2444        2  Detected %d nets with the ideal_net prop...
[07/03 16:03:27   2476s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[07/03 16:03:27   2476s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[07/03 16:03:27   2476s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[07/03 16:03:27   2476s] WARNING   IMPPSP-1501        100  Ignored degenerated net (#pins %u) : %s  
[07/03 16:03:27   2476s] *** Message Summary: 136 warning(s), 132 error(s)
[07/03 16:03:27   2476s] 
[07/03 16:03:27   2476s] *** clock_opt_design #1 [finish] () : cpu/real = 0:14:38.5/0:12:03.9 (1.2), totSession cpu/real = 0:41:20.6/0:45:16.5 (0.9), mem = 4661.9M
[07/03 16:03:27   2476s] 
[07/03 16:03:27   2476s] =============================================================================================
[07/03 16:03:27   2476s]  Final TAT Report : clock_opt_design #1                                         23.14-s088_1
[07/03 16:03:27   2476s] =============================================================================================
[07/03 16:03:27   2476s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:03:27   2476s] ---------------------------------------------------------------------------------------------
[07/03 16:03:27   2476s] [ InitOpt                ]      1   0:01:01.4  (   8.5 % )     0:01:33.3 /  0:00:52.9    0.6
[07/03 16:03:27   2476s] [ WnsOpt                 ]      1   0:00:09.2  (   1.3 % )     0:00:16.7 /  0:00:19.4    1.2
[07/03 16:03:27   2476s] [ TnsOpt                 ]      2   0:00:16.0  (   2.2 % )     0:00:25.5 /  0:00:33.1    1.3
[07/03 16:03:27   2476s] [ GlobalOpt              ]      1   0:00:09.5  (   1.3 % )     0:00:09.5 /  0:00:10.9    1.1
[07/03 16:03:27   2476s] [ DrvOpt                 ]      2   0:00:09.5  (   1.3 % )     0:00:09.5 /  0:00:10.3    1.1
[07/03 16:03:27   2476s] [ SimplifyNetlist        ]      1   0:00:03.8  (   0.5 % )     0:00:03.8 /  0:00:04.3    1.1
[07/03 16:03:27   2476s] [ AreaOpt                ]      2   0:00:23.7  (   3.3 % )     0:00:28.2 /  0:00:41.0    1.5
[07/03 16:03:27   2476s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:03:27   2476s] [ ViewPruning            ]     10   0:00:01.9  (   0.3 % )     0:00:06.8 /  0:00:10.6    1.5
[07/03 16:03:27   2476s] [ OptSummaryReport       ]      2   0:00:00.7  (   0.1 % )     0:00:47.9 /  0:00:55.8    1.2
[07/03 16:03:27   2476s] [ MetricReport           ]     15   0:00:07.2  (   1.0 % )     0:00:07.2 /  0:00:05.5    0.8
[07/03 16:03:27   2476s] [ DrvReport              ]      2   0:00:11.3  (   1.6 % )     0:00:11.3 /  0:00:03.7    0.3
[07/03 16:03:27   2476s] [ CongRefineRouteType    ]      2   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:00.9    0.9
[07/03 16:03:27   2476s] [ LocalWireReclaim       ]      1   0:00:00.6  (   0.1 % )     0:01:19.9 /  0:01:50.2    1.4
[07/03 16:03:27   2476s] [ SlackTraversorInit     ]     12   0:00:01.9  (   0.3 % )     0:00:03.0 /  0:00:03.0    1.0
[07/03 16:03:27   2476s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:03:27   2476s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:03:27   2476s] [ PlacerInterfaceInit    ]      2   0:00:00.6  (   0.1 % )     0:00:00.8 /  0:00:01.1    1.3
[07/03 16:03:27   2476s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:03:27   2476s] [ ReportTranViolation    ]      2   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:00.9    1.0
[07/03 16:03:27   2476s] [ ReportCapViolation     ]      2   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.7    1.4
[07/03 16:03:27   2476s] [ IncrReplace            ]      1   0:01:46.6  (  14.7 % )     0:02:12.4 /  0:03:41.1    1.7
[07/03 16:03:27   2476s] [ RefinePlace            ]     11   0:01:55.9  (  16.0 % )     0:01:56.9 /  0:02:37.6    1.3
[07/03 16:03:27   2476s] [ DetailPlaceInit        ]      4   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    0.9
[07/03 16:03:27   2476s] [ CTS                    ]      1   0:01:52.1  (  15.5 % )     0:04:52.6 /  0:06:37.4    1.4
[07/03 16:03:27   2476s] [ EarlyGlobalRoute       ]      7   0:00:27.0  (   3.7 % )     0:00:27.0 /  0:00:29.0    1.1
[07/03 16:03:27   2476s] [ ExtractRC              ]      6   0:00:05.2  (   0.7 % )     0:00:05.2 /  0:00:04.8    0.9
[07/03 16:03:27   2476s] [ UpdateTimingGraph      ]      6   0:00:01.6  (   0.2 % )     0:01:19.0 /  0:02:08.5    1.6
[07/03 16:03:27   2476s] [ FullDelayCalc          ]      6   0:01:40.7  (  13.9 % )     0:01:41.5 /  0:02:43.0    1.6
[07/03 16:03:27   2476s] [ TimingUpdate           ]     38   0:00:41.9  (   5.8 % )     0:00:41.9 /  0:01:11.7    1.7
[07/03 16:03:27   2476s] [ TimingReport           ]      2   0:00:00.9  (   0.1 % )     0:00:00.9 /  0:00:01.1    1.2
[07/03 16:03:27   2476s] [ GenerateReports        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 16:03:27   2476s] [ IncrTimingUpdate       ]     12   0:00:01.1  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[07/03 16:03:27   2476s] [ MISC                   ]          0:00:50.0  (   6.9 % )     0:00:50.0 /  0:00:32.5    0.7
[07/03 16:03:27   2476s] ---------------------------------------------------------------------------------------------
[07/03 16:03:27   2476s]  clock_opt_design #1 TOTAL          0:12:03.9  ( 100.0 % )     0:12:03.9 /  0:14:38.5    1.2
[07/03 16:03:27   2476s] ---------------------------------------------------------------------------------------------
[07/03 16:03:27   2476s] Ending "clock_opt_design" (total cpu=0:14:39, real=0:12:04, peak res=1752.9M, current mem=1497.7M)
[07/03 16:03:27   2476s] <CMD> timeDesign -postCTS
[07/03 16:03:28   2476s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:41:20.7/0:45:16.9 (0.9), mem = 4661.9M
[07/03 16:03:28   2476s] Info: 2 threads available for lower-level modules during optimization.
[07/03 16:03:28   2476s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4661.9M, EPOCH TIME: 1751573008.169620
[07/03 16:03:28   2476s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:28   2476s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:28   2476s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751573008.169905
[07/03 16:03:28   2476s] Start to check current routing status for nets...
[07/03 16:03:28   2477s] All nets are already routed correctly.
[07/03 16:03:28   2477s] End to check current routing status for nets (mem=4661.9M)
[07/03 16:03:28   2477s] Effort level <high> specified for reg2reg path_group
[07/03 16:03:30   2480s] Cell fpga_top LLGs are deleted
[07/03 16:03:30   2480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:30   2480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:30   2480s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573010.803087
[07/03 16:03:30   2480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:30   2480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:30   2480s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4661.9M, EPOCH TIME: 1751573010.804260
[07/03 16:03:30   2480s] Max number of tech site patterns supported in site array is 256.
[07/03 16:03:30   2480s] Core basic site is CoreSite
[07/03 16:03:30   2480s] After signature check, allow fast init is false, keep pre-filter is true.
[07/03 16:03:30   2480s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/03 16:03:30   2480s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[07/03 16:03:30   2480s] SiteArray: use 3,309,568 bytes
[07/03 16:03:30   2480s] SiteArray: current memory after site array memory allocation 4661.9M
[07/03 16:03:30   2480s] SiteArray: FP blocked sites are writable
[07/03 16:03:30   2480s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4661.9M, EPOCH TIME: 1751573010.886129
[07/03 16:03:30   2480s] Process 12974 (called=24206 computed=20) wires and vias for routing blockage analysis
[07/03 16:03:30   2480s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.020, REAL:0.012, MEM:4661.9M, EPOCH TIME: 1751573010.897875
[07/03 16:03:30   2480s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[07/03 16:03:30   2480s] Atter site array init, number of instance map data is 0.
[07/03 16:03:30   2480s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.115, REAL:0.104, MEM:4661.9M, EPOCH TIME: 1751573010.908626
[07/03 16:03:30   2480s] 
[07/03 16:03:30   2480s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:03:30   2480s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:03:30   2480s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.134, REAL:0.124, MEM:4661.9M, EPOCH TIME: 1751573010.927321
[07/03 16:03:30   2481s] Cell fpga_top LLGs are deleted
[07/03 16:03:30   2481s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:30   2481s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:47   2492s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  |   N/A   | -0.113  |
|           TNS (ns):| -5.555  |   N/A   | -5.555  |
|    Violating Paths:|   102   |   N/A   |   102   |
|          All Paths:|  5485   |   N/A   |  5485   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1131 (1131)    |    -59     |   1131 (1131)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.141%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[07/03 16:03:47   2493s] Reported timing to dir ./timingReports
[07/03 16:03:47   2493s] Total CPU time: 16.42 sec
[07/03 16:03:47   2493s] Total Real time: 20.0 sec
[07/03 16:03:47   2493s] Total Memory Usage: 4661.867188 Mbytes
[07/03 16:03:47   2493s] Info: pop threads available for lower-level modules during optimization.
[07/03 16:03:47   2493s] *** timeDesign #2 [finish] () : cpu/real = 0:00:16.4/0:00:19.5 (0.8), totSession cpu/real = 0:41:37.1/0:45:36.4 (0.9), mem = 4661.9M
[07/03 16:03:47   2493s] 
[07/03 16:03:47   2493s] =============================================================================================
[07/03 16:03:47   2493s]  Final TAT Report : timeDesign #2                                               23.14-s088_1
[07/03 16:03:47   2493s] =============================================================================================
[07/03 16:03:47   2493s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:03:47   2493s] ---------------------------------------------------------------------------------------------
[07/03 16:03:47   2493s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:03:47   2493s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.5 % )     0:00:16.8 /  0:00:12.3    0.7
[07/03 16:03:47   2493s] [ DrvReport              ]      1   0:00:10.9  (  55.6 % )     0:00:10.9 /  0:00:02.7    0.2
[07/03 16:03:47   2493s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:04.9 /  0:00:08.5    1.7
[07/03 16:03:47   2493s] [ TimingUpdate           ]      1   0:00:04.9  (  25.3 % )     0:00:04.9 /  0:00:08.5    1.7
[07/03 16:03:47   2493s] [ TimingReport           ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.5    1.4
[07/03 16:03:47   2493s] [ GenerateReports        ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 16:03:47   2493s] [ MISC                   ]          0:00:02.8  (  14.1 % )     0:00:02.8 /  0:00:04.1    1.5
[07/03 16:03:47   2493s] ---------------------------------------------------------------------------------------------
[07/03 16:03:47   2493s]  timeDesign #2 TOTAL                0:00:19.5  ( 100.0 % )     0:00:19.5 /  0:00:16.4    0.8
[07/03 16:03:47   2493s] ---------------------------------------------------------------------------------------------
[07/03 16:03:47   2493s] <CMD> optDesign -postCTS
[07/03 16:03:47   2493s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1501.4M, totSessionCpu=0:41:37 **
[07/03 16:03:47   2493s] 
[07/03 16:03:47   2493s] Active Setup views: WORST_CASE 
[07/03 16:03:47   2493s] *** optDesign #1 [begin] () : totSession cpu/real = 0:41:37.2/0:45:36.5 (0.9), mem = 4661.9M
[07/03 16:03:47   2493s] Info: 2 threads available for lower-level modules during optimization.
[07/03 16:03:47   2493s] GigaOpt running with 2 threads.
[07/03 16:03:47   2493s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:41:37.2/0:45:36.5 (0.9), mem = 4661.9M
[07/03 16:03:47   2493s] **INFO: User settings:
[07/03 16:03:47   2493s] setDesignMode -process                                         130
[07/03 16:03:47   2493s] setExtractRCMode -coupling_c_th                                0.4
[07/03 16:03:47   2493s] setExtractRCMode -engine                                       preRoute
[07/03 16:03:47   2493s] setExtractRCMode -relative_c_th                                1
[07/03 16:03:47   2493s] setExtractRCMode -total_c_th                                   0
[07/03 16:03:47   2493s] setUsefulSkewMode -opt_skew_eco_route                          false
[07/03 16:03:47   2493s] setUsefulSkewMode -opt_skew_max_allowed_delay                  1
[07/03 16:03:47   2493s] setUsefulSkewMode -opt_skew_no_boundary                        false
[07/03 16:03:47   2493s] setDelayCalMode -enable_high_fanout                            true
[07/03 16:03:47   2493s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[07/03 16:03:47   2493s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[07/03 16:03:47   2493s] setDelayCalMode -engine                                        aae
[07/03 16:03:47   2493s] setDelayCalMode -ignoreNetLoad                                 false
[07/03 16:03:47   2493s] setDelayCalMode -socv_accuracy_mode                            low
[07/03 16:03:47   2493s] setOptMode -opt_view_pruning_setup_views_active_list           { WORST_CASE }
[07/03 16:03:47   2493s] setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST_CASE}
[07/03 16:03:47   2493s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST_CASE}
[07/03 16:03:47   2493s] setOptMode -opt_drv_margin                                     0
[07/03 16:03:47   2493s] setOptMode -opt_drv                                            true
[07/03 16:03:47   2493s] setOptMode -opt_resize_flip_flops                              true
[07/03 16:03:47   2493s] setOptMode -opt_preserve_all_sequential                        false
[07/03 16:03:47   2493s] setOptMode -opt_setup_target_slack                             0
[07/03 16:03:47   2493s] setPlaceMode -maxRouteLayer                                    7
[07/03 16:03:47   2493s] setPlaceMode -place_design_floorplan_mode                      false
[07/03 16:03:47   2493s] setPlaceMode -place_detail_check_route                         false
[07/03 16:03:47   2493s] setPlaceMode -place_detail_preserve_routing                    true
[07/03 16:03:47   2493s] setPlaceMode -place_detail_remove_affected_routing             false
[07/03 16:03:47   2493s] setPlaceMode -place_detail_swap_eeq_cells                      false
[07/03 16:03:47   2493s] setPlaceMode -place_global_clock_gate_aware                    true
[07/03 16:03:47   2493s] setPlaceMode -place_global_cong_effort                         auto
[07/03 16:03:47   2493s] setPlaceMode -place_global_ignore_scan                         true
[07/03 16:03:47   2493s] setPlaceMode -place_global_ignore_spare                        false
[07/03 16:03:47   2493s] setPlaceMode -place_global_module_aware_spare                  false
[07/03 16:03:47   2493s] setPlaceMode -place_global_place_io_pins                       false
[07/03 16:03:47   2493s] setPlaceMode -place_global_reorder_scan                        true
[07/03 16:03:47   2493s] setPlaceMode -powerDriven                                      false
[07/03 16:03:47   2493s] setPlaceMode -timingDriven                                     true
[07/03 16:03:47   2493s] setAnalysisMode -checkType                                     setup
[07/03 16:03:47   2493s] setAnalysisMode -clkSrcPath                                    true
[07/03 16:03:47   2493s] setAnalysisMode -clockPropagation                              sdcControl
[07/03 16:03:47   2493s] setAnalysisMode -skew                                          true
[07/03 16:03:47   2493s] setAnalysisMode -usefulSkew                                    true
[07/03 16:03:47   2493s] setAnalysisMode -virtualIPO                                    false
[07/03 16:03:47   2493s] setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
[07/03 16:03:47   2493s] setRouteMode -earlyGlobalRoutePartitionPinGuide                true
[07/03 16:03:47   2493s] 
[07/03 16:03:47   2493s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/03 16:03:49   2495s] Need call spDPlaceInit before registerPrioInstLoc.
[07/03 16:03:49   2496s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573029.634700
[07/03 16:03:49   2496s] Processing tracks to init pin-track alignment.
[07/03 16:03:49   2496s] z: 1, totalTracks: 1
[07/03 16:03:49   2496s] z: 3, totalTracks: 1
[07/03 16:03:49   2496s] z: 5, totalTracks: 1
[07/03 16:03:49   2496s] z: 7, totalTracks: 1
[07/03 16:03:49   2496s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:03:49   2496s] Cell fpga_top LLGs are deleted
[07/03 16:03:49   2496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:49   2496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:49   2496s] # Building fpga_top llgBox search-tree.
[07/03 16:03:49   2496s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751573029.690756
[07/03 16:03:49   2496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:49   2496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:49   2496s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4661.9M, EPOCH TIME: 1751573029.696703
[07/03 16:03:49   2496s] Max number of tech site patterns supported in site array is 256.
[07/03 16:03:49   2496s] Core basic site is CoreSite
[07/03 16:03:49   2496s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 16:03:49   2496s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 16:03:49   2496s] Fast DP-INIT is on for default
[07/03 16:03:49   2496s] Keep-away cache is enable on metals: 1-7
[07/03 16:03:49   2496s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/03 16:03:49   2496s] Atter site array init, number of instance map data is 0.
[07/03 16:03:49   2496s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.057, REAL:0.061, MEM:4661.9M, EPOCH TIME: 1751573029.758103
[07/03 16:03:49   2496s] 
[07/03 16:03:49   2496s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:03:49   2496s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:03:49   2496s] OPERPROF:     Starting CMU at level 3, MEM:4661.9M, EPOCH TIME: 1751573029.778357
[07/03 16:03:49   2496s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.009, MEM:4661.9M, EPOCH TIME: 1751573029.787007
[07/03 16:03:49   2496s] 
[07/03 16:03:49   2496s] Bad Lib Cell Checking (CMU) is done! (0)
[07/03 16:03:49   2496s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.103, REAL:0.112, MEM:4661.9M, EPOCH TIME: 1751573029.802541
[07/03 16:03:49   2496s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751573029.802695
[07/03 16:03:49   2496s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751573029.802901
[07/03 16:03:49   2496s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4661.9MB).
[07/03 16:03:49   2496s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.191, REAL:0.203, MEM:4661.9M, EPOCH TIME: 1751573029.837244
[07/03 16:03:49   2496s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751573029.838043
[07/03 16:03:49   2496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:49   2496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:49   2496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:49   2496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:03:49   2496s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.153, REAL:0.098, MEM:4661.9M, EPOCH TIME: 1751573029.936147
[07/03 16:03:49   2496s] 
[07/03 16:03:49   2496s] Creating Lib Analyzer ...
[07/03 16:03:49   2496s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 16:03:49   2496s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 16:03:49   2496s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 16:03:49   2496s] 
[07/03 16:03:49   2496s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:03:50   2497s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:41:41 mem=4661.9M
[07/03 16:03:50   2497s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:41:41 mem=4661.9M
[07/03 16:03:50   2497s] Creating Lib Analyzer, finished. 
[07/03 16:03:51   2497s] Effort level <high> specified for reg2reg path_group
[07/03 16:04:01   2511s] Info: IPO magic value 0x89D3BEEF.
[07/03 16:04:01   2511s] Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
[07/03 16:04:01   2511s]       SynthesisEngine workers will not check out additional licenses.
[07/03 16:05:07   2511s] Info: waited 60 seconds for worker synchronization...
[07/03 16:05:09   2511s] **INFO: Using Advanced Metric Collection system.
[07/03 16:05:09   2511s] **optDesign ... cpu = 0:00:18, real = 0:01:22, mem = 1515.9M, totSessionCpu=0:41:56 **
[07/03 16:05:09   2511s] #optDebug: { P: 130 W: 6195 FE: standard PE: none LDR: 1}
[07/03 16:05:09   2511s] *** optDesign -postCTS ***
[07/03 16:05:09   2511s] DRC Margin: user margin 0.0; extra margin 0.2
[07/03 16:05:09   2511s] Hold Target Slack: user slack 0
[07/03 16:05:09   2511s] Setup Target Slack: user slack 0; extra slack 0.0
[07/03 16:05:09   2511s] setUsefulSkewMode -opt_skew_eco_route false
[07/03 16:05:09   2511s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573109.442233
[07/03 16:05:09   2511s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:09   2511s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:09   2511s] 
[07/03 16:05:09   2511s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:05:09   2511s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:05:09   2511s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.156, REAL:0.187, MEM:4661.9M, EPOCH TIME: 1751573109.628876
[07/03 16:05:09   2511s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:09   2511s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:09   2511s] Multi-VT timing optimization disabled based on library information.
[07/03 16:05:09   2511s] 
[07/03 16:05:09   2511s] TimeStamp Deleting Cell Server Begin ...
[07/03 16:05:09   2511s] Deleting Lib Analyzer.
[07/03 16:05:09   2512s] 
[07/03 16:05:09   2512s] TimeStamp Deleting Cell Server End ...
[07/03 16:05:09   2512s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 16:05:09   2512s] 
[07/03 16:05:09   2512s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 16:05:09   2512s] Summary for sequential cells identification: 
[07/03 16:05:09   2512s]   Identified SBFF number: 3
[07/03 16:05:09   2512s]   Identified MBFF number: 0
[07/03 16:05:09   2512s]   Identified SB Latch number: 5
[07/03 16:05:09   2512s]   Identified MB Latch number: 0
[07/03 16:05:09   2512s]   Not identified SBFF number: 0
[07/03 16:05:09   2512s]   Not identified MBFF number: 0
[07/03 16:05:09   2512s]   Not identified SB Latch number: 0
[07/03 16:05:09   2512s]   Not identified MB Latch number: 0
[07/03 16:05:09   2512s]   Number of sequential cells which are not FFs: 2
[07/03 16:05:09   2512s]  Visiting view : WORST_CASE
[07/03 16:05:09   2512s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/03 16:05:09   2512s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/03 16:05:09   2512s]  Visiting view : Best_CASE
[07/03 16:05:09   2512s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/03 16:05:09   2512s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/03 16:05:09   2512s] TLC MultiMap info (StdDelay):
[07/03 16:05:09   2512s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/03 16:05:09   2512s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/03 16:05:09   2512s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/03 16:05:09   2512s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/03 16:05:09   2512s]  Setting StdDelay to: 25.6ps
[07/03 16:05:09   2512s] 
[07/03 16:05:09   2512s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 16:05:09   2512s] 
[07/03 16:05:09   2512s] TimeStamp Deleting Cell Server Begin ...
[07/03 16:05:09   2512s] 
[07/03 16:05:09   2512s] TimeStamp Deleting Cell Server End ...
[07/03 16:05:11   2513s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4661.9M, EPOCH TIME: 1751573111.229818
[07/03 16:05:11   2513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:11   2513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:11   2513s] Cell fpga_top LLGs are deleted
[07/03 16:05:11   2513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:11   2513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:11   2513s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751573111.230264
[07/03 16:05:11   2513s] Start to check current routing status for nets...
[07/03 16:05:12   2514s] All nets are already routed correctly.
[07/03 16:05:12   2514s] End to check current routing status for nets (mem=4661.9M)
[07/03 16:05:12   2514s] Cell fpga_top LLGs are deleted
[07/03 16:05:12   2514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:12   2514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:12   2514s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573112.638047
[07/03 16:05:12   2514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:12   2514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:12   2514s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4661.9M, EPOCH TIME: 1751573112.688673
[07/03 16:05:12   2514s] Max number of tech site patterns supported in site array is 256.
[07/03 16:05:12   2514s] Core basic site is CoreSite
[07/03 16:05:12   2514s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 16:05:12   2514s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 16:05:12   2514s] Fast DP-INIT is on for default
[07/03 16:05:12   2514s] Atter site array init, number of instance map data is 0.
[07/03 16:05:12   2514s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.127, REAL:0.114, MEM:4661.9M, EPOCH TIME: 1751573112.802876
[07/03 16:05:12   2514s] 
[07/03 16:05:12   2514s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:05:12   2514s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:05:12   2514s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.218, REAL:0.229, MEM:4661.9M, EPOCH TIME: 1751573112.867051
[07/03 16:05:12   2514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:12   2514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:12   2514s] 
[07/03 16:05:12   2514s] Creating Lib Analyzer ...
[07/03 16:05:12   2514s] 
[07/03 16:05:12   2514s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/03 16:05:12   2514s] Summary for sequential cells identification: 
[07/03 16:05:12   2514s]   Identified SBFF number: 3
[07/03 16:05:12   2514s]   Identified MBFF number: 0
[07/03 16:05:12   2514s]   Identified SB Latch number: 5
[07/03 16:05:12   2514s]   Identified MB Latch number: 0
[07/03 16:05:12   2514s]   Not identified SBFF number: 0
[07/03 16:05:12   2514s]   Not identified MBFF number: 0
[07/03 16:05:12   2514s]   Not identified SB Latch number: 0
[07/03 16:05:12   2514s]   Not identified MB Latch number: 0
[07/03 16:05:12   2514s]   Number of sequential cells which are not FFs: 2
[07/03 16:05:12   2514s]  Visiting view : WORST_CASE
[07/03 16:05:12   2514s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/03 16:05:12   2514s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/03 16:05:12   2514s]  Visiting view : Best_CASE
[07/03 16:05:12   2514s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/03 16:05:12   2514s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/03 16:05:12   2514s] TLC MultiMap info (StdDelay):
[07/03 16:05:12   2514s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/03 16:05:12   2514s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/03 16:05:12   2514s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/03 16:05:12   2514s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/03 16:05:12   2514s]  Setting StdDelay to: 25.6ps
[07/03 16:05:12   2514s] 
[07/03 16:05:12   2514s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/03 16:05:12   2514s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 16:05:12   2514s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 16:05:12   2514s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 16:05:12   2514s] 
[07/03 16:05:13   2514s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:05:14   2516s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:42:00 mem=4661.9M
[07/03 16:05:14   2516s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:42:00 mem=4661.9M
[07/03 16:05:14   2516s] Creating Lib Analyzer, finished. 
[07/03 16:05:27   2535s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  |   N/A   | -0.113  |
|           TNS (ns):| -5.555  |   N/A   | -5.555  |
|    Violating Paths:|   102   |   N/A   |   102   |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1131 (1131)    |    -59     |   1131 (1131)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.141%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[07/03 16:05:27   2535s] **optDesign ... cpu = 0:00:43, real = 0:01:40, mem = 1509.1M, totSessionCpu=0:42:20 **
[07/03 16:05:27   2535s] Begin: Collecting metrics
[07/03 16:05:27   2536s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -0.113 |  -6 |       59.14 | 0:00:15  |        4662 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[07/03 16:05:27   2536s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1511.0M, current mem=1509.1M)

[07/03 16:05:27   2536s] End: Collecting metrics
[07/03 16:05:27   2536s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:43.1/0:01:39.8 (0.4), totSession cpu/real = 0:42:20.2/0:47:16.2 (0.9), mem = 4661.9M
[07/03 16:05:27   2536s] 
[07/03 16:05:27   2536s] =============================================================================================
[07/03 16:05:27   2536s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.14-s088_1
[07/03 16:05:27   2536s] =============================================================================================
[07/03 16:05:27   2536s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:05:27   2536s] ---------------------------------------------------------------------------------------------
[07/03 16:05:27   2536s] [ ViewPruning            ]      2   0:00:03.0  (   3.0 % )     0:00:11.6 /  0:00:17.6    1.5
[07/03 16:05:27   2536s] [ OptSummaryReport       ]      1   0:00:00.5  (   0.5 % )     0:00:14.6 /  0:00:21.5    1.5
[07/03 16:05:27   2536s] [ MetricReport           ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 16:05:27   2536s] [ DrvReport              ]      1   0:00:01.8  (   1.8 % )     0:00:01.8 /  0:00:02.6    1.4
[07/03 16:05:27   2536s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[07/03 16:05:27   2536s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   0.9 % )     0:00:00.9 /  0:00:00.9    1.0
[07/03 16:05:27   2536s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[07/03 16:05:27   2536s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:05:27   2536s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[07/03 16:05:27   2536s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:11.6 /  0:00:17.6    1.5
[07/03 16:05:27   2536s] [ TimingUpdate           ]      3   0:00:17.2  (  17.2 % )     0:00:17.2 /  0:00:25.1    1.5
[07/03 16:05:27   2536s] [ TimingReport           ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.9    1.4
[07/03 16:05:27   2536s] [ MISC                   ]          0:01:15.0  (  75.2 % )     0:01:15.0 /  0:00:09.4    0.1
[07/03 16:05:27   2536s] ---------------------------------------------------------------------------------------------
[07/03 16:05:27   2536s]  InitOpt #1 TOTAL                   0:01:39.8  ( 100.0 % )     0:01:39.8 /  0:00:43.1    0.4
[07/03 16:05:27   2536s] ---------------------------------------------------------------------------------------------
[07/03 16:05:27   2536s] ** INFO : this run is activating low effort ccoptDesign flow
[07/03 16:05:27   2536s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 16:05:27   2536s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:42:20 mem=4661.9M
[07/03 16:05:27   2536s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573127.399265
[07/03 16:05:27   2536s] Processing tracks to init pin-track alignment.
[07/03 16:05:27   2536s] z: 1, totalTracks: 1
[07/03 16:05:27   2536s] z: 3, totalTracks: 1
[07/03 16:05:27   2536s] z: 5, totalTracks: 1
[07/03 16:05:27   2536s] z: 7, totalTracks: 1
[07/03 16:05:27   2536s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:05:27   2536s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751573127.512346
[07/03 16:05:27   2536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:27   2536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:27   2536s] 
[07/03 16:05:27   2536s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:05:27   2536s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:05:27   2536s] 
[07/03 16:05:27   2536s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:05:27   2536s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.068, REAL:0.073, MEM:4661.9M, EPOCH TIME: 1751573127.584876
[07/03 16:05:27   2536s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751573127.586021
[07/03 16:05:27   2536s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.002, MEM:4661.9M, EPOCH TIME: 1751573127.587553
[07/03 16:05:27   2536s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4661.9MB).
[07/03 16:05:27   2536s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.218, REAL:0.231, MEM:4661.9M, EPOCH TIME: 1751573127.629889
[07/03 16:05:27   2536s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:42:21 mem=4661.9M
[07/03 16:05:27   2536s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751573127.816874
[07/03 16:05:27   2536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:27   2536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:27   2536s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:27   2536s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:27   2536s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.256, REAL:0.159, MEM:4661.9M, EPOCH TIME: 1751573127.975453
[07/03 16:05:28   2536s] OPTC: m4 20.0 33.3 [ 33.3 20.0 50.0 ]
[07/03 16:05:28   2537s] OPTC: view 33.3 [ 0.0500 ]
[07/03 16:05:40   2554s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[07/03 16:05:49   2570s] #optDebug: fT-E <X 2 0 0 1>
[07/03 16:05:49   2570s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[07/03 16:05:51   2571s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 2 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -128.0 -useBottleneckAnalyzer -drvRatio 0.4
[07/03 16:05:51   2571s] Begin: GigaOpt Route Type Constraints Refinement
[07/03 16:05:51   2571s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:55.9/0:47:39.9 (0.9), mem = 4661.9M
[07/03 16:05:51   2571s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.24
[07/03 16:05:51   2571s] ### Creating RouteCongInterface, started
[07/03 16:05:51   2571s] #optDebug: Start CG creation (mem=4661.9M)
[07/03 16:05:51   2571s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:05:51   2572s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:05:51   2572s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:05:51   2572s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:05:51   2572s] ToF 981.9860um
[07/03 16:05:52   2573s] (cpu=0:00:01.3, mem=4661.9M)
[07/03 16:05:52   2573s]  ...processing cgPrt (cpu=0:00:01.3, mem=4661.9M)
[07/03 16:05:52   2573s]  ...processing cgEgp (cpu=0:00:01.3, mem=4661.9M)
[07/03 16:05:52   2573s]  ...processing cgPbk (cpu=0:00:01.3, mem=4661.9M)
[07/03 16:05:52   2573s]  ...processing cgNrb(cpu=0:00:01.3, mem=4661.9M)
[07/03 16:05:52   2573s]  ...processing cgObs (cpu=0:00:01.3, mem=4661.9M)
[07/03 16:05:52   2573s]  ...processing cgCon (cpu=0:00:01.3, mem=4661.9M)
[07/03 16:05:52   2573s]  ...processing cgPdm (cpu=0:00:01.3, mem=4661.9M)
[07/03 16:05:52   2573s] #optDebug: Finish CG creation (cpu=0:00:01.3, mem=4661.9M)
[07/03 16:05:52   2573s] {MMLU 0 1 39613}
[07/03 16:05:52   2573s] [oiLAM] Zs 7, 8
[07/03 16:05:52   2573s] ### Creating LA Mngr. totSessionCpu=0:42:57 mem=4661.9M
[07/03 16:05:52   2573s] ### Creating LA Mngr, finished. totSessionCpu=0:42:57 mem=4661.9M
[07/03 16:05:52   2573s] 
[07/03 16:05:52   2573s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 16:05:52   2573s] 
[07/03 16:05:52   2573s] #optDebug: {0, 1.000}
[07/03 16:05:52   2573s] ### Creating RouteCongInterface, finished
[07/03 16:05:52   2573s] Updated routing constraints on 0 nets.
[07/03 16:05:52   2573s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.24
[07/03 16:05:53   2573s] Bottom Preferred Layer:
[07/03 16:05:53   2573s] +---------------+------------+----------+
[07/03 16:05:53   2573s] |     Layer     |    CLK     |   Rule   |
[07/03 16:05:53   2573s] +---------------+------------+----------+
[07/03 16:05:53   2573s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:05:53   2573s] +---------------+------------+----------+
[07/03 16:05:53   2573s] Via Pillar Rule:
[07/03 16:05:53   2573s]     None
[07/03 16:05:53   2573s] Finished writing unified metrics of routing constraints.
[07/03 16:05:53   2573s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:42:57.8/0:47:41.9 (0.9), mem = 4661.9M
[07/03 16:05:53   2573s] 
[07/03 16:05:53   2573s] =============================================================================================
[07/03 16:05:53   2573s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.14-s088_1
[07/03 16:05:53   2573s] =============================================================================================
[07/03 16:05:53   2573s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:05:53   2573s] ---------------------------------------------------------------------------------------------
[07/03 16:05:53   2573s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  24.8 % )     0:00:01.9 /  0:00:01.8    0.9
[07/03 16:05:53   2573s] [ ChannelGraphInit       ]      1   0:00:01.4  (  71.1 % )     0:00:01.4 /  0:00:01.3    0.9
[07/03 16:05:53   2573s] [ MISC                   ]          0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 16:05:53   2573s] ---------------------------------------------------------------------------------------------
[07/03 16:05:53   2573s]  CongRefineRouteType #1 TOTAL       0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.9    1.0
[07/03 16:05:53   2573s] ---------------------------------------------------------------------------------------------
[07/03 16:05:53   2573s] End: GigaOpt Route Type Constraints Refinement
[07/03 16:05:53   2573s] Begin: Collecting metrics
[07/03 16:05:53   2573s] 
 ------------------------------------------------------------------------------------------ 
| Snapshot              | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | -0.113 |  -6 |       59.14 | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement |        |     |             | 0:00:02  |        4662 |      |     |
 ------------------------------------------------------------------------------------------ 
[07/03 16:05:53   2574s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1587.9M, current mem=1587.9M)

[07/03 16:05:53   2574s] End: Collecting metrics
[07/03 16:05:53   2574s] Deleting Lib Analyzer.
[07/03 16:05:53   2574s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:58.2/0:47:42.3 (0.9), mem = 4661.9M
[07/03 16:05:53   2574s] Info: 71 io nets excluded
[07/03 16:05:53   2574s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:05:53   2574s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:05:53   2574s] ### Creating LA Mngr. totSessionCpu=0:42:59 mem=4661.9M
[07/03 16:05:53   2574s] ### Creating LA Mngr, finished. totSessionCpu=0:42:59 mem=4661.9M
[07/03 16:05:53   2574s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/03 16:05:53   2574s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.25
[07/03 16:05:53   2574s] 
[07/03 16:05:53   2574s] Creating Lib Analyzer ...
[07/03 16:05:53   2574s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 16:05:53   2574s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 16:05:53   2574s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 16:05:53   2574s] 
[07/03 16:05:54   2574s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:05:55   2575s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:00 mem=4661.9M
[07/03 16:05:55   2575s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:00 mem=4661.9M
[07/03 16:05:55   2575s] Creating Lib Analyzer, finished. 
[07/03 16:05:55   2576s] 
[07/03 16:05:55   2576s] Active Setup views: WORST_CASE 
[07/03 16:05:55   2576s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573155.556883
[07/03 16:05:55   2576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:55   2576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:55   2576s] 
[07/03 16:05:55   2576s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:05:55   2576s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:05:55   2576s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.095, REAL:0.101, MEM:4661.9M, EPOCH TIME: 1751573155.657667
[07/03 16:05:55   2576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:55   2576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:55   2576s] [oiPhyDebug] optDemand 1998787939200.00, spDemand 645187939200.00.
[07/03 16:05:55   2576s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 16:05:55   2576s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 16:05:55   2576s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:43:00 mem=4661.9M
[07/03 16:05:55   2576s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573155.705545
[07/03 16:05:55   2576s] Processing tracks to init pin-track alignment.
[07/03 16:05:55   2576s] z: 1, totalTracks: 1
[07/03 16:05:55   2576s] z: 3, totalTracks: 1
[07/03 16:05:55   2576s] z: 5, totalTracks: 1
[07/03 16:05:55   2576s] z: 7, totalTracks: 1
[07/03 16:05:55   2576s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:05:55   2576s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751573155.807490
[07/03 16:05:55   2576s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:55   2576s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:55   2576s] 
[07/03 16:05:55   2576s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:05:55   2576s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:05:55   2576s] 
[07/03 16:05:55   2576s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:05:55   2576s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.099, REAL:0.100, MEM:4661.9M, EPOCH TIME: 1751573155.907944
[07/03 16:05:55   2576s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751573155.908157
[07/03 16:05:55   2576s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.001, MEM:4661.9M, EPOCH TIME: 1751573155.909403
[07/03 16:05:55   2576s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4661.9MB).
[07/03 16:05:55   2576s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.216, REAL:0.232, MEM:4661.9M, EPOCH TIME: 1751573155.938021
[07/03 16:05:56   2576s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:05:56   2577s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 16:05:56   2577s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:43:01 mem=4661.9M
[07/03 16:05:56   2577s] ### Creating RouteCongInterface, started
[07/03 16:05:56   2577s] 
[07/03 16:05:56   2577s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 16:05:56   2577s] 
[07/03 16:05:56   2577s] #optDebug: {0, 1.000}
[07/03 16:05:56   2577s] ### Creating RouteCongInterface, finished
[07/03 16:05:56   2577s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:05:56   2577s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:05:56   2577s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:05:56   2577s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:05:56   2577s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:05:56   2577s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:05:56   2577s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:05:56   2577s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:05:57   2577s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4661.9M, EPOCH TIME: 1751573157.020868
[07/03 16:05:57   2577s] Found 0 hard placement blockage before merging.
[07/03 16:05:57   2577s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.003, REAL:0.003, MEM:4661.9M, EPOCH TIME: 1751573157.024096
[07/03 16:05:57   2578s] 
[07/03 16:05:57   2578s] Netlist preparation processing... 
[07/03 16:05:57   2578s] Removed 0 instance
[07/03 16:05:57   2578s] *info: Marking 0 isolation instances dont touch
[07/03 16:05:57   2578s] *info: Marking 0 level shifter instances dont touch
[07/03 16:05:59   2581s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:05:59   2581s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 16:05:59   2581s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751573159.495500
[07/03 16:05:59   2581s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:05:59   2581s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:59   2581s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:59   2581s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:05:59   2581s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.269, REAL:0.173, MEM:4661.9M, EPOCH TIME: 1751573159.668563
[07/03 16:05:59   2581s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.25
[07/03 16:05:59   2581s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:07.6/0:00:06.2 (1.2), totSession cpu/real = 0:43:05.8/0:47:48.5 (0.9), mem = 4661.9M
[07/03 16:05:59   2581s] 
[07/03 16:05:59   2581s] =============================================================================================
[07/03 16:05:59   2581s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            23.14-s088_1
[07/03 16:05:59   2581s] =============================================================================================
[07/03 16:05:59   2581s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:05:59   2581s] ---------------------------------------------------------------------------------------------
[07/03 16:05:59   2581s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  21.2 % )     0:00:01.3 /  0:00:01.3    1.0
[07/03 16:05:59   2581s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:05:59   2581s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   8.4 % )     0:00:00.8 /  0:00:00.9    1.3
[07/03 16:05:59   2581s] [ PlacerPlacementInit    ]      1   0:00:00.4  (   6.4 % )     0:00:00.4 /  0:00:00.4    0.9
[07/03 16:05:59   2581s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   8.4 % )     0:00:00.5 /  0:00:00.5    1.0
[07/03 16:05:59   2581s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:05:59   2581s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   2.1 % )     0:00:01.8 /  0:00:03.1    1.7
[07/03 16:05:59   2581s] [ IncrDelayCalc          ]      1   0:00:01.7  (  27.0 % )     0:00:01.7 /  0:00:02.9    1.8
[07/03 16:05:59   2581s] [ DetailPlaceInit        ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    0.9
[07/03 16:05:59   2581s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:05:59   2581s] [ MISC                   ]          0:00:01.4  (  22.7 % )     0:00:01.4 /  0:00:01.4    1.0
[07/03 16:05:59   2581s] ---------------------------------------------------------------------------------------------
[07/03 16:05:59   2581s]  SimplifyNetlist #1 TOTAL           0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:07.6    1.2
[07/03 16:05:59   2581s] ---------------------------------------------------------------------------------------------
[07/03 16:05:59   2581s] Begin: Collecting metrics
[07/03 16:05:59   2582s] 
 ------------------------------------------------------------------------------------------ 
| Snapshot              | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | -0.113 |  -6 |       59.14 | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement |        |     |             | 0:00:02  |        4662 |      |     |
| simplify_netlist      |        |     |             | 0:00:06  |        4662 |      |     |
 ------------------------------------------------------------------------------------------ 
[07/03 16:06:00   2582s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1587.9M, current mem=1578.5M)

[07/03 16:06:00   2582s] End: Collecting metrics
[07/03 16:06:00   2582s] *** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:06.1/0:47:48.9 (0.9), mem = 4661.9M
[07/03 16:06:00   2582s] *** Starting optimizing excluded clock nets MEM= 4661.9M) ***
[07/03 16:06:00   2582s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4661.9M) ***
[07/03 16:06:00   2582s] *** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:06.1/0:47:48.9 (0.9), mem = 4661.9M
[07/03 16:06:00   2582s] 
[07/03 16:06:00   2582s] =============================================================================================
[07/03 16:06:00   2582s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #1                        23.14-s088_1
[07/03 16:06:00   2582s] =============================================================================================
[07/03 16:06:00   2582s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:06:00   2582s] ---------------------------------------------------------------------------------------------
[07/03 16:06:00   2582s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:00   2582s] ---------------------------------------------------------------------------------------------
[07/03 16:06:00   2582s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:00   2582s] ---------------------------------------------------------------------------------------------
[07/03 16:06:00   2582s] *** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:43:06.1/0:47:48.9 (0.9), mem = 4661.9M
[07/03 16:06:00   2582s] *** Starting optimizing excluded clock nets MEM= 4661.9M) ***
[07/03 16:06:00   2582s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4661.9M) ***
[07/03 16:06:00   2582s] *** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:06.1/0:47:48.9 (0.9), mem = 4661.9M
[07/03 16:06:00   2582s] 
[07/03 16:06:00   2582s] =============================================================================================
[07/03 16:06:00   2582s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #1                        23.14-s088_1
[07/03 16:06:00   2582s] =============================================================================================
[07/03 16:06:00   2582s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:06:00   2582s] ---------------------------------------------------------------------------------------------
[07/03 16:06:00   2582s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:00   2582s] ---------------------------------------------------------------------------------------------
[07/03 16:06:00   2582s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:00   2582s] ---------------------------------------------------------------------------------------------
[07/03 16:06:00   2582s] Begin: Collecting metrics
[07/03 16:06:00   2582s] 
 -------------------------------------------------------------------------------------------- 
| Snapshot                | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | -0.113 |  -6 |       59.14 | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |        |     |             | 0:00:02  |        4662 |      |     |
| simplify_netlist        |        |     |             | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |        |     |             | 0:00:00  |        4662 |      |     |
 -------------------------------------------------------------------------------------------- 
[07/03 16:06:00   2582s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1578.7M, current mem=1578.7M)

[07/03 16:06:00   2582s] End: Collecting metrics
[07/03 16:06:00   2582s] Info: Done creating the CCOpt slew target map.
[07/03 16:06:00   2582s] Begin: GigaOpt high fanout net optimization
[07/03 16:06:00   2582s] GigaOpt HFN: use maxLocalDensity 1.2
[07/03 16:06:00   2582s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/03 16:06:00   2582s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:06.6/0:47:49.5 (0.9), mem = 4661.9M
[07/03 16:06:00   2582s] Info: 71 io nets excluded
[07/03 16:06:00   2582s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:06:00   2582s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:06:01   2582s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.26
[07/03 16:06:01   2583s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 16:06:01   2583s] 
[07/03 16:06:01   2583s] Active Setup views: WORST_CASE 
[07/03 16:06:01   2583s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573161.623471
[07/03 16:06:01   2583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:01   2583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:01   2583s] 
[07/03 16:06:01   2583s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:01   2583s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:01   2583s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.136, REAL:0.144, MEM:4661.9M, EPOCH TIME: 1751573161.767071
[07/03 16:06:01   2583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:01   2583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:01   2583s] [oiPhyDebug] optDemand 1998787939200.00, spDemand 645187939200.00.
[07/03 16:06:01   2583s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 16:06:01   2583s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/03 16:06:01   2583s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:43:08 mem=4661.9M
[07/03 16:06:01   2583s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573161.842217
[07/03 16:06:01   2583s] Processing tracks to init pin-track alignment.
[07/03 16:06:01   2583s] z: 1, totalTracks: 1
[07/03 16:06:01   2583s] z: 3, totalTracks: 1
[07/03 16:06:01   2583s] z: 5, totalTracks: 1
[07/03 16:06:01   2583s] z: 7, totalTracks: 1
[07/03 16:06:01   2583s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:06:01   2583s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751573161.925093
[07/03 16:06:01   2583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:01   2583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:02   2584s] 
[07/03 16:06:02   2584s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:02   2584s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:02   2584s] 
[07/03 16:06:02   2584s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:06:02   2584s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.097, REAL:0.102, MEM:4661.9M, EPOCH TIME: 1751573162.026637
[07/03 16:06:02   2584s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751573162.026792
[07/03 16:06:02   2584s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751573162.027141
[07/03 16:06:02   2584s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4661.9MB).
[07/03 16:06:02   2584s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.191, REAL:0.199, MEM:4661.9M, EPOCH TIME: 1751573162.041232
[07/03 16:06:02   2584s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:06:02   2584s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 16:06:02   2584s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:43:09 mem=4661.9M
[07/03 16:06:02   2584s] ### Creating RouteCongInterface, started
[07/03 16:06:03   2585s] 
[07/03 16:06:03   2585s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/03 16:06:03   2585s] 
[07/03 16:06:03   2585s] #optDebug: {0, 1.000}
[07/03 16:06:03   2585s] ### Creating RouteCongInterface, finished
[07/03 16:06:03   2585s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:03   2585s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:03   2585s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:03   2585s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:03   2585s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:03   2585s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:03   2585s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:03   2585s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:04   2587s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:06:04   2587s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:06:04   2587s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:06:04   2587s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:06:04   2587s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:06:04   2587s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:06:04   2587s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:06:04   2587s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:06:04   2587s] AoF 5883.6330um
[07/03 16:06:04   2587s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 16:06:04   2588s] Dumping Information for Job ...
[07/03 16:06:04   2588s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 16:06:04   2588s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 16:06:04   2588s] [GPS-DRV] Optimizer inputs ============================= 
[07/03 16:06:04   2588s] [GPS-DRV] drvFixingStage: Large Scale
[07/03 16:06:04   2588s] [GPS-DRV] costLowerBound: 0.1
[07/03 16:06:04   2588s] [GPS-DRV] setupTNSCost  : 0
[07/03 16:06:04   2588s] [GPS-DRV] maxIter       : 1
[07/03 16:06:04   2588s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[07/03 16:06:04   2588s] [GPS-DRV] Optimizer parameters ============================= 
[07/03 16:06:04   2588s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/03 16:06:04   2588s] [GPS-DRV] maxDensity (design): 0.95
[07/03 16:06:04   2588s] [GPS-DRV] maxLocalDensity: 1.2
[07/03 16:06:04   2588s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/03 16:06:04   2588s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[07/03 16:06:04   2588s] [GPS-DRV] isCPECostingOn: false
[07/03 16:06:04   2588s] [GPS-DRV] All active and enabled setup views
[07/03 16:06:04   2588s] [GPS-DRV]     WORST_CASE
[07/03 16:06:04   2588s] [GPS-DRV] maxTran off
[07/03 16:06:04   2588s] [GPS-DRV] maxCap off
[07/03 16:06:04   2588s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/03 16:06:04   2588s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/03 16:06:04   2588s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/03 16:06:04   2588s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4661.9M, EPOCH TIME: 1751573164.917940
[07/03 16:06:04   2588s] Found 0 hard placement blockage before merging.
[07/03 16:06:04   2588s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4661.9M, EPOCH TIME: 1751573164.919196
[07/03 16:06:05   2588s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[07/03 16:06:05   2588s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/03 16:06:05   2589s] +---------+---------+--------+--------+------------+--------+
[07/03 16:06:05   2589s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/03 16:06:05   2589s] +---------+---------+--------+--------+------------+--------+
[07/03 16:06:05   2589s] |   59.14%|        -|  -0.114|  -5.555|   0:00:00.0| 4661.9M|
[07/03 16:06:05   2589s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 16:06:06   2589s] Dumping Information for Job ...
[07/03 16:06:06   2589s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 16:06:06   2589s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 16:06:06   2589s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 16:06:06   2589s] Dumping Information for Job ...
[07/03 16:06:06   2589s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 16:06:06   2589s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 16:06:06   2589s] |   59.14%|        -|  -0.114|  -5.555|   0:00:01.0| 4661.9M|
[07/03 16:06:06   2589s] +---------+---------+--------+--------+------------+--------+
[07/03 16:06:06   2589s] 
[07/03 16:06:06   2589s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=4661.9M) ***
[07/03 16:06:06   2589s] 
[07/03 16:06:06   2589s] ###############################################################################
[07/03 16:06:06   2589s] #
[07/03 16:06:06   2589s] #  Large fanout net report:  
[07/03 16:06:06   2589s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[07/03 16:06:06   2589s] #     - current density: 59.14
[07/03 16:06:06   2589s] #
[07/03 16:06:06   2589s] #  List of high fanout nets:
[07/03 16:06:06   2589s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/03 16:06:06   2589s] #                   - multi-driver net with 2 drivers
[07/03 16:06:06   2589s] #                   - Ignored for optimization
[07/03 16:06:06   2589s] #
[07/03 16:06:06   2589s] ###############################################################################
[07/03 16:06:06   2589s] Bottom Preferred Layer:
[07/03 16:06:06   2589s] +---------------+------------+----------+
[07/03 16:06:06   2589s] |     Layer     |    CLK     |   Rule   |
[07/03 16:06:06   2589s] +---------------+------------+----------+
[07/03 16:06:06   2589s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:06:06   2589s] +---------------+------------+----------+
[07/03 16:06:06   2589s] Via Pillar Rule:
[07/03 16:06:06   2589s]     None
[07/03 16:06:06   2589s] Finished writing unified metrics of routing constraints.
[07/03 16:06:06   2589s] 
[07/03 16:06:06   2589s] 
[07/03 16:06:06   2589s] =======================================================================
[07/03 16:06:06   2589s]                 Reasons for remaining drv violations
[07/03 16:06:06   2589s] =======================================================================
[07/03 16:06:06   2589s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[07/03 16:06:06   2589s] 
[07/03 16:06:06   2589s] HFNFixing failure reasons
[07/03 16:06:06   2589s] ------------------------------------------------
[07/03 16:06:06   2589s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[07/03 16:06:06   2589s] 
[07/03 16:06:06   2589s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:06:06   2589s] Total-nets :: 34205, Stn-nets :: 65, ratio :: 0.190031 %, Total-len 1.247e+06, Stn-len 9.275
[07/03 16:06:06   2589s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 16:06:06   2589s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751573166.287885
[07/03 16:06:06   2589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:06:06   2589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:06   2589s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:06   2589s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:06   2589s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.310, REAL:0.222, MEM:4661.9M, EPOCH TIME: 1751573166.509534
[07/03 16:06:06   2589s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.26
[07/03 16:06:06   2589s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:07.1/0:00:05.9 (1.2), totSession cpu/real = 0:43:13.7/0:47:55.4 (0.9), mem = 4661.9M
[07/03 16:06:06   2589s] 
[07/03 16:06:06   2589s] =============================================================================================
[07/03 16:06:06   2589s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.14-s088_1
[07/03 16:06:06   2589s] =============================================================================================
[07/03 16:06:06   2589s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:06:06   2589s] ---------------------------------------------------------------------------------------------
[07/03 16:06:06   2589s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.9 % )     0:00:00.6 /  0:00:00.5    1.0
[07/03 16:06:06   2589s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:06   2589s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   9.5 % )     0:00:00.8 /  0:00:01.0    1.3
[07/03 16:06:06   2589s] [ PlacerPlacementInit    ]      1   0:00:00.4  (   7.5 % )     0:00:00.4 /  0:00:00.4    0.9
[07/03 16:06:06   2589s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   7.8 % )     0:00:00.5 /  0:00:00.5    1.1
[07/03 16:06:06   2589s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:06   2589s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[07/03 16:06:06   2589s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:06   2589s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:06   2589s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:06   2589s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:06   2589s] [ DrvFindVioNets         ]      3   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 16:06:06   2589s] [ DetailPlaceInit        ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 16:06:06   2589s] [ IncrTimingUpdate       ]      1   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    0.9
[07/03 16:06:06   2589s] [ MISC                   ]          0:00:03.4  (  57.3 % )     0:00:03.4 /  0:00:04.3    1.3
[07/03 16:06:06   2589s] ---------------------------------------------------------------------------------------------
[07/03 16:06:06   2589s]  DrvOpt #1 TOTAL                    0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:07.1    1.2
[07/03 16:06:06   2589s] ---------------------------------------------------------------------------------------------
[07/03 16:06:06   2589s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/03 16:06:06   2589s] End: GigaOpt high fanout net optimization
[07/03 16:06:08   2591s] Number of setup views: 1
[07/03 16:06:08   2591s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 16:06:08   2591s] Deleting Lib Analyzer.
[07/03 16:06:08   2591s] Begin: GigaOpt Global Optimization
[07/03 16:06:08   2591s] *info: use new DP (enabled)
[07/03 16:06:08   2591s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/03 16:06:08   2591s] Info: 71 io nets excluded
[07/03 16:06:08   2592s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:06:08   2592s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:06:08   2592s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:16.2/0:47:57.8 (0.9), mem = 4661.9M
[07/03 16:06:08   2592s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.27
[07/03 16:06:08   2592s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 16:06:08   2592s] 
[07/03 16:06:08   2592s] Creating Lib Analyzer ...
[07/03 16:06:08   2592s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 16:06:08   2592s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 16:06:08   2592s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 16:06:08   2592s] 
[07/03 16:06:09   2592s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:06:10   2593s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:17 mem=4661.9M
[07/03 16:06:10   2593s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:17 mem=4661.9M
[07/03 16:06:10   2593s] Creating Lib Analyzer, finished. 
[07/03 16:06:10   2593s] 
[07/03 16:06:10   2593s] Active Setup views: WORST_CASE 
[07/03 16:06:10   2593s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573170.643178
[07/03 16:06:10   2593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:10   2593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:10   2593s] 
[07/03 16:06:10   2593s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:10   2593s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:10   2593s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.092, REAL:0.096, MEM:4661.9M, EPOCH TIME: 1751573170.738962
[07/03 16:06:10   2593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:10   2593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:10   2593s] [oiPhyDebug] optDemand 1998787939200.00, spDemand 645187939200.00.
[07/03 16:06:10   2593s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 16:06:10   2593s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/03 16:06:10   2593s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:43:18 mem=4661.9M
[07/03 16:06:10   2593s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573170.784214
[07/03 16:06:10   2593s] Processing tracks to init pin-track alignment.
[07/03 16:06:10   2593s] z: 1, totalTracks: 1
[07/03 16:06:10   2593s] z: 3, totalTracks: 1
[07/03 16:06:10   2593s] z: 5, totalTracks: 1
[07/03 16:06:10   2593s] z: 7, totalTracks: 1
[07/03 16:06:10   2593s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:06:10   2594s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751573170.880454
[07/03 16:06:10   2594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:10   2594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:10   2594s] 
[07/03 16:06:10   2594s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:10   2594s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:10   2594s] 
[07/03 16:06:10   2594s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:06:11   2594s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.108, REAL:0.120, MEM:4661.9M, EPOCH TIME: 1751573171.000015
[07/03 16:06:11   2594s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751573171.000227
[07/03 16:06:11   2594s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.003, MEM:4661.9M, EPOCH TIME: 1751573171.003261
[07/03 16:06:11   2594s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4661.9MB).
[07/03 16:06:11   2594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.218, REAL:0.238, MEM:4661.9M, EPOCH TIME: 1751573171.021755
[07/03 16:06:11   2594s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:06:11   2594s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 16:06:11   2594s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:43:19 mem=4661.9M
[07/03 16:06:11   2594s] ### Creating RouteCongInterface, started
[07/03 16:06:12   2595s] 
[07/03 16:06:12   2595s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 16:06:12   2595s] 
[07/03 16:06:12   2595s] #optDebug: {0, 1.000}
[07/03 16:06:12   2595s] ### Creating RouteCongInterface, finished
[07/03 16:06:12   2595s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:12   2595s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:12   2595s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:12   2595s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:12   2595s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:12   2595s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:12   2595s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:12   2595s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:13   2596s] *info: 71 io nets excluded
[07/03 16:06:13   2596s] *info: 2 clock nets excluded
[07/03 16:06:13   2596s] *info: 70 multi-driver nets excluded.
[07/03 16:06:13   2596s] *info: 18991 no-driver nets excluded.
[07/03 16:06:13   2596s] *info: 2 nets with fixed/cover wires excluded.
[07/03 16:06:13   2596s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4661.9M, EPOCH TIME: 1751573173.760682
[07/03 16:06:13   2596s] Found 0 hard placement blockage before merging.
[07/03 16:06:13   2596s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.009, REAL:0.011, MEM:4661.9M, EPOCH TIME: 1751573173.771529
[07/03 16:06:14   2597s] ** GigaOpt Global Opt WNS Slack -0.114  TNS Slack -5.555 
[07/03 16:06:14   2597s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:14   2597s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 16:06:14   2597s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:14   2597s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4661.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:14   2597s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:14   2597s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:14   2597s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:14   2597s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:15   2599s] |  -0.114|  -5.555|   59.14%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:15   2599s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:15   2599s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:15   2599s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:16   2599s] |  -0.114|  -5.555|   59.14%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:16   2599s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:16   2599s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:16   2599s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:16   2599s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:17   2601s] |  -0.114|  -5.555|   59.14%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:17   2601s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:17   2601s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:17   2601s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:17   2601s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:18   2603s] |  -0.114|  -5.555|   59.14%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:18   2603s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:18   2603s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:18   2603s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:18   2603s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:19   2605s] |  -0.114|  -5.555|   59.14%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:19   2605s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:19   2605s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:20   2605s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:20   2605s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:20   2605s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:20   2605s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:20   2605s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:20   2605s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:20   2605s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:20   2605s] |  -0.114|  -5.555|   59.14%|   0:00:00.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:20   2605s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:20   2605s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:20   2605s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:20   2605s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:21   2607s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
[07/03 16:06:21   2607s] Dumping Information for Job ...
[07/03 16:06:21   2607s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

[07/03 16:06:21   2607s] |  -0.114|  -5.620|   59.14%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:21   2607s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:21   2607s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:21   2607s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:21   2607s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:22   2609s] |  -0.114|  -5.620|   59.14%|   0:00:01.0| 4677.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:22   2609s] |        |        |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:22   2609s] |        |        |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:22   2609s] |        |        |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:22   2609s] |        |        |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:22   2609s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:22   2609s] 
[07/03 16:06:22   2609s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:11.6 real=0:00:08.0 mem=4677.9M) ***
[07/03 16:06:22   2609s] 
[07/03 16:06:22   2609s] *** Finish post-CTS Setup Fixing (cpu=0:00:11.6 real=0:00:08.0 mem=4677.9M) ***
[07/03 16:06:23   2609s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:06:23   2609s] Bottom Preferred Layer:
[07/03 16:06:23   2609s] +---------------+------------+----------+
[07/03 16:06:23   2609s] |     Layer     |    CLK     |   Rule   |
[07/03 16:06:23   2609s] +---------------+------------+----------+
[07/03 16:06:23   2609s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:06:23   2609s] +---------------+------------+----------+
[07/03 16:06:23   2609s] Via Pillar Rule:
[07/03 16:06:23   2609s]     None
[07/03 16:06:23   2609s] Finished writing unified metrics of routing constraints.
[07/03 16:06:23   2609s] ** GigaOpt Global Opt End WNS Slack -0.114  TNS Slack -5.620 
[07/03 16:06:23   2609s] Total-nets :: 34205, Stn-nets :: 65, ratio :: 0.190031 %, Total-len 1.247e+06, Stn-len 9.275
[07/03 16:06:23   2609s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 16:06:23   2609s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751573183.470899
[07/03 16:06:23   2609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:06:23   2609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:23   2610s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:23   2610s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:23   2610s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.152, REAL:0.095, MEM:4661.9M, EPOCH TIME: 1751573183.565559
[07/03 16:06:23   2610s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.27
[07/03 16:06:23   2610s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:17.9/0:00:14.6 (1.2), totSession cpu/real = 0:43:34.1/0:48:12.4 (0.9), mem = 4661.9M
[07/03 16:06:23   2610s] 
[07/03 16:06:23   2610s] =============================================================================================
[07/03 16:06:23   2610s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  23.14-s088_1
[07/03 16:06:23   2610s] =============================================================================================
[07/03 16:06:23   2610s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:06:23   2610s] ---------------------------------------------------------------------------------------------
[07/03 16:06:23   2610s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 16:06:23   2610s] [ LibAnalyzerInit        ]      1   0:00:01.4  (   9.4 % )     0:00:01.4 /  0:00:01.3    0.9
[07/03 16:06:23   2610s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:23   2610s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   3.7 % )     0:00:00.8 /  0:00:00.9    1.2
[07/03 16:06:23   2610s] [ PlacerPlacementInit    ]      1   0:00:00.4  (   2.7 % )     0:00:00.4 /  0:00:00.4    0.9
[07/03 16:06:23   2610s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[07/03 16:06:23   2610s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:23   2610s] [ BottleneckAnalyzerInit ]      5   0:00:04.6  (  31.4 % )     0:00:04.6 /  0:00:07.2    1.6
[07/03 16:06:23   2610s] [ TransformInit          ]      1   0:00:01.7  (  11.7 % )     0:00:01.7 /  0:00:01.6    0.9
[07/03 16:06:23   2610s] [ OptSingleIteration     ]     17   0:00:00.4  (   3.1 % )     0:00:03.2 /  0:00:03.9    1.2
[07/03 16:06:23   2610s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[07/03 16:06:23   2610s] [ OptEval                ]     17   0:00:01.2  (   8.3 % )     0:00:01.2 /  0:00:02.0    1.7
[07/03 16:06:23   2610s] [ OptCommit              ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:23   2610s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.3
[07/03 16:06:23   2610s] [ IncrDelayCalc          ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.2
[07/03 16:06:23   2610s] [ SetupOptGetWorkingSet  ]     17   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:00.4    0.8
[07/03 16:06:23   2610s] [ SetupOptGetActiveNode  ]     17   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.8
[07/03 16:06:23   2610s] [ SetupOptSlackGraph     ]     17   0:00:00.7  (   4.7 % )     0:00:00.7 /  0:00:00.7    1.0
[07/03 16:06:23   2610s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    0.9
[07/03 16:06:23   2610s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 16:06:23   2610s] [ MISC                   ]          0:00:01.9  (  12.7 % )     0:00:01.9 /  0:00:01.8    1.0
[07/03 16:06:23   2610s] ---------------------------------------------------------------------------------------------
[07/03 16:06:23   2610s]  GlobalOpt #1 TOTAL                 0:00:14.6  ( 100.0 % )     0:00:14.6 /  0:00:17.9    1.2
[07/03 16:06:23   2610s] ---------------------------------------------------------------------------------------------
[07/03 16:06:23   2610s] End: GigaOpt Global Optimization
[07/03 16:06:23   2610s] Begin: Collecting metrics
[07/03 16:06:23   2610s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.113 |           |       -6 |       59.14 | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.114 |           |       -6 |       59.14 | 0:00:15  |        4662 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:06:23   2610s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1601.2M, current mem=1589.6M)

[07/03 16:06:23   2610s] End: Collecting metrics
[07/03 16:06:23   2610s] *** Timing NOT met, worst failing slack is -0.114
[07/03 16:06:23   2610s] *** Check timing (0:00:00.1)
[07/03 16:06:23   2610s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 16:06:23   2610s] Deleting Lib Analyzer.
[07/03 16:06:23   2610s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[07/03 16:06:23   2610s] Info: 71 io nets excluded
[07/03 16:06:23   2610s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:06:25   2610s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:06:25   2610s] ### Creating LA Mngr. totSessionCpu=0:43:35 mem=4661.9M
[07/03 16:06:25   2610s] ### Creating LA Mngr, finished. totSessionCpu=0:43:35 mem=4661.9M
[07/03 16:06:25   2610s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/03 16:06:25   2610s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573185.386413
[07/03 16:06:25   2610s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:25   2610s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:25   2610s] 
[07/03 16:06:25   2610s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:25   2610s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:25   2610s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.112, REAL:0.113, MEM:4661.9M, EPOCH TIME: 1751573185.499658
[07/03 16:06:25   2610s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:25   2610s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:25   2611s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573185.714994
[07/03 16:06:25   2611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:25   2611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:25   2611s] 
[07/03 16:06:25   2611s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:25   2611s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:25   2611s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.061, REAL:0.060, MEM:4661.9M, EPOCH TIME: 1751573185.775160
[07/03 16:06:25   2611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:25   2611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:25   2611s] [oiPhyDebug] optDemand 1998791568000.00, spDemand 645191568000.00.
[07/03 16:06:25   2611s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 16:06:25   2611s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 16:06:25   2611s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:43:35 mem=4661.9M
[07/03 16:06:25   2611s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573185.829398
[07/03 16:06:25   2611s] Processing tracks to init pin-track alignment.
[07/03 16:06:25   2611s] z: 1, totalTracks: 1
[07/03 16:06:25   2611s] z: 3, totalTracks: 1
[07/03 16:06:25   2611s] z: 5, totalTracks: 1
[07/03 16:06:25   2611s] z: 7, totalTracks: 1
[07/03 16:06:25   2611s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:06:25   2611s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751573185.877709
[07/03 16:06:25   2611s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:25   2611s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:25   2611s] 
[07/03 16:06:25   2611s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:25   2611s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:25   2611s] 
[07/03 16:06:25   2611s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:06:25   2611s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.052, REAL:0.052, MEM:4661.9M, EPOCH TIME: 1751573185.929627
[07/03 16:06:25   2611s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751573185.930499
[07/03 16:06:25   2611s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.002, REAL:0.002, MEM:4661.9M, EPOCH TIME: 1751573185.932560
[07/03 16:06:25   2611s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4661.9MB).
[07/03 16:06:25   2611s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.117, REAL:0.118, MEM:4661.9M, EPOCH TIME: 1751573185.947743
[07/03 16:06:26   2611s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:06:26   2611s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 16:06:26   2611s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:43:36 mem=4677.9M
[07/03 16:06:26   2611s] Begin: Area Reclaim Optimization
[07/03 16:06:26   2611s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:35.7/0:48:15.1 (0.9), mem = 4677.9M
[07/03 16:06:26   2611s] 
[07/03 16:06:26   2611s] Creating Lib Analyzer ...
[07/03 16:06:26   2611s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 16:06:26   2611s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 16:06:26   2611s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 16:06:26   2611s] 
[07/03 16:06:26   2611s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:06:27   2612s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:37 mem=4677.9M
[07/03 16:06:27   2612s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:37 mem=4677.9M
[07/03 16:06:27   2612s] Creating Lib Analyzer, finished. 
[07/03 16:06:27   2612s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.28
[07/03 16:06:27   2612s] 
[07/03 16:06:27   2612s] Active Setup views: WORST_CASE 
[07/03 16:06:27   2612s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34155
[07/03 16:06:27   2612s] ### Creating RouteCongInterface, started
[07/03 16:06:27   2613s] 
[07/03 16:06:27   2613s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 16:06:27   2613s] 
[07/03 16:06:27   2613s] #optDebug: {0, 1.000}
[07/03 16:06:27   2613s] ### Creating RouteCongInterface, finished
[07/03 16:06:27   2613s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:27   2613s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:27   2613s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:27   2613s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:27   2613s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:27   2613s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:27   2613s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:27   2613s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:27   2613s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4677.9M, EPOCH TIME: 1751573187.855701
[07/03 16:06:27   2613s] Found 0 hard placement blockage before merging.
[07/03 16:06:27   2613s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4677.9M, EPOCH TIME: 1751573187.856496
[07/03 16:06:28   2613s] Reclaim Optimization WNS Slack -0.114  TNS Slack -5.620 Density 59.14
[07/03 16:06:28   2613s] +---------+---------+--------+--------+------------+--------+
[07/03 16:06:28   2613s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/03 16:06:28   2613s] +---------+---------+--------+--------+------------+--------+
[07/03 16:06:28   2613s] |   59.14%|        -|  -0.114|  -5.620|   0:00:00.0| 4677.9M|
[07/03 16:06:31   2619s] |   59.14%|        1|  -0.114|  -5.620|   0:00:03.0| 4697.9M|
[07/03 16:06:31   2619s] |   59.14%|        1|  -0.114|  -5.620|   0:00:00.0| 4697.9M|
[07/03 16:06:32   2620s] |   59.14%|        1|  -0.114|  -5.620|   0:00:01.0| 4697.9M|
[07/03 16:06:32   2621s] |   59.14%|        1|  -0.114|  -5.620|   0:00:00.0| 4697.9M|
[07/03 16:06:33   2622s] |   59.14%|        1|  -0.114|  -5.620|   0:00:01.0| 4697.9M|
[07/03 16:06:33   2622s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 16:06:33   2622s] |   59.14%|        0|  -0.114|  -5.620|   0:00:00.0| 4697.9M|
[07/03 16:06:34   2623s] |   59.14%|        0|  -0.114|  -5.620|   0:00:01.0| 4697.9M|
[07/03 16:06:35   2624s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].
[07/03 16:06:35   2624s] Dumping Information for Job ...
[07/03 16:06:35   2624s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].

**ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].
[07/03 16:06:35   2624s] Dumping Information for Job ...
[07/03 16:06:35   2624s] **ERROR: (IMPESI-2221):	No driver pad_set/gpin/p2c is found in the delay stage for net set[0].

[07/03 16:06:35   2625s] |   59.14%|        9|  -0.110|  -5.293|   0:00:01.0| 4697.9M|
[07/03 16:06:35   2625s] |   59.14%|        0|  -0.110|  -5.293|   0:00:00.0| 4697.9M|
[07/03 16:06:35   2625s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 16:06:36   2625s] |   59.14%|        0|  -0.110|  -5.293|   0:00:01.0| 4697.9M|
[07/03 16:06:36   2626s] +---------+---------+--------+--------+------------+--------+
[07/03 16:06:36   2626s] Reclaim Optimization End WNS Slack -0.110  TNS Slack -5.293 Density 59.14
[07/03 16:06:36   2626s] 
[07/03 16:06:36   2626s] ** Summary: Restruct = 5 Buffer Deletion = 0 Declone = 0 Resize = 9 **
[07/03 16:06:36   2626s] --------------------------------------------------------------
[07/03 16:06:36   2626s] |                                   | Total     | Sequential |
[07/03 16:06:36   2626s] --------------------------------------------------------------
[07/03 16:06:36   2626s] | Num insts resized                 |       9  |       0    |
[07/03 16:06:36   2626s] | Num insts undone                  |       0  |       0    |
[07/03 16:06:36   2626s] | Num insts Downsized               |       9  |       0    |
[07/03 16:06:36   2626s] | Num insts Samesized               |       0  |       0    |
[07/03 16:06:36   2626s] | Num insts Upsized                 |       0  |       0    |
[07/03 16:06:36   2626s] | Num multiple commits+uncommits    |       0  |       -    |
[07/03 16:06:36   2626s] --------------------------------------------------------------
[07/03 16:06:36   2626s] Bottom Preferred Layer:
[07/03 16:06:36   2626s] +---------------+------------+----------+
[07/03 16:06:36   2626s] |     Layer     |    CLK     |   Rule   |
[07/03 16:06:36   2626s] +---------------+------------+----------+
[07/03 16:06:36   2626s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:06:36   2626s] +---------------+------------+----------+
[07/03 16:06:36   2626s] Via Pillar Rule:
[07/03 16:06:36   2626s]     None
[07/03 16:06:36   2626s] Finished writing unified metrics of routing constraints.
[07/03 16:06:36   2626s] 
[07/03 16:06:36   2626s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/03 16:06:36   2626s] End: Core Area Reclaim Optimization (cpu = 0:00:14.4) (real = 0:00:10.0) **
[07/03 16:06:36   2626s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:06:36   2626s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34155
[07/03 16:06:36   2626s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.28
[07/03 16:06:36   2626s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:14.4/0:00:10.1 (1.4), totSession cpu/real = 0:43:50.1/0:48:25.1 (0.9), mem = 4697.9M
[07/03 16:06:36   2626s] 
[07/03 16:06:36   2626s] =============================================================================================
[07/03 16:06:36   2626s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.14-s088_1
[07/03 16:06:36   2626s] =============================================================================================
[07/03 16:06:36   2626s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:06:36   2626s] ---------------------------------------------------------------------------------------------
[07/03 16:06:36   2626s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 16:06:36   2626s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   9.3 % )     0:00:00.9 /  0:00:00.9    1.0
[07/03 16:06:36   2626s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:36   2626s] [ PlacerPlacementInit    ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 16:06:36   2626s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:00.5    1.0
[07/03 16:06:36   2626s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:36   2626s] [ OptimizationStep       ]      1   0:00:02.0  (  19.6 % )     0:00:08.0 /  0:00:12.3    1.5
[07/03 16:06:36   2626s] [ OptSingleIteration     ]     10   0:00:00.3  (   3.4 % )     0:00:06.0 /  0:00:10.4    1.7
[07/03 16:06:36   2626s] [ OptGetWeight           ]    128   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/03 16:06:36   2626s] [ OptEval                ]    128   0:00:05.1  (  50.6 % )     0:00:05.1 /  0:00:09.5    1.9
[07/03 16:06:36   2626s] [ OptCommit              ]    128   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/03 16:06:36   2626s] [ PostCommitDelayUpdate  ]    128   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.5    1.2
[07/03 16:06:36   2626s] [ IncrDelayCalc          ]     25   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.4    1.1
[07/03 16:06:36   2626s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 16:06:36   2626s] [ MISC                   ]          0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/03 16:06:36   2626s] ---------------------------------------------------------------------------------------------
[07/03 16:06:36   2626s]  AreaOpt #1 TOTAL                   0:00:10.1  ( 100.0 % )     0:00:10.1 /  0:00:14.4    1.4
[07/03 16:06:36   2626s] ---------------------------------------------------------------------------------------------
[07/03 16:06:36   2626s] Executing incremental physical updates
[07/03 16:06:36   2626s] Executing incremental physical updates
[07/03 16:06:36   2626s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 16:06:36   2626s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751573196.289305
[07/03 16:06:36   2626s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:06:36   2626s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:36   2626s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:36   2626s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:36   2626s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.159, REAL:0.109, MEM:4681.9M, EPOCH TIME: 1751573196.398351
[07/03 16:06:36   2626s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:10, mem=4681.88M, totSessionCpu=0:43:50).
[07/03 16:06:36   2626s] Begin: Collecting metrics
[07/03 16:06:36   2626s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.113 |           |       -6 |       59.14 | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.114 |           |       -6 |       59.14 | 0:00:15  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.110 |         0 |       -5 |       59.14 | 0:00:13  |        4682 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:06:36   2626s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1596.4M, current mem=1596.4M)

[07/03 16:06:36   2626s] End: Collecting metrics
[07/03 16:06:37   2627s] Deleting Lib Analyzer.
[07/03 16:06:37   2627s] Begin: GigaOpt Optimization in WNS mode
[07/03 16:06:37   2627s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 2 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[07/03 16:06:38   2628s] Info: 71 io nets excluded
[07/03 16:06:38   2628s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:06:38   2628s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:06:38   2628s] *** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:52.2/0:48:27.0 (0.9), mem = 4681.9M
[07/03 16:06:38   2628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.29
[07/03 16:06:38   2628s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 16:06:38   2628s] 
[07/03 16:06:38   2628s] Creating Lib Analyzer ...
[07/03 16:06:38   2628s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 16:06:38   2628s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 16:06:38   2628s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 16:06:38   2628s] 
[07/03 16:06:38   2628s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:06:39   2629s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:43:53 mem=4681.9M
[07/03 16:06:39   2629s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:43:53 mem=4681.9M
[07/03 16:06:39   2629s] Creating Lib Analyzer, finished. 
[07/03 16:06:39   2629s] 
[07/03 16:06:39   2629s] Active Setup views: WORST_CASE 
[07/03 16:06:39   2629s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751573199.361557
[07/03 16:06:39   2629s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:39   2629s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:39   2629s] 
[07/03 16:06:39   2629s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:39   2629s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:39   2629s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.061, REAL:0.060, MEM:4681.9M, EPOCH TIME: 1751573199.421517
[07/03 16:06:39   2629s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:39   2629s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:39   2629s] [oiPhyDebug] optDemand 1998735321600.00, spDemand 645135321600.00.
[07/03 16:06:39   2629s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 16:06:39   2629s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[07/03 16:06:39   2629s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:43:53 mem=4681.9M
[07/03 16:06:39   2629s] OPERPROF: Starting DPlace-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751573199.453580
[07/03 16:06:39   2629s] Processing tracks to init pin-track alignment.
[07/03 16:06:39   2629s] z: 1, totalTracks: 1
[07/03 16:06:39   2629s] z: 3, totalTracks: 1
[07/03 16:06:39   2629s] z: 5, totalTracks: 1
[07/03 16:06:39   2629s] z: 7, totalTracks: 1
[07/03 16:06:39   2629s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:06:39   2629s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4681.9M, EPOCH TIME: 1751573199.508529
[07/03 16:06:39   2629s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:39   2629s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:39   2629s] 
[07/03 16:06:39   2629s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:39   2629s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:39   2629s] 
[07/03 16:06:39   2629s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:06:39   2629s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.050, MEM:4681.9M, EPOCH TIME: 1751573199.558329
[07/03 16:06:39   2629s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4681.9M, EPOCH TIME: 1751573199.558498
[07/03 16:06:39   2629s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4681.9M, EPOCH TIME: 1751573199.558935
[07/03 16:06:39   2629s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4681.9MB).
[07/03 16:06:39   2629s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.119, REAL:0.120, MEM:4681.9M, EPOCH TIME: 1751573199.573814
[07/03 16:06:39   2629s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:06:39   2630s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 16:06:39   2630s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:43:54 mem=4681.9M
[07/03 16:06:39   2630s] ### Creating RouteCongInterface, started
[07/03 16:06:40   2630s] 
[07/03 16:06:40   2630s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.8500} {6, 0.024, 0.8500} {7, 0.024, 0.8500} 
[07/03 16:06:40   2630s] 
[07/03 16:06:40   2630s] #optDebug: {0, 1.000}
[07/03 16:06:40   2630s] ### Creating RouteCongInterface, finished
[07/03 16:06:40   2630s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:40   2630s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:40   2630s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:40   2630s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:40   2630s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:40   2630s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:40   2630s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:40   2630s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:41   2631s] *info: 71 io nets excluded
[07/03 16:06:41   2631s] *info: 2 clock nets excluded
[07/03 16:06:41   2631s] *info: 70 multi-driver nets excluded.
[07/03 16:06:41   2631s] *info: 18991 no-driver nets excluded.
[07/03 16:06:41   2631s] *info: 2 nets with fixed/cover wires excluded.
[07/03 16:06:41   2631s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6317.8
[07/03 16:06:41   2631s] PathGroup :  reg2reg  TargetSlack : 0.0256 
[07/03 16:06:41   2631s] ** GigaOpt Optimizer WNS Slack -0.110 TNS Slack -5.293 Density 59.14
[07/03 16:06:41   2631s] Optimizer WNS Pass 0
[07/03 16:06:41   2631s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.110|-5.293|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.110|-5.293|
+----------+------+------+

[07/03 16:06:41   2631s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4681.9M, EPOCH TIME: 1751573201.838419
[07/03 16:06:41   2631s] Found 0 hard placement blockage before merging.
[07/03 16:06:41   2631s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4681.9M, EPOCH TIME: 1751573201.839370
[07/03 16:06:42   2632s] Active Path Group: default 
[07/03 16:06:42   2632s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:42   2632s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 16:06:42   2632s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:42   2632s] |  -0.110|   -0.110|  -5.293|   -5.293|   59.14%|   0:00:00.0| 4681.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:42   2632s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_9/logical_tile_clb_mo |
[07/03 16:06:42   2632s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:42   2632s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:42   2632s] |        |         |        |         |         |            |        |          |         | e_default__ff_1/dffsrq_0_/q_reg_reg/RESET_B        |
[07/03 16:06:42   2633s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].
[07/03 16:06:42   2633s] Dumping Information for Job ...
[07/03 16:06:42   2633s] **ERROR: (IMPESI-2221):	No driver pad_reset/gpin/p2c is found in the delay stage for net reset[0].

[07/03 16:06:43   2634s] Starting generalSmallTnsOpt
[07/03 16:06:43   2634s] Ending generalSmallTnsOpt End
[07/03 16:06:43   2634s] |  -0.111|   -0.111|  -5.362|   -5.362|   59.14%|   0:00:01.0| 4681.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:43   2634s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:43   2634s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:43   2634s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:43   2634s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:43   2634s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:43   2634s] 
[07/03 16:06:43   2634s] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:01.0 mem=4681.9M) ***
[07/03 16:06:43   2634s] 
[07/03 16:06:43   2634s] *** Finished Optimize Step Cumulative (cpu=0:00:02.4 real=0:00:01.0 mem=4681.9M) ***
[07/03 16:06:43   2634s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:06:43   2634s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.111|-5.362|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.111|-5.362|
+----------+------+------+

[07/03 16:06:43   2634s] ** GigaOpt Optimizer WNS Slack -0.111 TNS Slack -5.362 Density 59.14
[07/03 16:06:43   2634s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6317.8
[07/03 16:06:43   2634s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4713.9M, EPOCH TIME: 1751573203.814991
[07/03 16:06:43   2634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:06:43   2634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:43   2634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:43   2634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:43   2634s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.157, REAL:0.102, MEM:4713.9M, EPOCH TIME: 1751573203.916780
[07/03 16:06:43   2634s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4713.9M, EPOCH TIME: 1751573203.925519
[07/03 16:06:43   2634s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4713.9M, EPOCH TIME: 1751573203.925703
[07/03 16:06:43   2634s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4713.9M, EPOCH TIME: 1751573203.984793
[07/03 16:06:43   2634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:43   2634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:44   2635s] 
[07/03 16:06:44   2635s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:44   2635s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:44   2635s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.060, REAL:0.064, MEM:4713.9M, EPOCH TIME: 1751573204.049176
[07/03 16:06:44   2635s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4713.9M, EPOCH TIME: 1751573204.049373
[07/03 16:06:44   2635s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4713.9M, EPOCH TIME: 1751573204.049616
[07/03 16:06:44   2635s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.131, REAL:0.138, MEM:4713.9M, EPOCH TIME: 1751573204.063446
[07/03 16:06:44   2635s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.132, REAL:0.138, MEM:4713.9M, EPOCH TIME: 1751573204.063580
[07/03 16:06:44   2635s] TDRefine: refinePlace mode is spiral
[07/03 16:06:44   2635s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 16:06:44   2635s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.14
[07/03 16:06:44   2635s] OPERPROF: Starting Refine-Place at level 1, MEM:4713.9M, EPOCH TIME: 1751573204.070976
[07/03 16:06:44   2635s] *** Starting refinePlace (0:43:59 mem=4713.9M) ***
[07/03 16:06:44   2635s] Total net bbox length = 8.943e+05 (4.364e+05 4.579e+05) (ext = 7.763e+04)
[07/03 16:06:44   2635s] 
[07/03 16:06:44   2635s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:44   2635s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:44   2635s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:06:44   2635s] Set min layer with default ( 2 )
[07/03 16:06:44   2635s] Set max layer with default ( 127 )
[07/03 16:06:44   2635s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:06:44   2635s] Min route layer (adjusted) = 2
[07/03 16:06:44   2635s] Max route layer (adjusted) = 7
[07/03 16:06:44   2635s] Set min layer with default ( 2 )
[07/03 16:06:44   2635s] Set max layer with default ( 127 )
[07/03 16:06:44   2635s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:06:44   2635s] Min route layer (adjusted) = 2
[07/03 16:06:44   2635s] Max route layer (adjusted) = 7
[07/03 16:06:44   2635s] 
[07/03 16:06:44   2635s] Starting Small incrNP...
[07/03 16:06:44   2635s] User Input Parameters:
[07/03 16:06:44   2635s] - Congestion Driven    : Off
[07/03 16:06:44   2635s] - Timing Driven        : Off
[07/03 16:06:44   2635s] - Area-Violation Based : Off
[07/03 16:06:44   2635s] - Start Rollback Level : -5
[07/03 16:06:44   2635s] - Legalized            : On
[07/03 16:06:44   2635s] - Window Based         : Off
[07/03 16:06:44   2635s] - eDen incr mode       : Off
[07/03 16:06:44   2635s] - Small incr mode      : On
[07/03 16:06:44   2635s] 
[07/03 16:06:44   2635s] default core: bins with density > 0.750 = 47.38 % ( 371 / 783 )
[07/03 16:06:44   2635s] Density distribution unevenness ratio = 20.498%
[07/03 16:06:44   2635s] Density distribution unevenness ratio (U70) = 7.569%
[07/03 16:06:44   2635s] Density distribution unevenness ratio (U80) = 0.100%
[07/03 16:06:44   2635s] Density distribution unevenness ratio (U90) = 0.000%
[07/03 16:06:44   2635s] cost 0.827848, thresh 1.000000
[07/03 16:06:44   2635s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4713.9M)
[07/03 16:06:44   2635s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/03 16:06:44   2635s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4713.9M, EPOCH TIME: 1751573204.239436
[07/03 16:06:44   2635s] Starting refinePlace ...
[07/03 16:06:44   2635s] Set min layer with default ( 2 )
[07/03 16:06:44   2635s] Set max layer with default ( 127 )
[07/03 16:06:44   2635s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:06:44   2635s] Min route layer (adjusted) = 2
[07/03 16:06:44   2635s] Max route layer (adjusted) = 7
[07/03 16:06:44   2635s] Rule aware DDP is turned off due to no Spiral.
[07/03 16:06:44   2635s] Rule aware DDP is turned off.
[07/03 16:06:44   2635s] Set min layer with default ( 2 )
[07/03 16:06:44   2635s] Set max layer with default ( 127 )
[07/03 16:06:44   2635s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:06:44   2635s] Min route layer (adjusted) = 2
[07/03 16:06:44   2635s] Max route layer (adjusted) = 7
[07/03 16:06:44   2635s] DDP initSite1 nrRow 287 nrJob 287
[07/03 16:06:44   2635s] DDP markSite nrRow 287 nrJob 287
[07/03 16:06:44   2635s]   Spread Effort: high, pre-route mode, useDDP on.
[07/03 16:06:44   2635s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4713.9MB) @(0:43:59 - 0:43:59).
[07/03 16:06:44   2635s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:06:44   2635s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:06:44   2635s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4713.9MB
[07/03 16:06:44   2635s] Statistics of distance of Instance movement in refine placement:
[07/03 16:06:44   2635s]   maximum (X+Y) =         0.00 um
[07/03 16:06:44   2635s]   mean    (X+Y) =         0.00 um
[07/03 16:06:44   2635s] Summary Report:
[07/03 16:06:44   2635s] Instances move: 0 (out of 34071 movable)
[07/03 16:06:44   2635s] Instances flipped: 0
[07/03 16:06:44   2635s] Mean displacement: 0.00 um
[07/03 16:06:44   2635s] Max displacement: 0.00 um 
[07/03 16:06:44   2635s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 16:06:44   2635s] Total instances moved : 0
[07/03 16:06:44   2635s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.260, REAL:0.268, MEM:4713.9M, EPOCH TIME: 1751573204.507439
[07/03 16:06:44   2635s] Total net bbox length = 8.943e+05 (4.364e+05 4.579e+05) (ext = 7.763e+04)
[07/03 16:06:44   2635s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4713.9MB
[07/03 16:06:44   2635s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=4713.9MB) @(0:43:59 - 0:43:59).
[07/03 16:06:44   2635s] *** Finished refinePlace (0:44:00 mem=4713.9M) ***
[07/03 16:06:44   2635s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.14
[07/03 16:06:44   2635s] OPERPROF: Finished Refine-Place at level 1, CPU:0.488, REAL:0.502, MEM:4713.9M, EPOCH TIME: 1751573204.572957
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/03 16:06:44   2635s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 16:06:44   2635s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4713.9M, EPOCH TIME: 1751573204.987713
[07/03 16:06:44   2635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:44   2635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:45   2636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:45   2636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:45   2636s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.205, REAL:0.127, MEM:4713.9M, EPOCH TIME: 1751573205.115133
[07/03 16:06:45   2636s] *** maximum move = 0.00 um ***
[07/03 16:06:45   2636s] *** Finished re-routing un-routed nets (4713.9M) ***
[07/03 16:06:45   2636s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
[07/03 16:06:45   2636s] OPERPROF: Starting DPlace-Init at level 1, MEM:4713.9M, EPOCH TIME: 1751573205.354601
[07/03 16:06:45   2636s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4713.9M, EPOCH TIME: 1751573205.406450
[07/03 16:06:45   2636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:45   2636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:45   2636s] 
[07/03 16:06:45   2636s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:45   2636s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:45   2636s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.048, REAL:0.047, MEM:4713.9M, EPOCH TIME: 1751573205.453778
[07/03 16:06:45   2636s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4713.9M, EPOCH TIME: 1751573205.453945
[07/03 16:06:45   2636s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4713.9M, EPOCH TIME: 1751573205.454071
[07/03 16:06:45   2636s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.111, REAL:0.112, MEM:4713.9M, EPOCH TIME: 1751573205.466944
[07/03 16:06:45   2636s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:06:45   2636s] 
[07/03 16:06:45   2636s] *** Finish Physical Update (cpu=0:00:02.2 real=0:00:02.0 mem=4713.9M) ***
[07/03 16:06:45   2636s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6317.8
[07/03 16:06:45   2637s] ** GigaOpt Optimizer WNS Slack -0.111 TNS Slack -5.362 Density 59.14
[07/03 16:06:45   2637s] Optimizer WNS Pass 1
[07/03 16:06:45   2637s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.111|-5.362|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.111|-5.362|
+----------+------+------+

[07/03 16:06:46   2637s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4713.9M, EPOCH TIME: 1751573206.103380
[07/03 16:06:46   2637s] Found 0 hard placement blockage before merging.
[07/03 16:06:46   2637s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4713.9M, EPOCH TIME: 1751573206.104243
[07/03 16:06:46   2637s] Active Path Group: default 
[07/03 16:06:46   2637s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:46   2637s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 16:06:46   2637s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:46   2637s] |  -0.111|   -0.111|  -5.362|   -5.362|   59.14%|   0:00:00.0| 4713.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:46   2637s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:46   2637s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:46   2637s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:46   2637s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:46   2638s] Starting generalSmallTnsOpt
[07/03 16:06:46   2638s] Ending generalSmallTnsOpt End
[07/03 16:06:46   2638s] |  -0.111|   -0.111|  -5.362|   -5.362|   59.14%|   0:00:00.0| 4713.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:46   2638s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:46   2638s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:46   2638s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:46   2638s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:46   2638s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:46   2638s] 
[07/03 16:06:46   2638s] *** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:00.0 mem=4713.9M) ***
[07/03 16:06:46   2638s] 
[07/03 16:06:46   2638s] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:00.0 mem=4713.9M) ***
[07/03 16:06:46   2638s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:06:46   2638s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.111|-5.362|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.111|-5.362|
+----------+------+------+

[07/03 16:06:47   2638s] ** GigaOpt Optimizer WNS Slack -0.111 TNS Slack -5.362 Density 59.14
[07/03 16:06:47   2638s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6317.9
[07/03 16:06:47   2638s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4713.9M, EPOCH TIME: 1751573207.105876
[07/03 16:06:47   2638s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:06:47   2638s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:47   2638s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:47   2638s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:47   2638s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.130, REAL:0.081, MEM:4713.9M, EPOCH TIME: 1751573207.186691
[07/03 16:06:47   2638s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4713.9M, EPOCH TIME: 1751573207.194908
[07/03 16:06:47   2638s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4713.9M, EPOCH TIME: 1751573207.195162
[07/03 16:06:47   2638s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4713.9M, EPOCH TIME: 1751573207.235797
[07/03 16:06:47   2638s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:47   2638s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:47   2638s] 
[07/03 16:06:47   2638s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:47   2638s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:47   2638s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.054, REAL:0.056, MEM:4713.9M, EPOCH TIME: 1751573207.291297
[07/03 16:06:47   2638s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4713.9M, EPOCH TIME: 1751573207.291534
[07/03 16:06:47   2638s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4713.9M, EPOCH TIME: 1751573207.291847
[07/03 16:06:47   2638s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.107, REAL:0.109, MEM:4713.9M, EPOCH TIME: 1751573207.304077
[07/03 16:06:47   2638s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.107, REAL:0.109, MEM:4713.9M, EPOCH TIME: 1751573207.304157
[07/03 16:06:47   2638s] TDRefine: refinePlace mode is spiral
[07/03 16:06:47   2638s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 16:06:47   2638s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.15
[07/03 16:06:47   2638s] OPERPROF: Starting Refine-Place at level 1, MEM:4713.9M, EPOCH TIME: 1751573207.309449
[07/03 16:06:47   2638s] *** Starting refinePlace (0:44:03 mem=4713.9M) ***
[07/03 16:06:47   2639s] Total net bbox length = 8.943e+05 (4.364e+05 4.579e+05) (ext = 7.763e+04)
[07/03 16:06:47   2639s] 
[07/03 16:06:47   2639s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:47   2639s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:47   2639s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:06:47   2639s] Set min layer with default ( 2 )
[07/03 16:06:47   2639s] Set max layer with default ( 127 )
[07/03 16:06:47   2639s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:06:47   2639s] Min route layer (adjusted) = 2
[07/03 16:06:47   2639s] Max route layer (adjusted) = 7
[07/03 16:06:47   2639s] Set min layer with default ( 2 )
[07/03 16:06:47   2639s] Set max layer with default ( 127 )
[07/03 16:06:47   2639s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:06:47   2639s] Min route layer (adjusted) = 2
[07/03 16:06:47   2639s] Max route layer (adjusted) = 7
[07/03 16:06:47   2639s] 
[07/03 16:06:47   2639s] Starting Small incrNP...
[07/03 16:06:47   2639s] User Input Parameters:
[07/03 16:06:47   2639s] - Congestion Driven    : Off
[07/03 16:06:47   2639s] - Timing Driven        : Off
[07/03 16:06:47   2639s] - Area-Violation Based : Off
[07/03 16:06:47   2639s] - Start Rollback Level : -5
[07/03 16:06:47   2639s] - Legalized            : On
[07/03 16:06:47   2639s] - Window Based         : Off
[07/03 16:06:47   2639s] - eDen incr mode       : Off
[07/03 16:06:47   2639s] - Small incr mode      : On
[07/03 16:06:47   2639s] 
[07/03 16:06:47   2639s] default core: bins with density > 0.750 = 47.38 % ( 371 / 783 )
[07/03 16:06:47   2639s] Density distribution unevenness ratio = 20.498%
[07/03 16:06:47   2639s] Density distribution unevenness ratio (U70) = 7.569%
[07/03 16:06:47   2639s] Density distribution unevenness ratio (U80) = 0.100%
[07/03 16:06:47   2639s] Density distribution unevenness ratio (U90) = 0.000%
[07/03 16:06:47   2639s] cost 0.827848, thresh 1.000000
[07/03 16:06:47   2639s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4713.9M)
[07/03 16:06:47   2639s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/03 16:06:47   2639s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4713.9M, EPOCH TIME: 1751573207.444621
[07/03 16:06:47   2639s] Starting refinePlace ...
[07/03 16:06:47   2639s] Set min layer with default ( 2 )
[07/03 16:06:47   2639s] Set max layer with default ( 127 )
[07/03 16:06:47   2639s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:06:47   2639s] Min route layer (adjusted) = 2
[07/03 16:06:47   2639s] Max route layer (adjusted) = 7
[07/03 16:06:47   2639s] One DDP V2 for no tweak run.
[07/03 16:06:47   2639s] Set min layer with default ( 2 )
[07/03 16:06:47   2639s] Set max layer with default ( 127 )
[07/03 16:06:47   2639s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:06:47   2639s] Min route layer (adjusted) = 2
[07/03 16:06:47   2639s] Max route layer (adjusted) = 7
[07/03 16:06:47   2639s] DDP initSite1 nrRow 287 nrJob 287
[07/03 16:06:47   2639s] DDP markSite nrRow 287 nrJob 287
[07/03 16:06:47   2639s]   Spread Effort: high, pre-route mode, useDDP on.
[07/03 16:06:47   2639s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4713.9MB) @(0:44:03 - 0:44:03).
[07/03 16:06:47   2639s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:06:47   2639s] wireLenOptFixPriorityInst 5397 inst fixed
[07/03 16:06:47   2639s] 
[07/03 16:06:47   2639s]  === Spiral for Logical I: (movable: 34071) ===
[07/03 16:06:47   2639s] 
[07/03 16:06:47   2639s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 16:06:49   2642s] 
[07/03 16:06:49   2642s]  Legalizing fenced HInst  with 8 physical insts
[07/03 16:06:49   2642s] 
[07/03 16:06:49   2642s]  Info: 0 filler has been deleted!
[07/03 16:06:49   2642s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 16:06:49   2642s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:01.0)
[07/03 16:06:49   2642s] [CPU] RefinePlace/Commit (cpu=0:00:01.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 16:06:49   2642s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:02.0, mem=4681.9MB) @(0:44:03 - 0:44:06).
[07/03 16:06:49   2642s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:06:49   2642s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:06:49   2642s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4681.9MB
[07/03 16:06:49   2642s] Statistics of distance of Instance movement in refine placement:
[07/03 16:06:49   2642s]   maximum (X+Y) =         0.00 um
[07/03 16:06:49   2642s]   mean    (X+Y) =         0.00 um
[07/03 16:06:49   2642s] Summary Report:
[07/03 16:06:49   2642s] Instances move: 0 (out of 34071 movable)
[07/03 16:06:49   2642s] Instances flipped: 0
[07/03 16:06:49   2642s] Mean displacement: 0.00 um
[07/03 16:06:49   2642s] Max displacement: 0.00 um 
[07/03 16:06:49   2642s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 16:06:49   2642s] Total instances moved : 0
[07/03 16:06:49   2642s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:3.032, REAL:2.124, MEM:4681.9M, EPOCH TIME: 1751573209.568541
[07/03 16:06:49   2642s] Total net bbox length = 8.943e+05 (4.364e+05 4.579e+05) (ext = 7.763e+04)
[07/03 16:06:49   2642s] Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4681.9MB
[07/03 16:06:49   2642s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:02.0, mem=4681.9MB) @(0:44:03 - 0:44:06).
[07/03 16:06:49   2642s] *** Finished refinePlace (0:44:06 mem=4681.9M) ***
[07/03 16:06:49   2642s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.15
[07/03 16:06:49   2642s] OPERPROF: Finished Refine-Place at level 1, CPU:3.214, REAL:2.307, MEM:4681.9M, EPOCH TIME: 1751573209.615963
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/03 16:06:49   2642s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 16:06:49   2642s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751573209.872218
[07/03 16:06:49   2642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:06:49   2642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:49   2642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:49   2642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:49   2642s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.127, REAL:0.082, MEM:4697.9M, EPOCH TIME: 1751573209.954480
[07/03 16:06:49   2642s] *** maximum move = 0.00 um ***
[07/03 16:06:49   2642s] *** Finished re-routing un-routed nets (4697.9M) ***
[07/03 16:06:49   2642s] OPERPROF: Starting DPlace-Init at level 1, MEM:4697.9M, EPOCH TIME: 1751573209.977517
[07/03 16:06:50   2642s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4697.9M, EPOCH TIME: 1751573210.021979
[07/03 16:06:50   2642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:50   2642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:50   2642s] 
[07/03 16:06:50   2642s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:50   2642s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:50   2642s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.045, REAL:0.044, MEM:4697.9M, EPOCH TIME: 1751573210.065956
[07/03 16:06:50   2642s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4697.9M, EPOCH TIME: 1751573210.066118
[07/03 16:06:50   2642s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4697.9M, EPOCH TIME: 1751573210.066549
[07/03 16:06:50   2642s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.100, MEM:4697.9M, EPOCH TIME: 1751573210.077956
[07/03 16:06:50   2642s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:06:50   2643s] 
[07/03 16:06:50   2643s] *** Finish Physical Update (cpu=0:00:04.3 real=0:00:03.0 mem=4697.9M) ***
[07/03 16:06:50   2643s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6317.9
[07/03 16:06:50   2643s] ** GigaOpt Optimizer WNS Slack -0.111 TNS Slack -5.362 Density 59.14
[07/03 16:06:50   2643s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.111|-5.362|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.111|-5.362|
+----------+------+------+

[07/03 16:06:50   2643s] Bottom Preferred Layer:
[07/03 16:06:50   2643s] +---------------+------------+----------+
[07/03 16:06:50   2643s] |     Layer     |    CLK     |   Rule   |
[07/03 16:06:50   2643s] +---------------+------------+----------+
[07/03 16:06:50   2643s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:06:50   2643s] +---------------+------------+----------+
[07/03 16:06:50   2643s] Via Pillar Rule:
[07/03 16:06:50   2643s]     None
[07/03 16:06:50   2643s] Finished writing unified metrics of routing constraints.
[07/03 16:06:50   2643s] 
[07/03 16:06:50   2643s] *** Finish post-CTS Setup Fixing (cpu=0:00:11.8 real=0:00:09.0 mem=4697.9M) ***
[07/03 16:06:50   2643s] 
[07/03 16:06:50   2643s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6317.8
[07/03 16:06:50   2643s] Total-nets :: 34205, Stn-nets :: 76, ratio :: 0.22219 %, Total-len 1.24977e+06, Stn-len 4449.83
[07/03 16:06:50   2643s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 16:06:50   2643s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751573210.692965
[07/03 16:06:50   2643s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:50   2643s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:50   2643s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:50   2643s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:50   2643s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.132, REAL:0.078, MEM:4681.9M, EPOCH TIME: 1751573210.770927
[07/03 16:06:50   2643s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.29
[07/03 16:06:50   2643s] *** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:15.4/0:00:12.6 (1.2), totSession cpu/real = 0:44:07.6/0:48:39.6 (0.9), mem = 4681.9M
[07/03 16:06:50   2643s] 
[07/03 16:06:50   2643s] =============================================================================================
[07/03 16:06:50   2643s]  Step TAT Report : WnsOpt #1 / optDesign #1                                     23.14-s088_1
[07/03 16:06:50   2643s] =============================================================================================
[07/03 16:06:50   2643s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:06:50   2643s] ---------------------------------------------------------------------------------------------
[07/03 16:06:50   2643s] [ SlackTraversorInit     ]      3   0:00:00.4  (   3.5 % )     0:00:00.5 /  0:00:00.5    1.0
[07/03 16:06:50   2643s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   7.8 % )     0:00:01.0 /  0:00:01.0    1.0
[07/03 16:06:50   2643s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:50   2643s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   3.2 % )     0:00:00.5 /  0:00:00.7    1.4
[07/03 16:06:50   2643s] [ PlacerPlacementInit    ]      2   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.0
[07/03 16:06:50   2643s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.1
[07/03 16:06:50   2643s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:50   2643s] [ TransformInit          ]      1   0:00:01.1  (   8.4 % )     0:00:01.1 /  0:00:01.0    1.0
[07/03 16:06:50   2643s] [ OptimizationStep       ]      2   0:00:00.3  (   2.8 % )     0:00:02.2 /  0:00:03.5    1.6
[07/03 16:06:50   2643s] [ SmallTnsOpt            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:50   2643s] [ OptSingleIteration     ]     11   0:00:00.0  (   0.2 % )     0:00:01.9 /  0:00:03.2    1.7
[07/03 16:06:50   2643s] [ OptGetWeight           ]     11   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.1
[07/03 16:06:50   2643s] [ OptEval                ]     11   0:00:01.6  (  12.8 % )     0:00:01.6 /  0:00:02.9    1.8
[07/03 16:06:50   2643s] [ OptCommit              ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:50   2643s] [ PostCommitDelayUpdate  ]     11   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[07/03 16:06:50   2643s] [ IncrDelayCalc          ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[07/03 16:06:50   2643s] [ SetupOptGetWorkingSet  ]     29   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[07/03 16:06:50   2643s] [ SetupOptGetActiveNode  ]     29   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:50   2643s] [ SetupOptSlackGraph     ]     11   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/03 16:06:50   2643s] [ RefinePlace            ]      2   0:00:05.1  (  40.3 % )     0:00:05.2 /  0:00:06.5    1.3
[07/03 16:06:50   2643s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 16:06:50   2643s] [ TimingUpdate           ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 16:06:50   2643s] [ IncrTimingUpdate       ]     16   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 16:06:50   2643s] [ MISC                   ]          0:00:01.3  (  10.0 % )     0:00:01.3 /  0:00:01.4    1.1
[07/03 16:06:50   2643s] ---------------------------------------------------------------------------------------------
[07/03 16:06:50   2643s]  WnsOpt #1 TOTAL                    0:00:12.6  ( 100.0 % )     0:00:12.6 /  0:00:15.4    1.2
[07/03 16:06:50   2643s] ---------------------------------------------------------------------------------------------
[07/03 16:06:50   2643s] Begin: Collecting metrics
[07/03 16:06:50   2643s] 
	GigaOpt Setup Optimization summary:
[07/03 16:06:50   2643s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.000 |   -0.110 |         0 |       -5 |       59.14 | 0:00:04  |        4682 |
	| wns_pass_0       |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:02  |        4682 |
	| legalization_0   |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:02  |        4714 |
	| init_wns_pass_1  |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:01  |        4714 |
	| wns_pass_1       |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:01  |        4714 |
	| legalization_1   |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:03  |        4698 |
	| end_setup_fixing |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:00  |        4698 |
	 ------------------------------------------------------------------------------------------------------- 
[07/03 16:06:50   2643s] 
[07/03 16:06:50   2643s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.113 |           |       -6 |       59.14 | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.114 |           |       -6 |       59.14 | 0:00:15  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.110 |         0 |       -5 |       59.14 | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:13  |        4714 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:06:51   2643s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1626.2M, current mem=1597.9M)

[07/03 16:06:51   2643s] End: Collecting metrics
[07/03 16:06:51   2643s] End: GigaOpt Optimization in WNS mode
[07/03 16:06:51   2643s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/03 16:06:51   2643s] Deleting Lib Analyzer.
[07/03 16:06:51   2643s] Begin: GigaOpt Optimization in TNS mode
[07/03 16:06:51   2643s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 2 -postCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[07/03 16:06:51   2643s] Info: 71 io nets excluded
[07/03 16:06:51   2643s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:06:51   2644s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:06:51   2644s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:44:08.0/0:48:40.1 (0.9), mem = 4681.9M
[07/03 16:06:51   2644s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.30
[07/03 16:06:51   2644s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 16:06:51   2644s] 
[07/03 16:06:51   2644s] Creating Lib Analyzer ...
[07/03 16:06:51   2644s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/03 16:06:51   2644s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/03 16:06:51   2644s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/03 16:06:51   2644s] 
[07/03 16:06:51   2644s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:06:51   2644s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:44:09 mem=4681.9M
[07/03 16:06:51   2644s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:44:09 mem=4681.9M
[07/03 16:06:51   2644s] Creating Lib Analyzer, finished. 
[07/03 16:06:51   2644s] 
[07/03 16:06:51   2644s] Active Setup views: WORST_CASE 
[07/03 16:06:51   2644s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751573211.994133
[07/03 16:06:51   2644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:51   2644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:52   2644s] 
[07/03 16:06:52   2644s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:52   2644s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:52   2644s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.045, REAL:0.044, MEM:4681.9M, EPOCH TIME: 1751573212.038043
[07/03 16:06:52   2644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:52   2644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:52   2644s] [oiPhyDebug] optDemand 1998737136000.00, spDemand 645137136000.00.
[07/03 16:06:52   2644s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 16:06:52   2644s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[07/03 16:06:52   2644s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:44:09 mem=4681.9M
[07/03 16:06:52   2644s] OPERPROF: Starting DPlace-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751573212.064199
[07/03 16:06:52   2644s] Processing tracks to init pin-track alignment.
[07/03 16:06:52   2644s] z: 1, totalTracks: 1
[07/03 16:06:52   2644s] z: 3, totalTracks: 1
[07/03 16:06:52   2644s] z: 5, totalTracks: 1
[07/03 16:06:52   2644s] z: 7, totalTracks: 1
[07/03 16:06:52   2644s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:06:52   2644s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4681.9M, EPOCH TIME: 1751573212.105069
[07/03 16:06:52   2644s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:52   2644s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:52   2644s] 
[07/03 16:06:52   2644s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:52   2644s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:52   2644s] 
[07/03 16:06:52   2644s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:06:52   2644s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.046, REAL:0.045, MEM:4681.9M, EPOCH TIME: 1751573212.150138
[07/03 16:06:52   2644s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4681.9M, EPOCH TIME: 1751573212.150365
[07/03 16:06:52   2644s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4681.9M, EPOCH TIME: 1751573212.150881
[07/03 16:06:52   2644s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4681.9MB).
[07/03 16:06:52   2644s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.098, MEM:4681.9M, EPOCH TIME: 1751573212.162068
[07/03 16:06:52   2645s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:06:52   2645s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 16:06:52   2645s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:44:09 mem=4681.9M
[07/03 16:06:52   2645s] ### Creating RouteCongInterface, started
[07/03 16:06:52   2645s] 
[07/03 16:06:52   2645s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.8500} {6, 0.024, 0.8500} {7, 0.024, 0.8500} 
[07/03 16:06:52   2645s] 
[07/03 16:06:52   2645s] #optDebug: {0, 1.000}
[07/03 16:06:52   2645s] ### Creating RouteCongInterface, finished
[07/03 16:06:52   2645s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:52   2645s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:52   2645s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:52   2645s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:52   2645s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:52   2645s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:52   2645s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:52   2645s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:53   2645s] *info: 71 io nets excluded
[07/03 16:06:53   2645s] *info: 2 clock nets excluded
[07/03 16:06:53   2645s] *info: 70 multi-driver nets excluded.
[07/03 16:06:53   2645s] *info: 18991 no-driver nets excluded.
[07/03 16:06:53   2646s] *info: 2 nets with fixed/cover wires excluded.
[07/03 16:06:53   2646s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6317.9
[07/03 16:06:53   2646s] PathGroup :  reg2reg  TargetSlack : 0.0256 
[07/03 16:06:53   2646s] ** GigaOpt Optimizer WNS Slack -0.111 TNS Slack -5.362 Density 59.14
[07/03 16:06:53   2646s] Optimizer TNS Opt
[07/03 16:06:53   2646s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.111|-5.362|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.111|-5.362|
+----------+------+------+

[07/03 16:06:53   2646s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4681.9M, EPOCH TIME: 1751573213.411243
[07/03 16:06:53   2646s] Found 0 hard placement blockage before merging.
[07/03 16:06:53   2646s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4681.9M, EPOCH TIME: 1751573213.412061
[07/03 16:06:53   2646s] Active Path Group: default 
[07/03 16:06:53   2646s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:53   2646s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 16:06:53   2646s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:53   2646s] |  -0.111|   -0.111|  -5.362|   -5.362|   59.14%|   0:00:00.0| 4681.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:53   2646s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:53   2646s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:53   2646s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:53   2646s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:55   2650s] |  -0.111|   -0.111|  -5.362|   -5.362|   59.14%|   0:00:02.0| 4681.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:06:55   2650s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:06:55   2650s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:06:55   2650s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:06:55   2650s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:06:55   2650s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:06:55   2650s] 
[07/03 16:06:55   2650s] *** Finish Core Optimize Step (cpu=0:00:04.0 real=0:00:02.0 mem=4681.9M) ***
[07/03 16:06:55   2650s] 
[07/03 16:06:55   2650s] *** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:02.0 mem=4681.9M) ***
[07/03 16:06:55   2650s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:06:55   2650s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.111|-5.362|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.111|-5.362|
+----------+------+------+

[07/03 16:06:55   2650s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.111|-5.362|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.111|-5.362|
+----------+------+------+

[07/03 16:06:55   2650s] Bottom Preferred Layer:
[07/03 16:06:55   2650s] +---------------+------------+----------+
[07/03 16:06:55   2650s] |     Layer     |    CLK     |   Rule   |
[07/03 16:06:55   2650s] +---------------+------------+----------+
[07/03 16:06:55   2650s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:06:55   2650s] +---------------+------------+----------+
[07/03 16:06:55   2650s] Via Pillar Rule:
[07/03 16:06:55   2650s]     None
[07/03 16:06:55   2650s] Finished writing unified metrics of routing constraints.
[07/03 16:06:55   2650s] 
[07/03 16:06:55   2650s] *** Finish post-CTS Setup Fixing (cpu=0:00:04.6 real=0:00:02.0 mem=4697.9M) ***
[07/03 16:06:55   2650s] 
[07/03 16:06:55   2650s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6317.9
[07/03 16:06:55   2650s] Total-nets :: 34205, Stn-nets :: 76, ratio :: 0.22219 %, Total-len 1.24977e+06, Stn-len 4449.83
[07/03 16:06:55   2650s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 16:06:55   2650s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751573215.925633
[07/03 16:06:55   2650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:06:55   2650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:56   2650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:56   2650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:56   2650s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.156, REAL:0.095, MEM:4681.9M, EPOCH TIME: 1751573216.021038
[07/03 16:06:56   2650s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.30
[07/03 16:06:56   2650s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.8/0:00:04.8 (1.4), totSession cpu/real = 0:44:14.8/0:48:44.9 (0.9), mem = 4681.9M
[07/03 16:06:56   2650s] 
[07/03 16:06:56   2650s] =============================================================================================
[07/03 16:06:56   2650s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     23.14-s088_1
[07/03 16:06:56   2650s] =============================================================================================
[07/03 16:06:56   2650s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:06:56   2650s] ---------------------------------------------------------------------------------------------
[07/03 16:06:56   2650s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 16:06:56   2650s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  12.7 % )     0:00:00.6 /  0:00:00.6    1.0
[07/03 16:06:56   2650s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:56   2650s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.6 % )     0:00:00.3 /  0:00:00.4    1.3
[07/03 16:06:56   2650s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 16:06:56   2650s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.1
[07/03 16:06:56   2650s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:56   2650s] [ TransformInit          ]      1   0:00:00.6  (  12.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/03 16:06:56   2650s] [ OptimizationStep       ]      1   0:00:00.1  (   2.4 % )     0:00:02.2 /  0:00:04.1    1.8
[07/03 16:06:56   2650s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.2 % )     0:00:02.1 /  0:00:03.9    1.9
[07/03 16:06:56   2650s] [ OptGetWeight           ]      7   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[07/03 16:06:56   2650s] [ OptEval                ]      7   0:00:02.0  (  41.6 % )     0:00:02.0 /  0:00:03.8    1.9
[07/03 16:06:56   2650s] [ OptCommit              ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:56   2650s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:56   2650s] [ SetupOptGetWorkingSet  ]     21   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[07/03 16:06:56   2650s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:06:56   2650s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[07/03 16:06:56   2650s] [ TnsPass                ]      1   0:00:00.0  (   0.3 % )     0:00:02.4 /  0:00:04.2    1.8
[07/03 16:06:56   2650s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 16:06:56   2650s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[07/03 16:06:56   2650s] [ MISC                   ]          0:00:00.5  (  11.4 % )     0:00:00.5 /  0:00:00.6    1.1
[07/03 16:06:56   2650s] ---------------------------------------------------------------------------------------------
[07/03 16:06:56   2650s]  TnsOpt #1 TOTAL                    0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:06.8    1.4
[07/03 16:06:56   2650s] ---------------------------------------------------------------------------------------------
[07/03 16:06:56   2650s] Begin: Collecting metrics
[07/03 16:06:56   2650s] 
	GigaOpt Setup Optimization summary:
[07/03 16:06:56   2650s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:02  |        4682 |
	| end_setup_fixing |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:02  |        4682 |
	 ------------------------------------------------------------------------------------------------------- 
[07/03 16:06:56   2650s] 
[07/03 16:06:56   2651s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.113 |           |       -6 |       59.14 | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.114 |           |       -6 |       59.14 | 0:00:15  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.110 |         0 |       -5 |       59.14 | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:13  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:04  |        4682 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:06:56   2651s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1610.7M, current mem=1597.7M)

[07/03 16:06:56   2651s] End: Collecting metrics
[07/03 16:06:56   2651s] End: GigaOpt Optimization in TNS mode
[07/03 16:06:56   2651s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[07/03 16:06:56   2651s] Info: 71 io nets excluded
[07/03 16:06:56   2651s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:06:56   2651s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:06:56   2651s] ### Creating LA Mngr. totSessionCpu=0:44:16 mem=4681.9M
[07/03 16:06:56   2651s] ### Creating LA Mngr, finished. totSessionCpu=0:44:16 mem=4681.9M
[07/03 16:06:56   2651s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/03 16:06:56   2651s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751573216.714191
[07/03 16:06:56   2651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:56   2651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:56   2651s] 
[07/03 16:06:56   2651s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:56   2651s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:56   2651s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.047, REAL:0.047, MEM:4681.9M, EPOCH TIME: 1751573216.760849
[07/03 16:06:56   2651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:56   2651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:56   2651s] [oiPhyDebug] optDemand 1998737136000.00, spDemand 645137136000.00.
[07/03 16:06:56   2651s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 16:06:56   2651s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 16:06:56   2651s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:44:16 mem=4681.9M
[07/03 16:06:56   2651s] OPERPROF: Starting DPlace-Init at level 1, MEM:4681.9M, EPOCH TIME: 1751573216.787541
[07/03 16:06:56   2651s] Processing tracks to init pin-track alignment.
[07/03 16:06:56   2651s] z: 1, totalTracks: 1
[07/03 16:06:56   2651s] z: 3, totalTracks: 1
[07/03 16:06:56   2651s] z: 5, totalTracks: 1
[07/03 16:06:56   2651s] z: 7, totalTracks: 1
[07/03 16:06:56   2651s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:06:56   2651s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4681.9M, EPOCH TIME: 1751573216.827054
[07/03 16:06:56   2651s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:56   2651s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:06:56   2651s] 
[07/03 16:06:56   2651s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:06:56   2651s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:06:56   2651s] 
[07/03 16:06:56   2651s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:06:56   2651s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.044, REAL:0.044, MEM:4681.9M, EPOCH TIME: 1751573216.870839
[07/03 16:06:56   2651s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4681.9M, EPOCH TIME: 1751573216.871013
[07/03 16:06:56   2651s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4681.9M, EPOCH TIME: 1751573216.871398
[07/03 16:06:56   2651s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4681.9MB).
[07/03 16:06:56   2651s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.095, MEM:4681.9M, EPOCH TIME: 1751573216.882810
[07/03 16:06:56   2651s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:06:57   2652s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 16:06:57   2652s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:44:16 mem=4697.9M
[07/03 16:06:57   2652s] Begin: Area Reclaim Optimization
[07/03 16:06:57   2652s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:44:16.0/0:48:45.9 (0.9), mem = 4697.9M
[07/03 16:06:57   2652s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.31
[07/03 16:06:57   2652s] 
[07/03 16:06:57   2652s] Active Setup views: WORST_CASE 
[07/03 16:06:57   2652s] [LDM::Info] TotalInstCnt at InitDesignMc2: 34155
[07/03 16:06:57   2652s] ### Creating RouteCongInterface, started
[07/03 16:06:57   2652s] 
[07/03 16:06:57   2652s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 16:06:57   2652s] 
[07/03 16:06:57   2652s] #optDebug: {0, 1.000}
[07/03 16:06:57   2652s] ### Creating RouteCongInterface, finished
[07/03 16:06:57   2652s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:57   2652s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:57   2652s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:57   2652s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:57   2652s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:57   2652s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:06:57   2652s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:06:57   2652s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:06:57   2652s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4697.9M, EPOCH TIME: 1751573217.413897
[07/03 16:06:57   2652s] Found 0 hard placement blockage before merging.
[07/03 16:06:57   2652s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4697.9M, EPOCH TIME: 1751573217.414762
[07/03 16:06:57   2652s] Reclaim Optimization WNS Slack -0.111  TNS Slack -5.362 Density 59.14
[07/03 16:06:57   2652s] +---------+---------+--------+--------+------------+--------+
[07/03 16:06:57   2652s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/03 16:06:57   2652s] +---------+---------+--------+--------+------------+--------+
[07/03 16:06:57   2652s] |   59.14%|        -|  -0.111|  -5.362|   0:00:00.0| 4697.9M|
[07/03 16:06:59   2656s] |   59.14%|        1|  -0.111|  -5.362|   0:00:02.0| 4697.9M|
[07/03 16:07:00   2656s] |   59.14%|        1|  -0.111|  -5.362|   0:00:01.0| 4697.9M|
[07/03 16:07:00   2657s] |   59.14%|        1|  -0.111|  -5.362|   0:00:00.0| 4697.9M|
[07/03 16:07:00   2657s] |   59.13%|        1|  -0.111|  -5.362|   0:00:00.0| 4697.9M|
[07/03 16:07:01   2658s] |   59.13%|        1|  -0.111|  -5.362|   0:00:01.0| 4697.9M|
[07/03 16:07:01   2658s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 16:07:01   2658s] |   59.13%|        0|  -0.111|  -5.362|   0:00:00.0| 4697.9M|
[07/03 16:07:02   2659s] |   59.13%|        0|  -0.111|  -5.362|   0:00:01.0| 4697.9M|
[07/03 16:07:02   2661s] |   59.13%|        6|  -0.111|  -5.308|   0:00:00.0| 4697.9M|
[07/03 16:07:03   2661s] |   59.13%|        0|  -0.111|  -5.308|   0:00:01.0| 4697.9M|
[07/03 16:07:03   2661s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/03 16:07:03   2661s] #optDebug: RTR_SNLTF <10.0000 3.7800> <37.8000> 
[07/03 16:07:03   2661s] |   59.13%|        0|  -0.111|  -5.308|   0:00:00.0| 4697.9M|
[07/03 16:07:03   2661s] +---------+---------+--------+--------+------------+--------+
[07/03 16:07:03   2661s] Reclaim Optimization End WNS Slack -0.111  TNS Slack -5.309 Density 59.13
[07/03 16:07:03   2661s] 
[07/03 16:07:03   2661s] ** Summary: Restruct = 5 Buffer Deletion = 0 Declone = 0 Resize = 6 **
[07/03 16:07:03   2661s] --------------------------------------------------------------
[07/03 16:07:03   2661s] |                                   | Total     | Sequential |
[07/03 16:07:03   2661s] --------------------------------------------------------------
[07/03 16:07:03   2661s] | Num insts resized                 |       6  |       0    |
[07/03 16:07:03   2661s] | Num insts undone                  |       0  |       0    |
[07/03 16:07:03   2661s] | Num insts Downsized               |       6  |       0    |
[07/03 16:07:03   2661s] | Num insts Samesized               |       0  |       0    |
[07/03 16:07:03   2661s] | Num insts Upsized                 |       0  |       0    |
[07/03 16:07:03   2661s] | Num multiple commits+uncommits    |       0  |       -    |
[07/03 16:07:03   2661s] --------------------------------------------------------------
[07/03 16:07:03   2661s] Bottom Preferred Layer:
[07/03 16:07:03   2661s] +---------------+------------+----------+
[07/03 16:07:03   2661s] |     Layer     |    CLK     |   Rule   |
[07/03 16:07:03   2661s] +---------------+------------+----------+
[07/03 16:07:03   2661s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:07:03   2661s] +---------------+------------+----------+
[07/03 16:07:03   2661s] Via Pillar Rule:
[07/03 16:07:03   2661s]     None
[07/03 16:07:03   2661s] Finished writing unified metrics of routing constraints.
[07/03 16:07:03   2661s] 
[07/03 16:07:03   2661s] Number of times islegalLocAvaiable called = 9 skipped = 0, called in commitmove = 6, skipped in commitmove = 0
[07/03 16:07:03   2661s] End: Core Area Reclaim Optimization (cpu = 0:00:09.7) (real = 0:00:06.0) **
[07/03 16:07:03   2661s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4713.9M, EPOCH TIME: 1751573223.519028
[07/03 16:07:03   2661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:07:03   2661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:03   2661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:03   2661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:03   2661s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.150, REAL:0.099, MEM:4713.9M, EPOCH TIME: 1751573223.617773
[07/03 16:07:03   2661s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4713.9M, EPOCH TIME: 1751573223.629580
[07/03 16:07:03   2661s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4713.9M, EPOCH TIME: 1751573223.629775
[07/03 16:07:03   2661s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4713.9M, EPOCH TIME: 1751573223.674815
[07/03 16:07:03   2661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:03   2661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:03   2662s] 
[07/03 16:07:03   2662s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:07:03   2662s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:07:03   2662s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.052, REAL:0.050, MEM:4713.9M, EPOCH TIME: 1751573223.724768
[07/03 16:07:03   2662s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4713.9M, EPOCH TIME: 1751573223.725035
[07/03 16:07:03   2662s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4713.9M, EPOCH TIME: 1751573223.725392
[07/03 16:07:03   2662s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4713.9M, EPOCH TIME: 1751573223.736121
[07/03 16:07:03   2662s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.001, REAL:0.001, MEM:4713.9M, EPOCH TIME: 1751573223.736982
[07/03 16:07:03   2662s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.109, REAL:0.107, MEM:4713.9M, EPOCH TIME: 1751573223.737191
[07/03 16:07:03   2662s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.109, REAL:0.108, MEM:4713.9M, EPOCH TIME: 1751573223.737232
[07/03 16:07:03   2662s] TDRefine: refinePlace mode is spiral
[07/03 16:07:03   2662s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 16:07:03   2662s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.16
[07/03 16:07:03   2662s] OPERPROF: Starting Refine-Place at level 1, MEM:4713.9M, EPOCH TIME: 1751573223.742292
[07/03 16:07:03   2662s] *** Starting refinePlace (0:44:26 mem=4713.9M) ***
[07/03 16:07:03   2662s] Total net bbox length = 8.943e+05 (4.364e+05 4.579e+05) (ext = 7.763e+04)
[07/03 16:07:03   2662s] 
[07/03 16:07:03   2662s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:07:03   2662s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:07:03   2662s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:07:03   2662s] Set min layer with default ( 2 )
[07/03 16:07:03   2662s] Set max layer with default ( 127 )
[07/03 16:07:03   2662s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:07:03   2662s] Min route layer (adjusted) = 2
[07/03 16:07:03   2662s] Max route layer (adjusted) = 7
[07/03 16:07:03   2662s] Set min layer with default ( 2 )
[07/03 16:07:03   2662s] Set max layer with default ( 127 )
[07/03 16:07:03   2662s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:07:03   2662s] Min route layer (adjusted) = 2
[07/03 16:07:03   2662s] Max route layer (adjusted) = 7
[07/03 16:07:03   2662s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4713.9M, EPOCH TIME: 1751573223.876715
[07/03 16:07:03   2662s] Starting refinePlace ...
[07/03 16:07:03   2662s] Set min layer with default ( 2 )
[07/03 16:07:03   2662s] Set max layer with default ( 127 )
[07/03 16:07:03   2662s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:07:03   2662s] Min route layer (adjusted) = 2
[07/03 16:07:03   2662s] Max route layer (adjusted) = 7
[07/03 16:07:03   2662s] One DDP V2 for no tweak run.
[07/03 16:07:04   2662s] 
[07/03 16:07:04   2662s]  === Spiral for Logical I: (movable: 34071) ===
[07/03 16:07:04   2662s] 
[07/03 16:07:04   2662s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 16:07:05   2664s] 
[07/03 16:07:05   2664s]  Legalizing fenced HInst  with 8 physical insts
[07/03 16:07:05   2664s] 
[07/03 16:07:05   2664s]  Info: 0 filler has been deleted!
[07/03 16:07:05   2664s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 16:07:05   2664s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:00.0)
[07/03 16:07:05   2664s] [CPU] RefinePlace/Commit (cpu=0:00:01.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 16:07:05   2664s] [CPU] RefinePlace/Legalization (cpu=0:00:02.7, real=0:00:02.0, mem=4681.9MB) @(0:44:26 - 0:44:29).
[07/03 16:07:05   2664s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:07:06   2664s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:07:06   2664s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 4681.9MB
[07/03 16:07:06   2664s] Statistics of distance of Instance movement in refine placement:
[07/03 16:07:06   2664s]   maximum (X+Y) =         0.00 um
[07/03 16:07:06   2664s]   mean    (X+Y) =         0.00 um
[07/03 16:07:06   2664s] Summary Report:
[07/03 16:07:06   2664s] Instances move: 0 (out of 34071 movable)
[07/03 16:07:06   2664s] Instances flipped: 0
[07/03 16:07:06   2664s] Mean displacement: 0.00 um
[07/03 16:07:06   2664s] Max displacement: 0.00 um 
[07/03 16:07:06   2664s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 16:07:06   2664s] Total instances moved : 0
[07/03 16:07:06   2664s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:2.776, REAL:2.147, MEM:4681.9M, EPOCH TIME: 1751573226.023460
[07/03 16:07:06   2665s] Total net bbox length = 8.943e+05 (4.364e+05 4.579e+05) (ext = 7.763e+04)
[07/03 16:07:06   2665s] Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 4681.9MB
[07/03 16:07:06   2665s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:03.0, mem=4681.9MB) @(0:44:26 - 0:44:29).
[07/03 16:07:06   2665s] *** Finished refinePlace (0:44:29 mem=4681.9M) ***
[07/03 16:07:06   2665s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.16
[07/03 16:07:06   2665s] OPERPROF: Finished Refine-Place at level 1, CPU:2.965, REAL:2.339, MEM:4681.9M, EPOCH TIME: 1751573226.081247
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/03 16:07:06   2665s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 16:07:07   2665s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751573227.052029
[07/03 16:07:07   2665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:07:07   2665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:07   2666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:07   2666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:07   2666s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.162, REAL:0.102, MEM:4697.9M, EPOCH TIME: 1751573227.153849
[07/03 16:07:07   2666s] *** maximum move = 0.00 um ***
[07/03 16:07:07   2666s] *** Finished re-routing un-routed nets (4697.9M) ***
[07/03 16:07:07   2666s] OPERPROF: Starting DPlace-Init at level 1, MEM:4697.9M, EPOCH TIME: 1751573227.286935
[07/03 16:07:07   2666s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4697.9M, EPOCH TIME: 1751573227.330815
[07/03 16:07:07   2666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:07   2666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:07   2666s] 
[07/03 16:07:07   2666s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:07:07   2666s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:07:07   2666s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.053, REAL:0.057, MEM:4697.9M, EPOCH TIME: 1751573227.387965
[07/03 16:07:07   2666s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4697.9M, EPOCH TIME: 1751573227.388183
[07/03 16:07:07   2666s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4697.9M, EPOCH TIME: 1751573227.388483
[07/03 16:07:07   2666s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4697.9M, EPOCH TIME: 1751573227.404679
[07/03 16:07:07   2666s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:4697.9M, EPOCH TIME: 1751573227.405501
[07/03 16:07:07   2666s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.119, MEM:4697.9M, EPOCH TIME: 1751573227.405869
[07/03 16:07:07   2666s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:07:07   2666s] 
[07/03 16:07:07   2666s] *** Finish Physical Update (cpu=0:00:05.0 real=0:00:04.0 mem=4697.9M) ***
[07/03 16:07:07   2666s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:07:07   2666s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 34155
[07/03 16:07:07   2666s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.31
[07/03 16:07:07   2666s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:14.7/0:00:10.6 (1.4), totSession cpu/real = 0:44:30.7/0:48:56.6 (0.9), mem = 4697.9M
[07/03 16:07:07   2666s] 
[07/03 16:07:07   2666s] =============================================================================================
[07/03 16:07:07   2666s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    23.14-s088_1
[07/03 16:07:07   2666s] =============================================================================================
[07/03 16:07:07   2666s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:07:07   2666s] ---------------------------------------------------------------------------------------------
[07/03 16:07:07   2666s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 16:07:07   2666s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:07:07   2666s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 16:07:07   2666s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.1
[07/03 16:07:07   2666s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:07:07   2666s] [ OptimizationStep       ]      1   0:00:01.7  (  16.2 % )     0:00:05.8 /  0:00:09.1    1.6
[07/03 16:07:07   2666s] [ OptSingleIteration     ]     10   0:00:00.3  (   2.8 % )     0:00:04.1 /  0:00:07.4    1.8
[07/03 16:07:07   2666s] [ OptGetWeight           ]    128   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:07:07   2666s] [ OptEval                ]    128   0:00:03.5  (  33.0 % )     0:00:03.5 /  0:00:06.7    1.9
[07/03 16:07:07   2666s] [ OptCommit              ]    128   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/03 16:07:07   2666s] [ PostCommitDelayUpdate  ]    128   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.3
[07/03 16:07:07   2666s] [ IncrDelayCalc          ]     21   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.3    1.4
[07/03 16:07:07   2666s] [ RefinePlace            ]      1   0:00:04.1  (  38.6 % )     0:00:04.2 /  0:00:05.0    1.2
[07/03 16:07:07   2666s] [ TimingUpdate           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/03 16:07:07   2666s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/03 16:07:07   2666s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.1
[07/03 16:07:07   2666s] ---------------------------------------------------------------------------------------------
[07/03 16:07:07   2666s]  AreaOpt #2 TOTAL                   0:00:10.6  ( 100.0 % )     0:00:10.6 /  0:00:14.7    1.4
[07/03 16:07:07   2666s] ---------------------------------------------------------------------------------------------
[07/03 16:07:07   2666s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 16:07:07   2666s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4681.9M, EPOCH TIME: 1751573227.709670
[07/03 16:07:07   2666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:07   2666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:07   2666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:07   2666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:07   2666s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.131, REAL:0.095, MEM:4681.9M, EPOCH TIME: 1751573227.804740
[07/03 16:07:07   2666s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:10, mem=4681.88M, totSessionCpu=0:44:31).
[07/03 16:07:07   2666s] Begin: Collecting metrics
[07/03 16:07:07   2667s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.113 |           |       -6 |       59.14 | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.114 |           |       -6 |       59.14 | 0:00:15  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.110 |         0 |       -5 |       59.14 | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:13  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:04  |        4682 |      |     |
| area_reclaiming_2       |     0.000 |   -0.111 |         0 |       -5 |       59.13 | 0:00:11  |        4682 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:07:08   2667s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1598.9M, current mem=1598.9M)

[07/03 16:07:08   2667s] End: Collecting metrics
[07/03 16:07:08   2667s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:44:31.2/0:48:57.0 (0.9), mem = 4681.9M
[07/03 16:07:08   2667s] Starting local wire reclaim
[07/03 16:07:08   2667s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4681.9M, EPOCH TIME: 1751573228.130686
[07/03 16:07:08   2667s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4681.9M, EPOCH TIME: 1751573228.130871
[07/03 16:07:08   2667s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4681.9M, EPOCH TIME: 1751573228.130944
[07/03 16:07:08   2667s] Processing tracks to init pin-track alignment.
[07/03 16:07:08   2667s] z: 1, totalTracks: 1
[07/03 16:07:08   2667s] z: 3, totalTracks: 1
[07/03 16:07:08   2667s] z: 5, totalTracks: 1
[07/03 16:07:08   2667s] z: 7, totalTracks: 1
[07/03 16:07:08   2667s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:07:08   2667s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4681.9M, EPOCH TIME: 1751573228.179252
[07/03 16:07:08   2667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:08   2667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:08   2667s] 
[07/03 16:07:08   2667s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:07:08   2667s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:07:08   2667s] 
[07/03 16:07:08   2667s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:07:08   2667s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.044, REAL:0.043, MEM:4681.9M, EPOCH TIME: 1751573228.222451
[07/03 16:07:08   2667s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4681.9M, EPOCH TIME: 1751573228.222692
[07/03 16:07:08   2667s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4681.9M, EPOCH TIME: 1751573228.223045
[07/03 16:07:08   2667s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4681.9MB).
[07/03 16:07:08   2667s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.102, REAL:0.103, MEM:4681.9M, EPOCH TIME: 1751573228.233450
[07/03 16:07:08   2667s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.103, REAL:0.103, MEM:4681.9M, EPOCH TIME: 1751573228.233494
[07/03 16:07:08   2667s] TDRefine: refinePlace mode is spiral
[07/03 16:07:08   2667s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/03 16:07:08   2667s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6317.17
[07/03 16:07:08   2667s] OPERPROF:   Starting Refine-Place at level 2, MEM:4681.9M, EPOCH TIME: 1751573228.239361
[07/03 16:07:08   2667s] *** Starting refinePlace (0:44:31 mem=4681.9M) ***
[07/03 16:07:08   2667s] Total net bbox length = 8.943e+05 (4.364e+05 4.579e+05) (ext = 7.763e+04)
[07/03 16:07:08   2667s] 
[07/03 16:07:08   2667s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:07:08   2667s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:07:08   2667s] Set min layer with default ( 2 )
[07/03 16:07:08   2667s] Set max layer with default ( 127 )
[07/03 16:07:08   2667s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:07:08   2667s] Min route layer (adjusted) = 2
[07/03 16:07:08   2667s] Max route layer (adjusted) = 7
[07/03 16:07:08   2667s] Set min layer with default ( 2 )
[07/03 16:07:08   2667s] Set max layer with default ( 127 )
[07/03 16:07:08   2667s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:07:08   2667s] Min route layer (adjusted) = 2
[07/03 16:07:08   2667s] Max route layer (adjusted) = 7
[07/03 16:07:08   2667s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4681.9M, EPOCH TIME: 1751573228.352018
[07/03 16:07:08   2667s] Starting refinePlace ...
[07/03 16:07:08   2667s] Set min layer with default ( 2 )
[07/03 16:07:08   2667s] Set max layer with default ( 127 )
[07/03 16:07:08   2667s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:07:08   2667s] Min route layer (adjusted) = 2
[07/03 16:07:08   2667s] Max route layer (adjusted) = 7
[07/03 16:07:08   2667s] One DDP V2 for no tweak run.
[07/03 16:07:08   2667s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4681.9M, EPOCH TIME: 1751573228.380848
[07/03 16:07:08   2667s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4681.9M, EPOCH TIME: 1751573228.502168
[07/03 16:07:08   2667s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4681.9M, EPOCH TIME: 1751573228.505310
[07/03 16:07:08   2667s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4681.9M, EPOCH TIME: 1751573228.505470
[07/03 16:07:08   2667s] MP Top (34071): mp=1.050. U=0.591.
[07/03 16:07:08   2667s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.017, REAL:0.017, MEM:4681.9M, EPOCH TIME: 1751573228.519665
[07/03 16:07:08   2667s] [Pin padding] pin density ratio 0.45
[07/03 16:07:08   2667s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4681.9M, EPOCH TIME: 1751573228.526624
[07/03 16:07:08   2667s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4681.9M, EPOCH TIME: 1751573228.526753
[07/03 16:07:08   2667s] OPERPROF:             Starting InitSKP at level 7, MEM:4681.9M, EPOCH TIME: 1751573228.527124
[07/03 16:07:08   2667s] no activity file in design. spp won't run.
[07/03 16:07:08   2667s] no activity file in design. spp won't run.
[07/03 16:07:12   2674s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[07/03 16:07:12   2674s] SKP cleared!
[07/03 16:07:12   2674s] OPERPROF:             Finished InitSKP at level 7, CPU:7.063, REAL:3.978, MEM:4713.9M, EPOCH TIME: 1751573232.504971
[07/03 16:07:12   2674s] **WARN: AAE based timing driven is off.
[07/03 16:07:12   2674s] Init TDGP AAE failed.
[07/03 16:07:12   2674s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:7.063, REAL:3.978, MEM:4713.9M, EPOCH TIME: 1751573232.505166
[07/03 16:07:12   2674s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:7.063, REAL:3.979, MEM:4713.9M, EPOCH TIME: 1751573232.505225
[07/03 16:07:12   2674s] Build timing info failed.
[07/03 16:07:12   2674s] AAE Timing clean up.
[07/03 16:07:12   2674s] Tweakage: fix icg 1, fix clk 0.
[07/03 16:07:12   2674s] Tweakage: density cost 1, scale 0.4.
[07/03 16:07:12   2674s] Tweakage: activity cost 0, scale 1.0.
[07/03 16:07:12   2674s] Tweakage: congestion cost on, scale 1.0.
[07/03 16:07:12   2674s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4713.9M, EPOCH TIME: 1751573232.505332
[07/03 16:07:12   2674s] Cut to 3 partitions.
[07/03 16:07:12   2674s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4713.9M, EPOCH TIME: 1751573232.560537
[07/03 16:07:13   2676s] Tweakage swap 698 pairs.
[07/03 16:07:16   2679s] Tweakage swap 528 pairs.
[07/03 16:07:17   2681s] Tweakage swap 361 pairs.
[07/03 16:07:19   2683s] Tweakage swap 297 pairs.
[07/03 16:07:20   2686s] Tweakage swap 97 pairs.
[07/03 16:07:22   2688s] Tweakage swap 58 pairs.
[07/03 16:07:23   2690s] Tweakage swap 36 pairs.
[07/03 16:07:25   2692s] Tweakage swap 48 pairs.
[07/03 16:07:27   2695s] Tweakage swap 18 pairs.
[07/03 16:07:29   2697s] Tweakage swap 8 pairs.
[07/03 16:07:30   2699s] Tweakage swap 9 pairs.
[07/03 16:07:32   2701s] Tweakage swap 3 pairs.
[07/03 16:07:33   2703s] Tweakage swap 384 pairs.
[07/03 16:07:34   2705s] Tweakage swap 271 pairs.
[07/03 16:07:35   2707s] Tweakage swap 218 pairs.
[07/03 16:07:36   2708s] Tweakage swap 171 pairs.
[07/03 16:07:36   2708s] Cleanup congestion map
[07/03 16:07:36   2708s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:36   2708s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:37   2708s] High layer ICDP is OFF.
[07/03 16:07:37   2708s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:37   2708s] Starting Early Global Route supply map. mem = 4713.9M
[07/03 16:07:37   2708s] (I)      Initializing eGR engine (regular)
[07/03 16:07:37   2708s] Set min layer with default ( 2 )
[07/03 16:07:37   2708s] Set max layer with default ( 127 )
[07/03 16:07:37   2708s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:07:37   2708s] Min route layer (adjusted) = 2
[07/03 16:07:37   2708s] Max route layer (adjusted) = 7
[07/03 16:07:37   2708s] (I)      clean place blk overflow:
[07/03 16:07:37   2708s] (I)      H : enabled 1.00 0
[07/03 16:07:37   2708s] (I)      V : enabled 1.00 0
[07/03 16:07:37   2708s] (I)      Initializing eGR engine (regular)
[07/03 16:07:37   2708s] Set min layer with default ( 2 )
[07/03 16:07:37   2708s] Set max layer with default ( 127 )
[07/03 16:07:37   2708s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:07:37   2708s] Min route layer (adjusted) = 2
[07/03 16:07:37   2708s] Max route layer (adjusted) = 7
[07/03 16:07:37   2708s] (I)      clean place blk overflow:
[07/03 16:07:37   2708s] (I)      H : enabled 1.00 0
[07/03 16:07:37   2708s] (I)      V : enabled 1.00 0
[07/03 16:07:37   2708s] (I)      Started Early Global Route kernel ( Curr Mem: 4.36 MB )
[07/03 16:07:37   2708s] (I)      Running eGR Regular flow
[07/03 16:07:37   2708s] (I)      # wire layers (front) : 8
[07/03 16:07:37   2708s] (I)      # wire layers (back)  : 0
[07/03 16:07:37   2708s] (I)      min wire layer : 1
[07/03 16:07:37   2708s] (I)      max wire layer : 7
[07/03 16:07:37   2708s] (I)      # cut layers (front) : 7
[07/03 16:07:37   2708s] (I)      # cut layers (back)  : 0
[07/03 16:07:37   2708s] (I)      min cut layer : 1
[07/03 16:07:37   2708s] (I)      max cut layer : 6
[07/03 16:07:37   2708s] (I)      ================================= Layers =================================
[07/03 16:07:37   2708s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:07:37   2708s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/03 16:07:37   2708s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:07:37   2708s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/03 16:07:37   2708s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/03 16:07:37   2708s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/03 16:07:37   2708s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/03 16:07:37   2708s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 16:07:37   2708s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/03 16:07:37   2708s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 16:07:37   2708s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/03 16:07:37   2708s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/03 16:07:37   2708s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/03 16:07:37   2708s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/03 16:07:37   2708s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/03 16:07:37   2708s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/03 16:07:37   2708s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/03 16:07:37   2708s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/03 16:07:37   2708s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:07:37   2708s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/03 16:07:37   2708s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/03 16:07:37   2708s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/03 16:07:37   2708s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/03 16:07:37   2708s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/03 16:07:37   2709s] Finished Early Global Route supply map. mem = 4713.9M
[07/03 16:07:37   2709s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:37   2709s] icdp demand smooth ratio : 0.746936
[07/03 16:07:37   2709s] Cleanup congestion map
[07/03 16:07:37   2709s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:38   2710s] Cleanup congestion map
[07/03 16:07:38   2710s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:38   2710s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:38   2710s] High layer ICDP is OFF.
[07/03 16:07:38   2710s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:38   2711s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:38   2711s] icdp demand smooth ratio : 0.746477
[07/03 16:07:38   2711s] Cleanup congestion map
[07/03 16:07:38   2711s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:39   2711s] Cleanup congestion map
[07/03 16:07:39   2711s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:39   2711s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:39   2712s] High layer ICDP is OFF.
[07/03 16:07:39   2712s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:39   2712s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:39   2712s] icdp demand smooth ratio : 0.746323
[07/03 16:07:39   2712s] Cleanup congestion map
[07/03 16:07:39   2712s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:39   2712s] Cleanup congestion map
[07/03 16:07:39   2712s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:40   2713s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:40   2713s] High layer ICDP is OFF.
[07/03 16:07:40   2713s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:40   2713s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:40   2713s] icdp demand smooth ratio : 0.746221
[07/03 16:07:40   2713s] Cleanup congestion map
[07/03 16:07:40   2713s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:41   2715s] Tweakage swap 42 pairs.
[07/03 16:07:42   2717s] Tweakage swap 33 pairs.
[07/03 16:07:43   2718s] Tweakage swap 26 pairs.
[07/03 16:07:44   2719s] Tweakage swap 22 pairs.
[07/03 16:07:45   2720s] Cleanup congestion map
[07/03 16:07:45   2720s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:45   2720s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:45   2720s] High layer ICDP is OFF.
[07/03 16:07:45   2720s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:45   2720s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:45   2720s] icdp demand smooth ratio : 0.745943
[07/03 16:07:45   2720s] Cleanup congestion map
[07/03 16:07:45   2720s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:45   2721s] Cleanup congestion map
[07/03 16:07:45   2721s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:45   2721s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:45   2721s] High layer ICDP is OFF.
[07/03 16:07:45   2721s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:45   2721s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:45   2721s] icdp demand smooth ratio : 0.745913
[07/03 16:07:46   2721s] Cleanup congestion map
[07/03 16:07:46   2721s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:46   2722s] Cleanup congestion map
[07/03 16:07:46   2722s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:46   2722s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:46   2722s] High layer ICDP is OFF.
[07/03 16:07:46   2722s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:46   2722s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:46   2722s] icdp demand smooth ratio : 0.745903
[07/03 16:07:46   2722s] Cleanup congestion map
[07/03 16:07:46   2722s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:47   2723s] Cleanup congestion map
[07/03 16:07:47   2723s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:47   2723s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:47   2723s] High layer ICDP is OFF.
[07/03 16:07:47   2723s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:47   2723s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:47   2723s] icdp demand smooth ratio : 0.745903
[07/03 16:07:47   2723s] Cleanup congestion map
[07/03 16:07:47   2723s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:49   2725s] Tweakage swap 6 pairs.
[07/03 16:07:50   2727s] Tweakage swap 4 pairs.
[07/03 16:07:51   2728s] Tweakage swap 4 pairs.
[07/03 16:07:52   2730s] Tweakage swap 1 pairs.
[07/03 16:07:52   2730s] Cleanup congestion map
[07/03 16:07:52   2730s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:52   2730s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:52   2730s] High layer ICDP is OFF.
[07/03 16:07:52   2730s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:52   2730s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:52   2730s] icdp demand smooth ratio : 0.745887
[07/03 16:07:52   2730s] Cleanup congestion map
[07/03 16:07:52   2730s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:53   2731s] Cleanup congestion map
[07/03 16:07:53   2731s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:53   2731s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:53   2731s] High layer ICDP is OFF.
[07/03 16:07:53   2731s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:53   2731s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:53   2731s] icdp demand smooth ratio : 0.745883
[07/03 16:07:53   2731s] Cleanup congestion map
[07/03 16:07:53   2731s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:54   2732s] Cleanup congestion map
[07/03 16:07:54   2732s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:54   2732s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:54   2732s] High layer ICDP is OFF.
[07/03 16:07:54   2732s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:54   2732s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:54   2732s] icdp demand smooth ratio : 0.745886
[07/03 16:07:54   2732s] Cleanup congestion map
[07/03 16:07:54   2732s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:54   2733s] Cleanup congestion map
[07/03 16:07:54   2733s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/03 16:07:54   2733s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/03 16:07:54   2733s] High layer ICDP is OFF.
[07/03 16:07:54   2733s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[07/03 16:07:54   2733s] icdp deduct supply (H , V) = 20 , 20
[07/03 16:07:54   2733s] icdp demand smooth ratio : 0.745886
[07/03 16:07:54   2733s] Cleanup congestion map
[07/03 16:07:54   2733s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/03 16:07:55   2734s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:59.691, REAL:42.727, MEM:4713.9M, EPOCH TIME: 1751573275.287841
[07/03 16:07:55   2734s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:59.750, REAL:42.788, MEM:4713.9M, EPOCH TIME: 1751573275.293152
[07/03 16:07:55   2734s] Cleanup congestion map
[07/03 16:07:55   2734s] Call icdpEval cleanup ...
[07/03 16:07:55   2734s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:66.966, REAL:46.925, MEM:4681.9M, EPOCH TIME: 1751573275.305983
[07/03 16:07:55   2734s] Move report: Congestion aware Tweak moves 3000 insts, mean move: 8.57 um, max move: 75.72 um 
[07/03 16:07:55   2734s] 	Max move on inst (cbx_1__0_/mux_top_ipin_2/sg13g2_inv_4_0_): (647.72, 455.66) --> (655.40, 523.70)
[07/03 16:07:55   2734s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:01:07, real=0:00:47.0, mem=4681.9mb) @(0:44:31 - 0:45:38).
[07/03 16:07:55   2734s] Cleanup congestion map
[07/03 16:07:55   2734s] 
[07/03 16:07:55   2734s]  === Spiral for Logical I: (movable: 34071) ===
[07/03 16:07:55   2734s] 
[07/03 16:07:55   2734s] Running Spiral MT with 2 threads  fetchWidth=182 
[07/03 16:07:56   2736s] 
[07/03 16:07:56   2736s]  Legalizing fenced HInst  with 8 physical insts
[07/03 16:07:56   2736s] 
[07/03 16:07:56   2736s]  Info: 0 filler has been deleted!
[07/03 16:07:56   2736s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/03 16:07:56   2736s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[07/03 16:07:56   2736s] [CPU] RefinePlace/Commit (cpu=0:00:01.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/03 16:07:56   2736s] [CPU] RefinePlace/Legalization (cpu=0:00:02.1, real=0:00:01.0, mem=4649.9MB) @(0:45:38 - 0:45:41).
[07/03 16:07:56   2736s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/03 16:07:56   2736s] Move report: Detail placement moves 3000 insts, mean move: 8.57 um, max move: 75.72 um 
[07/03 16:07:56   2736s] 	Max move on inst (cbx_1__0_/mux_top_ipin_2/sg13g2_inv_4_0_): (647.72, 455.66) --> (655.40, 523.70)
[07/03 16:07:56   2736s] 	Runtime: CPU: 0:01:09 REAL: 0:00:48.0 MEM: 4649.9MB
[07/03 16:07:56   2736s] Statistics of distance of Instance movement in refine placement:
[07/03 16:07:56   2736s]   maximum (X+Y) =        75.72 um
[07/03 16:07:56   2736s]   inst (cbx_1__0_/mux_top_ipin_2/sg13g2_inv_4_0_) with max move: (647.72, 455.66) -> (655.4, 523.7)
[07/03 16:07:56   2736s]   mean    (X+Y) =         8.57 um
[07/03 16:07:56   2736s] Total instances flipped for legalization: 17
[07/03 16:07:56   2736s] Summary Report:
[07/03 16:07:56   2736s] Instances move: 3000 (out of 34071 movable)
[07/03 16:07:56   2736s] Instances flipped: 17
[07/03 16:07:56   2736s] Mean displacement: 8.57 um
[07/03 16:07:56   2736s] Max displacement: 75.72 um (Instance: cbx_1__0_/mux_top_ipin_2/sg13g2_inv_4_0_) (647.72, 455.66) -> (655.4, 523.7)
[07/03 16:07:56   2736s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/03 16:07:56   2736s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/03 16:07:56   2736s] Total instances moved : 3000
[07/03 16:07:56   2736s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:69.182, REAL:48.402, MEM:4649.9M, EPOCH TIME: 1751573276.754435
[07/03 16:07:56   2736s] Total net bbox length = 8.924e+05 (4.353e+05 4.571e+05) (ext = 8.313e+04)
[07/03 16:07:56   2736s] Runtime: CPU: 0:01:09 REAL: 0:00:48.0 MEM: 4649.9MB
[07/03 16:07:56   2736s] [CPU] RefinePlace/total (cpu=0:01:09, real=0:00:48.0, mem=4649.9MB) @(0:44:31 - 0:45:41).
[07/03 16:07:56   2736s] *** Finished refinePlace (0:45:41 mem=4649.9M) ***
[07/03 16:07:56   2736s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6317.17
[07/03 16:07:56   2736s] OPERPROF:   Finished Refine-Place at level 2, CPU:69.332, REAL:48.554, MEM:4649.9M, EPOCH TIME: 1751573276.793749
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 75.72 um
RPlace-Summary:     Max move: inst cbx_1__0_/mux_top_ipin_2/sg13g2_inv_4_0_ cell sg13g2_inv_1 loc (647.72, 455.66) -> (655.40, 523.70)
RPlace-Summary:     Average move dist: 8.57
RPlace-Summary:     Number of inst moved: 3000
RPlace-Summary:     Number of movable inst: 34071
[07/03 16:07:56   2736s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/03 16:07:56   2736s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4649.9M, EPOCH TIME: 1751573276.798370
[07/03 16:07:56   2736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:07:56   2736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:56   2736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:56   2736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:07:56   2736s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.119, REAL:0.079, MEM:4665.9M, EPOCH TIME: 1751573276.877833
[07/03 16:07:56   2736s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:69.565, REAL:48.747, MEM:4665.9M, EPOCH TIME: 1751573276.878019
[07/03 16:07:56   2736s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:01:09.6/0:00:48.8 (1.4), totSession cpu/real = 0:45:40.8/0:49:45.7 (0.9), mem = 4665.9M
[07/03 16:07:56   2736s] 
[07/03 16:07:56   2736s] =============================================================================================
[07/03 16:07:56   2736s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           23.14-s088_1
[07/03 16:07:56   2736s] =============================================================================================
[07/03 16:07:56   2736s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:07:56   2736s] ---------------------------------------------------------------------------------------------
[07/03 16:07:56   2736s] [ RefinePlace            ]      1   0:00:48.6  (  99.6 % )     0:00:48.6 /  0:01:09.3    1.4
[07/03 16:07:56   2736s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 16:07:56   2736s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:07:56   2736s] [ MISC                   ]          0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.3
[07/03 16:07:56   2736s] ---------------------------------------------------------------------------------------------
[07/03 16:07:56   2736s]  LocalWireReclaim #1 TOTAL          0:00:48.8  ( 100.0 % )     0:00:48.8 /  0:01:09.6    1.4
[07/03 16:07:56   2736s] ---------------------------------------------------------------------------------------------
[07/03 16:07:56   2736s] Begin: Collecting metrics
[07/03 16:07:57   2736s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.113 |           |       -6 |       59.14 | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:02  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.114 |           |       -6 |       59.14 | 0:00:15  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.110 |         0 |       -5 |       59.14 | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:13  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 | 0:00:04  |        4682 |      |     |
| area_reclaiming_2       |     0.000 |   -0.111 |         0 |       -5 |       59.13 | 0:00:11  |        4682 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:48  |        4666 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:07:57   2736s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1708.2M, current mem=1579.4M)

[07/03 16:07:57   2736s] End: Collecting metrics
[07/03 16:07:57   2737s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 16:07:57   2737s] #################################################################################
[07/03 16:07:57   2737s] # Design Stage: PreRoute
[07/03 16:07:57   2737s] # Design Name: fpga_top
[07/03 16:07:57   2737s] # Design Mode: 130nm
[07/03 16:07:57   2737s] # Analysis Mode: MMMC Non-OCV 
[07/03 16:07:57   2737s] # Parasitics Mode: No SPEF/RCDB 
[07/03 16:07:57   2737s] # Signoff Settings: SI Off 
[07/03 16:07:57   2737s] #################################################################################
[07/03 16:08:00   2741s] Calculate delays in BcWc mode...
[07/03 16:08:00   2741s] Topological Sorting (REAL = 0:00:00.0, MEM = 4634.4M, InitMEM = 4634.4M)
[07/03 16:08:00   2741s] Start delay calculation (fullDC) (2 T). (MEM=1567.55)
[07/03 16:08:00   2741s] End AAE Lib Interpolated Model. (MEM=1577.007812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 16:08:08   2757s] Total number of fetched objects 40460
[07/03 16:08:08   2757s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/03 16:08:08   2757s] End delay calculation. (MEM=1605.35 CPU=0:00:14.2 REAL=0:00:07.0)
[07/03 16:08:08   2757s] End delay calculation (fullDC). (MEM=1605.35 CPU=0:00:15.9 REAL=0:00:08.0)
[07/03 16:08:08   2757s] *** CDM Built up (cpu=0:00:20.0  real=0:00:11.0  mem= 4629.9M) ***
[07/03 16:08:11   2762s] eGR doReRoute: optGuide
[07/03 16:08:11   2762s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4661.9M, EPOCH TIME: 1751573291.541502
[07/03 16:08:11   2762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:11   2762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:11   2762s] Cell fpga_top LLGs are deleted
[07/03 16:08:11   2762s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:11   2762s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:11   2762s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751573291.541807
[07/03 16:08:11   2762s] {MMLU 0 1 39613}
[07/03 16:08:11   2762s] [oiLAM] Zs 7, 8
[07/03 16:08:11   2762s] ### Creating LA Mngr. totSessionCpu=0:46:06 mem=4661.9M
[07/03 16:08:11   2762s] ### Creating LA Mngr, finished. totSessionCpu=0:46:06 mem=4661.9M
[07/03 16:08:11   2762s] Running pre-eGR process
[07/03 16:08:11   2762s] Set min layer with default ( 2 )
[07/03 16:08:11   2762s] Set max layer with default ( 127 )
[07/03 16:08:11   2762s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:08:11   2762s] Min route layer (adjusted) = 2
[07/03 16:08:11   2762s] Max route layer (adjusted) = 7
[07/03 16:08:11   2762s] Set min layer with default ( 2 )
[07/03 16:08:11   2762s] Set max layer with default ( 127 )
[07/03 16:08:11   2762s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/03 16:08:11   2762s] Min route layer (adjusted) = 2
[07/03 16:08:11   2762s] Max route layer (adjusted) = 7
[07/03 16:08:11   2762s] (I)      Started Import and model ( Curr Mem: 4.24 MB )
[07/03 16:08:11   2762s] (I)      == Non-default Options ==
[07/03 16:08:11   2762s] (I)      Maximum routing layer                              : 7
[07/03 16:08:11   2762s] (I)      Top routing layer                                  : 7
[07/03 16:08:11   2762s] (I)      Number of threads                                  : 2
[07/03 16:08:11   2762s] (I)      Route tie net to shape                             : auto
[07/03 16:08:11   2762s] (I)      Method to set GCell size                           : row
[07/03 16:08:11   2762s] (I)      Tie hi/lo max distance                             : 37.800000
[07/03 16:08:11   2762s] (I)      Counted 17340 PG shapes. eGR will not process PG shapes layer by layer.
[07/03 16:08:11   2762s] (I)      ============== Pin Summary ==============
[07/03 16:08:11   2762s] (I)      +-------+--------+---------+------------+
[07/03 16:08:11   2762s] (I)      | Layer | # pins | % total |      Group |
[07/03 16:08:11   2762s] (I)      +-------+--------+---------+------------+
[07/03 16:08:11   2762s] (I)      |     1 | 115465 |   95.32 |        Pin |
[07/03 16:08:11   2762s] (I)      |     2 |   5397 |    4.46 | Pin access |
[07/03 16:08:11   2762s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/03 16:08:11   2762s] (I)      |     4 |      0 |    0.00 |      Other |
[07/03 16:08:11   2762s] (I)      |     5 |      0 |    0.00 |      Other |
[07/03 16:08:11   2762s] (I)      |     6 |      0 |    0.00 |      Other |
[07/03 16:08:11   2762s] (I)      |     7 |     71 |    0.06 |      Other |
[07/03 16:08:11   2762s] (I)      +-------+--------+---------+------------+
[07/03 16:08:11   2762s] (I)      Custom ignore net properties:
[07/03 16:08:11   2762s] (I)      1 : NotLegal
[07/03 16:08:11   2762s] (I)      Default ignore net properties:
[07/03 16:08:11   2762s] (I)      1 : Special
[07/03 16:08:11   2762s] (I)      2 : Analog
[07/03 16:08:11   2762s] (I)      3 : Fixed
[07/03 16:08:11   2762s] (I)      4 : Skipped
[07/03 16:08:11   2762s] (I)      5 : MixedSignal
[07/03 16:08:11   2762s] (I)      Prerouted net properties:
[07/03 16:08:11   2762s] (I)      1 : NotLegal
[07/03 16:08:11   2762s] (I)      2 : Special
[07/03 16:08:11   2762s] (I)      3 : Analog
[07/03 16:08:11   2762s] (I)      4 : Fixed
[07/03 16:08:11   2762s] (I)      5 : Skipped
[07/03 16:08:11   2762s] (I)      6 : MixedSignal
[07/03 16:08:11   2762s] [NR-eGR] Early global route reroute all routable nets
[07/03 16:08:11   2762s] (I)      Use row-based GCell size
[07/03 16:08:11   2762s] (I)      Use row-based GCell align
[07/03 16:08:11   2762s] (I)      layer 0 area = 90000
[07/03 16:08:11   2762s] (I)      layer 1 area = 144000
[07/03 16:08:11   2762s] (I)      layer 2 area = 144000
[07/03 16:08:11   2762s] (I)      layer 3 area = 144000
[07/03 16:08:11   2762s] (I)      layer 4 area = 144000
[07/03 16:08:11   2762s] (I)      layer 5 area = 0
[07/03 16:08:11   2762s] (I)      layer 6 area = 0
[07/03 16:08:11   2762s] (I)      GCell unit size   : 3780
[07/03 16:08:11   2762s] (I)      GCell multiplier  : 1
[07/03 16:08:11   2762s] (I)      GCell row height  : 3780
[07/03 16:08:11   2762s] (I)      Actual row height : 3780
[07/03 16:08:11   2762s] (I)      GCell align ref   : 425480 425420
[07/03 16:08:11   2762s] [NR-eGR] Track table information for default rule: 
[07/03 16:08:11   2762s] [NR-eGR] Metal1 has single uniform track structure
[07/03 16:08:11   2762s] [NR-eGR] Metal2 has single uniform track structure
[07/03 16:08:11   2762s] [NR-eGR] Metal3 has single uniform track structure
[07/03 16:08:11   2762s] [NR-eGR] Metal4 has single uniform track structure
[07/03 16:08:11   2762s] [NR-eGR] Metal5 has single uniform track structure
[07/03 16:08:11   2762s] [NR-eGR] TopMetal1 has single uniform track structure
[07/03 16:08:11   2762s] [NR-eGR] TopMetal2 has single uniform track structure
[07/03 16:08:11   2762s] (I)      ================ Default via =================
[07/03 16:08:11   2762s] (I)      +---+-------------------+--------------------+
[07/03 16:08:11   2762s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/03 16:08:11   2762s] (I)      +---+-------------------+--------------------+
[07/03 16:08:11   2762s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/03 16:08:11   2762s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/03 16:08:11   2762s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/03 16:08:11   2762s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/03 16:08:11   2762s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/03 16:08:11   2762s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/03 16:08:11   2762s] (I)      +---+-------------------+--------------------+
[07/03 16:08:11   2762s] (I)      Design has 84 placement macros with 84 shapes. 
[07/03 16:08:11   2762s] [NR-eGR] Read 29480 PG shapes
[07/03 16:08:11   2762s] [NR-eGR] Read 0 clock shapes
[07/03 16:08:11   2762s] [NR-eGR] Read 0 other shapes
[07/03 16:08:11   2762s] [NR-eGR] #Routing Blockages  : 0
[07/03 16:08:11   2762s] [NR-eGR] #Bump Blockages     : 0
[07/03 16:08:11   2762s] [NR-eGR] #Instance Blockages : 26000
[07/03 16:08:11   2762s] [NR-eGR] #PG Blockages       : 29480
[07/03 16:08:11   2762s] [NR-eGR] #Halo Blockages     : 0
[07/03 16:08:11   2762s] [NR-eGR] #Boundary Blockages : 0
[07/03 16:08:11   2762s] [NR-eGR] #Clock Blockages    : 0
[07/03 16:08:11   2762s] [NR-eGR] #Other Blockages    : 0
[07/03 16:08:11   2762s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/03 16:08:12   2762s] [NR-eGR] #prerouted nets         : 2
[07/03 16:08:12   2762s] [NR-eGR] #prerouted special nets : 0
[07/03 16:08:12   2762s] [NR-eGR] #prerouted wires        : 12841
[07/03 16:08:12   2762s] [NR-eGR] Read 34205 nets ( ignored 2 )
[07/03 16:08:12   2762s] (I)        Front-side 34205 ( ignored 2 )
[07/03 16:08:12   2762s] (I)        Back-side  0 ( ignored 0 )
[07/03 16:08:12   2762s] (I)        Both-side  0 ( ignored 0 )
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/03 16:08:12   2762s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/03 16:08:12   2762s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/03 16:08:12   2762s] (I)      handle routing halo
[07/03 16:08:12   2762s] (I)      Reading macro buffers
[07/03 16:08:12   2762s] (I)      Number of macro buffers: 0
[07/03 16:08:12   2762s] (I)      early_global_route_priority property id does not exist.
[07/03 16:08:12   2762s] (I)      Read Num Blocks=55480  Num Prerouted Wires=12841  Num CS=0
[07/03 16:08:12   2762s] (I)      Layer 1 (H) : #blockages 27707 : #preroutes 11395
[07/03 16:08:12   2762s] (I)      Layer 2 (V) : #blockages 6245 : #preroutes 1354
[07/03 16:08:12   2762s] (I)      Layer 3 (H) : #blockages 6050 : #preroutes 86
[07/03 16:08:12   2762s] (I)      Layer 4 (V) : #blockages 6052 : #preroutes 6
[07/03 16:08:12   2762s] (I)      Layer 5 (H) : #blockages 6090 : #preroutes 0
[07/03 16:08:12   2762s] (I)      Layer 6 (V) : #blockages 3336 : #preroutes 0
[07/03 16:08:12   2762s] (I)      Number of ignored nets                =      2
[07/03 16:08:12   2762s] (I)      Number of connected nets              =      0
[07/03 16:08:12   2762s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/03 16:08:12   2762s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/03 16:08:12   2762s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/03 16:08:12   2762s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/03 16:08:12   2762s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/03 16:08:12   2762s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/03 16:08:12   2762s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/03 16:08:12   2762s] (I)      Ndr track 0 does not exist
[07/03 16:08:12   2762s] (I)      ---------------------Grid Graph Info--------------------
[07/03 16:08:12   2762s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[07/03 16:08:12   2762s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[07/03 16:08:12   2762s] (I)      Site width          :   480  (dbu)
[07/03 16:08:12   2762s] (I)      Row height          :  3780  (dbu)
[07/03 16:08:12   2762s] (I)      GCell row height    :  3780  (dbu)
[07/03 16:08:12   2762s] (I)      GCell width         :  3780  (dbu)
[07/03 16:08:12   2762s] (I)      GCell height        :  3780  (dbu)
[07/03 16:08:12   2762s] (I)      Grid                :   491   512     7
[07/03 16:08:12   2762s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/03 16:08:12   2762s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/03 16:08:12   2762s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/03 16:08:12   2762s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/03 16:08:12   2762s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/03 16:08:12   2762s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/03 16:08:12   2762s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/03 16:08:12   2762s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/03 16:08:12   2762s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/03 16:08:12   2762s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/03 16:08:12   2762s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[07/03 16:08:12   2762s] (I)      --------------------------------------------------------
[07/03 16:08:12   2762s] 
[07/03 16:08:12   2762s] [NR-eGR] ============ Routing rule table ============
[07/03 16:08:12   2762s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34139
[07/03 16:08:12   2762s] [NR-eGR] ========================================
[07/03 16:08:12   2762s] [NR-eGR] 
[07/03 16:08:12   2762s] (I)      ==== NDR : (Default) ====
[07/03 16:08:12   2762s] (I)      +--------------+--------+
[07/03 16:08:12   2762s] (I)      |           ID |      0 |
[07/03 16:08:12   2762s] (I)      |      Default |    yes |
[07/03 16:08:12   2762s] (I)      |  Clk Special |     no |
[07/03 16:08:12   2762s] (I)      | Hard spacing |     no |
[07/03 16:08:12   2762s] (I)      |    NDR track | (none) |
[07/03 16:08:12   2762s] (I)      |      NDR via | (none) |
[07/03 16:08:12   2762s] (I)      |  Extra space |      0 |
[07/03 16:08:12   2762s] (I)      |      Shields |      0 |
[07/03 16:08:12   2762s] (I)      |   Demand (H) |      1 |
[07/03 16:08:12   2762s] (I)      |   Demand (V) |      1 |
[07/03 16:08:12   2762s] (I)      |        #Nets |  34139 |
[07/03 16:08:12   2762s] (I)      +--------------+--------+
[07/03 16:08:12   2762s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 16:08:12   2762s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/03 16:08:12   2762s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 16:08:12   2762s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/03 16:08:12   2762s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/03 16:08:12   2762s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/03 16:08:12   2762s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/03 16:08:12   2762s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/03 16:08:12   2762s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/03 16:08:12   2762s] (I)      +-----------------------------------------------------------------------------------------+
[07/03 16:08:12   2762s] (I)      =============== Blocked Tracks ===============
[07/03 16:08:12   2762s] (I)      +-------+---------+----------+---------------+
[07/03 16:08:12   2762s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/03 16:08:12   2762s] (I)      +-------+---------+----------+---------------+
[07/03 16:08:12   2762s] (I)      |     1 |       0 |        0 |         0.00% |
[07/03 16:08:12   2762s] (I)      |     2 | 2262528 |   980400 |        43.33% |
[07/03 16:08:12   2762s] (I)      |     3 | 1978368 |  1175778 |        59.43% |
[07/03 16:08:12   2762s] (I)      |     4 | 2262528 |  1296553 |        57.31% |
[07/03 16:08:12   2762s] (I)      |     5 | 1978368 |  1175938 |        59.44% |
[07/03 16:08:12   2762s] (I)      |     6 |  377088 |   245011 |        64.97% |
[07/03 16:08:12   2762s] (I)      |     7 |  237056 |   121834 |        51.39% |
[07/03 16:08:12   2762s] (I)      +-------+---------+----------+---------------+
[07/03 16:08:12   2762s] (I)      Finished Import and model ( CPU: 0.56 sec, Real: 0.56 sec, Curr Mem: 4.28 MB )
[07/03 16:08:12   2762s] (I)      Reset routing kernel
[07/03 16:08:12   2762s] (I)      Started Global Routing ( Curr Mem: 4.28 MB )
[07/03 16:08:12   2762s] (I)      totalPins=110270  totalGlobalPin=107028 (97.06%)
[07/03 16:08:12   2762s] (I)      ================== Net Group Info ===================
[07/03 16:08:12   2762s] (I)      +----+----------------+--------------+--------------+
[07/03 16:08:12   2762s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/03 16:08:12   2762s] (I)      +----+----------------+--------------+--------------+
[07/03 16:08:12   2762s] (I)      |  1 |          34139 |    Metal2(2) | TopMetal2(7) |
[07/03 16:08:12   2762s] (I)      +----+----------------+--------------+--------------+
[07/03 16:08:12   2762s] (I)      total 2D Cap : 4280108 = (2443760 H, 1836348 V)
[07/03 16:08:12   2762s] (I)      total 2D Demand : 22006 = (13242 H, 8764 V)
[07/03 16:08:12   2762s] (I)      init route region map
[07/03 16:08:12   2762s] (I)      #blocked GCells = 74401
[07/03 16:08:12   2762s] (I)      #regions = 1031
[07/03 16:08:12   2762s] (I)      init safety region map
[07/03 16:08:12   2762s] (I)      #blocked GCells = 74401
[07/03 16:08:12   2762s] (I)      #regions = 1031
[07/03 16:08:12   2762s] (I)      Adjusted 0 GCells for pin access
[07/03 16:08:12   2763s] [NR-eGR] Layer group 1: route 34139 net(s) in layer range [2, 7]
[07/03 16:08:12   2763s] (I)      
[07/03 16:08:12   2763s] (I)      ============  Phase 1a Route ============
[07/03 16:08:12   2763s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 55
[07/03 16:08:12   2763s] (I)      Usage: 306648 = (156428 H, 150220 V) = (6.40% H, 8.18% V) = (5.913e+05um H, 5.678e+05um V)
[07/03 16:08:12   2763s] (I)      
[07/03 16:08:12   2763s] (I)      ============  Phase 1b Route ============
[07/03 16:08:12   2763s] (I)      Usage: 306658 = (156434 H, 150224 V) = (6.40% H, 8.18% V) = (5.913e+05um H, 5.678e+05um V)
[07/03 16:08:12   2763s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 1.159167e+06um
[07/03 16:08:12   2763s] (I)      Congestion metric : 0.00%H 0.47%V, 0.47%HV
[07/03 16:08:12   2763s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/03 16:08:12   2763s] (I)      
[07/03 16:08:12   2763s] (I)      ============  Phase 1c Route ============
[07/03 16:08:12   2763s] (I)      Level2 Grid: 99 x 103
[07/03 16:08:12   2763s] (I)      Usage: 306689 = (156465 H, 150224 V) = (6.40% H, 8.18% V) = (5.914e+05um H, 5.678e+05um V)
[07/03 16:08:12   2763s] (I)      
[07/03 16:08:12   2763s] (I)      ============  Phase 1d Route ============
[07/03 16:08:12   2763s] (I)      Usage: 306698 = (156474 H, 150224 V) = (6.40% H, 8.18% V) = (5.915e+05um H, 5.678e+05um V)
[07/03 16:08:12   2763s] (I)      
[07/03 16:08:12   2763s] (I)      ============  Phase 1e Route ============
[07/03 16:08:13   2763s] (I)      Usage: 306698 = (156474 H, 150224 V) = (6.40% H, 8.18% V) = (5.915e+05um H, 5.678e+05um V)
[07/03 16:08:13   2763s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 1.159318e+06um
[07/03 16:08:13   2763s] (I)      
[07/03 16:08:13   2763s] (I)      ============  Phase 1l Route ============
[07/03 16:08:13   2764s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/03 16:08:13   2764s] (I)      Layer  2:    1311919    167758         3      839655     1418265    (37.19%) 
[07/03 16:08:13   2764s] (I)      Layer  3:     865152    136958       157     1019427      956419    (51.59%) 
[07/03 16:08:13   2764s] (I)      Layer  4:    1003995     42373         1     1151892     1106028    (51.02%) 
[07/03 16:08:13   2764s] (I)      Layer  5:     864534     23820        97     1019789      956056    (51.61%) 
[07/03 16:08:13   2764s] (I)      Layer  6:     137303        22        14      176887      112237    (61.18%) 
[07/03 16:08:13   2764s] (I)      Layer  7:     116908        12         0      124626      112476    (52.56%) 
[07/03 16:08:13   2764s] (I)      Total:       4299811    370943       272     4332272     4661479    (48.17%) 
[07/03 16:08:13   2764s] (I)      
[07/03 16:08:13   2764s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/03 16:08:13   2764s] [NR-eGR]                        OverCon           OverCon            
[07/03 16:08:13   2764s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[07/03 16:08:13   2764s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[07/03 16:08:13   2764s] [NR-eGR] ---------------------------------------------------------------
[07/03 16:08:13   2764s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:08:13   2764s] [NR-eGR]  Metal2 ( 2)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:08:13   2764s] [NR-eGR]  Metal3 ( 3)        17( 0.01%)        46( 0.04%)   ( 0.05%) 
[07/03 16:08:13   2764s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:08:13   2764s] [NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)   ( 0.04%) 
[07/03 16:08:13   2764s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         4( 0.00%)   ( 0.00%) 
[07/03 16:08:13   2764s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/03 16:08:13   2764s] [NR-eGR] ---------------------------------------------------------------
[07/03 16:08:13   2764s] [NR-eGR]        Total        71( 0.01%)        50( 0.01%)   ( 0.02%) 
[07/03 16:08:13   2764s] [NR-eGR] 
[07/03 16:08:13   2764s] (I)      Finished Global Routing ( CPU: 1.37 sec, Real: 1.08 sec, Curr Mem: 4.30 MB )
[07/03 16:08:13   2764s] (I)      Updating congestion map
[07/03 16:08:13   2764s] (I)      total 2D Cap : 4310595 = (2459932 H, 1850663 V)
[07/03 16:08:13   2764s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/03 16:08:13   2764s] (I)      Running track assignment and export wires
[07/03 16:08:13   2764s] (I)      Delete wires for 34139 nets 
[07/03 16:08:13   2764s] (I)      ============= Track Assignment ============
[07/03 16:08:13   2764s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.29 MB )
[07/03 16:08:13   2764s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/03 16:08:13   2764s] (I)      Run Multi-thread track assignment
[07/03 16:08:13   2764s] (I)      Finished Track Assignment (2T) ( CPU: 0.64 sec, Real: 0.34 sec, Curr Mem: 4.30 MB )
[07/03 16:08:13   2764s] (I)      Started Export ( Curr Mem: 4.30 MB )
[07/03 16:08:13   2765s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/03 16:08:13   2765s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/03 16:08:13   2765s] [NR-eGR] --------------------------------------------------------------------------
[07/03 16:08:14   2765s] [NR-eGR]                    Length (um)    Vias 
[07/03 16:08:14   2765s] [NR-eGR] ---------------------------------------
[07/03 16:08:14   2765s] [NR-eGR]  Metal1     (1V)             0  110068 
[07/03 16:08:14   2765s] [NR-eGR]  Metal2     (2H)        480769  166970 
[07/03 16:08:14   2765s] [NR-eGR]  Metal3     (3V)        524485    8099 
[07/03 16:08:14   2765s] [NR-eGR]  Metal4     (4H)        153342    3153 
[07/03 16:08:14   2765s] [NR-eGR]  Metal5     (5V)         87804      20 
[07/03 16:08:14   2765s] [NR-eGR]  TopMetal1  (6H)            12       4 
[07/03 16:08:14   2765s] [NR-eGR]  TopMetal2  (7V)            50       0 
[07/03 16:08:14   2765s] [NR-eGR] ---------------------------------------
[07/03 16:08:14   2765s] [NR-eGR]             Total      1246463  288314 
[07/03 16:08:14   2765s] [NR-eGR] --------------------------------------------------------------------------
[07/03 16:08:14   2765s] [NR-eGR] Total half perimeter of net bounding box: 892371um
[07/03 16:08:14   2765s] [NR-eGR] Total length: 1246463um, number of vias: 288314
[07/03 16:08:14   2765s] [NR-eGR] --------------------------------------------------------------------------
[07/03 16:08:14   2765s] (I)      == Layer wire length by net rule ==
[07/03 16:08:14   2765s] (I)                           Default 
[07/03 16:08:14   2765s] (I)      -----------------------------
[07/03 16:08:14   2765s] (I)       Metal1     (1V)         0um 
[07/03 16:08:14   2765s] (I)       Metal2     (2H)    480769um 
[07/03 16:08:14   2765s] (I)       Metal3     (3V)    524485um 
[07/03 16:08:14   2765s] (I)       Metal4     (4H)    153342um 
[07/03 16:08:14   2765s] (I)       Metal5     (5V)     87804um 
[07/03 16:08:14   2765s] (I)       TopMetal1  (6H)        12um 
[07/03 16:08:14   2765s] (I)       TopMetal2  (7V)        50um 
[07/03 16:08:14   2765s] (I)      -----------------------------
[07/03 16:08:14   2765s] (I)                  Total  1246463um 
[07/03 16:08:14   2765s] (I)      == Layer via count by net rule ==
[07/03 16:08:14   2765s] (I)                         Default 
[07/03 16:08:14   2765s] (I)      ---------------------------
[07/03 16:08:14   2765s] (I)       Metal1     (1V)    110068 
[07/03 16:08:14   2765s] (I)       Metal2     (2H)    166970 
[07/03 16:08:14   2765s] (I)       Metal3     (3V)      8099 
[07/03 16:08:14   2765s] (I)       Metal4     (4H)      3153 
[07/03 16:08:14   2765s] (I)       Metal5     (5V)        20 
[07/03 16:08:14   2765s] (I)       TopMetal1  (6H)         4 
[07/03 16:08:14   2765s] (I)       TopMetal2  (7V)         0 
[07/03 16:08:14   2765s] (I)      ---------------------------
[07/03 16:08:14   2765s] (I)                  Total   288314 
[07/03 16:08:14   2765s] (I)      Finished Export ( CPU: 0.86 sec, Real: 0.72 sec, Curr Mem: 4.25 MB )
[07/03 16:08:14   2765s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[07/03 16:08:14   2765s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 16:08:14   2765s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.58 sec, Real: 2.86 sec, Curr Mem: 4.25 MB )
[07/03 16:08:14   2765s] [NR-eGR] Finished Early Global Route ( CPU: 3.61 sec, Real: 2.89 sec, Curr Mem: 4.19 MB )
[07/03 16:08:14   2765s] (I)      ========================================== Runtime Summary ===========================================
[07/03 16:08:14   2765s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/03 16:08:14   2765s] (I)      ------------------------------------------------------------------------------------------------------
[07/03 16:08:14   2765s] (I)       Early Global Route                             100.00%  2302.56 sec  2305.45 sec  2.89 sec  3.61 sec 
[07/03 16:08:14   2765s] (I)       +-Early Global Route kernel                     99.11%  2302.57 sec  2305.44 sec  2.86 sec  3.58 sec 
[07/03 16:08:14   2765s] (I)       | +-Import and model                            19.55%  2302.57 sec  2303.14 sec  0.56 sec  0.56 sec 
[07/03 16:08:14   2765s] (I)       | | +-Create place DB                            8.54%  2302.57 sec  2302.82 sec  0.25 sec  0.24 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Import place data                        8.54%  2302.57 sec  2302.82 sec  0.25 sec  0.24 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Read instances and placement           2.40%  2302.57 sec  2302.64 sec  0.07 sec  0.07 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Read nets                              6.06%  2302.64 sec  2302.82 sec  0.18 sec  0.17 sec 
[07/03 16:08:14   2765s] (I)       | | +-Create route DB                           10.02%  2302.82 sec  2303.11 sec  0.29 sec  0.29 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Import route data (2T)                  10.00%  2302.82 sec  2303.11 sec  0.29 sec  0.29 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.10%  2302.87 sec  2302.90 sec  0.03 sec  0.03 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Read routing blockages               0.00%  2302.87 sec  2302.87 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Read bump blockages                  0.00%  2302.87 sec  2302.87 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Read instance blockages              0.77%  2302.87 sec  2302.89 sec  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Read PG blockages                    0.26%  2302.89 sec  2302.90 sec  0.01 sec  0.01 sec 
[07/03 16:08:14   2765s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  2302.89 sec  2302.89 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Read clock blockages                 0.00%  2302.90 sec  2302.90 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Read other blockages                 0.00%  2302.90 sec  2302.90 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Read halo blockages                  0.02%  2302.90 sec  2302.90 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Read boundary cut boxes              0.00%  2302.90 sec  2302.90 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Read blackboxes                        0.00%  2302.90 sec  2302.90 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Read prerouted                         0.31%  2302.90 sec  2302.91 sec  0.01 sec  0.01 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Read nets                              0.92%  2302.91 sec  2302.93 sec  0.03 sec  0.03 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Set up via pillars                     0.82%  2302.95 sec  2302.98 sec  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Initialize 3D grid graph               0.26%  2302.98 sec  2302.99 sec  0.01 sec  0.01 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Model blockage capacity                3.41%  2302.99 sec  2303.09 sec  0.10 sec  0.10 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Initialize 3D capacity               3.12%  2302.99 sec  2303.08 sec  0.09 sec  0.09 sec 
[07/03 16:08:14   2765s] (I)       | | +-Read aux data                              0.00%  2303.11 sec  2303.11 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | | +-Others data preparation                    0.00%  2303.11 sec  2303.11 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | | +-Create route kernel                        0.61%  2303.11 sec  2303.13 sec  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)       | +-Global Routing                              37.47%  2303.14 sec  2304.22 sec  1.08 sec  1.37 sec 
[07/03 16:08:14   2765s] (I)       | | +-Initialization                             1.22%  2303.14 sec  2303.18 sec  0.04 sec  0.03 sec 
[07/03 16:08:14   2765s] (I)       | | +-Net group 1                               34.49%  2303.18 sec  2304.18 sec  1.00 sec  1.29 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Generate topology (2T)                   1.65%  2303.18 sec  2303.23 sec  0.05 sec  0.08 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Phase 1a                                 6.76%  2303.37 sec  2303.56 sec  0.20 sec  0.24 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Pattern routing (2T)                   3.98%  2303.37 sec  2303.48 sec  0.11 sec  0.16 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.42%  2303.48 sec  2303.52 sec  0.04 sec  0.04 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Add via demand to 2D                   1.26%  2303.52 sec  2303.56 sec  0.04 sec  0.04 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Phase 1b                                 4.00%  2303.56 sec  2303.68 sec  0.12 sec  0.13 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Monotonic routing (2T)                 2.10%  2303.56 sec  2303.62 sec  0.06 sec  0.08 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Phase 1c                                 1.89%  2303.68 sec  2303.73 sec  0.05 sec  0.05 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Two level Routing                      1.88%  2303.68 sec  2303.73 sec  0.05 sec  0.05 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Two Level Routing (Regular)          1.46%  2303.68 sec  2303.72 sec  0.04 sec  0.04 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Two Level Routing (Strong)           0.29%  2303.72 sec  2303.73 sec  0.01 sec  0.01 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Phase 1d                                 5.54%  2303.73 sec  2303.89 sec  0.16 sec  0.23 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Detoured routing (2T)                  5.53%  2303.73 sec  2303.89 sec  0.16 sec  0.23 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Phase 1e                                 0.82%  2303.89 sec  2303.92 sec  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Route legalization                     0.75%  2303.89 sec  2303.91 sec  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)       | | | | | +-Legalize Blockage Violations         0.75%  2303.89 sec  2303.91 sec  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Phase 1l                                 8.99%  2303.92 sec  2304.18 sec  0.26 sec  0.39 sec 
[07/03 16:08:14   2765s] (I)       | | | | +-Layer assignment (2T)                  8.19%  2303.94 sec  2304.18 sec  0.24 sec  0.37 sec 
[07/03 16:08:14   2765s] (I)       | +-Export cong map                              4.53%  2304.22 sec  2304.36 sec  0.13 sec  0.13 sec 
[07/03 16:08:14   2765s] (I)       | | +-Export 2D cong map                         1.27%  2304.32 sec  2304.36 sec  0.04 sec  0.04 sec 
[07/03 16:08:14   2765s] (I)       | +-Extract Global 3D Wires                      0.53%  2304.36 sec  2304.38 sec  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)       | +-Track Assignment (2T)                       11.77%  2304.38 sec  2304.72 sec  0.34 sec  0.64 sec 
[07/03 16:08:14   2765s] (I)       | | +-Initialization                             0.23%  2304.38 sec  2304.38 sec  0.01 sec  0.01 sec 
[07/03 16:08:14   2765s] (I)       | | +-Track Assignment Kernel                   11.20%  2304.38 sec  2304.71 sec  0.32 sec  0.62 sec 
[07/03 16:08:14   2765s] (I)       | | +-Free Memory                                0.02%  2304.72 sec  2304.72 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)       | +-Export                                      24.88%  2304.72 sec  2305.44 sec  0.72 sec  0.86 sec 
[07/03 16:08:14   2765s] (I)       | | +-Export DB wires                            5.84%  2304.72 sec  2304.89 sec  0.17 sec  0.27 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Export all nets (2T)                     4.25%  2304.73 sec  2304.85 sec  0.12 sec  0.20 sec 
[07/03 16:08:14   2765s] (I)       | | | +-Set wire vias (2T)                       1.13%  2304.85 sec  2304.88 sec  0.03 sec  0.06 sec 
[07/03 16:08:14   2765s] (I)       | | +-Report wirelength                          5.67%  2304.89 sec  2305.05 sec  0.16 sec  0.16 sec 
[07/03 16:08:14   2765s] (I)       | | +-Update net boxes                           1.81%  2305.05 sec  2305.10 sec  0.05 sec  0.09 sec 
[07/03 16:08:14   2765s] (I)       | | +-Update timing                             11.41%  2305.10 sec  2305.43 sec  0.33 sec  0.33 sec 
[07/03 16:08:14   2765s] (I)       | +-Postprocess design                           0.05%  2305.44 sec  2305.44 sec  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)      ======================= Summary by functions ========================
[07/03 16:08:14   2765s] (I)       Lv  Step                                      %      Real       CPU 
[07/03 16:08:14   2765s] (I)      ---------------------------------------------------------------------
[07/03 16:08:14   2765s] (I)        0  Early Global Route                  100.00%  2.89 sec  3.61 sec 
[07/03 16:08:14   2765s] (I)        1  Early Global Route kernel            99.11%  2.86 sec  3.58 sec 
[07/03 16:08:14   2765s] (I)        2  Global Routing                       37.47%  1.08 sec  1.37 sec 
[07/03 16:08:14   2765s] (I)        2  Export                               24.88%  0.72 sec  0.86 sec 
[07/03 16:08:14   2765s] (I)        2  Import and model                     19.55%  0.56 sec  0.56 sec 
[07/03 16:08:14   2765s] (I)        2  Track Assignment (2T)                11.77%  0.34 sec  0.64 sec 
[07/03 16:08:14   2765s] (I)        2  Export cong map                       4.53%  0.13 sec  0.13 sec 
[07/03 16:08:14   2765s] (I)        2  Extract Global 3D Wires               0.53%  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)        2  Postprocess design                    0.05%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        3  Net group 1                          34.49%  1.00 sec  1.29 sec 
[07/03 16:08:14   2765s] (I)        3  Update timing                        11.41%  0.33 sec  0.33 sec 
[07/03 16:08:14   2765s] (I)        3  Track Assignment Kernel              11.20%  0.32 sec  0.62 sec 
[07/03 16:08:14   2765s] (I)        3  Create route DB                      10.02%  0.29 sec  0.29 sec 
[07/03 16:08:14   2765s] (I)        3  Create place DB                       8.54%  0.25 sec  0.24 sec 
[07/03 16:08:14   2765s] (I)        3  Export DB wires                       5.84%  0.17 sec  0.27 sec 
[07/03 16:08:14   2765s] (I)        3  Report wirelength                     5.67%  0.16 sec  0.16 sec 
[07/03 16:08:14   2765s] (I)        3  Update net boxes                      1.81%  0.05 sec  0.09 sec 
[07/03 16:08:14   2765s] (I)        3  Initialization                        1.45%  0.04 sec  0.04 sec 
[07/03 16:08:14   2765s] (I)        3  Export 2D cong map                    1.27%  0.04 sec  0.04 sec 
[07/03 16:08:14   2765s] (I)        3  Create route kernel                   0.61%  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)        3  Free Memory                           0.02%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        4  Import route data (2T)               10.00%  0.29 sec  0.29 sec 
[07/03 16:08:14   2765s] (I)        4  Phase 1l                              8.99%  0.26 sec  0.39 sec 
[07/03 16:08:14   2765s] (I)        4  Import place data                     8.54%  0.25 sec  0.24 sec 
[07/03 16:08:14   2765s] (I)        4  Phase 1a                              6.76%  0.20 sec  0.24 sec 
[07/03 16:08:14   2765s] (I)        4  Phase 1d                              5.54%  0.16 sec  0.23 sec 
[07/03 16:08:14   2765s] (I)        4  Export all nets (2T)                  4.25%  0.12 sec  0.20 sec 
[07/03 16:08:14   2765s] (I)        4  Phase 1b                              4.00%  0.12 sec  0.13 sec 
[07/03 16:08:14   2765s] (I)        4  Phase 1c                              1.89%  0.05 sec  0.05 sec 
[07/03 16:08:14   2765s] (I)        4  Generate topology (2T)                1.65%  0.05 sec  0.08 sec 
[07/03 16:08:14   2765s] (I)        4  Set wire vias (2T)                    1.13%  0.03 sec  0.06 sec 
[07/03 16:08:14   2765s] (I)        4  Phase 1e                              0.82%  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)        5  Layer assignment (2T)                 8.19%  0.24 sec  0.37 sec 
[07/03 16:08:14   2765s] (I)        5  Read nets                             6.98%  0.20 sec  0.20 sec 
[07/03 16:08:14   2765s] (I)        5  Detoured routing (2T)                 5.53%  0.16 sec  0.23 sec 
[07/03 16:08:14   2765s] (I)        5  Pattern routing (2T)                  3.98%  0.11 sec  0.16 sec 
[07/03 16:08:14   2765s] (I)        5  Model blockage capacity               3.41%  0.10 sec  0.10 sec 
[07/03 16:08:14   2765s] (I)        5  Read instances and placement          2.40%  0.07 sec  0.07 sec 
[07/03 16:08:14   2765s] (I)        5  Monotonic routing (2T)                2.10%  0.06 sec  0.08 sec 
[07/03 16:08:14   2765s] (I)        5  Two level Routing                     1.88%  0.05 sec  0.05 sec 
[07/03 16:08:14   2765s] (I)        5  Pattern Routing Avoiding Blockages    1.42%  0.04 sec  0.04 sec 
[07/03 16:08:14   2765s] (I)        5  Add via demand to 2D                  1.26%  0.04 sec  0.04 sec 
[07/03 16:08:14   2765s] (I)        5  Read blockages ( Layer 2-7 )          1.10%  0.03 sec  0.03 sec 
[07/03 16:08:14   2765s] (I)        5  Set up via pillars                    0.82%  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)        5  Route legalization                    0.75%  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)        5  Read prerouted                        0.31%  0.01 sec  0.01 sec 
[07/03 16:08:14   2765s] (I)        5  Initialize 3D grid graph              0.26%  0.01 sec  0.01 sec 
[07/03 16:08:14   2765s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        6  Initialize 3D capacity                3.12%  0.09 sec  0.09 sec 
[07/03 16:08:14   2765s] (I)        6  Two Level Routing (Regular)           1.46%  0.04 sec  0.04 sec 
[07/03 16:08:14   2765s] (I)        6  Read instance blockages               0.77%  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)        6  Legalize Blockage Violations          0.75%  0.02 sec  0.02 sec 
[07/03 16:08:14   2765s] (I)        6  Two Level Routing (Strong)            0.29%  0.01 sec  0.01 sec 
[07/03 16:08:14   2765s] (I)        6  Read PG blockages                     0.26%  0.01 sec  0.01 sec 
[07/03 16:08:14   2765s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] (I)        7  Allocate memory for PG via list       0.09%  0.00 sec  0.00 sec 
[07/03 16:08:14   2765s] Running post-eGR process
[07/03 16:08:14   2765s] Extraction called for design 'fpga_top' of instances=34155 and nets=59343 using extraction engine 'preRoute' .
[07/03 16:08:14   2765s] PreRoute RC Extraction called for design fpga_top.
[07/03 16:08:14   2765s] RC Extraction called in multi-corner(2) mode.
[07/03 16:08:14   2765s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 16:08:14   2765s] Type 'man IMPEXT-6197' for more detail.
[07/03 16:08:14   2765s] RCMode: PreRoute
[07/03 16:08:14   2765s]       RC Corner Indexes            0       1   
[07/03 16:08:14   2765s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 16:08:14   2765s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 16:08:14   2765s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 16:08:14   2765s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 16:08:14   2765s] Shrink Factor                : 1.00000
[07/03 16:08:14   2765s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 16:08:14   2765s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 16:08:14   2765s] Updating RC Grid density data for preRoute extraction ...
[07/03 16:08:14   2765s] eee: pegSigSF=1.070000
[07/03 16:08:14   2765s] Initializing multi-corner resistance tables ...
[07/03 16:08:14   2765s] eee: Grid unit RC data computation started
[07/03 16:08:14   2765s] eee: Grid unit RC data computation completed
[07/03 16:08:14   2765s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 16:08:14   2765s] eee: l=2 avDens=0.142285 usedTrk=12938.649201 availTrk=90935.030771 sigTrk=12938.649201
[07/03 16:08:14   2765s] eee: l=3 avDens=0.132211 usedTrk=15939.658799 availTrk=120562.171082 sigTrk=15939.658799
[07/03 16:08:14   2765s] eee: l=4 avDens=0.046688 usedTrk=6078.292810 availTrk=130190.205444 sigTrk=6078.292810
[07/03 16:08:14   2765s] eee: l=5 avDens=0.044647 usedTrk=4388.716458 availTrk=98297.468940 sigTrk=4388.716458
[07/03 16:08:14   2765s] eee: l=6 avDens=0.195905 usedTrk=2195.177197 availTrk=11205.323290 sigTrk=2195.177197
[07/03 16:08:14   2765s] eee: l=7 avDens=0.132645 usedTrk=2071.286682 availTrk=15615.276942 sigTrk=2071.286682
[07/03 16:08:14   2765s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:08:14   2766s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 16:08:14   2766s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.303776 uaWl=1.000000 uaWlH=0.197300 aWlH=0.000000 lMod=0 pMax=0.831800 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 16:08:14   2766s] eee: NetCapCache creation started. (Current Mem: 4652.352M) 
[07/03 16:08:14   2766s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4652.352M) 
[07/03 16:08:14   2766s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 16:08:14   2766s] eee: Metal Layers Info:
[07/03 16:08:14   2766s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:08:14   2766s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 16:08:14   2766s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:08:14   2766s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 16:08:14   2766s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 16:08:14   2766s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 16:08:14   2766s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 16:08:14   2766s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 16:08:14   2766s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 16:08:14   2766s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 16:08:14   2766s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:08:14   2766s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 16:08:14   2766s] eee: +-----------------------NDR Info-----------------------+
[07/03 16:08:14   2766s] eee: NDR Count = 0, Fake NDR = 0
[07/03 16:08:15   2766s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 4652.352M)
[07/03 16:08:16   2767s] Compute RC Scale Done ...
[07/03 16:08:16   2767s] OPERPROF: Starting HotSpotCal at level 1, MEM:4652.4M, EPOCH TIME: 1751573296.156659
[07/03 16:08:16   2767s] [hotspot] +------------+---------------+---------------+
[07/03 16:08:16   2767s] [hotspot] |            |   max hotspot | total hotspot |
[07/03 16:08:16   2767s] [hotspot] +------------+---------------+---------------+
[07/03 16:08:16   2767s] [hotspot] | normalized |          0.00 |          0.00 |
[07/03 16:08:16   2767s] [hotspot] +------------+---------------+---------------+
[07/03 16:08:16   2767s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/03 16:08:16   2767s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/03 16:08:16   2767s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.018, REAL:0.017, MEM:4652.4M, EPOCH TIME: 1751573296.173394
[07/03 16:08:16   2767s] Begin: Collecting metrics
[07/03 16:08:16   2767s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.113 |           |       -6 |       59.14 |            |              | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.114 |           |       -6 |       59.14 |            |              | 0:00:15  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.110 |         0 |       -5 |       59.14 |            |              | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 |            |              | 0:00:13  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 |            |              | 0:00:04  |        4682 |      |     |
| area_reclaiming_2       |     0.000 |   -0.111 |         0 |       -5 |       59.13 |            |              | 0:00:11  |        4682 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:48  |        4666 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4652 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:08:16   2767s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1579.4M, current mem=1516.1M)

[07/03 16:08:16   2767s] End: Collecting metrics
[07/03 16:08:16   2767s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 2 -resetVeryShortNets -rescheduleForAdherence  
[07/03 16:08:16   2767s] Begin: GigaOpt Route Type Constraints Refinement
[07/03 16:08:16   2767s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:46:11.6/0:50:05.2 (0.9), mem = 4652.4M
[07/03 16:08:16   2767s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.32
[07/03 16:08:16   2767s] ### Creating RouteCongInterface, started
[07/03 16:08:16   2767s] 
[07/03 16:08:16   2767s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/03 16:08:16   2767s] 
[07/03 16:08:16   2767s] #optDebug: {0, 1.000}
[07/03 16:08:16   2767s] ### Creating RouteCongInterface, finished
[07/03 16:08:16   2767s] Updated routing constraints on 0 nets.
[07/03 16:08:16   2767s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.32
[07/03 16:08:16   2767s] Bottom Preferred Layer:
[07/03 16:08:16   2767s] +---------------+------------+----------+
[07/03 16:08:16   2767s] |     Layer     |    CLK     |   Rule   |
[07/03 16:08:16   2767s] +---------------+------------+----------+
[07/03 16:08:16   2767s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:08:16   2767s] +---------------+------------+----------+
[07/03 16:08:16   2767s] Via Pillar Rule:
[07/03 16:08:16   2767s]     None
[07/03 16:08:16   2767s] Finished writing unified metrics of routing constraints.
[07/03 16:08:16   2767s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.2 (1.1), totSession cpu/real = 0:46:11.9/0:50:05.5 (0.9), mem = 4652.4M
[07/03 16:08:16   2767s] 
[07/03 16:08:16   2767s] =============================================================================================
[07/03 16:08:16   2767s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        23.14-s088_1
[07/03 16:08:16   2767s] =============================================================================================
[07/03 16:08:16   2767s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:08:16   2767s] ---------------------------------------------------------------------------------------------
[07/03 16:08:16   2767s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  88.5 % )     0:00:00.2 /  0:00:00.2    1.1
[07/03 16:08:16   2767s] [ MISC                   ]          0:00:00.0  (  11.5 % )     0:00:00.0 /  0:00:00.0    1.8
[07/03 16:08:16   2767s] ---------------------------------------------------------------------------------------------
[07/03 16:08:16   2767s]  CongRefineRouteType #2 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.3    1.1
[07/03 16:08:16   2767s] ---------------------------------------------------------------------------------------------
[07/03 16:08:16   2767s] End: GigaOpt Route Type Constraints Refinement
[07/03 16:08:16   2767s] Begin: Collecting metrics
[07/03 16:08:16   2768s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.113 |           |       -6 |       59.14 |            |              | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.114 |           |       -6 |       59.14 |            |              | 0:00:15  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.110 |         0 |       -5 |       59.14 |            |              | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 |            |              | 0:00:13  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 |            |              | 0:00:04  |        4682 |      |     |
| area_reclaiming_2       |     0.000 |   -0.111 |         0 |       -5 |       59.13 |            |              | 0:00:11  |        4682 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:48  |        4666 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4652 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4652 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:08:16   2768s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1516.1M, current mem=1516.1M)

[07/03 16:08:16   2768s] End: Collecting metrics
[07/03 16:08:16   2768s] skip EGR on cluster skew clock nets.
[07/03 16:08:16   2768s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[07/03 16:08:16   2768s]                                            # bool, default=false, private
[07/03 16:08:16   2768s] Starting delay calculation for Setup views
[07/03 16:08:17   2768s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 16:08:17   2768s] #################################################################################
[07/03 16:08:17   2768s] # Design Stage: PreRoute
[07/03 16:08:17   2768s] # Design Name: fpga_top
[07/03 16:08:17   2768s] # Design Mode: 130nm
[07/03 16:08:17   2768s] # Analysis Mode: MMMC Non-OCV 
[07/03 16:08:17   2768s] # Parasitics Mode: No SPEF/RCDB 
[07/03 16:08:17   2768s] # Signoff Settings: SI Off 
[07/03 16:08:17   2768s] #################################################################################
[07/03 16:08:19   2772s] Calculate delays in BcWc mode...
[07/03 16:08:19   2772s] Topological Sorting (REAL = 0:00:00.0, MEM = 4650.4M, InitMEM = 4650.4M)
[07/03 16:08:19   2772s] Start delay calculation (fullDC) (2 T). (MEM=1564.44)
[07/03 16:08:19   2772s] End AAE Lib Interpolated Model. (MEM=1573.773438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 16:08:27   2788s] Total number of fetched objects 40460
[07/03 16:08:28   2788s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[07/03 16:08:28   2788s] End delay calculation. (MEM=1605.69 CPU=0:00:14.5 REAL=0:00:08.0)
[07/03 16:08:28   2788s] End delay calculation (fullDC). (MEM=1605.69 CPU=0:00:16.2 REAL=0:00:09.0)
[07/03 16:08:28   2788s] *** CDM Built up (cpu=0:00:20.4  real=0:00:11.0  mem= 4629.9M) ***
[07/03 16:08:30   2792s] *** Done Building Timing Graph (cpu=0:00:24.4 real=0:00:14.0 totSessionCpu=0:46:37 mem=4637.9M)
[07/03 16:08:30   2792s] Begin: GigaOpt postEco DRV Optimization
[07/03 16:08:30   2792s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[07/03 16:08:30   2792s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:46:37.0/0:50:19.6 (0.9), mem = 4637.9M
[07/03 16:08:30   2793s] Info: 71 io nets excluded
[07/03 16:08:30   2793s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:08:30   2793s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:08:30   2793s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.33
[07/03 16:08:31   2793s] 
[07/03 16:08:31   2793s] Active Setup views: WORST_CASE 
[07/03 16:08:31   2793s] Cell fpga_top LLGs are deleted
[07/03 16:08:31   2793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:31   2793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:31   2793s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4637.9M, EPOCH TIME: 1751573311.060739
[07/03 16:08:31   2793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:31   2793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:31   2793s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4637.9M, EPOCH TIME: 1751573311.063572
[07/03 16:08:31   2793s] Max number of tech site patterns supported in site array is 256.
[07/03 16:08:31   2793s] Core basic site is CoreSite
[07/03 16:08:31   2793s] After signature check, allow fast init is true, keep pre-filter is true.
[07/03 16:08:31   2793s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/03 16:08:31   2793s] Fast DP-INIT is on for default
[07/03 16:08:31   2793s] Atter site array init, number of instance map data is 0.
[07/03 16:08:31   2793s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.042, REAL:0.037, MEM:4645.9M, EPOCH TIME: 1751573311.101014
[07/03 16:08:31   2793s] 
[07/03 16:08:31   2793s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:08:31   2793s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:08:31   2793s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.063, REAL:0.059, MEM:4645.9M, EPOCH TIME: 1751573311.119621
[07/03 16:08:31   2793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:31   2793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:31   2793s] [oiPhyDebug] optDemand 1998688147200.00, spDemand 645088147200.00.
[07/03 16:08:31   2793s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 16:08:31   2793s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/03 16:08:31   2793s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:46:37 mem=4645.9M
[07/03 16:08:31   2793s] OPERPROF: Starting DPlace-Init at level 1, MEM:4645.9M, EPOCH TIME: 1751573311.147009
[07/03 16:08:31   2793s] Processing tracks to init pin-track alignment.
[07/03 16:08:31   2793s] z: 1, totalTracks: 1
[07/03 16:08:31   2793s] z: 3, totalTracks: 1
[07/03 16:08:31   2793s] z: 5, totalTracks: 1
[07/03 16:08:31   2793s] z: 7, totalTracks: 1
[07/03 16:08:31   2793s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:08:31   2793s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4645.9M, EPOCH TIME: 1751573311.185662
[07/03 16:08:31   2793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:31   2793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:31   2793s] 
[07/03 16:08:31   2793s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:08:31   2793s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:08:31   2793s] 
[07/03 16:08:31   2793s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:08:31   2793s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.044, REAL:0.044, MEM:4645.9M, EPOCH TIME: 1751573311.229773
[07/03 16:08:31   2793s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4645.9M, EPOCH TIME: 1751573311.229927
[07/03 16:08:31   2793s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4645.9M, EPOCH TIME: 1751573311.230232
[07/03 16:08:31   2793s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4645.9MB).
[07/03 16:08:31   2793s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.094, MEM:4645.9M, EPOCH TIME: 1751573311.241087
[07/03 16:08:31   2793s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:08:31   2793s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 16:08:31   2793s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:46:38 mem=4645.9M
[07/03 16:08:31   2793s] ### Creating RouteCongInterface, started
[07/03 16:08:31   2794s] 
[07/03 16:08:31   2794s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/03 16:08:31   2794s] 
[07/03 16:08:31   2794s] #optDebug: {0, 1.000}
[07/03 16:08:31   2794s] ### Creating RouteCongInterface, finished
[07/03 16:08:31   2794s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:08:31   2794s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:08:31   2794s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:08:31   2794s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:08:31   2794s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:08:31   2794s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:08:31   2794s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:08:31   2794s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:08:32   2794s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:08:32   2794s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:08:32   2794s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:08:32   2794s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:08:32   2794s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:08:32   2794s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:08:32   2794s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:08:32   2794s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/03 16:08:32   2794s] AoF 5883.6330um
[07/03 16:08:32   2795s] [GPS-DRV] Optimizer inputs ============================= 
[07/03 16:08:32   2795s] [GPS-DRV] drvFixingStage: Small Scale
[07/03 16:08:32   2795s] [GPS-DRV] costLowerBound: 0.1
[07/03 16:08:32   2795s] [GPS-DRV] setupTNSCost  : 1
[07/03 16:08:32   2795s] [GPS-DRV] maxIter       : 3
[07/03 16:08:32   2795s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[07/03 16:08:32   2795s] [GPS-DRV] Optimizer parameters ============================= 
[07/03 16:08:32   2795s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/03 16:08:32   2795s] [GPS-DRV] maxDensity (design): 0.95
[07/03 16:08:32   2795s] [GPS-DRV] maxLocalDensity: 0.98
[07/03 16:08:32   2795s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/03 16:08:32   2795s] [GPS-DRV] Dflt RT Characteristic Length 5282.51um AoF 5883.63um x 1
[07/03 16:08:32   2795s] [GPS-DRV] isCPECostingOn: false
[07/03 16:08:32   2795s] [GPS-DRV] All active and enabled setup views
[07/03 16:08:32   2795s] [GPS-DRV]     WORST_CASE
[07/03 16:08:32   2795s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/03 16:08:32   2795s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/03 16:08:32   2795s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/03 16:08:32   2795s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/03 16:08:32   2795s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/03 16:08:32   2795s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4677.9M, EPOCH TIME: 1751573312.316255
[07/03 16:08:32   2795s] Found 0 hard placement blockage before merging.
[07/03 16:08:32   2795s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4677.9M, EPOCH TIME: 1751573312.317105
[07/03 16:08:32   2795s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[07/03 16:08:32   2795s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/03 16:08:32   2795s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 16:08:32   2795s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/03 16:08:32   2795s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 16:08:32   2795s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/03 16:08:32   2795s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 16:08:32   2795s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 16:08:32   2795s] Dumping Information for Job ...
[07/03 16:08:32   2795s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 16:08:32   2795s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 16:08:32   2795s] |     0|     0|     0.00|     0|     0|     0.00|  1131|  1131|     0|     0|    -0.13|    -6.36|       0|       0|       0| 59.13%|          |         |
[07/03 16:08:33   2796s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/03 16:08:33   2796s] Dumping Information for Job ...
[07/03 16:08:33   2796s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/03 16:08:33   2796s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/03 16:08:33   2796s] |     0|     0|     0.00|     0|     0|     0.00|  1131|  1131|     0|     0|    -0.13|    -6.36|       0|       0|       0| 59.13%| 0:00:00.0|  4677.9M|
[07/03 16:08:33   2796s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/03 16:08:33   2796s] 
[07/03 16:08:33   2796s] ###############################################################################
[07/03 16:08:33   2796s] #
[07/03 16:08:33   2796s] #  Large fanout net report:  
[07/03 16:08:33   2796s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[07/03 16:08:33   2796s] #     - current density: 59.13
[07/03 16:08:33   2796s] #
[07/03 16:08:33   2796s] #  List of high fanout nets:
[07/03 16:08:33   2796s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/03 16:08:33   2796s] #                   - multi-driver net with 2 drivers
[07/03 16:08:33   2796s] #                   - Ignored for optimization
[07/03 16:08:33   2796s] #        Net(2):  set[0]: (fanouts = 80)
[07/03 16:08:33   2796s] #                   - multi-driver net with 2 drivers
[07/03 16:08:33   2796s] #                   - Ignored for optimization
[07/03 16:08:33   2796s] #        Net(3):  reset[0]: (fanouts = 80)
[07/03 16:08:33   2796s] #                   - multi-driver net with 2 drivers
[07/03 16:08:33   2796s] #                   - Ignored for optimization
[07/03 16:08:33   2796s] #
[07/03 16:08:33   2796s] ###############################################################################
[07/03 16:08:33   2796s] Bottom Preferred Layer:
[07/03 16:08:33   2796s] +---------------+------------+----------+
[07/03 16:08:33   2796s] |     Layer     |    CLK     |   Rule   |
[07/03 16:08:33   2796s] +---------------+------------+----------+
[07/03 16:08:33   2796s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:08:33   2796s] +---------------+------------+----------+
[07/03 16:08:33   2796s] Via Pillar Rule:
[07/03 16:08:33   2796s]     None
[07/03 16:08:33   2796s] Finished writing unified metrics of routing constraints.
[07/03 16:08:33   2796s] 
[07/03 16:08:33   2796s] 
[07/03 16:08:33   2796s] =======================================================================
[07/03 16:08:33   2796s]                 Reasons for remaining drv violations
[07/03 16:08:33   2796s] =======================================================================
[07/03 16:08:33   2796s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[07/03 16:08:33   2796s] 
[07/03 16:08:33   2796s] MultiBuffering failure reasons
[07/03 16:08:33   2796s] ------------------------------------------------
[07/03 16:08:33   2796s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/03 16:08:33   2796s] 
[07/03 16:08:33   2796s] SingleBuffering failure reasons
[07/03 16:08:33   2796s] ------------------------------------------------
[07/03 16:08:33   2796s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/03 16:08:33   2796s] 
[07/03 16:08:33   2796s] 
[07/03 16:08:33   2796s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=4677.9M) ***
[07/03 16:08:33   2796s] 
[07/03 16:08:33   2796s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:08:33   2796s] Total-nets :: 34205, Stn-nets :: 64, ratio :: 0.187107 %, Total-len 1.24646e+06, Stn-len 0
[07/03 16:08:33   2796s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 16:08:33   2796s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751573313.209178
[07/03 16:08:33   2796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:08:33   2796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:33   2796s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:33   2796s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:33   2796s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.126, REAL:0.077, MEM:4661.9M, EPOCH TIME: 1751573313.286111
[07/03 16:08:33   2796s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.33
[07/03 16:08:33   2796s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:03.3/0:00:02.5 (1.3), totSession cpu/real = 0:46:40.3/0:50:22.1 (0.9), mem = 4661.9M
[07/03 16:08:33   2796s] 
[07/03 16:08:33   2796s] =============================================================================================
[07/03 16:08:33   2796s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     23.14-s088_1
[07/03 16:08:33   2796s] =============================================================================================
[07/03 16:08:33   2796s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:08:33   2796s] ---------------------------------------------------------------------------------------------
[07/03 16:08:33   2796s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.9 % )     0:00:00.2 /  0:00:00.3    1.0
[07/03 16:08:33   2796s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:33   2796s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.6 % )     0:00:00.3 /  0:00:00.4    1.3
[07/03 16:08:33   2796s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 16:08:33   2796s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.1
[07/03 16:08:33   2796s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:33   2796s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.7    1.6
[07/03 16:08:33   2796s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:33   2796s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:33   2796s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:33   2796s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:33   2796s] [ DrvFindVioNets         ]      2   0:00:00.3  (  10.8 % )     0:00:00.3 /  0:00:00.5    1.9
[07/03 16:08:33   2796s] [ DrvComputeSummary      ]      2   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 16:08:33   2796s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/03 16:08:33   2796s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 16:08:33   2796s] [ MISC                   ]          0:00:01.2  (  48.6 % )     0:00:01.2 /  0:00:01.7    1.3
[07/03 16:08:33   2796s] ---------------------------------------------------------------------------------------------
[07/03 16:08:33   2796s]  DrvOpt #2 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:03.3    1.3
[07/03 16:08:33   2796s] ---------------------------------------------------------------------------------------------
[07/03 16:08:33   2796s] Begin: Collecting metrics
[07/03 16:08:33   2796s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.113 |           |       -6 |       59.14 |            |              | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.114 |           |       -6 |       59.14 |            |              | 0:00:15  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.110 |         0 |       -5 |       59.14 |            |              | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 |            |              | 0:00:13  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 |            |              | 0:00:04  |        4682 |      |     |
| area_reclaiming_2       |     0.000 |   -0.111 |         0 |       -5 |       59.13 |            |              | 0:00:11  |        4682 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:48  |        4666 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4652 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4652 |      |     |
| drv_eco_fixing          |     0.000 |   -0.127 |         0 |       -6 |       59.13 |            |              | 0:00:03  |        4662 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:08:33   2796s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1567.5M, current mem=1567.5M)

[07/03 16:08:33   2796s] End: Collecting metrics
[07/03 16:08:33   2796s] End: GigaOpt postEco DRV Optimization
[07/03 16:08:34   2797s] GigaOpt: WNS changes after postEco optimization: -0.110 -> -0.127 (bump = 0.017)
[07/03 16:08:34   2797s] GigaOpt: Skipping nonLegal postEco optimization
[07/03 16:08:34   2797s] Design TNS changes after trial route: -5.296 -> -6.361
[07/03 16:08:34   2797s] Begin: GigaOpt TNS non-legal recovery
[07/03 16:08:34   2797s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 2 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -postCTS
[07/03 16:08:34   2797s] Info: 71 io nets excluded
[07/03 16:08:34   2797s] Info: 2 nets with fixed/cover wires excluded.
[07/03 16:08:34   2797s] Info: 2 clock nets excluded from IPO operation.
[07/03 16:08:34   2797s] *** TnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:46:41.5/0:50:23.3 (0.9), mem = 4661.9M
[07/03 16:08:34   2797s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6317.34
[07/03 16:08:34   2797s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/03 16:08:34   2797s] 
[07/03 16:08:34   2797s] Active Setup views: WORST_CASE 
[07/03 16:08:34   2797s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573314.539899
[07/03 16:08:34   2797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:34   2797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:34   2797s] 
[07/03 16:08:34   2797s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:08:34   2797s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:08:34   2797s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.046, REAL:0.045, MEM:4661.9M, EPOCH TIME: 1751573314.584632
[07/03 16:08:34   2797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:34   2797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:34   2797s] [oiPhyDebug] optDemand 1998688147200.00, spDemand 645088147200.00.
[07/03 16:08:34   2797s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34155
[07/03 16:08:34   2797s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[07/03 16:08:34   2797s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:46:42 mem=4661.9M
[07/03 16:08:34   2797s] OPERPROF: Starting DPlace-Init at level 1, MEM:4661.9M, EPOCH TIME: 1751573314.611369
[07/03 16:08:34   2797s] Processing tracks to init pin-track alignment.
[07/03 16:08:34   2797s] z: 1, totalTracks: 1
[07/03 16:08:34   2797s] z: 3, totalTracks: 1
[07/03 16:08:34   2797s] z: 5, totalTracks: 1
[07/03 16:08:34   2797s] z: 7, totalTracks: 1
[07/03 16:08:34   2797s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/03 16:08:34   2797s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4661.9M, EPOCH TIME: 1751573314.649684
[07/03 16:08:34   2797s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:34   2797s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:34   2797s] 
[07/03 16:08:34   2797s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:08:34   2797s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:08:34   2797s] 
[07/03 16:08:34   2797s]  Skipping Bad Lib Cell Checking (CMU) !
[07/03 16:08:34   2797s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.044, REAL:0.043, MEM:4661.9M, EPOCH TIME: 1751573314.692609
[07/03 16:08:34   2797s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4661.9M, EPOCH TIME: 1751573314.692766
[07/03 16:08:34   2797s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4661.9M, EPOCH TIME: 1751573314.693087
[07/03 16:08:34   2797s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4661.9MB).
[07/03 16:08:34   2797s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.092, MEM:4661.9M, EPOCH TIME: 1751573314.703751
[07/03 16:08:34   2797s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/03 16:08:34   2798s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34155
[07/03 16:08:34   2798s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:46:42 mem=4661.9M
[07/03 16:08:34   2798s] ### Creating RouteCongInterface, started
[07/03 16:08:35   2798s] 
[07/03 16:08:35   2798s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.8500} {6, 0.024, 0.8500} {7, 0.024, 0.8500} 
[07/03 16:08:35   2798s] 
[07/03 16:08:35   2798s] #optDebug: {0, 1.000}
[07/03 16:08:35   2798s] ### Creating RouteCongInterface, finished
[07/03 16:08:35   2798s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:08:35   2798s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:08:35   2798s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:08:35   2798s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:08:35   2798s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:08:35   2798s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04457} }
[07/03 16:08:35   2798s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04457} }
[07/03 16:08:35   2798s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04457} }
[07/03 16:08:35   2798s] *info: 71 io nets excluded
[07/03 16:08:35   2798s] *info: 2 clock nets excluded
[07/03 16:08:35   2798s] *info: 70 multi-driver nets excluded.
[07/03 16:08:35   2798s] *info: 18991 no-driver nets excluded.
[07/03 16:08:35   2798s] *info: 2 nets with fixed/cover wires excluded.
[07/03 16:08:35   2798s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6317.10
[07/03 16:08:35   2798s] PathGroup :  reg2reg  TargetSlack : 0 
[07/03 16:08:35   2799s] ** GigaOpt Optimizer WNS Slack -0.127 TNS Slack -6.361 Density 59.13
[07/03 16:08:35   2799s] Optimizer TNS Opt
[07/03 16:08:35   2799s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.127|-6.361|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.127|-6.361|
+----------+------+------+

[07/03 16:08:35   2799s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4661.9M, EPOCH TIME: 1751573315.930739
[07/03 16:08:35   2799s] Found 0 hard placement blockage before merging.
[07/03 16:08:35   2799s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4661.9M, EPOCH TIME: 1751573315.931438
[07/03 16:08:36   2799s] Active Path Group: default 
[07/03 16:08:36   2799s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:08:36   2799s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/03 16:08:36   2799s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:08:36   2799s] |  -0.127|   -0.127|  -6.361|   -6.361|   59.13%|   0:00:00.0| 4661.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:08:36   2799s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:08:36   2799s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:08:36   2799s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:08:36   2799s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:08:37   2801s] |  -0.127|   -0.127|  -6.361|   -6.361|   59.13%|   0:00:01.0| 4661.9M|WORST_CASE|  default| grid_clb_2__2_/logical_tile_clb_mode_clb__0/logica |
[07/03 16:08:37   2801s] |        |         |        |         |         |            |        |          |         | l_tile_clb_mode_default__fle_0/logical_tile_clb_mo |
[07/03 16:08:37   2801s] |        |         |        |         |         |            |        |          |         | de_default__fle_mode_physical__fabric_0/logical_ti |
[07/03 16:08:37   2801s] |        |         |        |         |         |            |        |          |         | le_clb_mode_default__fle_mode_physical__fabric_mod |
[07/03 16:08:37   2801s] |        |         |        |         |         |            |        |          |         | e_default__ff_0/dffsrq_0_/q_reg_reg/SET_B          |
[07/03 16:08:37   2801s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/03 16:08:37   2801s] 
[07/03 16:08:37   2801s] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:01.0 mem=4661.9M) ***
[07/03 16:08:37   2801s] 
[07/03 16:08:37   2801s] *** Finished Optimize Step Cumulative (cpu=0:00:02.4 real=0:00:01.0 mem=4661.9M) ***
[07/03 16:08:37   2801s] Deleting 0 temporary hard placement blockage(s).
[07/03 16:08:37   2801s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.127|-6.361|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.127|-6.361|
+----------+------+------+

[07/03 16:08:37   2801s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.127|-6.361|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.127|-6.361|
+----------+------+------+

[07/03 16:08:37   2801s] Bottom Preferred Layer:
[07/03 16:08:37   2801s] +---------------+------------+----------+
[07/03 16:08:37   2801s] |     Layer     |    CLK     |   Rule   |
[07/03 16:08:37   2801s] +---------------+------------+----------+
[07/03 16:08:37   2801s] | Metal3 (z=3)  |          1 | default  |
[07/03 16:08:37   2801s] +---------------+------------+----------+
[07/03 16:08:37   2801s] Via Pillar Rule:
[07/03 16:08:37   2801s]     None
[07/03 16:08:37   2801s] Finished writing unified metrics of routing constraints.
[07/03 16:08:37   2801s] 
[07/03 16:08:37   2801s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=4677.9M) ***
[07/03 16:08:37   2801s] 
[07/03 16:08:37   2801s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6317.10
[07/03 16:08:37   2801s] Total-nets :: 34205, Stn-nets :: 64, ratio :: 0.187107 %, Total-len 1.24646e+06, Stn-len 0
[07/03 16:08:37   2801s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34155
[07/03 16:08:37   2801s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4661.9M, EPOCH TIME: 1751573317.537810
[07/03 16:08:37   2801s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34071).
[07/03 16:08:37   2801s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:37   2801s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:37   2801s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:37   2801s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.115, REAL:0.071, MEM:4661.9M, EPOCH TIME: 1751573317.608838
[07/03 16:08:37   2801s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6317.34
[07/03 16:08:37   2801s] *** TnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:04.4/0:00:03.2 (1.4), totSession cpu/real = 0:46:45.9/0:50:26.5 (0.9), mem = 4661.9M
[07/03 16:08:37   2801s] 
[07/03 16:08:37   2801s] =============================================================================================
[07/03 16:08:37   2801s]  Step TAT Report : TnsOpt #2 / optDesign #1                                     23.14-s088_1
[07/03 16:08:37   2801s] =============================================================================================
[07/03 16:08:37   2801s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:08:37   2801s] ---------------------------------------------------------------------------------------------
[07/03 16:08:37   2801s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 16:08:37   2801s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:37   2801s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.8 % )     0:00:00.3 /  0:00:00.4    1.4
[07/03 16:08:37   2801s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.2    1.0
[07/03 16:08:37   2801s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.1
[07/03 16:08:37   2801s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:37   2801s] [ TransformInit          ]      1   0:00:00.6  (  18.6 % )     0:00:00.6 /  0:00:00.6    1.0
[07/03 16:08:37   2801s] [ OptimizationStep       ]      1   0:00:00.1  (   3.7 % )     0:00:01.3 /  0:00:02.4    1.8
[07/03 16:08:37   2801s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.3 % )     0:00:01.2 /  0:00:02.2    1.9
[07/03 16:08:37   2801s] [ OptGetWeight           ]      6   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.5
[07/03 16:08:37   2801s] [ OptEval                ]      6   0:00:01.1  (  35.2 % )     0:00:01.1 /  0:00:02.2    1.9
[07/03 16:08:37   2801s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:37   2801s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:37   2801s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.8
[07/03 16:08:37   2801s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:08:37   2801s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[07/03 16:08:37   2801s] [ TnsPass                ]      1   0:00:00.0  (   0.4 % )     0:00:01.5 /  0:00:02.5    1.7
[07/03 16:08:37   2801s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/03 16:08:37   2801s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/03 16:08:37   2801s] [ MISC                   ]          0:00:00.5  (  15.8 % )     0:00:00.5 /  0:00:00.5    1.1
[07/03 16:08:37   2801s] ---------------------------------------------------------------------------------------------
[07/03 16:08:37   2801s]  TnsOpt #2 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:04.4    1.4
[07/03 16:08:37   2801s] ---------------------------------------------------------------------------------------------
[07/03 16:08:37   2801s] Begin: Collecting metrics
[07/03 16:08:37   2801s] 
	GigaOpt Setup Optimization summary:
[07/03 16:08:37   2801s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.000 |   -0.127 |         0 |       -6 |       59.13 | 0:00:01  |        4662 |
	| end_setup_fixing |     0.000 |   -0.127 |         0 |       -6 |       59.13 | 0:00:02  |        4662 |
	 ------------------------------------------------------------------------------------------------------- 
[07/03 16:08:37   2801s] 
[07/03 16:08:37   2802s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.113 |           |       -6 |       59.14 |            |              | 0:00:15  |        4662 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        4662 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:06  |        4662 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4662 |      |     |
| global_opt              |           |   -0.114 |           |       -6 |       59.14 |            |              | 0:00:15  |        4662 |      |     |
| area_reclaiming         |     0.000 |   -0.110 |         0 |       -5 |       59.14 |            |              | 0:00:13  |        4682 |      |     |
| wns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 |            |              | 0:00:13  |        4714 |      |     |
| tns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 |            |              | 0:00:04  |        4682 |      |     |
| area_reclaiming_2       |     0.000 |   -0.111 |         0 |       -5 |       59.13 |            |              | 0:00:11  |        4682 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:48  |        4666 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4652 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4652 |      |     |
| drv_eco_fixing          |     0.000 |   -0.127 |         0 |       -6 |       59.13 |            |              | 0:00:03  |        4662 |    0 |   0 |
| tns_eco_fixing          |     0.000 |   -0.127 |         0 |       -6 |       59.13 |            |              | 0:00:03  |        4662 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:08:37   2802s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1578.7M, current mem=1566.0M)

[07/03 16:08:37   2802s] End: Collecting metrics
[07/03 16:08:37   2802s] End: GigaOpt TNS non-legal recovery
[07/03 16:08:37   2802s] VT info 5.0 5
[07/03 16:08:37   2802s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[07/03 16:08:37   2802s] #optDebug: fT-D <X 1 0 0 0>
[07/03 16:08:37   2802s] Register exp ratio and priority group on 0 nets on 39613 nets : 
[07/03 16:08:38   2802s] 
[07/03 16:08:38   2802s] Active setup views:
[07/03 16:08:38   2802s]  WORST_CASE
[07/03 16:08:38   2802s]   Dominating endpoints: 0
[07/03 16:08:38   2802s]   Dominating TNS: -0.000
[07/03 16:08:38   2802s] 
[07/03 16:08:41   2808s] Extraction called for design 'fpga_top' of instances=34155 and nets=59343 using extraction engine 'preRoute' .
[07/03 16:08:41   2808s] PreRoute RC Extraction called for design fpga_top.
[07/03 16:08:41   2808s] RC Extraction called in multi-corner(2) mode.
[07/03 16:08:41   2808s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/03 16:08:41   2808s] Type 'man IMPEXT-6197' for more detail.
[07/03 16:08:41   2808s] RCMode: PreRoute
[07/03 16:08:41   2808s]       RC Corner Indexes            0       1   
[07/03 16:08:41   2808s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/03 16:08:41   2808s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/03 16:08:41   2808s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/03 16:08:41   2808s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/03 16:08:41   2808s] Shrink Factor                : 1.00000
[07/03 16:08:41   2808s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/03 16:08:41   2808s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/03 16:08:41   2808s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/03 16:08:42   2809s] Updating RC Grid density data for preRoute extraction ...
[07/03 16:08:42   2809s] eee: pegSigSF=1.070000
[07/03 16:08:42   2809s] Initializing multi-corner resistance tables ...
[07/03 16:08:42   2809s] eee: Grid unit RC data computation started
[07/03 16:08:42   2809s] eee: Grid unit RC data computation completed
[07/03 16:08:42   2809s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[07/03 16:08:42   2809s] eee: l=2 avDens=0.142285 usedTrk=12938.649201 availTrk=90935.030771 sigTrk=12938.649201
[07/03 16:08:42   2809s] eee: l=3 avDens=0.132211 usedTrk=15939.658799 availTrk=120562.171082 sigTrk=15939.658799
[07/03 16:08:42   2809s] eee: l=4 avDens=0.046688 usedTrk=6078.292810 availTrk=130190.205444 sigTrk=6078.292810
[07/03 16:08:42   2809s] eee: l=5 avDens=0.044647 usedTrk=4388.716458 availTrk=98297.468940 sigTrk=4388.716458
[07/03 16:08:42   2809s] eee: l=6 avDens=0.195905 usedTrk=2195.177197 availTrk=11205.323290 sigTrk=2195.177197
[07/03 16:08:42   2809s] eee: l=7 avDens=0.132645 usedTrk=2071.286682 availTrk=15615.276942 sigTrk=2071.286682
[07/03 16:08:42   2809s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/03 16:08:42   2809s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/03 16:08:42   2809s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.303776 uaWl=1.000000 uaWlH=0.197300 aWlH=0.000000 lMod=0 pMax=0.831800 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/03 16:08:42   2809s] eee: NetCapCache creation started. (Current Mem: 4652.352M) 
[07/03 16:08:42   2809s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 4652.352M) 
[07/03 16:08:42   2809s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/03 16:08:42   2809s] eee: Metal Layers Info:
[07/03 16:08:42   2809s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:08:42   2809s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/03 16:08:42   2809s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:08:42   2809s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/03 16:08:42   2809s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 16:08:42   2809s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 16:08:42   2809s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/03 16:08:42   2809s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/03 16:08:42   2809s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/03 16:08:42   2809s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/03 16:08:42   2809s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/03 16:08:42   2809s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/03 16:08:42   2809s] eee: +-----------------------NDR Info-----------------------+
[07/03 16:08:42   2809s] eee: NDR Count = 0, Fake NDR = 0
[07/03 16:08:42   2809s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 4652.352M)
[07/03 16:08:42   2809s] Starting delay calculation for Setup views
[07/03 16:08:42   2809s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/03 16:08:42   2809s] #################################################################################
[07/03 16:08:42   2809s] # Design Stage: PreRoute
[07/03 16:08:42   2809s] # Design Name: fpga_top
[07/03 16:08:42   2809s] # Design Mode: 130nm
[07/03 16:08:42   2809s] # Analysis Mode: MMMC Non-OCV 
[07/03 16:08:42   2809s] # Parasitics Mode: No SPEF/RCDB 
[07/03 16:08:42   2809s] # Signoff Settings: SI Off 
[07/03 16:08:42   2809s] #################################################################################
[07/03 16:08:45   2813s] Calculate delays in BcWc mode...
[07/03 16:08:45   2813s] Topological Sorting (REAL = 0:00:00.0, MEM = 4650.4M, InitMEM = 4650.4M)
[07/03 16:08:45   2813s] Start delay calculation (fullDC) (2 T). (MEM=1575.21)
[07/03 16:08:45   2813s] End AAE Lib Interpolated Model. (MEM=1584.542969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/03 16:08:53   2829s] Total number of fetched objects 40460
[07/03 16:08:53   2829s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/03 16:08:53   2829s] End delay calculation. (MEM=1615.09 CPU=0:00:14.3 REAL=0:00:07.0)
[07/03 16:08:53   2829s] End delay calculation (fullDC). (MEM=1615.09 CPU=0:00:16.0 REAL=0:00:08.0)
[07/03 16:08:53   2829s] *** CDM Built up (cpu=0:00:20.1  real=0:00:11.0  mem= 4629.9M) ***
[07/03 16:08:55   2833s] *** Done Building Timing Graph (cpu=0:00:24.0 real=0:00:13.0 totSessionCpu=0:47:18 mem=4637.9M)
[07/03 16:08:55   2833s] OPTC: user 20.0
[07/03 16:08:56   2833s] Reported timing to dir ./timingReports
[07/03 16:08:56   2833s] **optDesign ... cpu = 0:05:41, real = 0:05:09, mem = 1574.4M, totSessionCpu=0:47:18 **
[07/03 16:08:56   2833s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4637.9M, EPOCH TIME: 1751573336.122105
[07/03 16:08:56   2833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:56   2833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:56   2833s] 
[07/03 16:08:56   2833s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/03 16:08:56   2833s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/03 16:08:56   2833s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.045, REAL:0.044, MEM:4637.9M, EPOCH TIME: 1751573336.166510
[07/03 16:08:56   2833s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:08:56   2833s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:09:10   2842s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.127  |   N/A   | -0.127  |
|           TNS (ns):| -6.361  |   N/A   | -6.361  |
|    Violating Paths:|   109   |   N/A   |   109   |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1131 (1131)    |    -59     |   1131 (1131)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.132%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[07/03 16:09:10   2842s] Begin: Collecting metrics
[07/03 16:09:10   2842s] **INFO: Starting Blocking QThread with 2 CPU
[07/03 16:09:10   2842s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/03 16:09:10   2842s] Multi-CPU acceleration using 2 CPU(s).
[07/03 16:09:10      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.9M
[07/03 16:09:10      0s] Multithreaded Timing Analysis is initialized with 2 threads
[07/03 16:09:10      0s] 
[07/03 16:09:10      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1590.5M, current mem=1442.6M)
[07/03 16:09:10      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1505.9M, current mem=1447.9M)
[07/03 16:09:11      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.8 (0.9), mem = 0.9M
[07/03 16:09:11      0s] 
[07/03 16:09:11      0s] =============================================================================================
[07/03 16:09:11      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.14-s088_1
[07/03 16:09:11      0s] =============================================================================================
[07/03 16:09:11      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:09:11      0s] ---------------------------------------------------------------------------------------------
[07/03 16:09:11      0s] [ MISC                   ]          0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.9
[07/03 16:09:11      0s] ---------------------------------------------------------------------------------------------
[07/03 16:09:11      0s]  QThreadWorker #1 TOTAL             0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.7    0.9
[07/03 16:09:11      0s] ---------------------------------------------------------------------------------------------

[07/03 16:09:11   2842s]  
_______________________________________________________________________
[07/03 16:09:11   2842s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:09:11   2842s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[07/03 16:09:11   2842s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[07/03 16:09:11   2842s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[07/03 16:09:11   2842s] | initial_summary         |           |   -0.113 |           |       -6 |       59.14 |            |              | 0:00:15  |        4662 |    0 |   0 |
[07/03 16:09:11   2842s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        4662 |      |     |
[07/03 16:09:11   2842s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:06  |        4662 |      |     |
[07/03 16:09:11   2842s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4662 |      |     |
[07/03 16:09:11   2842s] | global_opt              |           |   -0.114 |           |       -6 |       59.14 |            |              | 0:00:15  |        4662 |      |     |
[07/03 16:09:11   2842s] | area_reclaiming         |     0.000 |   -0.110 |         0 |       -5 |       59.14 |            |              | 0:00:13  |        4682 |      |     |
[07/03 16:09:11   2842s] | wns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 |            |              | 0:00:13  |        4714 |      |     |
[07/03 16:09:11   2842s] | tns_fixing              |     0.000 |   -0.111 |         0 |       -5 |       59.14 |            |              | 0:00:04  |        4682 |      |     |
[07/03 16:09:11   2842s] | area_reclaiming_2       |     0.000 |   -0.111 |         0 |       -5 |       59.13 |            |              | 0:00:11  |        4682 |      |     |
[07/03 16:09:11   2842s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:48  |        4666 |      |     |
[07/03 16:09:11   2842s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:05  |        4652 |      |     |
[07/03 16:09:11   2842s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4652 |      |     |
[07/03 16:09:11   2842s] | drv_eco_fixing          |     0.000 |   -0.127 |         0 |       -6 |       59.13 |            |              | 0:00:03  |        4662 |    0 |   0 |
[07/03 16:09:11   2842s] | tns_eco_fixing          |     0.000 |   -0.127 |         0 |       -6 |       59.13 |            |              | 0:00:03  |        4662 |      |     |
[07/03 16:09:11   2842s] | final_summary           |           |   -0.127 |           |       -6 |       59.13 |            |              | 0:00:15  |        4662 |    0 |   0 |
[07/03 16:09:11   2842s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/03 16:09:11   2842s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1590.5M, current mem=1575.2M)

[07/03 16:09:11   2842s] End: Collecting metrics
[07/03 16:09:11   2842s] **optDesign ... cpu = 0:05:50, real = 0:05:24, mem = 1575.2M, totSessionCpu=0:47:27 **
[07/03 16:09:11   2842s] *** Finished optDesign ***
[07/03 16:09:11   2842s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 16:09:11   2842s] UM:*                                                                   final
[07/03 16:09:11   2842s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/03 16:09:11   2842s] UM:*                                                                   opt_design_postcts
[07/03 16:09:20   2842s] Info: final physical memory for 3 CRR processes is 811.01MB.
[07/03 16:09:23   2842s] Info: Summary of CRR changes:
[07/03 16:09:23   2842s]       - Timing transform commits:       0
[07/03 16:09:23   2843s] Deleting Lib Analyzer.
[07/03 16:09:23   2843s] Info: Destroy the CCOpt slew target map.
[07/03 16:09:23   2843s] 
[07/03 16:09:23   2843s] *** Summary of all messages that are not suppressed in this session:
[07/03 16:09:23   2843s] Severity  ID               Count  Summary                                  
[07/03 16:09:23   2843s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[07/03 16:09:23   2843s] ERROR     IMPESI-2221         69  No driver %s is found in the delay stage...
[07/03 16:09:23   2843s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[07/03 16:09:23   2843s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[07/03 16:09:23   2843s] WARNING   IMPOPT-7330          5  Net %s has fanout exceed delaycal_use_de...
[07/03 16:09:23   2843s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[07/03 16:09:23   2843s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[07/03 16:09:23   2843s] *** Message Summary: 30 warning(s), 69 error(s)
[07/03 16:09:23   2843s] 
[07/03 16:09:23   2843s] clean pInstBBox. size 0
[07/03 16:09:23   2843s] Cell fpga_top LLGs are deleted
[07/03 16:09:23   2843s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:09:23   2843s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/03 16:09:23   2843s] Info: pop threads available for lower-level modules during optimization.
[07/03 16:09:23   2843s] *** optDesign #1 [finish] () : cpu/real = 0:05:50.0/0:05:35.6 (1.0), totSession cpu/real = 0:47:27.2/0:51:12.1 (0.9), mem = 4661.9M
[07/03 16:09:23   2843s] 
[07/03 16:09:23   2843s] =============================================================================================
[07/03 16:09:23   2843s]  Final TAT Report : optDesign #1                                                23.14-s088_1
[07/03 16:09:23   2843s] =============================================================================================
[07/03 16:09:23   2843s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/03 16:09:23   2843s] ---------------------------------------------------------------------------------------------
[07/03 16:09:23   2843s] [ InitOpt                ]      1   0:01:16.2  (  22.7 % )     0:01:39.8 /  0:00:43.1    0.4
[07/03 16:09:23   2843s] [ WnsOpt                 ]      1   0:00:07.4  (   2.2 % )     0:00:12.6 /  0:00:15.4    1.2
[07/03 16:09:23   2843s] [ TnsOpt                 ]      2   0:00:08.0  (   2.4 % )     0:00:08.0 /  0:00:11.2    1.4
[07/03 16:09:23   2843s] [ GlobalOpt              ]      1   0:00:14.6  (   4.4 % )     0:00:14.6 /  0:00:17.9    1.2
[07/03 16:09:23   2843s] [ DrvOpt                 ]      2   0:00:08.4  (   2.5 % )     0:00:08.4 /  0:00:10.4    1.2
[07/03 16:09:23   2843s] [ SimplifyNetlist        ]      1   0:00:06.2  (   1.8 % )     0:00:06.2 /  0:00:07.6    1.2
[07/03 16:09:23   2843s] [ AreaOpt                ]      2   0:00:16.5  (   4.9 % )     0:00:20.7 /  0:00:29.1    1.4
[07/03 16:09:23   2843s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:09:23   2843s] [ ViewPruning            ]     10   0:00:03.8  (   1.1 % )     0:00:12.3 /  0:00:18.3    1.5
[07/03 16:09:23   2843s] [ OptSummaryReport       ]      2   0:00:00.6  (   0.2 % )     0:00:28.7 /  0:00:30.1    1.0
[07/03 16:09:23   2843s] [ MetricReport           ]     15   0:00:04.9  (   1.5 % )     0:00:04.9 /  0:00:03.8    0.8
[07/03 16:09:23   2843s] [ DrvReport              ]      2   0:00:12.0  (   3.6 % )     0:00:12.0 /  0:00:04.4    0.4
[07/03 16:09:23   2843s] [ CongRefineRouteType    ]      2   0:00:02.2  (   0.7 % )     0:00:02.2 /  0:00:02.2    1.0
[07/03 16:09:23   2843s] [ LocalWireReclaim       ]      1   0:00:00.2  (   0.1 % )     0:00:48.8 /  0:01:09.6    1.4
[07/03 16:09:23   2843s] [ SlackTraversorInit     ]     12   0:00:01.3  (   0.4 % )     0:00:02.1 /  0:00:02.2    1.1
[07/03 16:09:23   2843s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:09:23   2843s] [ PlacerInterfaceInit    ]      2   0:00:00.5  (   0.1 % )     0:00:00.7 /  0:00:00.9    1.3
[07/03 16:09:23   2843s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/03 16:09:23   2843s] [ ReportTranViolation    ]      2   0:00:01.5  (   0.5 % )     0:00:01.5 /  0:00:01.4    0.9
[07/03 16:09:23   2843s] [ ReportCapViolation     ]      2   0:00:01.0  (   0.3 % )     0:00:01.0 /  0:00:01.4    1.4
[07/03 16:09:23   2843s] [ RefinePlace            ]      4   0:00:57.7  (  17.2 % )     0:00:57.9 /  0:01:20.8    1.4
[07/03 16:09:23   2843s] [ DetailPlaceInit        ]      3   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[07/03 16:09:23   2843s] [ EarlyGlobalRoute       ]      1   0:00:02.9  (   0.9 % )     0:00:02.9 /  0:00:03.6    1.2
[07/03 16:09:23   2843s] [ ExtractRC              ]      2   0:00:01.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[07/03 16:09:23   2843s] [ UpdateTimingGraph      ]      6   0:00:00.7  (   0.2 % )     0:00:51.0 /  0:01:27.7    1.7
[07/03 16:09:23   2843s] [ FullDelayCalc          ]      3   0:00:33.0  (   9.8 % )     0:00:33.0 /  0:01:00.5    1.8
[07/03 16:09:23   2843s] [ TimingUpdate           ]     34   0:00:50.2  (  15.0 % )     0:00:50.2 /  0:01:20.2    1.6
[07/03 16:09:23   2843s] [ TimingReport           ]      2   0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:01.3    1.4
[07/03 16:09:23   2843s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/03 16:09:23   2843s] [ IncrTimingUpdate       ]     12   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[07/03 16:09:23   2843s] [ MISC                   ]          0:00:22.3  (   6.6 % )     0:00:22.3 /  0:00:10.1    0.5
[07/03 16:09:23   2843s] ---------------------------------------------------------------------------------------------
[07/03 16:09:23   2843s]  optDesign #1 TOTAL                 0:05:35.6  ( 100.0 % )     0:05:35.6 /  0:05:50.0    1.0
[07/03 16:09:23   2843s] ---------------------------------------------------------------------------------------------
[07/03 16:09:23   2843s] 
[07/03 16:09:23   2843s] TimeStamp Deleting Cell Server Begin ...
[07/03 16:09:23   2843s] 
[07/03 16:09:23   2843s] TimeStamp Deleting Cell Server End ...
[07/03 16:15:11   2872s] 
[07/03 16:15:11   2872s] *** Memory Usage v#2 (Current mem = 4661.867M, initial mem = 839.773M) ***
[07/03 16:15:11   2872s] 
[07/03 16:15:11   2872s] *** Summary of all messages that are not suppressed in this session:
[07/03 16:15:11   2872s] Severity  ID               Count  Summary                                  
[07/03 16:15:11   2872s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/03 16:15:11   2872s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/03 16:15:11   2872s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[07/03 16:15:11   2872s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/03 16:15:11   2872s] WARNING   IMPFP-4008           2  The ring number '%d' is specified at sid...
[07/03 16:15:11   2872s] WARNING   IMPFP-4031           3  Adjusting '%s'(according to %s) from %s ...
[07/03 16:15:11   2872s] WARNING   IMPFP-10191         25  The provided box of %s %s is not complet...
[07/03 16:15:11   2872s] WARNING   IMPEXT-6197         12  The Cap table file is not specified. Thi...
[07/03 16:15:11   2872s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[07/03 16:15:11   2872s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[07/03 16:15:11   2872s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[07/03 16:15:11   2872s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[07/03 16:15:11   2872s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[07/03 16:15:11   2872s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/03 16:15:11   2872s] ERROR     IMPESI-2221        271  No driver %s is found in the delay stage...
[07/03 16:15:11   2872s] WARNING   IMPPP-531          576  ViaGen Warning: Due to %s rule violation...
[07/03 16:15:11   2872s] WARNING   IMPSR-4058           3  Sroute option: %s should be used in conj...
[07/03 16:15:11   2872s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[07/03 16:15:11   2872s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[07/03 16:15:11   2872s] WARNING   IMPSP-105           11  'setPlaceMode -maxRouteLayer' will becom...
[07/03 16:15:11   2872s] WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
[07/03 16:15:11   2872s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[07/03 16:15:11   2872s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[07/03 16:15:11   2872s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[07/03 16:15:11   2872s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/03 16:15:11   2872s] WARNING   IMPOPT-7293          2  Vt partitioning has found only one parti...
[07/03 16:15:11   2872s] WARNING   IMPOPT-7330         19  Net %s has fanout exceed delaycal_use_de...
[07/03 16:15:11   2872s] WARNING   IMPOPT-7075          3  Timing data-to-data checks are present a...
[07/03 16:15:11   2872s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[07/03 16:15:11   2872s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[07/03 16:15:11   2872s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[07/03 16:15:11   2872s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[07/03 16:15:11   2872s] WARNING   IMPCCOPT-2444        2  Detected %d nets with the ideal_net prop...
[07/03 16:15:11   2872s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[07/03 16:15:11   2872s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[07/03 16:15:11   2872s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[07/03 16:15:11   2872s] WARNING   NRDB-407             1  pitch for %s %s is defined too small, re...
[07/03 16:15:11   2872s] WARNING   NRIF-67              1  In option '%s %s', %s is an unknown type...
[07/03 16:15:11   2872s] WARNING   NRIF-68              1  Option '%s %s' did not specify a correct...
[07/03 16:15:11   2872s] WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
[07/03 16:15:11   2872s] WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
[07/03 16:15:11   2872s] WARNING   PRL-39               1  Number of local CPUs specified (%d) > Ac...
[07/03 16:15:11   2872s] WARNING   IMPPSP-1501        160  Ignored degenerated net (#pins %u) : %s  
[07/03 16:15:11   2872s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/03 16:15:11   2872s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[07/03 16:15:11   2872s] WARNING   TCLCMD-1461         21  Skipped unsupported command: %s          
[07/03 16:15:11   2872s] *** Message Summary: 1112 warning(s), 271 error(s)
[07/03 16:15:11   2872s] 
[07/03 16:15:11   2872s] --- Ending "Innovus" (totcpu=0:47:57, real=0:57:25, mem=4661.9M) ---
