*lvsRulesFile: /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/Calibre/lvs/calibre.lvs
*lvsRunDir: $PWD/calibre/lvs
*lvsLayoutPaths: soc_top.calibre.db
*lvsLayoutPrimary: soc_top
*lvsLayoutLibrary: soc_top
*lvsLayoutView: layout
*lvsLayoutGetFromViewer: 1
*lvsSourcePath: soc_top.sp
*lvsSourcePrimary: soc_top
*lvsSourceLibrary: soc_top
*lvsSourceView: schematic
*lvsSpiceFile: soc_top.sp
*lvsPowerNames: vdd vdd! vcc vcc! VCC VCC! VDD VDD!
*lvsGroundNames: gnd gnd! vss vss! GND GND! VSS VSS!
*lvsERCDatabase: soc_top.erc.results
*lvsERCSummaryFile: soc_top.erc.summary
*lvsIncludeCmdsType: SVRF
*lvsSVRFCmds: {SOURCE CASE YES} {LAYOUT CASE YES} {} {} {} {} {}
*lvsReportFile: soc_top.lvs.report
*cmnWarnLayoutOverwrite: 0
*cmnWarnSourceOverwrite: 0
*cmnShowOptions: 1
*cmnSlaveHosts: {use {}} {hostName {}} {cpuCount {}} {a32a64 {}} {rsh {}} {maxMem {}} {workingDir {}} {layerDir {}} {mgcLibPath {}} {launchName {}}
*cmnLSFSlaveTbl: {use 1} {totalCpus 1} {minCpus 1} {architecture {{}}} {minMemory {{}}} {resourceOptions {{}}} {submitOptions {{}}}
*cmnGridSlaveTbl: {use 1} {totalCpus 1} {minCpus 1} {architecture {{}}} {minMemory {{}}} {resourceOptions {{}}} {submitOptions {{}}}
*cmnFDILayoutLibrary: soc_top
*cmnFDILayoutView: layout
*cmnFDIDEFLayoutPath: soc_top.def
