{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710514221434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710514221434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 11:50:21 2024 " "Processing started: Fri Mar 15 11:50:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710514221434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710514221434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710514221434 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710514222183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.sv 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2(1).v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2(1).v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2(1).v" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/LCD_TEST2(1).v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller(1).v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller(1).v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller(1).v" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/LCD_Controller(1).v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/mux_2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_param " "Found entity 1: mux_2x1_param" {  } { { "mux_2x1_param.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/mux_2x1_param.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/clk_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mod_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod_counter " "Found entity 1: mod_counter" {  } { { "mod_counter.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/mod_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "animation_7seg.sv(13) " "Verilog HDL information at animation_7seg.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "animation_7seg.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/animation_7seg.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1710514222249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file animation_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Found entity 1: animation" {  } { { "animation_7seg.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/animation_7seg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222259 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.sv(17) " "Verilog HDL information at ram.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/ram.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/output_files/ram.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1710514222259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "output_files/ram.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/output_files/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/mux4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710514222266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710514222296 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 255 Mod_Teste.sv(62) " "Verilog HDL warning at Mod_Teste.sv(62): number of words (7) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Mod_Teste.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 62 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1710514222306 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Mod_Teste.sv(67) " "Verilog HDL assignment warning at Mod_Teste.sv(67): truncated value with size 32 to match size of target (8)" {  } { { "Mod_Teste.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710514222306 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Mod_Teste.sv(164) " "Verilog HDL assignment warning at Mod_Teste.sv(164): truncated value with size 2 to match size of target (1)" {  } { { "Mod_Teste.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710514222306 "|Mod_Teste"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Mod_Teste.sv(59) " "Net \"rom.data_a\" at Mod_Teste.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "Mod_Teste.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1710514222314 "|Mod_Teste"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Mod_Teste.sv(59) " "Net \"rom.waddr_a\" at Mod_Teste.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "Mod_Teste.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1710514222314 "|Mod_Teste"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Mod_Teste.sv(59) " "Net \"rom.we_a\" at Mod_Teste.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "Mod_Teste.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1710514222314 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Mod_Teste.sv(10) " "Output port \"LEDG\" at Mod_Teste.sv(10) has no driver" {  } { { "Mod_Teste.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710514222314 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..9\] Mod_Teste.sv(11) " "Output port \"LEDR\[17..9\]\" at Mod_Teste.sv(11) has no driver" {  } { { "Mod_Teste.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710514222314 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.sv(13) " "Output port \"UART_TXD\" at Mod_Teste.sv(13) has no driver" {  } { { "Mod_Teste.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1710514222314 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.sv" "MyLCD" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2(1).v(60) " "Verilog HDL assignment warning at LCD_TEST2(1).v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2(1).v" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/LCD_TEST2(1).v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710514222339 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2(1).v(69) " "Verilog HDL assignment warning at LCD_TEST2(1).v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2(1).v" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/LCD_TEST2(1).v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710514222339 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2(1).v(71) " "Verilog HDL assignment warning at LCD_TEST2(1).v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2(1).v" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/LCD_TEST2(1).v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710514222339 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2(1).v" "u0" { Text "C:/Users/alunos/Desktop/Tobias_118111556/LCD_TEST2(1).v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller(1).v(66) " "Verilog HDL assignment warning at LCD_Controller(1).v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller(1).v" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/LCD_Controller(1).v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710514222339 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_uut " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_uut\"" {  } { { "Mod_Teste.sv" "clk_uut" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc_uut " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc_uut\"" {  } { { "Mod_Teste.sv" "pc_uut" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl_unit_uut " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl_unit_uut\"" {  } { { "Mod_Teste.sv" "ctrl_unit_uut" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file_uut " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file_uut\"" {  } { { "Mod_Teste.sv" "reg_file_uut" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_uut " "Elaborating entity \"ula\" for hierarchy \"ula:ula_uut\"" {  } { { "Mod_Teste.sv" "ula_uut" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ula.sv(13) " "Verilog HDL assignment warning at ula.sv(13): truncated value with size 32 to match size of target (8)" {  } { { "ula.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/ula.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710514222356 "|Mod_Teste|ula:ula_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ula.sv(17) " "Verilog HDL assignment warning at ula.sv(17): truncated value with size 32 to match size of target (8)" {  } { { "ula.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/ula.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710514222356 "|Mod_Teste|ula:ula_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:mux2_uut1 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:mux2_uut1\"" {  } { { "Mod_Teste.sv" "mux2_uut1" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:mux4_uut1 " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:mux4_uut1\"" {  } { { "Mod_Teste.sv" "mux4_uut1" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_uut " "Elaborating entity \"ram\" for hierarchy \"ram:ram_uut\"" {  } { { "Mod_Teste.sv" "ram_uut" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_hexseven.sv 1 1 " "Using design file decoder_hexseven.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_hexseven " "Found entity 1: decoder_hexseven" {  } { { "decoder_hexseven.sv" "" { Text "C:/Users/alunos/Desktop/Tobias_118111556/decoder_hexseven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710514222386 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1710514222386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_hexseven decoder_hexseven:decoder_uut " "Elaborating entity \"decoder_hexseven\" for hierarchy \"decoder_hexseven:decoder_uut\"" {  } { { "Mod_Teste.sv" "decoder_uut" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710514222386 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "KEY\[1\] ram:ram_uut\|clk " "Net \"KEY\[1\]\", which fans out to \"ram:ram_uut\|clk\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "clk_divider:clk_uut\|clk_out " "Net is fed by \"clk_divider:clk_uut\|clk_out\"" {  } { { "clk_divider.sv" "clk_out" { Text "C:/Users/alunos/Desktop/Tobias_118111556/clk_divider.sv" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710514222557 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "KEY\[1\] " "Net is fed by \"KEY\[1\]\"" {  } { { "Mod_Teste.sv" "KEY\[1\]" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710514222557 ""}  } { { "Mod_Teste.sv" "KEY\[1\]" { Text "C:/Users/alunos/Desktop/Tobias_118111556/Mod_Teste.sv" 6 -1 0 } } { "output_files/ram.sv" "clk" { Text "C:/Users/alunos/Desktop/Tobias_118111556/output_files/ram.sv" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1710514222557 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1710514222557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alunos/Desktop/Tobias_118111556/output_files/Mod_Teste.map.smsg " "Generated suppressed messages file C:/Users/alunos/Desktop/Tobias_118111556/output_files/Mod_Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1710514222626 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4583 " "Peak virtual memory: 4583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710514222811 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 15 11:50:22 2024 " "Processing ended: Fri Mar 15 11:50:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710514222811 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710514222811 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710514222811 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710514222811 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 18 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710514223428 ""}
