// Seed: 3927322801
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri id_3,
    output tri id_4
);
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2
);
  module_0(
      id_2, id_2, id_1, id_0, id_1
  ); id_4(
      .id_0(1'b0), .id_1(1), .id_2(id_2 / 1), .id_3(1'b0), .id_4(1 && !id_1), .id_5(id_0)
  );
endmodule
