<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/registers.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">registers.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm_2registers_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010-2011, 2014, 2016-2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Stephen Hines</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_REGISTERS_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define __ARCH_ARM_REGISTERS_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ccregs_8hh.html">arch/arm/ccregs.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;arch/arm/generated/max_inst_regs.hh&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="intregs_8hh.html">arch/arm/intregs.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2miscregs_8hh.html">arch/arm/miscregs.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2types_8hh.html">arch/arm/types.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="vec__pred__reg_8hh.html">arch/generic/vec_pred_reg.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="vec__reg_8hh.html">arch/generic/vec_reg.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a> {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// For a predicated instruction, we need all the</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// destination registers to also be sources</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">   59</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">MaxInstSrcRegs</a> = ArmISAInst::MaxInstDestRegs +</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">ArmISAInst::MaxInstSrcRegs</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">using</span> ArmISAInst::MaxInstDestRegs;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">using</span> <a class="code" href="namespaceRiscvISA.html#ae9d6df864a1d85573498334b9e861ff2">ArmISAInst::MaxMiscDestRegs</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Number of VecElem per Vector Register considering only pre-SVE</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// Advanced SIMD registers.</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ab09c2418f4082537abb19138ab976ee0">   66</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#ab09c2418f4082537abb19138ab976ee0">NumVecElemPerNeonVecReg</a> = 4;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Number of VecElem per Vector Register, computed based on the vector length</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">   68</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a> = <a class="code" href="namespaceArmISA.html#a6f75c1cb0664fc7e2ed9df30684eb932">MaxSveVecLenInWords</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">   70</a></span>&#160;<span class="keyword">using</span> <a class="code" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a> = uint32_t;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a92bc7c1e009f7354e4403d0dcf1ac5a1">   71</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecRegT.html">VecReg</a> = <a class="code" href="classVecRegT.html">::VecRegT&lt;VecElem, NumVecElemPerVecReg, false&gt;</a>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ac6a416402971e2277a15c0f3a41afb79">   72</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecRegT.html">ConstVecReg</a> = <a class="code" href="classVecRegT.html">::VecRegT&lt;VecElem, NumVecElemPerVecReg, true&gt;</a>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a1194b62a5f0e3dcb7692117098c9ee81">   73</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> = <a class="code" href="classVecRegT.html#aa06de536b226acd7b048ef0e5c9cdb75">VecReg::Container</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">using</span> <a class="code" href="classVecPredRegT.html">VecPredReg</a> = <a class="code" href="classVecPredRegT.html">::VecPredRegT</a>&lt;<a class="code" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>, <a class="code" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>,</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a970f0296c4c2e80572f3486994af454c">   76</a></span>&#160;                                 <a class="code" href="namespaceArmISA.html#a9aa781cc7c8b848124aed6f11be77dbc">VecPredRegHasPackedRepr</a>, <span class="keyword">false</span>&gt;;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">using</span> <a class="code" href="classVecPredRegT.html">ConstVecPredReg</a> = <a class="code" href="classVecPredRegT.html">::VecPredRegT</a>&lt;<a class="code" href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">VecElem</a>, <a class="code" href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">NumVecElemPerVecReg</a>,</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a72fcf2506592d17666292040d80ab941">   78</a></span>&#160;                                      <a class="code" href="namespaceArmISA.html#a9aa781cc7c8b848124aed6f11be77dbc">VecPredRegHasPackedRepr</a>, <span class="keyword">true</span>&gt;;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a26446c3afb165c28dc0dad67d7d0be19">   79</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> = <a class="code" href="classVecPredRegT.html#a180fefb2551028d56505a9c5fe909e22">VecPredReg::Container</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// Constants Related to the number of registers</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#aad482bd13da71e59c1ad006b9e752dda">   82</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aad482bd13da71e59c1ad006b9e752dda">NumIntArchRegs</a> = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">NUM_ARCH_INTREGS</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">// The number of single precision floating point registers</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">   84</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">NumFloatV7ArchRegs</a>  = 64;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">   85</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a>  = 128;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#aeddf2337386e1f9e74b95752caab9965">   86</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aeddf2337386e1f9e74b95752caab9965">NumVecV7ArchRegs</a>  = 64;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">   87</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">NumVecV8ArchRegs</a>  = 32;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ab235cc1aa57df2665cc3509233476fdc">   88</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ab235cc1aa57df2665cc3509233476fdc">NumVecSpecialRegs</a> = 8;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a73f7c6d70e46feb4e56e75c406bdfde1">   90</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a73f7c6d70e46feb4e56e75c406bdfde1">NumVecIntrlvRegs</a> = 4;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">   91</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">NumIntRegs</a> = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">NUM_INTREGS</a>;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">   92</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">NumFloatRegs</a> = 0; <span class="comment">// Float values are stored in the VecRegs</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ad57105cb3da8df4419f2cdd99e4494f7">   93</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ad57105cb3da8df4419f2cdd99e4494f7">NumVecRegs</a> = NumVecV8ArchRegs + NumVecSpecialRegs + <a class="code" href="namespaceArmISA.html#a73f7c6d70e46feb4e56e75c406bdfde1">NumVecIntrlvRegs</a>;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a0fb916a6507da6f940dd7d395f27822c">   94</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a0fb916a6507da6f940dd7d395f27822c">VECREG_UREG0</a> = 32;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a12a03c851a8087eea3cd40791d75a354">   95</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a12a03c851a8087eea3cd40791d75a354">NumVecPredRegs</a> = 18;  <span class="comment">// P0-P15, FFR, UREG0</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a96c29bb00878fd2c6a3897146eac5fee">   96</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a96c29bb00878fd2c6a3897146eac5fee">PREDREG_FFR</a> = 16;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ab7fe20bf4ed58664dc31147b6b0f9b5d">   97</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ab7fe20bf4ed58664dc31147b6b0f9b5d">PREDREG_UREG0</a> = 17;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a9c8cc0ef93d80b0a0e44d4189d29b6ec">   98</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a9c8cc0ef93d80b0a0e44d4189d29b6ec">NumCCRegs</a> = <a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709">NUM_CCREGS</a>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">   99</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a> = <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">NUM_MISCREGS</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">  100</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">INTRLVREG0</a> = NumVecV8ArchRegs + <a class="code" href="namespaceArmISA.html#ab235cc1aa57df2665cc3509233476fdc">NumVecSpecialRegs</a>;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a29bea6904bf7e6df1b88609d4bbe5a20">  101</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a29bea6904bf7e6df1b88609d4bbe5a20">INTRLVREG1</a> = INTRLVREG0 + 1;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a5c5d63e668f5345d26da79843a8e10c4">  102</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a5c5d63e668f5345d26da79843a8e10c4">INTRLVREG2</a> = INTRLVREG0 + 2;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a4fe29a318b46f8c0fc1f4979a8dd96f0">  103</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a4fe29a318b46f8c0fc1f4979a8dd96f0">INTRLVREG3</a> = INTRLVREG0 + 3;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="arm_2registers_8hh.html#a15bbbb5d491837c952e0b0a3a2317315">  105</a></span>&#160;<span class="preprocessor">#define ISA_HAS_CC_REGS</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a4a2880e3974270b242cd84ef2885446e">  107</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a4a2880e3974270b242cd84ef2885446e">TotalNumRegs</a> = NumIntRegs + NumFloatRegs + NumVecRegs +</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    NumVecPredRegs + <a class="code" href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">NumMiscRegs</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// semantically meaningful register indices</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">  111</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a> = 0;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ac35c9b70bc7bca5391552a5d573014d3">  112</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac35c9b70bc7bca5391552a5d573014d3">ReturnValueReg1</a> = 1;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ad4ec6fc850e433286f71acc33498dae1">  113</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ad4ec6fc850e433286f71acc33498dae1">ReturnValueReg2</a> = 2;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">  114</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a> = 4;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#addbecc8722f5bf4a15cebcfdda31035a">  115</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#addbecc8722f5bf4a15cebcfdda31035a">NumArgumentRegs64</a> = 8;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#ad505c1fded4c260b0e96e86fac7e7a89">  116</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ad505c1fded4c260b0e96e86fac7e7a89">ArgumentReg0</a> = 0;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a140cfd1abc4c6a5b8ac7e593f4ebcd74">  117</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a140cfd1abc4c6a5b8ac7e593f4ebcd74">ArgumentReg1</a> = 1;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a151af159205abf8eb8c8cf69c1081362">  118</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a151af159205abf8eb8c8cf69c1081362">ArgumentReg2</a> = 2;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#aa75bea08f99542e3491612ffaa50aec4">  119</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#aa75bea08f99542e3491612ffaa50aec4">ArgumentReg3</a> = 3;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a21175136e57519247885a7fe5d643abf">  120</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a21175136e57519247885a7fe5d643abf">FramePointerReg</a> = 11;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a5f2fa736ead4cd563dc7856cf712464f">  121</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a5f2fa736ead4cd563dc7856cf712464f">StackPointerReg</a> = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">INTREG_SP</a>;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a5f2b34918bd01003c015f3609a4cca14">  122</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a5f2b34918bd01003c015f3609a4cca14">ReturnAddressReg</a> = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">INTREG_LR</a>;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a36afeec57f9529c30ce7dc2e6d7b41c1">  123</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a36afeec57f9529c30ce7dc2e6d7b41c1">PCReg</a> = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">INTREG_PC</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a489ec7c96a6c6e4f5401e91d8c623e2b">  125</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a489ec7c96a6c6e4f5401e91d8c623e2b">ZeroReg</a> = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">INTREG_ZERO</a>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a5dcb819969d201873a1dddaf124fd587">  127</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a5dcb819969d201873a1dddaf124fd587">SyscallNumReg</a> = <a class="code" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a>;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a6fd82dbf1492273d3319906497dd7f23">  128</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a6fd82dbf1492273d3319906497dd7f23">SyscallPseudoReturnReg</a> = <a class="code" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespaceArmISA.html#a094ef26f832e64d56cfe12ccf3a17823">  129</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a094ef26f832e64d56cfe12ccf3a17823">SyscallSuccessReg</a> = <a class="code" href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ReturnValueReg</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;} <span class="comment">// namespace ArmISA</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespaceArmISA_html_aa75bea08f99542e3491612ffaa50aec4"><div class="ttname"><a href="namespaceArmISA.html#aa75bea08f99542e3491612ffaa50aec4">ArmISA::ArgumentReg3</a></div><div class="ttdeci">const int ArgumentReg3</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00119">registers.hh:119</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0fb916a6507da6f940dd7d395f27822c"><div class="ttname"><a href="namespaceArmISA.html#a0fb916a6507da6f940dd7d395f27822c">ArmISA::VECREG_UREG0</a></div><div class="ttdeci">const int VECREG_UREG0</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00094">registers.hh:94</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a4fe29a318b46f8c0fc1f4979a8dd96f0"><div class="ttname"><a href="namespaceArmISA.html#a4fe29a318b46f8c0fc1f4979a8dd96f0">ArmISA::INTRLVREG3</a></div><div class="ttdeci">const int INTRLVREG3</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00103">registers.hh:103</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa4aef21dcf232a31bb9308dbe24350188">ArmISA::INTREG_SP</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00070">intregs.hh:70</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ad505c1fded4c260b0e96e86fac7e7a89"><div class="ttname"><a href="namespaceArmISA.html#ad505c1fded4c260b0e96e86fac7e7a89">ArmISA::ArgumentReg0</a></div><div class="ttdeci">const int ArgumentReg0</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00116">registers.hh:116</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aad482bd13da71e59c1ad006b9e752dda"><div class="ttname"><a href="namespaceArmISA.html#aad482bd13da71e59c1ad006b9e752dda">ArmISA::NumIntArchRegs</a></div><div class="ttdeci">const int NumIntArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00082">registers.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a73f7c6d70e46feb4e56e75c406bdfde1"><div class="ttname"><a href="namespaceArmISA.html#a73f7c6d70e46feb4e56e75c406bdfde1">ArmISA::NumVecIntrlvRegs</a></div><div class="ttdeci">const int NumVecIntrlvRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00090">registers.hh:90</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa319f83eef44c7574d13585a05c51416f">ArmISA::INTREG_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00114">intregs.hh:114</a></div></div>
<div class="ttc" id="intregs_8hh_html"><div class="ttname"><a href="intregs_8hh.html">intregs.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abec5e2109198c6625b3d4952db153fff"><div class="ttname"><a href="namespaceArmISA.html#abec5e2109198c6625b3d4952db153fff">ArmISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00092">registers.hh:92</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a151af159205abf8eb8c8cf69c1081362"><div class="ttname"><a href="namespaceArmISA.html#a151af159205abf8eb8c8cf69c1081362">ArmISA::ArgumentReg2</a></div><div class="ttdeci">const int ArgumentReg2</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00118">registers.hh:118</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab218c9299a312416b15409df8845fa5d"><div class="ttname"><a href="namespaceArmISA.html#ab218c9299a312416b15409df8845fa5d">ArmISA::NumVecElemPerVecReg</a></div><div class="ttdeci">constexpr unsigned NumVecElemPerVecReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00068">registers.hh:68</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="arch_2arm_2types_8hh_html"><div class="ttname"><a href="arch_2arm_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="classVecRegT_html_aa06de536b226acd7b048ef0e5c9cdb75"><div class="ttname"><a href="classVecRegT.html#aa06de536b226acd7b048ef0e5c9cdb75">VecRegT::Container</a></div><div class="ttdeci">typename std::conditional&lt; Const, const VecRegContainer&lt; SIZE &gt;, VecRegContainer&lt; SIZE &gt; &gt;::type Container</div><div class="ttdoc">Container type alias. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00182">vec_reg.hh:182</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abdd8d87f45e3e642b35d255fbb142607"><div class="ttname"><a href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">ArmISA::MaxInstSrcRegs</a></div><div class="ttdeci">const int MaxInstSrcRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00059">registers.hh:59</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af51c226f6d8f413a1d210ea0c9ece771"><div class="ttname"><a href="namespaceArmISA.html#af51c226f6d8f413a1d210ea0c9ece771">ArmISA::NumMiscRegs</a></div><div class="ttdeci">const int NumMiscRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00099">registers.hh:99</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a42b0fc957456cbf8ff030d246d0531ae"><div class="ttname"><a href="namespaceArmISA.html#a42b0fc957456cbf8ff030d246d0531ae">ArmISA::VecElem</a></div><div class="ttdeci">uint32_t VecElem</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00070">registers.hh:70</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac49d10ae557a552d3e1c5f8760570552"><div class="ttname"><a href="namespaceArmISA.html#ac49d10ae557a552d3e1c5f8760570552">ArmISA::INTRLVREG0</a></div><div class="ttdeci">const int INTRLVREG0</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00100">registers.hh:100</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa60c694ab8d2ee0db7f93e5f408aae9ff">ArmISA::INTREG_PC</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00074">intregs.hh:74</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a96c29bb00878fd2c6a3897146eac5fee"><div class="ttname"><a href="namespaceArmISA.html#a96c29bb00878fd2c6a3897146eac5fee">ArmISA::PREDREG_FFR</a></div><div class="ttdeci">const int PREDREG_FFR</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00096">registers.hh:96</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae9d6df864a1d85573498334b9e861ff2"><div class="ttname"><a href="namespaceRiscvISA.html#ae9d6df864a1d85573498334b9e861ff2">RiscvISA::MaxMiscDestRegs</a></div><div class="ttdeci">const int MaxMiscDestRegs</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00070">registers.hh:70</a></div></div>
<div class="ttc" id="classVecPredRegT_html"><div class="ttname"><a href="classVecPredRegT.html">VecPredRegT</a></div><div class="ttdoc">Predicate register view. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00070">vec_pred_reg.hh:70</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca60265248cffe34ad11fbddc732234970">ArmISA::NUM_MISCREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00938">miscregs.hh:938</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5c5d63e668f5345d26da79843a8e10c4"><div class="ttname"><a href="namespaceArmISA.html#a5c5d63e668f5345d26da79843a8e10c4">ArmISA::INTRLVREG2</a></div><div class="ttdeci">const int INTRLVREG2</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00102">registers.hh:102</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab235cc1aa57df2665cc3509233476fdc"><div class="ttname"><a href="namespaceArmISA.html#ab235cc1aa57df2665cc3509233476fdc">ArmISA::NumVecSpecialRegs</a></div><div class="ttdeci">const int NumVecSpecialRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00088">registers.hh:88</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ad4ec6fc850e433286f71acc33498dae1"><div class="ttname"><a href="namespaceArmISA.html#ad4ec6fc850e433286f71acc33498dae1">ArmISA::ReturnValueReg2</a></div><div class="ttdeci">const int ReturnValueReg2</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00113">registers.hh:113</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa3065d71878af65ec94620d80115072d"><div class="ttname"><a href="namespaceArmISA.html#aa3065d71878af65ec94620d80115072d">ArmISA::ReturnValueReg</a></div><div class="ttdeci">const int ReturnValueReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00111">registers.hh:111</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5f2b34918bd01003c015f3609a4cca14"><div class="ttname"><a href="namespaceArmISA.html#a5f2b34918bd01003c015f3609a4cca14">ArmISA::ReturnAddressReg</a></div><div class="ttdeci">const int ReturnAddressReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00122">registers.hh:122</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5dcb819969d201873a1dddaf124fd587"><div class="ttname"><a href="namespaceArmISA.html#a5dcb819969d201873a1dddaf124fd587">ArmISA::SyscallNumReg</a></div><div class="ttdeci">const int SyscallNumReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00127">registers.hh:127</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a36afeec57f9529c30ce7dc2e6d7b41c1"><div class="ttname"><a href="namespaceArmISA.html#a36afeec57f9529c30ce7dc2e6d7b41c1">ArmISA::PCReg</a></div><div class="ttdeci">const int PCReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00123">registers.hh:123</a></div></div>
<div class="ttc" id="namespaceArmISA_html_addbecc8722f5bf4a15cebcfdda31035a"><div class="ttname"><a href="namespaceArmISA.html#addbecc8722f5bf4a15cebcfdda31035a">ArmISA::NumArgumentRegs64</a></div><div class="ttdeci">const int NumArgumentRegs64</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00115">registers.hh:115</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5f2fa736ead4cd563dc7856cf712464f"><div class="ttname"><a href="namespaceArmISA.html#a5f2fa736ead4cd563dc7856cf712464f">ArmISA::StackPointerReg</a></div><div class="ttdeci">const int StackPointerReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00121">registers.hh:121</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">ArmISA::NUM_ARCH_INTREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00126">intregs.hh:126</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a21175136e57519247885a7fe5d643abf"><div class="ttname"><a href="namespaceArmISA.html#a21175136e57519247885a7fe5d643abf">ArmISA::FramePointerReg</a></div><div class="ttdeci">const int FramePointerReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00120">registers.hh:120</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a3b96bc8caa06e9de3e69d1b10b06c709">ArmISA::NUM_CCREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00052">ccregs.hh:52</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9aa781cc7c8b848124aed6f11be77dbc"><div class="ttname"><a href="namespaceArmISA.html#a9aa781cc7c8b848124aed6f11be77dbc">ArmISA::VecPredRegHasPackedRepr</a></div><div class="ttdeci">constexpr unsigned VecPredRegHasPackedRepr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00773">types.hh:773</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a744d28ed60944e511dece125dfc115c2"><div class="ttname"><a href="namespaceArmISA.html#a744d28ed60944e511dece125dfc115c2">ArmISA::NumVecV8ArchRegs</a></div><div class="ttdeci">const int NumVecV8ArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00087">registers.hh:87</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2be5f0fc62327c298d9b7b646772cd7b"><div class="ttname"><a href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">ArmISA::NumArgumentRegs</a></div><div class="ttdeci">const int NumArgumentRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00114">registers.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6f75c1cb0664fc7e2ed9df30684eb932"><div class="ttname"><a href="namespaceArmISA.html#a6f75c1cb0664fc7e2ed9df30684eb932">ArmISA::MaxSveVecLenInWords</a></div><div class="ttdeci">constexpr unsigned MaxSveVecLenInWords</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00768">types.hh:768</a></div></div>
<div class="ttc" id="classVecPredRegT_html_a180fefb2551028d56505a9c5fe909e22"><div class="ttname"><a href="classVecPredRegT.html#a180fefb2551028d56505a9c5fe909e22">VecPredRegT::Container</a></div><div class="ttdeci">typename std::conditional&lt; Const, const VecPredRegContainer&lt; NUM_BITS, Packed &gt;, VecPredRegContainer&lt; NUM_BITS, Packed &gt; &gt;::type Container</div><div class="ttdoc">Container type alias. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00082">vec_pred_reg.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac35c9b70bc7bca5391552a5d573014d3"><div class="ttname"><a href="namespaceArmISA.html#ac35c9b70bc7bca5391552a5d573014d3">ArmISA::ReturnValueReg1</a></div><div class="ttdeci">const int ReturnValueReg1</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00112">registers.hh:112</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a29bea6904bf7e6df1b88609d4bbe5a20"><div class="ttname"><a href="namespaceArmISA.html#a29bea6904bf7e6df1b88609d4bbe5a20">ArmISA::INTRLVREG1</a></div><div class="ttdeci">const int INTRLVREG1</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00101">registers.hh:101</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6fd82dbf1492273d3319906497dd7f23"><div class="ttname"><a href="namespaceArmISA.html#a6fd82dbf1492273d3319906497dd7f23">ArmISA::SyscallPseudoReturnReg</a></div><div class="ttdeci">const int SyscallPseudoReturnReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00128">registers.hh:128</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aeddf2337386e1f9e74b95752caab9965"><div class="ttname"><a href="namespaceArmISA.html#aeddf2337386e1f9e74b95752caab9965">ArmISA::NumVecV7ArchRegs</a></div><div class="ttdeci">const int NumVecV7ArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00086">registers.hh:86</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a806ce965bc2fe1e6989928de7d63b733"><div class="ttname"><a href="namespaceArmISA.html#a806ce965bc2fe1e6989928de7d63b733">ArmISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00091">registers.hh:91</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a9c8cc0ef93d80b0a0e44d4189d29b6ec"><div class="ttname"><a href="namespaceArmISA.html#a9c8cc0ef93d80b0a0e44d4189d29b6ec">ArmISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00098">registers.hh:98</a></div></div>
<div class="ttc" id="vec__reg_8hh_html"><div class="ttname"><a href="vec__reg_8hh.html">vec_reg.hh</a></div><div class="ttdoc">Vector Registers layout specification. </div></div>
<div class="ttc" id="namespaceArmISA_html_aae26e57c88e6b2f9dd23dc9452774feb"><div class="ttname"><a href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">ArmISA::NumFloatV8ArchRegs</a></div><div class="ttdeci">const int NumFloatV8ArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00085">registers.hh:85</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa39bbaff29cdc1f5ae5f3779c85c0630b">ArmISA::INTREG_LR</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00072">intregs.hh:72</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a12a03c851a8087eea3cd40791d75a354"><div class="ttname"><a href="namespaceArmISA.html#a12a03c851a8087eea3cd40791d75a354">ArmISA::NumVecPredRegs</a></div><div class="ttdeci">const int NumVecPredRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00095">registers.hh:95</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a4a2880e3974270b242cd84ef2885446e"><div class="ttname"><a href="namespaceArmISA.html#a4a2880e3974270b242cd84ef2885446e">ArmISA::TotalNumRegs</a></div><div class="ttdeci">const int TotalNumRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00107">registers.hh:107</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab7fe20bf4ed58664dc31147b6b0f9b5d"><div class="ttname"><a href="namespaceArmISA.html#ab7fe20bf4ed58664dc31147b6b0f9b5d">ArmISA::PREDREG_UREG0</a></div><div class="ttdeci">const int PREDREG_UREG0</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00097">registers.hh:97</a></div></div>
<div class="ttc" id="arm_2miscregs_8hh_html"><div class="ttname"><a href="arm_2miscregs_8hh.html">miscregs.hh</a></div></div>
<div class="ttc" id="classVecRegT_html"><div class="ttname"><a href="classVecRegT.html">VecRegT</a></div><div class="ttdoc">Vector Register Abstraction This generic class is a view in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00174">vec_reg.hh:174</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a489ec7c96a6c6e4f5401e91d8c623e2b"><div class="ttname"><a href="namespaceArmISA.html#a489ec7c96a6c6e4f5401e91d8c623e2b">ArmISA::ZeroReg</a></div><div class="ttdeci">const int ZeroReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00125">registers.hh:125</a></div></div>
<div class="ttc" id="ccregs_8hh_html"><div class="ttname"><a href="ccregs_8hh.html">ccregs.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab09c2418f4082537abb19138ab976ee0"><div class="ttname"><a href="namespaceArmISA.html#ab09c2418f4082537abb19138ab976ee0">ArmISA::NumVecElemPerNeonVecReg</a></div><div class="ttdeci">constexpr unsigned NumVecElemPerNeonVecReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00066">registers.hh:66</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a094ef26f832e64d56cfe12ccf3a17823"><div class="ttname"><a href="namespaceArmISA.html#a094ef26f832e64d56cfe12ccf3a17823">ArmISA::SyscallSuccessReg</a></div><div class="ttdeci">const int SyscallSuccessReg</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00129">registers.hh:129</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fab990b90bc019cc6243d6c2b87f86c1b0">ArmISA::NUM_INTREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00125">intregs.hh:125</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a140cfd1abc4c6a5b8ac7e593f4ebcd74"><div class="ttname"><a href="namespaceArmISA.html#a140cfd1abc4c6a5b8ac7e593f4ebcd74">ArmISA::ArgumentReg1</a></div><div class="ttdeci">const int ArgumentReg1</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00117">registers.hh:117</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a89b232bddc21cd1c382ba6987b0875b8"><div class="ttname"><a href="namespaceArmISA.html#a89b232bddc21cd1c382ba6987b0875b8">ArmISA::NumFloatV7ArchRegs</a></div><div class="ttdeci">const int NumFloatV7ArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00084">registers.hh:84</a></div></div>
<div class="ttc" id="vec__pred__reg_8hh_html"><div class="ttname"><a href="vec__pred__reg_8hh.html">vec_pred_reg.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ad57105cb3da8df4419f2cdd99e4494f7"><div class="ttname"><a href="namespaceArmISA.html#ad57105cb3da8df4419f2cdd99e4494f7">ArmISA::NumVecRegs</a></div><div class="ttdeci">const int NumVecRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00093">registers.hh:93</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
