Protel Design System Design Rule Check
PCB File : C:\Users\dvogel\Files\Altium\pcbs\prototypes\pay-optical-tsl2591\pay-optical-tls2591.PcbDoc
Date     : 2019-06-03
Time     : 7:33:42 PM

Processing Rule : Clearance Constraint (Gap=0.254mm) (IsComponent),(IsComponent)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net VCC Between Pad C20-1(80.455mm,35.787mm) on Bottom Layer And Via (80.9mm,35.625mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C20-2(80.455mm,34.787mm) on Bottom Layer And Via (80.8mm,34.85mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC Between Via (99.7mm,40.2mm) from Top Layer to Bottom Layer And Pad C9-2(99.7mm,40.538mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J3-20(89.215mm,41.359mm) on Bottom Layer And Via (89.215mm,42.585mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net OUT5 Between Via (98.358mm,34.891mm) from Top Layer to Bottom Layer And Pad R12-2(98.4mm,35.142mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net CS_N Between Pad R17-2(80.506mm,44.303mm) on Bottom Layer And Via (80.506mm,44.696mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net MOSI Between Pad R18-1(82.214mm,44.303mm) on Bottom Layer And Via (82.214mm,44.682mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC3V3_S Between Track (52.1mm,36.376mm)(53.841mm,36.376mm) on Top Layer And Pad R41_I2C_MUX_2-2(54.423mm,36.401mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC3V3_S Between Pad R45_I2C_MUX_4-2(115.675mm,38.95mm) on Bottom Layer And Track (118.25mm,38.3mm)(118.25mm,38.998mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net OUT2 Between Pad R9-2(95.898mm,35.166mm) on Bottom Layer And Via (95.9mm,34.817mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net RST_N Between Pad U1-29(82.096mm,50.875mm) on Bottom Layer And Via (82.1mm,50mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U1-3(78.196mm,53.975mm) on Bottom Layer And Via (78.5mm,55.6mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC Between Via (77.2mm,56.4mm) from Top Layer to Bottom Layer And Pad U1-6(78.196mm,56.375mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC Between Pad U3-16(99.747mm,39.816mm) on Top Layer And Track (99.7mm,40.2mm)(99.747mm,40.2mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC3V3_S Between Pad U4_I2C_MUX_4-21(118.25mm,37.475mm) on Bottom Layer And Track (121.675mm,36.4mm)(123.974mm,36.4mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SDA4_I2C_MUX_2 Between Via (46.001mm,29.699mm) from Top Layer to Bottom Layer And Pad U6_TSL2591_52-6(46.25mm,28.9mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (80.8mm,34.85mm) from Top Layer to Bottom Layer And Pad U7-2(81.482mm,34.779mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC3V3_S Between Via (48.85mm,39.85mm) from Top Layer to Bottom Layer And Track (48.8mm,40.7mm)(48.876mm,40.624mm) on Bottom Layer 
Rule Violations :18

Processing Rule : Un-Connected Pin Constraint ( (NOT ( InChannelClass('TSL2591') OR InComponentClass('PEX1') OR InComponentClass('PEX2') OR InComponent('LED1') OR InComponent('LED2'))) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=25.4mm) (Preferred=0.2mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.15mm) (All)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (103.492mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (103.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (109.492mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (109.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (115.492mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (115.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (121.492mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (121.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (127.492mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (127.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (133.492mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (133.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (136.5mm,38.25mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (136.5mm,56.75mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (137mm,21.75mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (137mm,73.25mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (143.5mm,34.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (143.5mm,60.249mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (23.5mm,34.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (23.5mm,60.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (30.5mm,38.25mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (30.5mm,56.75mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (30mm,21.75mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (30mm,73.25mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (33.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (33.5mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (39.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (39.5mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (45.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (45.5mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (51.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (51.5mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (57.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (57.5mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (63.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (63.5mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (69.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (69.5mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (73mm,21.75mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (73mm,31.75mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (73mm,63.25mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (73mm,73.25mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (94mm,21.75mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (94mm,31.75mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (94mm,63.25mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (0.127mm < 0.15mm) Via (94mm,73.25mm) from Top Layer to Bottom Layer (Annular Ring=0.127mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (97.492mm,70.25mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
   Violation between Minimum Annular Ring: (Collision < 0.15mm) Via (97.5mm,24.75mm) from Top Layer to Bottom Layer (Annular Ring=0mm) On (Top Layer)
Rule Violations :48

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=6.3mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.102mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.102mm) Between Pad C3-1(88mm,54.65mm) on Bottom Layer And Pad U1-21(86.796mm,54.775mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.102mm) Between Pad C3-2(88mm,55.65mm) on Bottom Layer And Pad U1-20(86.796mm,55.575mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_11-1(27.65mm,61mm) on Top Layer And Pad U6_TSL2591_11-2(27mm,61mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_11-1(27.65mm,61mm) on Top Layer And Pad U6_TSL2591_11-6(27.65mm,59.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_11-2(27mm,61mm) on Top Layer And Pad U6_TSL2591_11-3(26.35mm,61mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_11-2(27mm,61mm) on Top Layer And Pad U6_TSL2591_11-5(27mm,59.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_11-3(26.35mm,61mm) on Top Layer And Pad U6_TSL2591_11-4(26.35mm,59.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_11-4(26.35mm,59.5mm) on Top Layer And Pad U6_TSL2591_11-5(27mm,59.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_11-5(27mm,59.5mm) on Top Layer And Pad U6_TSL2591_11-6(27.65mm,59.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_12-1(68.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_12-2(68.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_12-1(68.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_12-6(70.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_12-2(68.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_12-3(68.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_12-2(68.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_12-5(70.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_12-3(68.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_12-4(70.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_12-4(70.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_12-5(70.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_12-5(70.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_12-6(70.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_13-1(98.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_13-2(98.242mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_13-1(98.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_13-6(96.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_13-2(98.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_13-3(98.242mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_13-2(98.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_13-5(96.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_13-3(98.242mm,67.4mm) on Top Layer And Pad U6_TSL2591_13-4(96.742mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_13-4(96.742mm,67.4mm) on Top Layer And Pad U6_TSL2591_13-5(96.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_13-5(96.742mm,66.75mm) on Top Layer And Pad U6_TSL2591_13-6(96.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_14-1(139.35mm,34mm) on Top Layer And Pad U6_TSL2591_14-2(140mm,34mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_14-1(139.35mm,34mm) on Top Layer And Pad U6_TSL2591_14-6(139.35mm,35.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_14-2(140mm,34mm) on Top Layer And Pad U6_TSL2591_14-3(140.65mm,34mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_14-2(140mm,34mm) on Top Layer And Pad U6_TSL2591_14-5(140mm,35.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_14-3(140.65mm,34mm) on Top Layer And Pad U6_TSL2591_14-4(140.65mm,35.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_14-4(140.65mm,35.5mm) on Top Layer And Pad U6_TSL2591_14-5(140mm,35.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_14-5(140mm,35.5mm) on Top Layer And Pad U6_TSL2591_14-6(139.35mm,35.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_21-1(34.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_21-2(34.25mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_21-1(34.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_21-6(32.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_21-2(34.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_21-3(34.25mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_21-2(34.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_21-5(32.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_21-3(34.25mm,67.4mm) on Top Layer And Pad U6_TSL2591_21-4(32.75mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_21-4(32.75mm,67.4mm) on Top Layer And Pad U6_TSL2591_21-5(32.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_21-5(32.75mm,66.75mm) on Top Layer And Pad U6_TSL2591_21-6(32.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_22-1(62.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_22-2(62.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_22-1(62.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_22-6(64.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_22-2(62.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_22-3(62.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_22-2(62.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_22-5(64.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_22-3(62.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_22-4(64.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_22-4(64.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_22-5(64.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_22-5(64.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_22-6(64.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_23-1(104.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_23-2(104.242mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_23-1(104.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_23-6(102.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_23-2(104.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_23-3(104.242mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_23-2(104.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_23-5(102.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_23-3(104.242mm,67.4mm) on Top Layer And Pad U6_TSL2591_23-4(102.742mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_23-4(102.742mm,67.4mm) on Top Layer And Pad U6_TSL2591_23-5(102.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_23-5(102.742mm,66.75mm) on Top Layer And Pad U6_TSL2591_23-6(102.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_24-1(132.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_24-2(132.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_24-1(132.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_24-6(134.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_24-2(132.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_24-3(132.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_24-2(132.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_24-5(134.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_24-3(132.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_24-4(134.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_24-4(134.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_24-5(134.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_24-5(134.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_24-6(134.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_31-1(40.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_31-2(40.25mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_31-1(40.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_31-6(38.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_31-2(40.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_31-3(40.25mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_31-2(40.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_31-5(38.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_31-3(40.25mm,67.4mm) on Top Layer And Pad U6_TSL2591_31-4(38.75mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_31-4(38.75mm,67.4mm) on Top Layer And Pad U6_TSL2591_31-5(38.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_31-5(38.75mm,66.75mm) on Top Layer And Pad U6_TSL2591_31-6(38.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_32-1(56.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_32-2(56.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_32-1(56.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_32-6(58.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_32-2(56.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_32-3(56.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_32-2(56.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_32-5(58.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_32-3(56.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_32-4(58.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_32-4(58.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_32-5(58.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_32-5(58.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_32-6(58.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_33-1(110.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_33-2(110.242mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_33-1(110.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_33-6(108.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_33-2(110.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_33-3(110.242mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_33-2(110.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_33-5(108.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_33-3(110.242mm,67.4mm) on Top Layer And Pad U6_TSL2591_33-4(108.742mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_33-4(108.742mm,67.4mm) on Top Layer And Pad U6_TSL2591_33-5(108.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_33-5(108.742mm,66.75mm) on Top Layer And Pad U6_TSL2591_33-6(108.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_34-1(126.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_34-2(126.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_34-1(126.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_34-6(128.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_34-2(126.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_34-3(126.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_34-2(126.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_34-5(128.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_34-3(126.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_34-4(128.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_34-4(128.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_34-5(128.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_34-5(128.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_34-6(128.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_41-1(46.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_41-2(46.25mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_41-1(46.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_41-6(44.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_41-2(46.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_41-3(46.25mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_41-2(46.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_41-5(44.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_41-3(46.25mm,67.4mm) on Top Layer And Pad U6_TSL2591_41-4(44.75mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_41-4(44.75mm,67.4mm) on Top Layer And Pad U6_TSL2591_41-5(44.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_41-5(44.75mm,66.75mm) on Top Layer And Pad U6_TSL2591_41-6(44.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_42-1(50.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_42-2(50.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_42-1(50.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_42-6(52.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_42-2(50.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_42-3(50.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_42-2(50.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_42-5(52.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_42-3(50.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_42-4(52.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_42-4(52.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_42-5(52.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_42-5(52.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_42-6(52.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_43-1(116.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_43-2(116.242mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_43-1(116.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_43-6(114.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_43-2(116.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_43-3(116.242mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_43-2(116.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_43-5(114.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_43-3(116.242mm,67.4mm) on Top Layer And Pad U6_TSL2591_43-4(114.742mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_43-4(114.742mm,67.4mm) on Top Layer And Pad U6_TSL2591_43-5(114.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_43-5(114.742mm,66.75mm) on Top Layer And Pad U6_TSL2591_43-6(114.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_44-1(120.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_44-2(120.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_44-1(120.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_44-6(122.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_44-2(120.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_44-3(120.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_44-2(120.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_44-5(122.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_44-3(120.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_44-4(122.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_44-4(122.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_44-5(122.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_44-5(122.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_44-6(122.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_51-1(52.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_51-2(52.25mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_51-1(52.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_51-6(50.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_51-2(52.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_51-3(52.25mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_51-2(52.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_51-5(50.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_51-3(52.25mm,67.4mm) on Top Layer And Pad U6_TSL2591_51-4(50.75mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_51-4(50.75mm,67.4mm) on Top Layer And Pad U6_TSL2591_51-5(50.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_51-5(50.75mm,66.75mm) on Top Layer And Pad U6_TSL2591_51-6(50.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_52-1(44.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_52-2(44.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_52-1(44.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_52-6(46.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_52-2(44.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_52-3(44.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_52-2(44.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_52-5(46.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_52-3(44.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_52-4(46.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_52-4(46.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_52-5(46.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_52-5(46.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_52-6(46.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_53-1(122.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_53-2(122.242mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_53-1(122.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_53-6(120.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_53-2(122.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_53-3(122.242mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_53-2(122.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_53-5(120.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_53-3(122.242mm,67.4mm) on Top Layer And Pad U6_TSL2591_53-4(120.742mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_53-4(120.742mm,67.4mm) on Top Layer And Pad U6_TSL2591_53-5(120.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_53-5(120.742mm,66.75mm) on Top Layer And Pad U6_TSL2591_53-6(120.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_54-1(114.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_54-2(114.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_54-1(114.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_54-6(116.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_54-2(114.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_54-3(114.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_54-2(114.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_54-5(116.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_54-3(114.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_54-4(116.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_54-4(116.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_54-5(116.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_54-5(116.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_54-6(116.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_61-1(58.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_61-2(58.25mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_61-1(58.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_61-6(56.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_61-2(58.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_61-3(58.25mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_61-2(58.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_61-5(56.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_61-3(58.25mm,67.4mm) on Top Layer And Pad U6_TSL2591_61-4(56.75mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_61-4(56.75mm,67.4mm) on Top Layer And Pad U6_TSL2591_61-5(56.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_61-5(56.75mm,66.75mm) on Top Layer And Pad U6_TSL2591_61-6(56.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_62-1(38.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_62-2(38.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_62-1(38.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_62-6(40.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_62-2(38.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_62-3(38.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_62-2(38.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_62-5(40.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_62-3(38.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_62-4(40.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_62-4(40.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_62-5(40.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_62-5(40.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_62-6(40.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_63-1(128.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_63-2(128.242mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_63-1(128.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_63-6(126.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_63-2(128.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_63-3(128.242mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_63-2(128.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_63-5(126.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_63-3(128.242mm,67.4mm) on Top Layer And Pad U6_TSL2591_63-4(126.742mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_63-4(126.742mm,67.4mm) on Top Layer And Pad U6_TSL2591_63-5(126.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_63-5(126.742mm,66.75mm) on Top Layer And Pad U6_TSL2591_63-6(126.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_64-1(108.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_64-2(108.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_64-1(108.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_64-6(110.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_64-2(108.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_64-3(108.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_64-2(108.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_64-5(110.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_64-3(108.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_64-4(110.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_64-4(110.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_64-5(110.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_64-5(110.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_64-6(110.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_71-1(64.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_71-2(64.25mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_71-1(64.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_71-6(62.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_71-2(64.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_71-3(64.25mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_71-2(64.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_71-5(62.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_71-3(64.25mm,67.4mm) on Top Layer And Pad U6_TSL2591_71-4(62.75mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_71-4(62.75mm,67.4mm) on Top Layer And Pad U6_TSL2591_71-5(62.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_71-5(62.75mm,66.75mm) on Top Layer And Pad U6_TSL2591_71-6(62.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_72-1(32.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_72-2(32.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_72-1(32.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_72-6(34.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_72-2(32.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_72-3(32.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_72-2(32.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_72-5(34.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_72-3(32.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_72-4(34.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_72-4(34.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_72-5(34.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_72-5(34.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_72-6(34.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_73-1(134.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_73-2(134.242mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_73-1(134.242mm,66.1mm) on Top Layer And Pad U6_TSL2591_73-6(132.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_73-2(134.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_73-3(134.242mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_73-2(134.242mm,66.75mm) on Top Layer And Pad U6_TSL2591_73-5(132.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_73-3(134.242mm,67.4mm) on Top Layer And Pad U6_TSL2591_73-4(132.742mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_73-4(132.742mm,67.4mm) on Top Layer And Pad U6_TSL2591_73-5(132.742mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_73-5(132.742mm,66.75mm) on Top Layer And Pad U6_TSL2591_73-6(132.742mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_74-1(102.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_74-2(102.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_74-1(102.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_74-6(104.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_74-2(102.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_74-3(102.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_74-2(102.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_74-5(104.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_74-3(102.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_74-4(104.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_74-4(104.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_74-5(104.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_74-5(104.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_74-6(104.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_81-1(70.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_81-2(70.25mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_81-1(70.25mm,66.1mm) on Top Layer And Pad U6_TSL2591_81-6(68.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_81-2(70.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_81-3(70.25mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_81-2(70.25mm,66.75mm) on Top Layer And Pad U6_TSL2591_81-5(68.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_81-3(70.25mm,67.4mm) on Top Layer And Pad U6_TSL2591_81-4(68.75mm,67.4mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_81-4(68.75mm,67.4mm) on Top Layer And Pad U6_TSL2591_81-5(68.75mm,66.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_81-5(68.75mm,66.75mm) on Top Layer And Pad U6_TSL2591_81-6(68.75mm,66.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_82-1(27.65mm,35.5mm) on Top Layer And Pad U6_TSL2591_82-2(27mm,35.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_82-1(27.65mm,35.5mm) on Top Layer And Pad U6_TSL2591_82-6(27.65mm,34mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_82-2(27mm,35.5mm) on Top Layer And Pad U6_TSL2591_82-3(26.35mm,35.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_82-2(27mm,35.5mm) on Top Layer And Pad U6_TSL2591_82-5(27mm,34mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_82-3(26.35mm,35.5mm) on Top Layer And Pad U6_TSL2591_82-4(26.35mm,34mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_82-4(26.35mm,34mm) on Top Layer And Pad U6_TSL2591_82-5(27mm,34mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_82-5(27mm,34mm) on Top Layer And Pad U6_TSL2591_82-6(27.65mm,34mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_83-1(139.35mm,59.499mm) on Top Layer And Pad U6_TSL2591_83-2(140mm,59.499mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_83-1(139.35mm,59.499mm) on Top Layer And Pad U6_TSL2591_83-6(139.35mm,60.999mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_83-2(140mm,59.499mm) on Top Layer And Pad U6_TSL2591_83-3(140.65mm,59.499mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_83-2(140mm,59.499mm) on Top Layer And Pad U6_TSL2591_83-5(140mm,60.999mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_83-3(140.65mm,59.499mm) on Top Layer And Pad U6_TSL2591_83-4(140.65mm,60.999mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_83-4(140.65mm,60.999mm) on Top Layer And Pad U6_TSL2591_83-5(140mm,60.999mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_83-5(140mm,60.999mm) on Top Layer And Pad U6_TSL2591_83-6(139.35mm,60.999mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_84-1(96.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_84-2(96.75mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_84-1(96.75mm,28.9mm) on Top Layer And Pad U6_TSL2591_84-6(98.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_84-2(96.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_84-3(96.75mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_84-2(96.75mm,28.25mm) on Top Layer And Pad U6_TSL2591_84-5(98.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_84-3(96.75mm,27.6mm) on Top Layer And Pad U6_TSL2591_84-4(98.25mm,27.6mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_84-4(98.25mm,27.6mm) on Top Layer And Pad U6_TSL2591_84-5(98.25mm,28.25mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.102mm) Between Pad U6_TSL2591_84-5(98.25mm,28.25mm) on Top Layer And Pad U6_TSL2591_84-6(98.25mm,28.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
Rule Violations :226

Processing Rule : Silk To Solder Mask (Clearance=0.2mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.2mm) Between Arc (115.92mm,58.128mm) on Bottom Overlay And Pad U4_I2C_MUX_3-1(116.749mm,58.128mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Arc (121.179mm,36.875mm) on Bottom Overlay And Pad U4_I2C_MUX_4-1(120.351mm,36.875mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.2mm) Between Arc (45.921mm,58.175mm) on Bottom Overlay And Pad U4_I2C_MUX_1-1(46.749mm,58.175mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.2mm) Between Arc (51.605mm,36.851mm) on Bottom Overlay And Pad U4_I2C_MUX_2-1(50.776mm,36.851mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.2mm) Between Arc (72.2mm,54.89mm) on Bottom Overlay And Pad Y1-1(73.05mm,55.94mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.2mm) Between Arc (80.432mm,34.129mm) on Bottom Overlay And Pad C18-1(80.55mm,33.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.2mm) Between Arc (80.432mm,34.129mm) on Bottom Overlay And Pad C20-2(80.455mm,34.787mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.2mm) Between Arc (84.612mm,32.45mm) on Bottom Overlay And Pad C16-2(85.1mm,31.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.2mm) Between Pad C10_I2C_MUX_3-1(117.749mm,55.804mm) on Bottom Layer And Track (117.574mm,55.228mm)(117.974mm,55.228mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.2mm) Between Pad C10_I2C_MUX_4-1(119.35mm,39.199mm) on Bottom Layer And Text "C10_I2C_MUX_4" (121.097mm,38.852mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_11-1(26.074mm,58.601mm) on Bottom Layer And Track (26.149mm,59.176mm)(26.549mm,59.176mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_12-1(71.149mm,27.325mm) on Bottom Layer And Track (70.574mm,27.399mm)(70.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_13-1(95.843mm,67.675mm) on Bottom Layer And Track (96.418mm,67.201mm)(96.418mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_14-1(140.926mm,36.399mm) on Bottom Layer And Track (140.451mm,35.824mm)(140.851mm,35.824mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_21-1(31.851mm,67.676mm) on Bottom Layer And Track (32.426mm,67.201mm)(32.426mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_22-1(65.149mm,27.325mm) on Bottom Layer And Track (64.574mm,27.399mm)(64.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_23-1(101.843mm,67.675mm) on Bottom Layer And Track (102.418mm,67.201mm)(102.418mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_24-1(135.149mm,27.324mm) on Bottom Layer And Track (134.574mm,27.399mm)(134.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_31-1(37.851mm,67.676mm) on Bottom Layer And Track (38.426mm,67.201mm)(38.426mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_32-1(59.149mm,27.325mm) on Bottom Layer And Track (58.574mm,27.399mm)(58.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_33-1(107.843mm,67.675mm) on Bottom Layer And Track (108.418mm,67.201mm)(108.418mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_34-1(129.149mm,27.324mm) on Bottom Layer And Track (128.574mm,27.399mm)(128.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_41-1(43.851mm,67.676mm) on Bottom Layer And Track (44.426mm,67.201mm)(44.426mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_42-1(53.149mm,27.325mm) on Bottom Layer And Track (52.574mm,27.399mm)(52.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_43-1(113.843mm,67.675mm) on Bottom Layer And Track (114.418mm,67.201mm)(114.418mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_44-1(123.149mm,27.324mm) on Bottom Layer And Track (122.574mm,27.399mm)(122.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_51-1(49.851mm,67.676mm) on Bottom Layer And Track (50.426mm,67.201mm)(50.426mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_52-1(47.149mm,27.325mm) on Bottom Layer And Track (46.574mm,27.399mm)(46.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_53-1(119.843mm,67.675mm) on Bottom Layer And Track (120.418mm,67.201mm)(120.418mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_54-1(117.149mm,27.324mm) on Bottom Layer And Track (116.574mm,27.399mm)(116.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_61-1(55.851mm,67.676mm) on Bottom Layer And Track (56.426mm,67.201mm)(56.426mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_62-1(41.149mm,27.325mm) on Bottom Layer And Track (40.574mm,27.399mm)(40.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_63-1(125.843mm,67.675mm) on Bottom Layer And Track (126.418mm,67.201mm)(126.418mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_64-1(111.149mm,27.324mm) on Bottom Layer And Track (110.574mm,27.399mm)(110.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_71-1(61.851mm,67.676mm) on Bottom Layer And Track (62.426mm,67.201mm)(62.426mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_72-1(35.149mm,27.325mm) on Bottom Layer And Track (34.574mm,27.399mm)(34.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_73-1(131.843mm,67.675mm) on Bottom Layer And Track (132.418mm,67.201mm)(132.418mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_74-1(105.149mm,27.324mm) on Bottom Layer And Track (104.574mm,27.399mm)(104.574mm,27.799mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_81-1(67.851mm,67.676mm) on Bottom Layer And Track (68.426mm,67.201mm)(68.426mm,67.601mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.2mm) Between Pad C13_TSL2591_82-1(26.074mm,33.101mm) on Bottom Layer And Track (26.149mm,33.676mm)(26.549mm,33.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D1-1(96.319mm,37.166mm) on Bottom Layer And Track (95.644mm,36.591mm)(95.644mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D1-1(96.319mm,37.166mm) on Bottom Layer And Track (95.644mm,36.591mm)(96.994mm,36.591mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D1-1(96.319mm,37.166mm) on Bottom Layer And Track (96.994mm,36.591mm)(96.994mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D1-2(96.319mm,38.666mm) on Bottom Layer And Track (95.644mm,36.591mm)(95.644mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D1-2(96.319mm,38.666mm) on Bottom Layer And Track (95.796mm,39.415mm)(96.846mm,39.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D1-2(96.319mm,38.666mm) on Bottom Layer And Track (96.994mm,36.591mm)(96.994mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D2-1(94.663mm,37.166mm) on Bottom Layer And Track (93.988mm,36.591mm)(93.988mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D2-1(94.663mm,37.166mm) on Bottom Layer And Track (93.988mm,36.591mm)(95.338mm,36.591mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D2-1(94.663mm,37.166mm) on Bottom Layer And Track (95.338mm,36.591mm)(95.338mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D2-2(94.663mm,38.666mm) on Bottom Layer And Track (93.988mm,36.591mm)(93.988mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D2-2(94.663mm,38.666mm) on Bottom Layer And Track (94.14mm,39.415mm)(95.19mm,39.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D2-2(94.663mm,38.666mm) on Bottom Layer And Track (95.338mm,36.591mm)(95.338mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D3-1(93.006mm,37.166mm) on Bottom Layer And Track (92.331mm,36.591mm)(92.331mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D3-1(93.006mm,37.166mm) on Bottom Layer And Track (92.331mm,36.591mm)(93.681mm,36.591mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D3-1(93.006mm,37.166mm) on Bottom Layer And Track (93.681mm,36.591mm)(93.681mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D3-2(93.006mm,38.666mm) on Bottom Layer And Track (92.331mm,36.591mm)(92.331mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D3-2(93.006mm,38.666mm) on Bottom Layer And Track (92.483mm,39.415mm)(93.533mm,39.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D3-2(93.006mm,38.666mm) on Bottom Layer And Track (93.681mm,36.591mm)(93.681mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D4-1(101.29mm,37.166mm) on Bottom Layer And Track (100.615mm,36.591mm)(100.615mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D4-1(101.29mm,37.166mm) on Bottom Layer And Track (100.615mm,36.591mm)(101.965mm,36.591mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D4-1(101.29mm,37.166mm) on Bottom Layer And Track (101.965mm,36.591mm)(101.965mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D4-2(101.29mm,38.666mm) on Bottom Layer And Track (100.615mm,36.591mm)(100.615mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D4-2(101.29mm,38.666mm) on Bottom Layer And Track (100.767mm,39.415mm)(101.817mm,39.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D4-2(101.29mm,38.666mm) on Bottom Layer And Track (101.965mm,36.591mm)(101.965mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D5-1(99.633mm,37.166mm) on Bottom Layer And Track (100.308mm,36.591mm)(100.308mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D5-1(99.633mm,37.166mm) on Bottom Layer And Track (98.958mm,36.591mm)(100.308mm,36.591mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D5-1(99.633mm,37.166mm) on Bottom Layer And Track (98.958mm,36.591mm)(98.958mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D5-2(99.633mm,38.666mm) on Bottom Layer And Track (100.308mm,36.591mm)(100.308mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D5-2(99.633mm,38.666mm) on Bottom Layer And Track (98.958mm,36.591mm)(98.958mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D5-2(99.633mm,38.666mm) on Bottom Layer And Track (99.11mm,39.415mm)(100.16mm,39.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.2mm) Between Pad D6-1(97.976mm,37.166mm) on Bottom Layer And Text "R13" (97.842mm,37.827mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6-1(97.976mm,37.166mm) on Bottom Layer And Track (97.301mm,36.591mm)(97.301mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6-1(97.976mm,37.166mm) on Bottom Layer And Track (97.301mm,36.591mm)(98.651mm,36.591mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6-1(97.976mm,37.166mm) on Bottom Layer And Track (98.651mm,36.591mm)(98.651mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6-2(97.976mm,38.666mm) on Bottom Layer And Track (97.301mm,36.591mm)(97.301mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.2mm) Between Pad D6-2(97.976mm,38.666mm) on Bottom Layer And Track (97.453mm,39.415mm)(98.503mm,39.415mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.2mm) Between Pad D6-2(97.976mm,38.666mm) on Bottom Layer And Track (98.651mm,36.591mm)(98.651mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-1(77.785mm,38.641mm) on Bottom Layer And Track (76.452mm,37.269mm)(90.612mm,37.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-10(82.865mm,41.359mm) on Bottom Layer And Track (76.452mm,42.73mm)(90.612mm,42.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-11(84.135mm,38.641mm) on Bottom Layer And Track (76.452mm,37.269mm)(90.612mm,37.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-12(84.135mm,41.359mm) on Bottom Layer And Track (76.452mm,42.73mm)(90.612mm,42.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-13(85.405mm,38.641mm) on Bottom Layer And Track (76.452mm,37.269mm)(90.612mm,37.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-14(85.405mm,41.359mm) on Bottom Layer And Track (76.452mm,42.73mm)(90.612mm,42.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-15(86.675mm,38.641mm) on Bottom Layer And Track (76.452mm,37.269mm)(90.612mm,37.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-16(86.675mm,41.359mm) on Bottom Layer And Track (76.452mm,42.73mm)(90.612mm,42.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-17(87.945mm,38.641mm) on Bottom Layer And Track (76.452mm,37.269mm)(90.612mm,37.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-18(87.945mm,41.359mm) on Bottom Layer And Track (76.452mm,42.73mm)(90.612mm,42.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-19(89.215mm,38.641mm) on Bottom Layer And Track (76.452mm,37.269mm)(90.612mm,37.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-2(77.785mm,41.359mm) on Bottom Layer And Track (76.452mm,42.73mm)(90.612mm,42.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-20(89.215mm,41.359mm) on Bottom Layer And Track (76.452mm,42.73mm)(90.612mm,42.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-3(79.055mm,38.641mm) on Bottom Layer And Track (76.452mm,37.269mm)(90.612mm,37.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-4(79.055mm,41.359mm) on Bottom Layer And Track (76.452mm,42.73mm)(90.612mm,42.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-5(80.325mm,38.641mm) on Bottom Layer And Track (76.452mm,37.269mm)(90.612mm,37.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-6(80.325mm,41.359mm) on Bottom Layer And Track (76.452mm,42.73mm)(90.612mm,42.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-7(81.595mm,38.641mm) on Bottom Layer And Track (76.452mm,37.269mm)(90.612mm,37.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-8(81.595mm,41.359mm) on Bottom Layer And Track (76.452mm,42.73mm)(90.612mm,42.73mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.2mm) Between Pad J3-9(82.865mm,38.641mm) on Bottom Layer And Track (76.452mm,37.269mm)(90.612mm,37.269mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad R10-1(95.086mm,36.092mm) on Bottom Layer And Track (93.988mm,36.591mm)(95.338mm,36.591mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.2mm) Between Pad R10-1(95.086mm,36.092mm) on Bottom Layer And Track (95.338mm,36.591mm)(95.338mm,39.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.2mm) Between Pad R26-1(85mm,35.85mm) on Bottom Layer And Text "R26" (84.344mm,36.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.078mm < 0.2mm) Between Pad U1-23(86.796mm,53.175mm) on Bottom Layer And Text "C3" (87.7mm,53.534mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.078mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX1-1(58.597mm,46.211mm) on Bottom Layer And Track (57.547mm,46.376mm)(58.247mm,46.376mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX1-14(63.382mm,41.426mm) on Bottom Layer And Track (63.547mm,40.376mm)(63.547mm,41.076mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX1-15(62.497mm,40.541mm) on Bottom Layer And Track (62.847mm,40.376mm)(63.547mm,40.376mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX1-21(58.597mm,40.541mm) on Bottom Layer And Track (57.547mm,40.376mm)(58.247mm,40.376mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX1-22(57.712mm,41.426mm) on Bottom Layer And Track (57.547mm,40.376mm)(57.547mm,41.076mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX1-28(57.712mm,45.326mm) on Bottom Layer And Track (57.547mm,45.676mm)(57.547mm,46.376mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX1-7(62.497mm,46.211mm) on Bottom Layer And Track (62.847mm,46.376mm)(63.547mm,46.376mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX1-8(63.382mm,45.326mm) on Bottom Layer And Track (63.547mm,45.676mm)(63.547mm,46.376mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX2-1(127.649mm,50.395mm) on Bottom Layer And Track (126.599mm,50.56mm)(127.299mm,50.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX2-14(132.434mm,45.61mm) on Bottom Layer And Track (132.599mm,44.56mm)(132.599mm,45.26mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX2-15(131.549mm,44.725mm) on Bottom Layer And Track (131.899mm,44.56mm)(132.599mm,44.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX2-21(127.649mm,44.725mm) on Bottom Layer And Track (126.599mm,44.56mm)(127.299mm,44.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX2-22(126.764mm,45.61mm) on Bottom Layer And Track (126.599mm,44.56mm)(126.599mm,45.26mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX2-28(126.764mm,49.51mm) on Bottom Layer And Track (126.599mm,49.86mm)(126.599mm,50.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX2-7(131.549mm,50.395mm) on Bottom Layer And Track (131.899mm,50.56mm)(132.599mm,50.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.2mm) Between Pad U5_PEX2-8(132.434mm,49.51mm) on Bottom Layer And Track (132.599mm,49.86mm)(132.599mm,50.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.122mm]
Rule Violations :117

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (136mm,38.75mm)(146.5mm,38.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (136mm,56.25mm)(146.5mm,56.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (137.5mm,30.75mm)(146.5mm,30.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (137.5mm,64.25mm)(146.5mm,64.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (146.5mm,30.75mm)(146.5mm,38.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (146.5mm,56.25mm)(146.5mm,64.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (20.5mm,30.75mm)(20.5mm,38.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (20.5mm,30.75mm)(29.5mm,30.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (20.5mm,38.75mm)(31mm,38.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (20.5mm,56.25mm)(20.5mm,64.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (20.5mm,56.25mm)(31mm,56.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.4mm < 0.508mm) Between Board Edge And Track (20.5mm,64.25mm)(29.5mm,64.25mm) on Top Overlay 
Rule Violations :12

Processing Rule : Room TSL2591_23 (Bounding Region = (100.542mm, 62.95mm, 106.542mm, 71.95mm) (InComponentClass('TSL2591_23'))
Rule Violations :0

Processing Rule : Room TSL2591_24 (Bounding Region = (130.5mm, 23mm, 136.5mm, 32mm) (InComponentClass('TSL2591_24'))
Rule Violations :0

Processing Rule : Room TSL2591_21 (Bounding Region = (30.55mm, 62.95mm, 36.55mm, 71.95mm) (InComponentClass('TSL2591_21'))
Rule Violations :0

Processing Rule : Room TSL2591_22 (Bounding Region = (60.95mm, 22.95mm, 66.95mm, 31.95mm) (InComponentClass('TSL2591_22'))
Rule Violations :0

Processing Rule : Room TSL2591_31 (Bounding Region = (36.55mm, 62.95mm, 42.55mm, 71.95mm) (InComponentClass('TSL2591_31'))
Rule Violations :0

Processing Rule : Room TSL2591_34 (Bounding Region = (124.5mm, 23mm, 130.5mm, 32mm) (InComponentClass('TSL2591_34'))
Rule Violations :0

Processing Rule : Room TSL2591_41 (Bounding Region = (42.55mm, 62.95mm, 48.55mm, 71.95mm) (InComponentClass('TSL2591_41'))
Rule Violations :0

Processing Rule : Room TSL2591_32 (Bounding Region = (54.95mm, 22.95mm, 60.95mm, 31.95mm) (InComponentClass('TSL2591_32'))
Rule Violations :0

Processing Rule : Room TSL2591_33 (Bounding Region = (106.542mm, 62.95mm, 112.542mm, 71.95mm) (InComponentClass('TSL2591_33'))
Rule Violations :0

Processing Rule : Room TSL2591_14 (Bounding Region = (136.3mm, 32.2mm, 145.3mm, 38.2mm) (InComponentClass('TSL2591_14'))
Rule Violations :0

Processing Rule : Room I2C_MUX_3 (Bounding Region = (110.899mm, 53.353mm, 124.399mm, 62.803mm) (Disabled)(InComponentClass('I2C_MUX_3'))
Rule Violations :0

Processing Rule : Room I2C_MUX_4 (Bounding Region = (112.7mm, 32.2mm, 126.2mm, 41.65mm) (Disabled)(InComponentClass('I2C_MUX_4'))
Rule Violations :0

Processing Rule : Room I2C_MUX_1 (Bounding Region = (40.9mm, 53.4mm, 54.4mm, 62.85mm) (Disabled)(InComponentClass('I2C_MUX_1'))
Rule Violations :0

Processing Rule : Room I2C_MUX_2 (Bounding Region = (43.125mm, 32.176mm, 56.625mm, 41.626mm) (Disabled)(InComponentClass('I2C_MUX_2'))
Rule Violations :0

Processing Rule : Room PEX1 (Bounding Region = (55.4mm, 38.2mm, 67.755mm, 49.726mm) (Disabled)(InComponentClass('PEX1'))
Rule Violations :0

Processing Rule : Room TSL2591_12 (Bounding Region = (66.95mm, 22.95mm, 72.95mm, 31.95mm) (InComponentClass('TSL2591_12'))
Rule Violations :0

Processing Rule : Room TSL2591_13 (Bounding Region = (94.542mm, 62.95mm, 100.542mm, 71.95mm) (InComponentClass('TSL2591_13'))
Rule Violations :0

Processing Rule : Room PEX2 (Bounding Region = (124.452mm, 42.384mm, 136.807mm, 53.909mm) (Disabled)(InComponentClass('PEX2'))
Rule Violations :0

Processing Rule : Room TSL2591_11 (Bounding Region = (21.8mm, 57.3mm, 30.8mm, 63.3mm) (InComponentClass('TSL2591_11'))
Rule Violations :0

Processing Rule : Room TSL2591_42 (Bounding Region = (48.95mm, 22.95mm, 54.95mm, 31.95mm) (InComponentClass('TSL2591_42'))
Rule Violations :0

Processing Rule : Room TSL2591_73 (Bounding Region = (130.542mm, 62.95mm, 136.542mm, 71.95mm) (InComponentClass('TSL2591_73'))
Rule Violations :0

Processing Rule : Room TSL2591_74 (Bounding Region = (100.5mm, 23mm, 106.5mm, 32mm) (InComponentClass('TSL2591_74'))
Rule Violations :0

Processing Rule : Room TSL2591_71 (Bounding Region = (60.55mm, 62.95mm, 66.55mm, 71.95mm) (InComponentClass('TSL2591_71'))
Rule Violations :0

Processing Rule : Room TSL2591_72 (Bounding Region = (30.95mm, 22.95mm, 36.95mm, 31.95mm) (InComponentClass('TSL2591_72'))
Rule Violations :0

Processing Rule : Room TSL2591_81 (Bounding Region = (66.55mm, 62.95mm, 72.55mm, 71.95mm) (InComponentClass('TSL2591_81'))
Rule Violations :0

Processing Rule : Room TSL2591_84 (Bounding Region = (94.5mm, 23mm, 100.5mm, 32mm) (InComponentClass('TSL2591_84'))
Rule Violations :0

Processing Rule : Room PWR (Bounding Region = (79.5mm, 29.3mm, 90.2mm, 37mm) (Disabled)(InComponentClass('PWR'))
Rule Violations :0

Processing Rule : Room TSL2591_82 (Bounding Region = (21.7mm, 31.3mm, 30.7mm, 37.3mm) (InComponentClass('TSL2591_82'))
Rule Violations :0

Processing Rule : Room TSL2591_83 (Bounding Region = (136.2mm, 57.199mm, 145.2mm, 63.199mm) (InComponentClass('TSL2591_83'))
Rule Violations :0

Processing Rule : Room TSL2591_64 (Bounding Region = (106.5mm, 23mm, 112.5mm, 32mm) (InComponentClass('TSL2591_64'))
Rule Violations :0

Processing Rule : Room TSL2591_51 (Bounding Region = (48.55mm, 62.95mm, 54.55mm, 71.95mm) (InComponentClass('TSL2591_51'))
Rule Violations :0

Processing Rule : Room TSL2591_52 (Bounding Region = (42.95mm, 22.95mm, 48.95mm, 31.95mm) (InComponentClass('TSL2591_52'))
Rule Violations :0

Processing Rule : Room TSL2591_43 (Bounding Region = (112.542mm, 62.95mm, 118.542mm, 71.95mm) (InComponentClass('TSL2591_43'))
Rule Violations :0

Processing Rule : Room TSL2591_44 (Bounding Region = (118.5mm, 23mm, 124.5mm, 32mm) (InComponentClass('TSL2591_44'))
Rule Violations :0

Processing Rule : Room TSL2591_53 (Bounding Region = (118.542mm, 62.95mm, 124.542mm, 71.95mm) (InComponentClass('TSL2591_53'))
Rule Violations :0

Processing Rule : Room TSL2591_62 (Bounding Region = (36.95mm, 22.95mm, 42.95mm, 31.95mm) (InComponentClass('TSL2591_62'))
Rule Violations :0

Processing Rule : Room TSL2591_63 (Bounding Region = (124.542mm, 62.95mm, 130.542mm, 71.95mm) (InComponentClass('TSL2591_63'))
Rule Violations :0

Processing Rule : Room TSL2591_54 (Bounding Region = (112.5mm, 23mm, 118.5mm, 32mm) (InComponentClass('TSL2591_54'))
Rule Violations :0

Processing Rule : Room TSL2591_61 (Bounding Region = (54.55mm, 62.95mm, 60.55mm, 71.95mm) (InComponentClass('TSL2591_61'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 421
Waived Violations : 0
Time Elapsed        : 00:00:02