<stg><name>k2c_affine_matmul.1</name>


<trans_list>

<trans id="2264" from="1" to="2">
<condition id="1823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="2" to="3">
<condition id="1824">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="3" to="4">
<condition id="1826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="4" to="5">
<condition id="1827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="5" to="6">
<condition id="1828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="6" to="7">
<condition id="1829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="7" to="8">
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="8" to="9">
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="9" to="10">
<condition id="1833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="10" to="108">
<condition id="1834">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="10" to="11">
<condition id="1835">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="11" to="12">
<condition id="2752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="12" to="13">
<condition id="2753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="13" to="14">
<condition id="2754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="14" to="15">
<condition id="2755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="15" to="16">
<condition id="2756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="16" to="17">
<condition id="2757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="17" to="18">
<condition id="2758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="18" to="19">
<condition id="2759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="19" to="20">
<condition id="2760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="20" to="21">
<condition id="2761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="21" to="22">
<condition id="2762">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="21" to="11">
<condition id="2763">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="22" to="108">
<condition id="1859">
<or_exp><and_exp><literal name="exitcond1_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="22" to="23">
<condition id="1860">
<or_exp><and_exp><literal name="exitcond1_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="23" to="24">
<condition id="2764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="24" to="25">
<condition id="2765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="25" to="26">
<condition id="2766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="26" to="27">
<condition id="2767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="27" to="28">
<condition id="2768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="28" to="29">
<condition id="2769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="29" to="30">
<condition id="2770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="30" to="31">
<condition id="2771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="31" to="32">
<condition id="2772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="32" to="33">
<condition id="2773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="33" to="34">
<condition id="2774">
<or_exp><and_exp><literal name="exitcond_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="33" to="23">
<condition id="2775">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="34" to="108">
<condition id="1884">
<or_exp><and_exp><literal name="exitcond1_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="34" to="35">
<condition id="1885">
<or_exp><and_exp><literal name="exitcond1_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="35" to="36">
<condition id="2776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="36" to="37">
<condition id="2777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="37" to="38">
<condition id="2778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="38" to="39">
<condition id="2779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="39" to="40">
<condition id="2780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="40" to="41">
<condition id="2781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="41" to="42">
<condition id="2782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="42" to="43">
<condition id="2783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="43" to="44">
<condition id="2784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="44" to="45">
<condition id="2785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="45" to="46">
<condition id="2786">
<or_exp><and_exp><literal name="exitcond_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="45" to="35">
<condition id="2787">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="46" to="108">
<condition id="1909">
<or_exp><and_exp><literal name="exitcond1_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="46" to="47">
<condition id="1910">
<or_exp><and_exp><literal name="exitcond1_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="47" to="48">
<condition id="2788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="48" to="49">
<condition id="2789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="49" to="50">
<condition id="2790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="50" to="51">
<condition id="2791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="51" to="52">
<condition id="2792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="52" to="53">
<condition id="2793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="53" to="54">
<condition id="2794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="54" to="55">
<condition id="2795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="55" to="56">
<condition id="2796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="56" to="57">
<condition id="2797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="57" to="58">
<condition id="2798">
<or_exp><and_exp><literal name="exitcond_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="57" to="47">
<condition id="2799">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2370" from="58" to="108">
<condition id="1934">
<or_exp><and_exp><literal name="exitcond1_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2371" from="58" to="59">
<condition id="1935">
<or_exp><and_exp><literal name="exitcond1_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="59" to="60">
<condition id="2800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="60" to="61">
<condition id="2801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="61" to="62">
<condition id="2802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="62" to="63">
<condition id="2803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="63" to="64">
<condition id="2804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="64" to="65">
<condition id="2805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="65" to="66">
<condition id="2806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="66" to="67">
<condition id="2807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="67" to="68">
<condition id="2808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="68" to="69">
<condition id="2809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="69" to="70">
<condition id="2810">
<or_exp><and_exp><literal name="exitcond_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="69" to="59">
<condition id="2811">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="70" to="108">
<condition id="1959">
<or_exp><and_exp><literal name="exitcond1_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="70" to="71">
<condition id="1960">
<or_exp><and_exp><literal name="exitcond1_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="71" to="72">
<condition id="2812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="72" to="73">
<condition id="2813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="73" to="74">
<condition id="2814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="74" to="75">
<condition id="2815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="75" to="76">
<condition id="2816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="76" to="77">
<condition id="2817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="77" to="78">
<condition id="2818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="78" to="79">
<condition id="2819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="79" to="80">
<condition id="2820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="80" to="81">
<condition id="2821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="81" to="82">
<condition id="2822">
<or_exp><and_exp><literal name="exitcond_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="81" to="71">
<condition id="2823">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="82" to="108">
<condition id="1984">
<or_exp><and_exp><literal name="exitcond1_0_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="82" to="83">
<condition id="1985">
<or_exp><and_exp><literal name="exitcond1_0_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="83" to="84">
<condition id="2824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="84" to="85">
<condition id="2825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="85" to="86">
<condition id="2826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="86" to="87">
<condition id="2827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3181" from="87" to="88">
<condition id="2828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="88" to="89">
<condition id="2829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="89" to="90">
<condition id="2830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="90" to="91">
<condition id="2831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="91" to="92">
<condition id="2832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3186" from="92" to="93">
<condition id="2833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="93" to="94">
<condition id="2834">
<or_exp><and_exp><literal name="exitcond_0_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="93" to="83">
<condition id="2835">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2442" from="94" to="108">
<condition id="2009">
<or_exp><and_exp><literal name="exitcond1_0_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2443" from="94" to="95">
<condition id="2011">
<or_exp><and_exp><literal name="exitcond1_0_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="95" to="96">
<condition id="2836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="96" to="97">
<condition id="2837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="97" to="98">
<condition id="2838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="98" to="99">
<condition id="2839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="99" to="100">
<condition id="2840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="100" to="101">
<condition id="2841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="101" to="102">
<condition id="2842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="102" to="103">
<condition id="2843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="103" to="104">
<condition id="2844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="104" to="105">
<condition id="2845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="105" to="106">
<condition id="2846">
<or_exp><and_exp><literal name="exitcond_0_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="105" to="95">
<condition id="2847">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2466" from="106" to="107">
<condition id="2037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="107" to="10">
<condition id="2053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="108" to="109">
<condition id="2054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="109" to="110">
<condition id="2055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="110" to="111">
<condition id="2056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="111" to="112">
<condition id="2057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="112" to="113">
<condition id="2058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="113" to="114">
<condition id="2059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="114" to="115">
<condition id="2060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="115" to="116">
<condition id="2061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="116" to="117">
<condition id="2063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="117" to="215">
<condition id="2064">
<or_exp><and_exp><literal name="exitcond1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="117" to="118">
<condition id="2065">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="118" to="119">
<condition id="2848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="119" to="120">
<condition id="2849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="120" to="121">
<condition id="2850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="121" to="122">
<condition id="2851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="122" to="123">
<condition id="2852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="123" to="124">
<condition id="2853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="124" to="125">
<condition id="2854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="125" to="126">
<condition id="2855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="126" to="127">
<condition id="2856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="127" to="128">
<condition id="2857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="128" to="129">
<condition id="2858">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="128" to="118">
<condition id="2859">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="129" to="215">
<condition id="2089">
<or_exp><and_exp><literal name="exitcond1_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="129" to="130">
<condition id="2090">
<or_exp><and_exp><literal name="exitcond1_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="130" to="131">
<condition id="2860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="131" to="132">
<condition id="2861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="132" to="133">
<condition id="2862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="133" to="134">
<condition id="2863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="134" to="135">
<condition id="2864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="135" to="136">
<condition id="2865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="136" to="137">
<condition id="2866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="137" to="138">
<condition id="2867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="138" to="139">
<condition id="2868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="139" to="140">
<condition id="2869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="140" to="141">
<condition id="2870">
<or_exp><and_exp><literal name="exitcond_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="140" to="130">
<condition id="2871">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="141" to="215">
<condition id="2114">
<or_exp><and_exp><literal name="exitcond1_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="141" to="142">
<condition id="2115">
<or_exp><and_exp><literal name="exitcond1_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="142" to="143">
<condition id="2872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="143" to="144">
<condition id="2873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="144" to="145">
<condition id="2874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="145" to="146">
<condition id="2875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="146" to="147">
<condition id="2876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="147" to="148">
<condition id="2877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="148" to="149">
<condition id="2878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="149" to="150">
<condition id="2879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="150" to="151">
<condition id="2880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="151" to="152">
<condition id="2881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="152" to="153">
<condition id="2882">
<or_exp><and_exp><literal name="exitcond_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="152" to="142">
<condition id="2883">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="153" to="215">
<condition id="2139">
<or_exp><and_exp><literal name="exitcond1_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="153" to="154">
<condition id="2140">
<or_exp><and_exp><literal name="exitcond1_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="154" to="155">
<condition id="2884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="155" to="156">
<condition id="2885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="156" to="157">
<condition id="2886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="157" to="158">
<condition id="2887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="158" to="159">
<condition id="2888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="159" to="160">
<condition id="2889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="160" to="161">
<condition id="2890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="161" to="162">
<condition id="2891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="162" to="163">
<condition id="2892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="163" to="164">
<condition id="2893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="164" to="165">
<condition id="2894">
<or_exp><and_exp><literal name="exitcond_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="164" to="154">
<condition id="2895">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="165" to="215">
<condition id="2164">
<or_exp><and_exp><literal name="exitcond1_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="165" to="166">
<condition id="2165">
<or_exp><and_exp><literal name="exitcond1_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="166" to="167">
<condition id="2896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="167" to="168">
<condition id="2897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="168" to="169">
<condition id="2898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="169" to="170">
<condition id="2899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="170" to="171">
<condition id="2900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="171" to="172">
<condition id="2901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="172" to="173">
<condition id="2902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="173" to="174">
<condition id="2903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="174" to="175">
<condition id="2904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="175" to="176">
<condition id="2905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="176" to="177">
<condition id="2906">
<or_exp><and_exp><literal name="exitcond_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="176" to="166">
<condition id="2907">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2604" from="177" to="215">
<condition id="2189">
<or_exp><and_exp><literal name="exitcond1_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="177" to="178">
<condition id="2190">
<or_exp><and_exp><literal name="exitcond1_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3268" from="178" to="179">
<condition id="2908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3269" from="179" to="180">
<condition id="2909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3270" from="180" to="181">
<condition id="2910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="181" to="182">
<condition id="2911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3272" from="182" to="183">
<condition id="2912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3273" from="183" to="184">
<condition id="2913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3274" from="184" to="185">
<condition id="2914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3275" from="185" to="186">
<condition id="2915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3276" from="186" to="187">
<condition id="2916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3277" from="187" to="188">
<condition id="2917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3278" from="188" to="189">
<condition id="2918">
<or_exp><and_exp><literal name="exitcond_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3279" from="188" to="178">
<condition id="2919">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="189" to="215">
<condition id="2214">
<or_exp><and_exp><literal name="exitcond1_1_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="189" to="190">
<condition id="2215">
<or_exp><and_exp><literal name="exitcond1_1_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3281" from="190" to="191">
<condition id="2920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="191" to="192">
<condition id="2921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="192" to="193">
<condition id="2922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="193" to="194">
<condition id="2923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="194" to="195">
<condition id="2924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="195" to="196">
<condition id="2925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="196" to="197">
<condition id="2926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3288" from="197" to="198">
<condition id="2927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="198" to="199">
<condition id="2928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="199" to="200">
<condition id="2929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="200" to="201">
<condition id="2930">
<or_exp><and_exp><literal name="exitcond_1_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="200" to="190">
<condition id="2931">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="201" to="215">
<condition id="2239">
<or_exp><and_exp><literal name="exitcond1_1_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="201" to="202">
<condition id="2241">
<or_exp><and_exp><literal name="exitcond1_1_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3294" from="202" to="203">
<condition id="2932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="203" to="204">
<condition id="2933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="204" to="205">
<condition id="2934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3297" from="205" to="206">
<condition id="2935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="206" to="207">
<condition id="2936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="207" to="208">
<condition id="2937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="208" to="209">
<condition id="2938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="209" to="210">
<condition id="2939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="210" to="211">
<condition id="2940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="211" to="212">
<condition id="2941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="212" to="213">
<condition id="2942">
<or_exp><and_exp><literal name="exitcond_1_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="212" to="202">
<condition id="2943">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="213" to="214">
<condition id="2267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="214" to="117">
<condition id="2283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="215" to="216">
<condition id="2284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="216" to="217">
<condition id="2285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="217" to="218">
<condition id="2286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="218" to="219">
<condition id="2287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="219" to="220">
<condition id="2288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="220" to="221">
<condition id="2289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="221" to="222">
<condition id="2290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="222" to="223">
<condition id="2291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="223" to="224">
<condition id="2293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="224" to="322">
<condition id="2294">
<or_exp><and_exp><literal name="exitcond1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="224" to="225">
<condition id="2295">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="225" to="226">
<condition id="2944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3308" from="226" to="227">
<condition id="2945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="227" to="228">
<condition id="2946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="228" to="229">
<condition id="2947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="229" to="230">
<condition id="2948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="230" to="231">
<condition id="2949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="231" to="232">
<condition id="2950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="232" to="233">
<condition id="2951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="233" to="234">
<condition id="2952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="234" to="235">
<condition id="2953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="235" to="236">
<condition id="2954">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="235" to="225">
<condition id="2955">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="236" to="322">
<condition id="2319">
<or_exp><and_exp><literal name="exitcond1_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="236" to="237">
<condition id="2320">
<or_exp><and_exp><literal name="exitcond1_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="237" to="238">
<condition id="2956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="238" to="239">
<condition id="2957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="239" to="240">
<condition id="2958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3323" from="240" to="241">
<condition id="2959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="241" to="242">
<condition id="2960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3325" from="242" to="243">
<condition id="2961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="243" to="244">
<condition id="2962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3327" from="244" to="245">
<condition id="2963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="245" to="246">
<condition id="2964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="246" to="247">
<condition id="2965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="247" to="248">
<condition id="2966">
<or_exp><and_exp><literal name="exitcond_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="247" to="237">
<condition id="2967">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="248" to="322">
<condition id="2344">
<or_exp><and_exp><literal name="exitcond1_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="248" to="249">
<condition id="2345">
<or_exp><and_exp><literal name="exitcond1_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="249" to="250">
<condition id="2968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="250" to="251">
<condition id="2969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3335" from="251" to="252">
<condition id="2970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="252" to="253">
<condition id="2971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3337" from="253" to="254">
<condition id="2972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="254" to="255">
<condition id="2973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3339" from="255" to="256">
<condition id="2974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="256" to="257">
<condition id="2975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3341" from="257" to="258">
<condition id="2976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="258" to="259">
<condition id="2977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3343" from="259" to="260">
<condition id="2978">
<or_exp><and_exp><literal name="exitcond_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3344" from="259" to="249">
<condition id="2979">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="260" to="322">
<condition id="2369">
<or_exp><and_exp><literal name="exitcond1_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="260" to="261">
<condition id="2370">
<or_exp><and_exp><literal name="exitcond1_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3346" from="261" to="262">
<condition id="2980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3347" from="262" to="263">
<condition id="2981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3348" from="263" to="264">
<condition id="2982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3349" from="264" to="265">
<condition id="2983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="265" to="266">
<condition id="2984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="266" to="267">
<condition id="2985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="267" to="268">
<condition id="2986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3353" from="268" to="269">
<condition id="2987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3354" from="269" to="270">
<condition id="2988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3355" from="270" to="271">
<condition id="2989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3356" from="271" to="272">
<condition id="2990">
<or_exp><and_exp><literal name="exitcond_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="271" to="261">
<condition id="2991">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="272" to="322">
<condition id="2394">
<or_exp><and_exp><literal name="exitcond1_2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="272" to="273">
<condition id="2395">
<or_exp><and_exp><literal name="exitcond1_2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="273" to="274">
<condition id="2992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="274" to="275">
<condition id="2993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="275" to="276">
<condition id="2994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="276" to="277">
<condition id="2995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="277" to="278">
<condition id="2996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="278" to="279">
<condition id="2997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="279" to="280">
<condition id="2998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="280" to="281">
<condition id="2999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="281" to="282">
<condition id="3000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="282" to="283">
<condition id="3001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="283" to="284">
<condition id="3002">
<or_exp><and_exp><literal name="exitcond_2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="283" to="273">
<condition id="3003">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="284" to="322">
<condition id="2419">
<or_exp><and_exp><literal name="exitcond1_2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="284" to="285">
<condition id="2420">
<or_exp><and_exp><literal name="exitcond1_2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="285" to="286">
<condition id="3004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3373" from="286" to="287">
<condition id="3005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3374" from="287" to="288">
<condition id="3006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3375" from="288" to="289">
<condition id="3007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3376" from="289" to="290">
<condition id="3008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3377" from="290" to="291">
<condition id="3009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3378" from="291" to="292">
<condition id="3010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3379" from="292" to="293">
<condition id="3011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3380" from="293" to="294">
<condition id="3012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3381" from="294" to="295">
<condition id="3013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3382" from="295" to="296">
<condition id="3014">
<or_exp><and_exp><literal name="exitcond_2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3383" from="295" to="285">
<condition id="3015">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="296" to="322">
<condition id="2444">
<or_exp><and_exp><literal name="exitcond1_2_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="296" to="297">
<condition id="2445">
<or_exp><and_exp><literal name="exitcond1_2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3385" from="297" to="298">
<condition id="3016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="298" to="299">
<condition id="3017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3387" from="299" to="300">
<condition id="3018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3388" from="300" to="301">
<condition id="3019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3389" from="301" to="302">
<condition id="3020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3390" from="302" to="303">
<condition id="3021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3391" from="303" to="304">
<condition id="3022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3392" from="304" to="305">
<condition id="3023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3393" from="305" to="306">
<condition id="3024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3394" from="306" to="307">
<condition id="3025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3395" from="307" to="308">
<condition id="3026">
<or_exp><and_exp><literal name="exitcond_2_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3396" from="307" to="297">
<condition id="3027">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="308" to="322">
<condition id="2469">
<or_exp><and_exp><literal name="exitcond1_2_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="308" to="309">
<condition id="2471">
<or_exp><and_exp><literal name="exitcond1_2_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3398" from="309" to="310">
<condition id="3028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3399" from="310" to="311">
<condition id="3029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3400" from="311" to="312">
<condition id="3030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3401" from="312" to="313">
<condition id="3031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3402" from="313" to="314">
<condition id="3032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3403" from="314" to="315">
<condition id="3033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3404" from="315" to="316">
<condition id="3034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3405" from="316" to="317">
<condition id="3035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3406" from="317" to="318">
<condition id="3036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="318" to="319">
<condition id="3037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3408" from="319" to="320">
<condition id="3038">
<or_exp><and_exp><literal name="exitcond_2_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3409" from="319" to="309">
<condition id="3039">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="320" to="321">
<condition id="2497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="321" to="224">
<condition id="2513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="322" to="323">
<condition id="2514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="323" to="324">
<condition id="2515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="324" to="325">
<condition id="2516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="325" to="326">
<condition id="2517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="326" to="327">
<condition id="2518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="327" to="328">
<condition id="2519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="328" to="329">
<condition id="2520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="329" to="330">
<condition id="2521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="330" to="331">
<condition id="2523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="331" to="428">
<condition id="2525">
<or_exp><and_exp><literal name="exitcond1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="331" to="332">
<condition id="2527">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3411" from="332" to="333">
<condition id="3040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3412" from="333" to="334">
<condition id="3041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3413" from="334" to="335">
<condition id="3042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3414" from="335" to="336">
<condition id="3043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3415" from="336" to="337">
<condition id="3044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3416" from="337" to="338">
<condition id="3045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3417" from="338" to="339">
<condition id="3046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3418" from="339" to="340">
<condition id="3047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3419" from="340" to="341">
<condition id="3048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3420" from="341" to="342">
<condition id="3049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="342" to="343">
<condition id="3050">
<or_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3422" from="342" to="332">
<condition id="3051">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="343" to="428">
<condition id="2553">
<or_exp><and_exp><literal name="exitcond1_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="343" to="344">
<condition id="2555">
<or_exp><and_exp><literal name="exitcond1_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3424" from="344" to="345">
<condition id="3052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3425" from="345" to="346">
<condition id="3053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="346" to="347">
<condition id="3054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="347" to="348">
<condition id="3055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="348" to="349">
<condition id="3056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3429" from="349" to="350">
<condition id="3057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="350" to="351">
<condition id="3058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="351" to="352">
<condition id="3059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="352" to="353">
<condition id="3060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="353" to="354">
<condition id="3061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="354" to="355">
<condition id="3062">
<or_exp><and_exp><literal name="exitcond_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="354" to="344">
<condition id="3063">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="355" to="428">
<condition id="2581">
<or_exp><and_exp><literal name="exitcond1_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="355" to="356">
<condition id="2583">
<or_exp><and_exp><literal name="exitcond1_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="356" to="357">
<condition id="3064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3438" from="357" to="358">
<condition id="3065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3439" from="358" to="359">
<condition id="3066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3440" from="359" to="360">
<condition id="3067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3441" from="360" to="361">
<condition id="3068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3442" from="361" to="362">
<condition id="3069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3443" from="362" to="363">
<condition id="3070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3444" from="363" to="364">
<condition id="3071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3445" from="364" to="365">
<condition id="3072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3446" from="365" to="366">
<condition id="3073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3447" from="366" to="367">
<condition id="3074">
<or_exp><and_exp><literal name="exitcond_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3448" from="366" to="356">
<condition id="3075">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="367" to="428">
<condition id="2609">
<or_exp><and_exp><literal name="exitcond1_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="367" to="368">
<condition id="2611">
<or_exp><and_exp><literal name="exitcond1_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3450" from="368" to="369">
<condition id="3076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3451" from="369" to="370">
<condition id="3077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="370" to="371">
<condition id="3078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="371" to="372">
<condition id="3079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3454" from="372" to="373">
<condition id="3080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3455" from="373" to="374">
<condition id="3081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3456" from="374" to="375">
<condition id="3082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="375" to="376">
<condition id="3083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3458" from="376" to="377">
<condition id="3084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="377" to="378">
<condition id="3085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3460" from="378" to="379">
<condition id="3086">
<or_exp><and_exp><literal name="exitcond_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3461" from="378" to="368">
<condition id="3087">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3000" from="379" to="428">
<condition id="2637">
<or_exp><and_exp><literal name="exitcond1_3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3001" from="379" to="380">
<condition id="2639">
<or_exp><and_exp><literal name="exitcond1_3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3463" from="380" to="381">
<condition id="3088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3464" from="381" to="382">
<condition id="3089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3465" from="382" to="383">
<condition id="3090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3466" from="383" to="384">
<condition id="3091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3467" from="384" to="385">
<condition id="3092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3468" from="385" to="386">
<condition id="3093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3469" from="386" to="387">
<condition id="3094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="387" to="388">
<condition id="3095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3471" from="388" to="389">
<condition id="3096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3472" from="389" to="390">
<condition id="3097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3473" from="390" to="391">
<condition id="3098">
<or_exp><and_exp><literal name="exitcond_3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="390" to="380">
<condition id="3099">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3024" from="391" to="428">
<condition id="2665">
<or_exp><and_exp><literal name="exitcond1_3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3025" from="391" to="392">
<condition id="2667">
<or_exp><and_exp><literal name="exitcond1_3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="392" to="393">
<condition id="3100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="393" to="394">
<condition id="3101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="394" to="395">
<condition id="3102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="395" to="396">
<condition id="3103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="396" to="397">
<condition id="3104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="397" to="398">
<condition id="3105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3482" from="398" to="399">
<condition id="3106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3483" from="399" to="400">
<condition id="3107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="400" to="401">
<condition id="3108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="401" to="402">
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="402" to="403">
<condition id="3110">
<or_exp><and_exp><literal name="exitcond_3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="402" to="392">
<condition id="3111">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3048" from="403" to="428">
<condition id="2693">
<or_exp><and_exp><literal name="exitcond1_3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="403" to="404">
<condition id="2695">
<or_exp><and_exp><literal name="exitcond1_3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3489" from="404" to="405">
<condition id="3112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="405" to="406">
<condition id="3113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="406" to="407">
<condition id="3114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="407" to="408">
<condition id="3115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3493" from="408" to="409">
<condition id="3116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3494" from="409" to="410">
<condition id="3117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="410" to="411">
<condition id="3118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3496" from="411" to="412">
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3497" from="412" to="413">
<condition id="3120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3498" from="413" to="414">
<condition id="3121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3499" from="414" to="415">
<condition id="3122">
<or_exp><and_exp><literal name="exitcond_3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3500" from="414" to="404">
<condition id="3123">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3072" from="415" to="428">
<condition id="2721">
<or_exp><and_exp><literal name="exitcond1_3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="415" to="416">
<condition id="2723">
<or_exp><and_exp><literal name="exitcond1_3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3502" from="416" to="417">
<condition id="3124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3503" from="417" to="418">
<condition id="3125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3504" from="418" to="419">
<condition id="3126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3505" from="419" to="420">
<condition id="3127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3506" from="420" to="421">
<condition id="3128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3507" from="421" to="422">
<condition id="3129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3508" from="422" to="423">
<condition id="3130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3509" from="423" to="424">
<condition id="3131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3510" from="424" to="425">
<condition id="3132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3511" from="425" to="426">
<condition id="3133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3512" from="426" to="427">
<condition id="3134">
<or_exp><and_exp><literal name="exitcond_3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3513" from="426" to="416">
<condition id="3135">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="427" to="331">
<condition id="2749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="428" to="2">
<condition id="2751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %outrows_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %outrows)

]]></Node>
<StgValue><ssdm name="outrows_read"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
:1  %outrows_cast = zext i8 %outrows_read to i64

]]></Node>
<StgValue><ssdm name="outrows_cast"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %C_addr = getelementptr [4 x float]* %C, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C1_addr = getelementptr [4 x float]* %C1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C1_addr"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %C2_addr = getelementptr [4 x float]* %C2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C2_addr"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %C3_addr = getelementptr [4 x float]* %C3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C3_addr"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %C4_addr = getelementptr [4 x float]* %C4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C4_addr"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %C5_addr = getelementptr [4 x float]* %C5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C5_addr"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %C6_addr = getelementptr [4 x float]* %C6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C6_addr"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %C7_addr = getelementptr [4 x float]* %C7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C7_addr"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %j = phi i7 [ 0, %0 ], [ %j_1_lcssa_3, %170 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %k = phi i8 [ 0, %0 ], [ %k_2_3, %170 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %inneridx = phi i64 [ 0, %0 ], [ %inneridx_1_lcssa_3, %170 ]

]]></Node>
<StgValue><ssdm name="inneridx"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum = phi float [ 0.000000e+00, %0 ], [ %sum_1_lcssa_3, %170 ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %exitcond2 = icmp eq i8 %k, -128

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %171, label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %tmp_132 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %k, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_133 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %j, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:30  %tmp_143 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_132, i4 %tmp_133)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="9">
<![CDATA[
:31  %newIndex19_cast = zext i9 %tmp_143 to i64

]]></Node>
<StgValue><ssdm name="newIndex19_cast"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %dense_14_kernel_arra_40 = getelementptr [512 x float]* @dense_14_kernel_arra, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_40"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9">
<![CDATA[
:33  %dense_14_kernel_arra_41 = load float* %dense_14_kernel_arra_40, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_41"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %dense_14_kernel_arra_42 = getelementptr [512 x float]* @dense_14_kernel_arra_7, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_42"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="9">
<![CDATA[
:35  %dense_14_kernel_arra_43 = load float* %dense_14_kernel_arra_42, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_43"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %dense_14_kernel_arra_44 = getelementptr [512 x float]* @dense_14_kernel_arra_6, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_44"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="9">
<![CDATA[
:37  %dense_14_kernel_arra_45 = load float* %dense_14_kernel_arra_44, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_45"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %dense_14_kernel_arra_46 = getelementptr [512 x float]* @dense_14_kernel_arra_5, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_46"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9">
<![CDATA[
:39  %dense_14_kernel_arra_47 = load float* %dense_14_kernel_arra_46, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_47"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %dense_14_kernel_arra_48 = getelementptr [512 x float]* @dense_14_kernel_arra_4, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_48"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="9">
<![CDATA[
:41  %dense_14_kernel_arra_49 = load float* %dense_14_kernel_arra_48, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_49"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
:1  %k_cast = zext i8 %k to i9

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="64">
<![CDATA[
:2  %tmp_202 = trunc i64 %inneridx to i9

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %sum3 = add i9 %tmp_202, %k_cast

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %newIndex = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum3, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="6">
<![CDATA[
:9  %newIndex_cast = zext i6 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex_cast"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_addr = getelementptr [16 x float]* %A, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A8_addr = getelementptr [16 x float]* %A8, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A8_addr"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
:13  %A8_load = load float* %A8_addr, align 4

]]></Node>
<StgValue><ssdm name="A8_load"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A9_addr = getelementptr [16 x float]* %A9, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A9_addr"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
:15  %A9_load = load float* %A9_addr, align 4

]]></Node>
<StgValue><ssdm name="A9_load"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A10_addr = getelementptr [16 x float]* %A10, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A10_addr"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
:17  %A10_load = load float* %A10_addr, align 4

]]></Node>
<StgValue><ssdm name="A10_load"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A11_addr = getelementptr [16 x float]* %A11, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A11_addr"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
:19  %A11_load = load float* %A11_addr, align 4

]]></Node>
<StgValue><ssdm name="A11_load"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A12_addr = getelementptr [16 x float]* %A12, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A12_addr"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
:21  %A12_load = load float* %A12_addr, align 4

]]></Node>
<StgValue><ssdm name="A12_load"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A13_addr = getelementptr [16 x float]* %A13, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A13_addr"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
:23  %A13_load = load float* %A13_addr, align 4

]]></Node>
<StgValue><ssdm name="A13_load"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A14_addr = getelementptr [16 x float]* %A14, i64 0, i64 %newIndex_cast

]]></Node>
<StgValue><ssdm name="A14_addr"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
:25  %A14_load = load float* %A14_addr, align 4

]]></Node>
<StgValue><ssdm name="A14_load"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="7">
<![CDATA[
:27  %tmp_205 = trunc i7 %j to i3

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9">
<![CDATA[
:33  %dense_14_kernel_arra_41 = load float* %dense_14_kernel_arra_40, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_41"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="9">
<![CDATA[
:35  %dense_14_kernel_arra_43 = load float* %dense_14_kernel_arra_42, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_43"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="9">
<![CDATA[
:37  %dense_14_kernel_arra_45 = load float* %dense_14_kernel_arra_44, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_45"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="9">
<![CDATA[
:39  %dense_14_kernel_arra_47 = load float* %dense_14_kernel_arra_46, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_47"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="9">
<![CDATA[
:41  %dense_14_kernel_arra_49 = load float* %dense_14_kernel_arra_48, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_49"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %dense_14_kernel_arra_50 = getelementptr [512 x float]* @dense_14_kernel_arra_3, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_50"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="9">
<![CDATA[
:43  %dense_14_kernel_arra_51 = load float* %dense_14_kernel_arra_50, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_51"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %dense_14_kernel_arra_52 = getelementptr [512 x float]* @dense_14_kernel_arra_2, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_52"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="9">
<![CDATA[
:45  %dense_14_kernel_arra_53 = load float* %dense_14_kernel_arra_52, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_53"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %dense_14_kernel_arra_54 = getelementptr [512 x float]* @dense_14_kernel_arra_1, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_54"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="9">
<![CDATA[
:47  %dense_14_kernel_arra_55 = load float* %dense_14_kernel_arra_54, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_55"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:48  %sel_tmp_i4 = icmp eq i3 %tmp_205, 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i4"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:49  %sel_tmp1_i4 = select i1 %sel_tmp_i4, float %dense_14_kernel_arra_43, float %dense_14_kernel_arra_41

]]></Node>
<StgValue><ssdm name="sel_tmp1_i4"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:50  %sel_tmp2_i4 = icmp eq i3 %tmp_205, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2_i4"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %sel_tmp3_i4 = select i1 %sel_tmp2_i4, float %dense_14_kernel_arra_45, float %sel_tmp1_i4

]]></Node>
<StgValue><ssdm name="sel_tmp3_i4"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:52  %sel_tmp4_i4 = icmp eq i3 %tmp_205, 2

]]></Node>
<StgValue><ssdm name="sel_tmp4_i4"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:53  %sel_tmp5_i4 = select i1 %sel_tmp4_i4, float %dense_14_kernel_arra_47, float %sel_tmp3_i4

]]></Node>
<StgValue><ssdm name="sel_tmp5_i4"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:54  %sel_tmp6_i4 = icmp eq i3 %tmp_205, 3

]]></Node>
<StgValue><ssdm name="sel_tmp6_i4"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %sel_tmp7_i4 = select i1 %sel_tmp6_i4, float %dense_14_kernel_arra_49, float %sel_tmp5_i4

]]></Node>
<StgValue><ssdm name="sel_tmp7_i4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="8">
<![CDATA[
:3  %tmp_203 = trunc i8 %k to i3

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="64">
<![CDATA[
:4  %tmp_204 = trunc i64 %inneridx to i3

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %arrayNo_trunc = add i3 %tmp_203, %tmp_204

]]></Node>
<StgValue><ssdm name="arrayNo_trunc"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="3">
<![CDATA[
:7  %arrayNo = zext i3 %arrayNo_trunc to i64

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
:11  %A_load = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
:13  %A8_load = load float* %A8_addr, align 4

]]></Node>
<StgValue><ssdm name="A8_load"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
:15  %A9_load = load float* %A9_addr, align 4

]]></Node>
<StgValue><ssdm name="A9_load"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
:17  %A10_load = load float* %A10_addr, align 4

]]></Node>
<StgValue><ssdm name="A10_load"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
:19  %A11_load = load float* %A11_addr, align 4

]]></Node>
<StgValue><ssdm name="A11_load"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
:21  %A12_load = load float* %A12_addr, align 4

]]></Node>
<StgValue><ssdm name="A12_load"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
:23  %A13_load = load float* %A13_addr, align 4

]]></Node>
<StgValue><ssdm name="A13_load"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
:25  %A14_load = load float* %A14_addr, align 4

]]></Node>
<StgValue><ssdm name="A14_load"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:26  %tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load, float %A8_load, float %A9_load, float %A10_load, float %A11_load, float %A12_load, float %A13_load, float %A14_load, i64 %arrayNo)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="9">
<![CDATA[
:43  %dense_14_kernel_arra_51 = load float* %dense_14_kernel_arra_50, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_51"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="9">
<![CDATA[
:45  %dense_14_kernel_arra_53 = load float* %dense_14_kernel_arra_52, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_53"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="9">
<![CDATA[
:47  %dense_14_kernel_arra_55 = load float* %dense_14_kernel_arra_54, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_55"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:56  %sel_tmp8_i4 = icmp eq i3 %tmp_205, -4

]]></Node>
<StgValue><ssdm name="sel_tmp8_i4"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:57  %sel_tmp9_i4 = select i1 %sel_tmp8_i4, float %dense_14_kernel_arra_51, float %sel_tmp7_i4

]]></Node>
<StgValue><ssdm name="sel_tmp9_i4"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:58  %sel_tmp10_i4 = icmp eq i3 %tmp_205, -3

]]></Node>
<StgValue><ssdm name="sel_tmp10_i4"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:59  %sel_tmp11_i4 = select i1 %sel_tmp10_i4, float %dense_14_kernel_arra_53, float %sel_tmp9_i4

]]></Node>
<StgValue><ssdm name="sel_tmp11_i4"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:60  %sel_tmp12_i4 = icmp eq i3 %tmp_205, -2

]]></Node>
<StgValue><ssdm name="sel_tmp12_i4"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:61  %UnifiedRetVal_i4 = select i1 %sel_tmp12_i4, float %dense_14_kernel_arra_55, float %sel_tmp11_i4

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="525" st_id="5" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i4

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="526" st_id="6" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i4

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="527" st_id="7" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i4

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="528" st_id="8" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i4

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="8">
<![CDATA[
:0  %tmp = trunc i8 %k to i7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %tmp_36 = fmul float %tmp_s, %UnifiedRetVal_i4

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:63  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="532" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i = phi i64 [ 0, %44 ], [ %i_33_0_7, %39 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %j_1 = phi i7 [ %j, %44 ], [ 32, %39 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %inneridx_1 = phi i64 [ %inneridx, %44 ], [ %tmp_216, %39 ]

]]></Node>
<StgValue><ssdm name="inneridx_1"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum_1 = phi float [ %sum, %44 ], [ %sum_2_0_7, %39 ]

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond1 = icmp eq i64 %i, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %43, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_206 = shl i64 %i, 7

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="540" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2 = phi i6 [ 0, %5 ], [ %tmp_37, %7 ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond = icmp eq i6 %j_2, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37 = add i6 %j_2, 1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %3, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_cast = zext i6 %j_2 to i64

]]></Node>
<StgValue><ssdm name="j_2_cast"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr = getelementptr [32 x float]* %d, i64 0, i64 %j_2_cast

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load = load float* %d_addr, align 4

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="547" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load = load float* %d_addr, align 4

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="548" st_id="13" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4 = fadd float %d_load, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="549" st_id="14" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4 = fadd float %d_load, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="550" st_id="15" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4 = fadd float %d_load, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="551" st_id="16" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4 = fadd float %d_load, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="552" st_id="17" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4 = fadd float %d_load, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="553" st_id="18" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4 = fadd float %d_load, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="554" st_id="19" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4 = fadd float %d_load, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="555" st_id="20" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4 = fadd float %d_load, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="556" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2 = phi float [ %sum_1, %5 ], [ %sum_4, %7 ]

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="21" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4 = fadd float %d_load, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_124)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="562" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="563" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch255 [
    i4 0, label %branch248
    i4 1, label %branch249
    i4 2, label %branch250
    i4 3, label %branch251
    i4 4, label %branch252
    i4 5, label %branch253
    i4 6, label %branch254
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch254:0  store float %sum_2, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch253:0  store float %sum_2, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch253:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch252:0  store float %sum_2, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch252:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1281">
<or_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch251:0  store float %sum_2, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1281">
<or_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch251:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch250:0  store float %sum_2, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch249:0  store float %sum_2, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch249:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch248:0  store float %sum_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch255:0  store float %sum_2, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch255:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_0_s = or i64 %i, 1

]]></Node>
<StgValue><ssdm name="i_33_0_s"/></StgValue>
</operation>

<operation id="581" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_0_1 = icmp eq i64 %i_33_0_s, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_1"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_0_1, label %43, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond1_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_207 = shl i64 %i_33_0_s, 7

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="exitcond1_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="585" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_0_1 = phi i6 [ 0, %10 ], [ %tmp_37_0_1, %12 ]

]]></Node>
<StgValue><ssdm name="j_2_0_1"/></StgValue>
</operation>

<operation id="586" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_0_1 = icmp eq i6 %j_2_0_1, -32

]]></Node>
<StgValue><ssdm name="exitcond_0_1"/></StgValue>
</operation>

<operation id="587" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_0_1 = add i6 %j_2_0_1, 1

]]></Node>
<StgValue><ssdm name="tmp_37_0_1"/></StgValue>
</operation>

<operation id="588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_1, label %8, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_0_1_cast = zext i6 %j_2_0_1 to i64

]]></Node>
<StgValue><ssdm name="j_2_0_1_cast"/></StgValue>
</operation>

<operation id="590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_32 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_0_1_cast

]]></Node>
<StgValue><ssdm name="d_addr_32"/></StgValue>
</operation>

<operation id="591" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_32 = load float* %d_addr_32, align 4

]]></Node>
<StgValue><ssdm name="d_load_32"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="592" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_32 = load float* %d_addr_32, align 4

]]></Node>
<StgValue><ssdm name="d_load_32"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="593" st_id="25" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_1 = fadd float %d_load_32, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="594" st_id="26" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_1 = fadd float %d_load_32, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="595" st_id="27" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_1 = fadd float %d_load_32, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="596" st_id="28" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_1 = fadd float %d_load_32, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="597" st_id="29" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_1 = fadd float %d_load_32, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="598" st_id="30" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_1 = fadd float %d_load_32, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="599" st_id="31" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_1 = fadd float %d_load_32, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="600" st_id="32" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_1 = fadd float %d_load_32, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="601" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_1 = phi float [ %sum_2, %10 ], [ %sum_4_0_1, %12 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_1"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="603" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="604" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="33" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_1 = fadd float %d_load_32, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="606" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_125)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="607" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="608" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch247 [
    i4 0, label %branch240
    i4 1, label %branch241
    i4 2, label %branch242
    i4 3, label %branch243
    i4 4, label %branch244
    i4 5, label %branch245
    i4 6, label %branch246
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1289">
<or_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch246:0  store float %sum_2_0_1, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1289">
<or_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch246:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch245:0  store float %sum_2_0_1, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch245:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1291">
<or_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch244:0  store float %sum_2_0_1, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1291">
<or_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch243:0  store float %sum_2_0_1, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch243:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch242:0  store float %sum_2_0_1, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch241:0  store float %sum_2_0_1, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch241:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch240:0  store float %sum_2_0_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch247:0  store float %sum_2_0_1, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch247:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_0_5 = or i64 %i, 2

]]></Node>
<StgValue><ssdm name="i_33_0_5"/></StgValue>
</operation>

<operation id="626" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_0_2 = icmp eq i64 %i_33_0_5, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_2"/></StgValue>
</operation>

<operation id="627" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_0_2, label %43, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp><literal name="exitcond1_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_208 = shl i64 %i_33_0_5, 7

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="629" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp><literal name="exitcond1_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="630" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_0_2 = phi i6 [ 0, %15 ], [ %tmp_37_0_2, %17 ]

]]></Node>
<StgValue><ssdm name="j_2_0_2"/></StgValue>
</operation>

<operation id="631" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_0_2 = icmp eq i6 %j_2_0_2, -32

]]></Node>
<StgValue><ssdm name="exitcond_0_2"/></StgValue>
</operation>

<operation id="632" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_0_2 = add i6 %j_2_0_2, 1

]]></Node>
<StgValue><ssdm name="tmp_37_0_2"/></StgValue>
</operation>

<operation id="633" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_2, label %13, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_0_2_cast = zext i6 %j_2_0_2 to i64

]]></Node>
<StgValue><ssdm name="j_2_0_2_cast"/></StgValue>
</operation>

<operation id="635" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_33 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_0_2_cast

]]></Node>
<StgValue><ssdm name="d_addr_33"/></StgValue>
</operation>

<operation id="636" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_33 = load float* %d_addr_33, align 4

]]></Node>
<StgValue><ssdm name="d_load_33"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="637" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_33 = load float* %d_addr_33, align 4

]]></Node>
<StgValue><ssdm name="d_load_33"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="638" st_id="37" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_2 = fadd float %d_load_33, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="639" st_id="38" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_2 = fadd float %d_load_33, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="640" st_id="39" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_2 = fadd float %d_load_33, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="641" st_id="40" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_2 = fadd float %d_load_33, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="642" st_id="41" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_2 = fadd float %d_load_33, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="643" st_id="42" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_2 = fadd float %d_load_33, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="644" st_id="43" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_2 = fadd float %d_load_33, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="645" st_id="44" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_2 = fadd float %d_load_33, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="646" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_2 = phi float [ %sum_2_0_1, %15 ], [ %sum_4_0_2, %17 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_2"/></StgValue>
</operation>

<operation id="647" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="648" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="649" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="45" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_2 = fadd float %d_load_33, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="651" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_126)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="652" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="653" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch239 [
    i4 0, label %branch232
    i4 1, label %branch233
    i4 2, label %branch234
    i4 3, label %branch235
    i4 4, label %branch236
    i4 5, label %branch237
    i4 6, label %branch238
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch238:0  store float %sum_2_0_2, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch237:0  store float %sum_2_0_2, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="658" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch236:0  store float %sum_2_0_2, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch235:0  store float %sum_2_0_2, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch235:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1304">
<or_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch234:0  store float %sum_2_0_2, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1304">
<or_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch233:0  store float %sum_2_0_2, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch232:0  store float %sum_2_0_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch239:0  store float %sum_2_0_2, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch239:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_0_6 = or i64 %i, 3

]]></Node>
<StgValue><ssdm name="i_33_0_6"/></StgValue>
</operation>

<operation id="671" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_0_3 = icmp eq i64 %i_33_0_6, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_3"/></StgValue>
</operation>

<operation id="672" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_0_3, label %43, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp><literal name="exitcond1_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_209 = shl i64 %i_33_0_6, 7

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="674" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp><literal name="exitcond1_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="675" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_0_3 = phi i6 [ 0, %20 ], [ %tmp_37_0_3, %22 ]

]]></Node>
<StgValue><ssdm name="j_2_0_3"/></StgValue>
</operation>

<operation id="676" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_0_3 = icmp eq i6 %j_2_0_3, -32

]]></Node>
<StgValue><ssdm name="exitcond_0_3"/></StgValue>
</operation>

<operation id="677" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_0_3 = add i6 %j_2_0_3, 1

]]></Node>
<StgValue><ssdm name="tmp_37_0_3"/></StgValue>
</operation>

<operation id="678" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_3, label %18, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_0_3_cast = zext i6 %j_2_0_3 to i64

]]></Node>
<StgValue><ssdm name="j_2_0_3_cast"/></StgValue>
</operation>

<operation id="680" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_34 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_0_3_cast

]]></Node>
<StgValue><ssdm name="d_addr_34"/></StgValue>
</operation>

<operation id="681" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_34 = load float* %d_addr_34, align 4

]]></Node>
<StgValue><ssdm name="d_load_34"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="682" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_34 = load float* %d_addr_34, align 4

]]></Node>
<StgValue><ssdm name="d_load_34"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="683" st_id="49" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_3 = fadd float %d_load_34, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="684" st_id="50" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_3 = fadd float %d_load_34, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="685" st_id="51" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_3 = fadd float %d_load_34, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="686" st_id="52" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_3 = fadd float %d_load_34, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="687" st_id="53" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_3 = fadd float %d_load_34, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="688" st_id="54" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_3 = fadd float %d_load_34, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="689" st_id="55" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_3 = fadd float %d_load_34, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="690" st_id="56" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_3 = fadd float %d_load_34, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="691" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_3 = phi float [ %sum_2_0_2, %20 ], [ %sum_4_0_3, %22 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_3"/></StgValue>
</operation>

<operation id="692" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="693" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="694" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="57" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_3 = fadd float %d_load_34, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>

<operation id="696" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_166 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_127)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="697" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="698" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch231 [
    i4 0, label %branch224
    i4 1, label %branch225
    i4 2, label %branch226
    i4 3, label %branch227
    i4 4, label %branch228
    i4 5, label %branch229
    i4 6, label %branch230
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch230:0  store float %sum_2_0_3, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="701" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch229:0  store float %sum_2_0_3, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch229:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch228:0  store float %sum_2_0_3, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch227:0  store float %sum_2_0_3, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1315">
<or_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch226:0  store float %sum_2_0_3, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1315">
<or_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch225:0  store float %sum_2_0_3, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch224:0  store float %sum_2_0_3, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch231:0  store float %sum_2_0_3, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch231:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_0_8 = or i64 %i, 4

]]></Node>
<StgValue><ssdm name="i_33_0_8"/></StgValue>
</operation>

<operation id="716" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_0_4 = icmp eq i64 %i_33_0_8, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_4"/></StgValue>
</operation>

<operation id="717" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_0_4, label %43, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond1_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_210 = shl i64 %i_33_0_8, 7

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="719" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="exitcond1_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="720" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_0_4 = phi i6 [ 0, %25 ], [ %tmp_37_0_4, %27 ]

]]></Node>
<StgValue><ssdm name="j_2_0_4"/></StgValue>
</operation>

<operation id="721" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_0_4 = icmp eq i6 %j_2_0_4, -32

]]></Node>
<StgValue><ssdm name="exitcond_0_4"/></StgValue>
</operation>

<operation id="722" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_0_4 = add i6 %j_2_0_4, 1

]]></Node>
<StgValue><ssdm name="tmp_37_0_4"/></StgValue>
</operation>

<operation id="723" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_4, label %23, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_0_4_cast = zext i6 %j_2_0_4 to i64

]]></Node>
<StgValue><ssdm name="j_2_0_4_cast"/></StgValue>
</operation>

<operation id="725" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_35 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_0_4_cast

]]></Node>
<StgValue><ssdm name="d_addr_35"/></StgValue>
</operation>

<operation id="726" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_35 = load float* %d_addr_35, align 4

]]></Node>
<StgValue><ssdm name="d_load_35"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="727" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_35 = load float* %d_addr_35, align 4

]]></Node>
<StgValue><ssdm name="d_load_35"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="728" st_id="61" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_4 = fadd float %d_load_35, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="729" st_id="62" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_4 = fadd float %d_load_35, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="730" st_id="63" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_4 = fadd float %d_load_35, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="731" st_id="64" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_4 = fadd float %d_load_35, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="732" st_id="65" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_4 = fadd float %d_load_35, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="733" st_id="66" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_4 = fadd float %d_load_35, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="734" st_id="67" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_4 = fadd float %d_load_35, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="735" st_id="68" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_4 = fadd float %d_load_35, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="736" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_4 = phi float [ %sum_2_0_3, %25 ], [ %sum_4_0_4, %27 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_4"/></StgValue>
</operation>

<operation id="737" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_167 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="738" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="739" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="69" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_4 = fadd float %d_load_35, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>

<operation id="741" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_128)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="742" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="743" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch223 [
    i4 0, label %branch216
    i4 1, label %branch217
    i4 2, label %branch218
    i4 3, label %branch219
    i4 4, label %branch220
    i4 5, label %branch221
    i4 6, label %branch222
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1322">
<or_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch222:0  store float %sum_2_0_4, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1322">
<or_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch221:0  store float %sum_2_0_4, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch220:0  store float %sum_2_0_4, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch219:0  store float %sum_2_0_4, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch219:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch218:0  store float %sum_2_0_4, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
branch218:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1327">
<or_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch217:0  store float %sum_2_0_4, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1327">
<or_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch217:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch216:0  store float %sum_2_0_4, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
branch216:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1329">
<or_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch223:0  store float %sum_2_0_4, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1329">
<or_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
branch223:1  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_0_9 = or i64 %i, 5

]]></Node>
<StgValue><ssdm name="i_33_0_9"/></StgValue>
</operation>

<operation id="761" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_0_5 = icmp eq i64 %i_33_0_9, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_5"/></StgValue>
</operation>

<operation id="762" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_0_5, label %43, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp><literal name="exitcond1_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_211 = shl i64 %i_33_0_9, 7

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="764" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp><literal name="exitcond1_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="765" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_0_5 = phi i6 [ 0, %30 ], [ %tmp_37_0_5, %32 ]

]]></Node>
<StgValue><ssdm name="j_2_0_5"/></StgValue>
</operation>

<operation id="766" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_0_5 = icmp eq i6 %j_2_0_5, -32

]]></Node>
<StgValue><ssdm name="exitcond_0_5"/></StgValue>
</operation>

<operation id="767" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_0_5 = add i6 %j_2_0_5, 1

]]></Node>
<StgValue><ssdm name="tmp_37_0_5"/></StgValue>
</operation>

<operation id="768" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_5, label %28, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_0_5_cast = zext i6 %j_2_0_5 to i64

]]></Node>
<StgValue><ssdm name="j_2_0_5_cast"/></StgValue>
</operation>

<operation id="770" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_36 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_0_5_cast

]]></Node>
<StgValue><ssdm name="d_addr_36"/></StgValue>
</operation>

<operation id="771" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_36 = load float* %d_addr_36, align 4

]]></Node>
<StgValue><ssdm name="d_load_36"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="772" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_36 = load float* %d_addr_36, align 4

]]></Node>
<StgValue><ssdm name="d_load_36"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="773" st_id="73" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_5 = fadd float %d_load_36, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="774" st_id="74" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_5 = fadd float %d_load_36, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="775" st_id="75" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_5 = fadd float %d_load_36, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="776" st_id="76" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_5 = fadd float %d_load_36, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="777" st_id="77" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_5 = fadd float %d_load_36, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="778" st_id="78" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_5 = fadd float %d_load_36, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="779" st_id="79" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_5 = fadd float %d_load_36, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="780" st_id="80" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_5 = fadd float %d_load_36, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="781" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_5 = phi float [ %sum_2_0_4, %30 ], [ %sum_4_0_5, %32 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_5"/></StgValue>
</operation>

<operation id="782" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="783" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_129 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="784" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="81" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_5 = fadd float %d_load_36, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_5"/></StgValue>
</operation>

<operation id="786" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_129)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="787" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="788" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch215 [
    i4 0, label %branch208
    i4 1, label %branch209
    i4 2, label %branch210
    i4 3, label %branch211
    i4 4, label %branch212
    i4 5, label %branch213
    i4 6, label %branch214
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch214:0  store float %sum_2_0_5, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch214:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1334">
<or_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch213:0  store float %sum_2_0_5, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1334">
<or_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch213:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch212:0  store float %sum_2_0_5, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch212:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1336">
<or_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch211:0  store float %sum_2_0_5, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1336">
<or_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch211:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch210:0  store float %sum_2_0_5, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch210:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch209:0  store float %sum_2_0_5, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch209:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch208:0  store float %sum_2_0_5, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch208:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch215:0  store float %sum_2_0_5, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch215:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_0_1 = or i64 %i, 6

]]></Node>
<StgValue><ssdm name="i_33_0_1"/></StgValue>
</operation>

<operation id="806" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_0_6 = icmp eq i64 %i_33_0_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_6"/></StgValue>
</operation>

<operation id="807" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_0_6, label %43, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp><literal name="exitcond1_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_212 = shl i64 %i_33_0_1, 7

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="809" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp><literal name="exitcond1_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="810" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_0_6 = phi i6 [ 0, %35 ], [ %tmp_37_0_6, %37 ]

]]></Node>
<StgValue><ssdm name="j_2_0_6"/></StgValue>
</operation>

<operation id="811" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_0_6 = icmp eq i6 %j_2_0_6, -32

]]></Node>
<StgValue><ssdm name="exitcond_0_6"/></StgValue>
</operation>

<operation id="812" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_0_6 = add i6 %j_2_0_6, 1

]]></Node>
<StgValue><ssdm name="tmp_37_0_6"/></StgValue>
</operation>

<operation id="813" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_6, label %33, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_0_6_cast = zext i6 %j_2_0_6 to i64

]]></Node>
<StgValue><ssdm name="j_2_0_6_cast"/></StgValue>
</operation>

<operation id="815" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_37 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_0_6_cast

]]></Node>
<StgValue><ssdm name="d_addr_37"/></StgValue>
</operation>

<operation id="816" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_37 = load float* %d_addr_37, align 4

]]></Node>
<StgValue><ssdm name="d_load_37"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="817" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_37 = load float* %d_addr_37, align 4

]]></Node>
<StgValue><ssdm name="d_load_37"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="818" st_id="85" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_6 = fadd float %d_load_37, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="819" st_id="86" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_6 = fadd float %d_load_37, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="820" st_id="87" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_6 = fadd float %d_load_37, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="821" st_id="88" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_6 = fadd float %d_load_37, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="822" st_id="89" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_6 = fadd float %d_load_37, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="823" st_id="90" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_6 = fadd float %d_load_37, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="824" st_id="91" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_6 = fadd float %d_load_37, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="825" st_id="92" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_6 = fadd float %d_load_37, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="826" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_6 = phi float [ %sum_2_0_5, %35 ], [ %sum_4_0_6, %37 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_6"/></StgValue>
</operation>

<operation id="827" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_171 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="828" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="829" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="93" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_6 = fadd float %d_load_37, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_6"/></StgValue>
</operation>

<operation id="831" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_172 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_130)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="832" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp><literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="833" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch207 [
    i4 0, label %branch200
    i4 1, label %branch201
    i4 2, label %branch202
    i4 3, label %branch203
    i4 4, label %branch204
    i4 5, label %branch205
    i4 6, label %branch206
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch206:0  store float %sum_2_0_6, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch206:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1345">
<or_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch205:0  store float %sum_2_0_6, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1345">
<or_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch205:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch204:0  store float %sum_2_0_6, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1346">
<or_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch204:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch203:0  store float %sum_2_0_6, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1347">
<or_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch203:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1348">
<or_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch202:0  store float %sum_2_0_6, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1348">
<or_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch202:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1349">
<or_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch201:0  store float %sum_2_0_6, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1349">
<or_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch201:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch200:0  store float %sum_2_0_6, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch200:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1351">
<or_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch207:0  store float %sum_2_0_6, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1351">
<or_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch207:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_0_2 = or i64 %i, 7

]]></Node>
<StgValue><ssdm name="i_33_0_2"/></StgValue>
</operation>

<operation id="851" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_0_7 = icmp eq i64 %i_33_0_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_0_7"/></StgValue>
</operation>

<operation id="852" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_0_7, label %43, label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1354">
<or_exp><and_exp><literal name="exitcond1_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_216 = shl i64 %i_33_0_2, 7

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="854" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1354">
<or_exp><and_exp><literal name="exitcond1_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="855" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_0_7 = phi i6 [ 0, %40 ], [ %tmp_37_0_7, %42 ]

]]></Node>
<StgValue><ssdm name="j_2_0_7"/></StgValue>
</operation>

<operation id="856" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_0_7 = icmp eq i6 %j_2_0_7, -32

]]></Node>
<StgValue><ssdm name="exitcond_0_7"/></StgValue>
</operation>

<operation id="857" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_0_7 = add i6 %j_2_0_7, 1

]]></Node>
<StgValue><ssdm name="tmp_37_0_7"/></StgValue>
</operation>

<operation id="858" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_0_7, label %38, label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_0_7_cast = zext i6 %j_2_0_7 to i64

]]></Node>
<StgValue><ssdm name="j_2_0_7_cast"/></StgValue>
</operation>

<operation id="860" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_38 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_0_7_cast

]]></Node>
<StgValue><ssdm name="d_addr_38"/></StgValue>
</operation>

<operation id="861" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_38 = load float* %d_addr_38, align 4

]]></Node>
<StgValue><ssdm name="d_load_38"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="862" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_38 = load float* %d_addr_38, align 4

]]></Node>
<StgValue><ssdm name="d_load_38"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="863" st_id="97" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_7 = fadd float %d_load_38, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="864" st_id="98" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_7 = fadd float %d_load_38, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="865" st_id="99" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_7 = fadd float %d_load_38, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="866" st_id="100" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_7 = fadd float %d_load_38, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="867" st_id="101" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_7 = fadd float %d_load_38, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="868" st_id="102" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_7 = fadd float %d_load_38, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="869" st_id="103" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_7 = fadd float %d_load_38, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="870" st_id="104" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_7 = fadd float %d_load_38, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="871" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_0_7 = phi float [ %sum_2_0_6, %40 ], [ %sum_4_0_7, %42 ]

]]></Node>
<StgValue><ssdm name="sum_2_0_7"/></StgValue>
</operation>

<operation id="872" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_173 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="873" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="874" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="105" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_0_7 = fadd float %d_load_38, %tmp_36

]]></Node>
<StgValue><ssdm name="sum_4_0_7"/></StgValue>
</operation>

<operation id="876" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_134)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="877" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp><literal name="exitcond_0_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="878" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch199 [
    i4 0, label %branch192
    i4 1, label %branch193
    i4 2, label %branch194
    i4 3, label %branch195
    i4 4, label %branch196
    i4 5, label %branch197
    i4 6, label %branch198
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch198:0  store float %sum_2_0_7, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch198:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1359">
<or_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch197:0  store float %sum_2_0_7, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1359">
<or_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch196:0  store float %sum_2_0_7, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1361">
<or_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch196:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch195:0  store float %sum_2_0_7, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch195:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1365">
<or_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch194:0  store float %sum_2_0_7, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1365">
<or_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1367">
<or_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch193:0  store float %sum_2_0_7, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1367">
<or_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch192:0  store float %sum_2_0_7, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch199:0  store float %sum_2_0_7, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1371">
<or_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
branch199:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="895" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_0_7 = add i64 %i, 8

]]></Node>
<StgValue><ssdm name="i_33_0_7"/></StgValue>
</operation>

<operation id="896" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="897" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  %sum_1_lcssa = phi float [ %sum_1, %2 ], [ %sum_2, %4 ], [ %sum_2_0_1, %9 ], [ %sum_2_0_2, %14 ], [ %sum_2_0_3, %19 ], [ %sum_2_0_4, %24 ], [ %sum_2_0_5, %29 ], [ %sum_2_0_6, %34 ]

]]></Node>
<StgValue><ssdm name="sum_1_lcssa"/></StgValue>
</operation>

<operation id="898" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
:1  %inneridx_1_lcssa = phi i64 [ %inneridx_1, %2 ], [ %tmp_206, %4 ], [ %tmp_207, %9 ], [ %tmp_208, %14 ], [ %tmp_209, %19 ], [ %tmp_210, %24 ], [ %tmp_211, %29 ], [ %tmp_212, %34 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_lcssa"/></StgValue>
</operation>

<operation id="899" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0">
<![CDATA[
:2  %j_1_lcssa = phi i7 [ %j_1, %2 ], [ 32, %4 ], [ 32, %9 ], [ 32, %14 ], [ 32, %19 ], [ 32, %24 ], [ 32, %29 ], [ 32, %34 ]

]]></Node>
<StgValue><ssdm name="j_1_lcssa"/></StgValue>
</operation>

<operation id="900" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="64">
<![CDATA[
:3  %tmp_213 = trunc i64 %inneridx_1_lcssa to i9

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="901" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="13" op_0_bw="7">
<![CDATA[
:4  %j_1_lcssa_cast_cast = zext i7 %j_1_lcssa to i13

]]></Node>
<StgValue><ssdm name="j_1_lcssa_cast_cast"/></StgValue>
</operation>

<operation id="902" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %k_2_s = or i7 %tmp, 1

]]></Node>
<StgValue><ssdm name="k_2_s"/></StgValue>
</operation>

<operation id="903" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="7">
<![CDATA[
:6  %k_2_cast2 = zext i7 %k_2_s to i9

]]></Node>
<StgValue><ssdm name="k_2_cast2"/></StgValue>
</operation>

<operation id="904" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %tmp_131 = or i3 %tmp_203, 1

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="905" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="3" op_0_bw="64">
<![CDATA[
:8  %tmp_214 = trunc i64 %inneridx_1_lcssa to i3

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="906" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %sum3_1 = add i9 %tmp_213, %k_2_cast2

]]></Node>
<StgValue><ssdm name="sum3_1"/></StgValue>
</operation>

<operation id="907" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %arrayNo_trunc6 = add i3 %tmp_131, %tmp_214

]]></Node>
<StgValue><ssdm name="arrayNo_trunc6"/></StgValue>
</operation>

<operation id="908" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %newIndex1 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum3_1, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="909" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
:31  %tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %k_2_s, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="910" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="13" op_0_bw="12">
<![CDATA[
:32  %tmp_1_cast_cast = zext i12 %tmp_1 to i13

]]></Node>
<StgValue><ssdm name="tmp_1_cast_cast"/></StgValue>
</operation>

<operation id="911" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="3" op_0_bw="7">
<![CDATA[
:33  %tmp_215 = trunc i7 %j_1_lcssa to i3

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="912" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:34  %sum6_1 = add i13 %tmp_1_cast_cast, %j_1_lcssa_cast_cast

]]></Node>
<StgValue><ssdm name="sum6_1"/></StgValue>
</operation>

<operation id="913" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %newIndex2 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sum6_1, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="914" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="10">
<![CDATA[
:36  %newIndex21_cast = zext i10 %newIndex2 to i64

]]></Node>
<StgValue><ssdm name="newIndex21_cast"/></StgValue>
</operation>

<operation id="915" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %dense_14_kernel_arra_24 = getelementptr [512 x float]* @dense_14_kernel_arra, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_24"/></StgValue>
</operation>

<operation id="916" st_id="109" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="9">
<![CDATA[
:38  %dense_14_kernel_arra_25 = load float* %dense_14_kernel_arra_24, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_25"/></StgValue>
</operation>

<operation id="917" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %dense_14_kernel_arra_26 = getelementptr [512 x float]* @dense_14_kernel_arra_7, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_26"/></StgValue>
</operation>

<operation id="918" st_id="109" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="9">
<![CDATA[
:40  %dense_14_kernel_arra_27 = load float* %dense_14_kernel_arra_26, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_27"/></StgValue>
</operation>

<operation id="919" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %dense_14_kernel_arra_28 = getelementptr [512 x float]* @dense_14_kernel_arra_6, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_28"/></StgValue>
</operation>

<operation id="920" st_id="109" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="9">
<![CDATA[
:42  %dense_14_kernel_arra_29 = load float* %dense_14_kernel_arra_28, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_29"/></StgValue>
</operation>

<operation id="921" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %dense_14_kernel_arra_30 = getelementptr [512 x float]* @dense_14_kernel_arra_5, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_30"/></StgValue>
</operation>

<operation id="922" st_id="109" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="9">
<![CDATA[
:44  %dense_14_kernel_arra_31 = load float* %dense_14_kernel_arra_30, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_31"/></StgValue>
</operation>

<operation id="923" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %dense_14_kernel_arra_32 = getelementptr [512 x float]* @dense_14_kernel_arra_4, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_32"/></StgValue>
</operation>

<operation id="924" st_id="109" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="9">
<![CDATA[
:46  %dense_14_kernel_arra_33 = load float* %dense_14_kernel_arra_32, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_33"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="925" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="6">
<![CDATA[
:13  %newIndex20_cast = zext i6 %newIndex1 to i64

]]></Node>
<StgValue><ssdm name="newIndex20_cast"/></StgValue>
</operation>

<operation id="926" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_addr_7 = getelementptr [16 x float]* %A, i64 0, i64 %newIndex20_cast

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="927" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_load_7 = load float* %A_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="928" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A8_addr_4 = getelementptr [16 x float]* %A8, i64 0, i64 %newIndex20_cast

]]></Node>
<StgValue><ssdm name="A8_addr_4"/></StgValue>
</operation>

<operation id="929" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="4">
<![CDATA[
:17  %A8_load_4 = load float* %A8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A8_load_4"/></StgValue>
</operation>

<operation id="930" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A9_addr_4 = getelementptr [16 x float]* %A9, i64 0, i64 %newIndex20_cast

]]></Node>
<StgValue><ssdm name="A9_addr_4"/></StgValue>
</operation>

<operation id="931" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="4">
<![CDATA[
:19  %A9_load_4 = load float* %A9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A9_load_4"/></StgValue>
</operation>

<operation id="932" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A10_addr_4 = getelementptr [16 x float]* %A10, i64 0, i64 %newIndex20_cast

]]></Node>
<StgValue><ssdm name="A10_addr_4"/></StgValue>
</operation>

<operation id="933" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="4">
<![CDATA[
:21  %A10_load_4 = load float* %A10_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A10_load_4"/></StgValue>
</operation>

<operation id="934" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A11_addr_4 = getelementptr [16 x float]* %A11, i64 0, i64 %newIndex20_cast

]]></Node>
<StgValue><ssdm name="A11_addr_4"/></StgValue>
</operation>

<operation id="935" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="4">
<![CDATA[
:23  %A11_load_4 = load float* %A11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A11_load_4"/></StgValue>
</operation>

<operation id="936" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A12_addr_4 = getelementptr [16 x float]* %A12, i64 0, i64 %newIndex20_cast

]]></Node>
<StgValue><ssdm name="A12_addr_4"/></StgValue>
</operation>

<operation id="937" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="4">
<![CDATA[
:25  %A12_load_4 = load float* %A12_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A12_load_4"/></StgValue>
</operation>

<operation id="938" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A13_addr_4 = getelementptr [16 x float]* %A13, i64 0, i64 %newIndex20_cast

]]></Node>
<StgValue><ssdm name="A13_addr_4"/></StgValue>
</operation>

<operation id="939" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="4">
<![CDATA[
:27  %A13_load_4 = load float* %A13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A13_load_4"/></StgValue>
</operation>

<operation id="940" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A14_addr_4 = getelementptr [16 x float]* %A14, i64 0, i64 %newIndex20_cast

]]></Node>
<StgValue><ssdm name="A14_addr_4"/></StgValue>
</operation>

<operation id="941" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="4">
<![CDATA[
:29  %A14_load_4 = load float* %A14_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A14_load_4"/></StgValue>
</operation>

<operation id="942" st_id="110" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="9">
<![CDATA[
:38  %dense_14_kernel_arra_25 = load float* %dense_14_kernel_arra_24, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_25"/></StgValue>
</operation>

<operation id="943" st_id="110" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="9">
<![CDATA[
:40  %dense_14_kernel_arra_27 = load float* %dense_14_kernel_arra_26, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_27"/></StgValue>
</operation>

<operation id="944" st_id="110" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="9">
<![CDATA[
:42  %dense_14_kernel_arra_29 = load float* %dense_14_kernel_arra_28, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_29"/></StgValue>
</operation>

<operation id="945" st_id="110" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="9">
<![CDATA[
:44  %dense_14_kernel_arra_31 = load float* %dense_14_kernel_arra_30, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_31"/></StgValue>
</operation>

<operation id="946" st_id="110" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="9">
<![CDATA[
:46  %dense_14_kernel_arra_33 = load float* %dense_14_kernel_arra_32, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_33"/></StgValue>
</operation>

<operation id="947" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %dense_14_kernel_arra_34 = getelementptr [512 x float]* @dense_14_kernel_arra_3, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_34"/></StgValue>
</operation>

<operation id="948" st_id="110" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="9">
<![CDATA[
:48  %dense_14_kernel_arra_35 = load float* %dense_14_kernel_arra_34, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_35"/></StgValue>
</operation>

<operation id="949" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %dense_14_kernel_arra_36 = getelementptr [512 x float]* @dense_14_kernel_arra_2, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_36"/></StgValue>
</operation>

<operation id="950" st_id="110" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="9">
<![CDATA[
:50  %dense_14_kernel_arra_37 = load float* %dense_14_kernel_arra_36, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_37"/></StgValue>
</operation>

<operation id="951" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %dense_14_kernel_arra_38 = getelementptr [512 x float]* @dense_14_kernel_arra_1, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_38"/></StgValue>
</operation>

<operation id="952" st_id="110" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="9">
<![CDATA[
:52  %dense_14_kernel_arra_39 = load float* %dense_14_kernel_arra_38, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_39"/></StgValue>
</operation>

<operation id="953" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:53  %sel_tmp_i = icmp eq i3 %tmp_215, 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="954" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %sel_tmp1_i = select i1 %sel_tmp_i, float %dense_14_kernel_arra_27, float %dense_14_kernel_arra_25

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="955" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:55  %sel_tmp2_i = icmp eq i3 %tmp_215, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="956" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %sel_tmp3_i = select i1 %sel_tmp2_i, float %dense_14_kernel_arra_29, float %sel_tmp1_i

]]></Node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="957" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:57  %sel_tmp4_i = icmp eq i3 %tmp_215, 2

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="958" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %sel_tmp5_i = select i1 %sel_tmp4_i, float %dense_14_kernel_arra_31, float %sel_tmp3_i

]]></Node>
<StgValue><ssdm name="sel_tmp5_i"/></StgValue>
</operation>

<operation id="959" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:59  %sel_tmp6_i = icmp eq i3 %tmp_215, 3

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="960" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %sel_tmp7_i = select i1 %sel_tmp6_i, float %dense_14_kernel_arra_33, float %sel_tmp5_i

]]></Node>
<StgValue><ssdm name="sel_tmp7_i"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="961" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="3">
<![CDATA[
:11  %arrayNo1 = zext i3 %arrayNo_trunc6 to i64

]]></Node>
<StgValue><ssdm name="arrayNo1"/></StgValue>
</operation>

<operation id="962" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_load_7 = load float* %A_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="963" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="4">
<![CDATA[
:17  %A8_load_4 = load float* %A8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A8_load_4"/></StgValue>
</operation>

<operation id="964" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="4">
<![CDATA[
:19  %A9_load_4 = load float* %A9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A9_load_4"/></StgValue>
</operation>

<operation id="965" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="4">
<![CDATA[
:21  %A10_load_4 = load float* %A10_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A10_load_4"/></StgValue>
</operation>

<operation id="966" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="4">
<![CDATA[
:23  %A11_load_4 = load float* %A11_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A11_load_4"/></StgValue>
</operation>

<operation id="967" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="4">
<![CDATA[
:25  %A12_load_4 = load float* %A12_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A12_load_4"/></StgValue>
</operation>

<operation id="968" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="4">
<![CDATA[
:27  %A13_load_4 = load float* %A13_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A13_load_4"/></StgValue>
</operation>

<operation id="969" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="4">
<![CDATA[
:29  %A14_load_4 = load float* %A14_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A14_load_4"/></StgValue>
</operation>

<operation id="970" st_id="111" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:30  %tmp_144 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_7, float %A8_load_4, float %A9_load_4, float %A10_load_4, float %A11_load_4, float %A12_load_4, float %A13_load_4, float %A14_load_4, i64 %arrayNo1)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="971" st_id="111" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="9">
<![CDATA[
:48  %dense_14_kernel_arra_35 = load float* %dense_14_kernel_arra_34, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_35"/></StgValue>
</operation>

<operation id="972" st_id="111" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="9">
<![CDATA[
:50  %dense_14_kernel_arra_37 = load float* %dense_14_kernel_arra_36, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_37"/></StgValue>
</operation>

<operation id="973" st_id="111" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="9">
<![CDATA[
:52  %dense_14_kernel_arra_39 = load float* %dense_14_kernel_arra_38, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_39"/></StgValue>
</operation>

<operation id="974" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:61  %sel_tmp8_i = icmp eq i3 %tmp_215, -4

]]></Node>
<StgValue><ssdm name="sel_tmp8_i"/></StgValue>
</operation>

<operation id="975" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %sel_tmp9_i = select i1 %sel_tmp8_i, float %dense_14_kernel_arra_35, float %sel_tmp7_i

]]></Node>
<StgValue><ssdm name="sel_tmp9_i"/></StgValue>
</operation>

<operation id="976" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:63  %sel_tmp10_i = icmp eq i3 %tmp_215, -3

]]></Node>
<StgValue><ssdm name="sel_tmp10_i"/></StgValue>
</operation>

<operation id="977" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %sel_tmp11_i = select i1 %sel_tmp10_i, float %dense_14_kernel_arra_37, float %sel_tmp9_i

]]></Node>
<StgValue><ssdm name="sel_tmp11_i"/></StgValue>
</operation>

<operation id="978" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:65  %sel_tmp12_i = icmp eq i3 %tmp_215, -2

]]></Node>
<StgValue><ssdm name="sel_tmp12_i"/></StgValue>
</operation>

<operation id="979" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %UnifiedRetVal_i = select i1 %sel_tmp12_i, float %dense_14_kernel_arra_39, float %sel_tmp11_i

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="980" st_id="112" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_1 = fmul float %tmp_144, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="981" st_id="113" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_1 = fmul float %tmp_144, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="982" st_id="114" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_1 = fmul float %tmp_144, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="983" st_id="115" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_1 = fmul float %tmp_144, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="984" st_id="116" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_1 = fmul float %tmp_144, %UnifiedRetVal_i

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="985" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="986" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i64 [ 0, %43 ], [ %i_33_1_7, %82 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="987" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %j_1_1 = phi i7 [ %j_1_lcssa, %43 ], [ 32, %82 ]

]]></Node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="988" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %inneridx_1_1 = phi i64 [ %inneridx_1_lcssa, %43 ], [ %tmp_227, %82 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_1"/></StgValue>
</operation>

<operation id="989" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum_1_1 = phi float [ %sum_1_lcssa, %43 ], [ %sum_2_1_7, %82 ]

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="990" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond1_1 = icmp eq i64 %i_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1"/></StgValue>
</operation>

<operation id="991" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1_1, label %86, label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1383">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_217 = shl i64 %i_1, 7

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="993" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1383">
<or_exp><and_exp><literal name="exitcond1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="994" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_1 = phi i6 [ 0, %48 ], [ %tmp_37_1, %50 ]

]]></Node>
<StgValue><ssdm name="j_2_1"/></StgValue>
</operation>

<operation id="995" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_1 = icmp eq i6 %j_2_1, -32

]]></Node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="996" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_1 = add i6 %j_2_1, 1

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="997" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1, label %46, label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_1_cast = zext i6 %j_2_1 to i64

]]></Node>
<StgValue><ssdm name="j_2_1_cast"/></StgValue>
</operation>

<operation id="999" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_39 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_1_cast

]]></Node>
<StgValue><ssdm name="d_addr_39"/></StgValue>
</operation>

<operation id="1000" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_39 = load float* %d_addr_39, align 4

]]></Node>
<StgValue><ssdm name="d_load_39"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1001" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_39 = load float* %d_addr_39, align 4

]]></Node>
<StgValue><ssdm name="d_load_39"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1002" st_id="120" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1 = fadd float %d_load_39, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1003" st_id="121" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1 = fadd float %d_load_39, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1004" st_id="122" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1 = fadd float %d_load_39, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1005" st_id="123" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1 = fadd float %d_load_39, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1006" st_id="124" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1 = fadd float %d_load_39, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1007" st_id="125" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1 = fadd float %d_load_39, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1008" st_id="126" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1 = fadd float %d_load_39, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1009" st_id="127" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1 = fadd float %d_load_39, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1010" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1 = phi float [ %sum_1_1, %48 ], [ %sum_4_1, %50 ]

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>

<operation id="1011" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_175 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="1012" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_135 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1013" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="128" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1 = fadd float %d_load_39, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>

<operation id="1015" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_135)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="1016" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1017" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch191 [
    i4 0, label %branch184
    i4 1, label %branch185
    i4 2, label %branch186
    i4 3, label %branch187
    i4 4, label %branch188
    i4 5, label %branch189
    i4 6, label %branch190
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1385">
<or_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch190:0  store float %sum_2_1, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1385">
<or_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch190:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch189:0  store float %sum_2_1, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch188:0  store float %sum_2_1, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1388">
<or_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch187:0  store float %sum_2_1, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1388">
<or_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch186:0  store float %sum_2_1, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1028" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1390">
<or_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch185:0  store float %sum_2_1, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1390">
<or_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1030" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch184:0  store float %sum_2_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1392">
<or_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch191:0  store float %sum_2_1, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1392">
<or_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_1_s = or i64 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_33_1_s"/></StgValue>
</operation>

<operation id="1035" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_1_1 = icmp eq i64 %i_33_1_s, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_1"/></StgValue>
</operation>

<operation id="1036" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_1_1, label %86, label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1394">
<or_exp><and_exp><literal name="exitcond1_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_218 = shl i64 %i_33_1_s, 7

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1038" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1394">
<or_exp><and_exp><literal name="exitcond1_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1039" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_1_1 = phi i6 [ 0, %53 ], [ %tmp_37_1_1, %55 ]

]]></Node>
<StgValue><ssdm name="j_2_1_1"/></StgValue>
</operation>

<operation id="1040" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_1_1 = icmp eq i6 %j_2_1_1, -32

]]></Node>
<StgValue><ssdm name="exitcond_1_1"/></StgValue>
</operation>

<operation id="1041" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_1_1 = add i6 %j_2_1_1, 1

]]></Node>
<StgValue><ssdm name="tmp_37_1_1"/></StgValue>
</operation>

<operation id="1042" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_1, label %51, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_1_1_cast = zext i6 %j_2_1_1 to i64

]]></Node>
<StgValue><ssdm name="j_2_1_1_cast"/></StgValue>
</operation>

<operation id="1044" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_40 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_1_1_cast

]]></Node>
<StgValue><ssdm name="d_addr_40"/></StgValue>
</operation>

<operation id="1045" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_40 = load float* %d_addr_40, align 4

]]></Node>
<StgValue><ssdm name="d_load_40"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1046" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_40 = load float* %d_addr_40, align 4

]]></Node>
<StgValue><ssdm name="d_load_40"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1047" st_id="132" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_1 = fadd float %d_load_40, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1048" st_id="133" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_1 = fadd float %d_load_40, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1049" st_id="134" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_1 = fadd float %d_load_40, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1050" st_id="135" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_1 = fadd float %d_load_40, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1051" st_id="136" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_1 = fadd float %d_load_40, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1052" st_id="137" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_1 = fadd float %d_load_40, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1053" st_id="138" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_1 = fadd float %d_load_40, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1054" st_id="139" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_1 = fadd float %d_load_40, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1055" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_1 = phi float [ %sum_2_1, %53 ], [ %sum_4_1_1, %55 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_1"/></StgValue>
</operation>

<operation id="1056" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_177 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="1057" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1058" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="140" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_1 = fadd float %d_load_40, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>

<operation id="1060" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_178 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_136)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="1061" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1062" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch183 [
    i4 0, label %branch176
    i4 1, label %branch177
    i4 2, label %branch178
    i4 3, label %branch179
    i4 4, label %branch180
    i4 5, label %branch181
    i4 6, label %branch182
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch182:0  store float %sum_2_1_1, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1397">
<or_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch181:0  store float %sum_2_1_1, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1397">
<or_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch180:0  store float %sum_2_1_1, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1399">
<or_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch179:0  store float %sum_2_1_1, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1399">
<or_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch178:0  store float %sum_2_1_1, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1072" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1073" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch177:0  store float %sum_2_1_1, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
branch177:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch176:0  store float %sum_2_1_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1077" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch183:0  store float %sum_2_1_1, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1078" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_1_5 = or i64 %i_1, 2

]]></Node>
<StgValue><ssdm name="i_33_1_5"/></StgValue>
</operation>

<operation id="1080" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_1_2 = icmp eq i64 %i_33_1_5, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_2"/></StgValue>
</operation>

<operation id="1081" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_1_2, label %86, label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp><literal name="exitcond1_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_219 = shl i64 %i_33_1_5, 7

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1083" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp><literal name="exitcond1_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1084" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_1_2 = phi i6 [ 0, %58 ], [ %tmp_37_1_2, %60 ]

]]></Node>
<StgValue><ssdm name="j_2_1_2"/></StgValue>
</operation>

<operation id="1085" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_1_2 = icmp eq i6 %j_2_1_2, -32

]]></Node>
<StgValue><ssdm name="exitcond_1_2"/></StgValue>
</operation>

<operation id="1086" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_1_2 = add i6 %j_2_1_2, 1

]]></Node>
<StgValue><ssdm name="tmp_37_1_2"/></StgValue>
</operation>

<operation id="1087" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_2, label %56, label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_1_2_cast = zext i6 %j_2_1_2 to i64

]]></Node>
<StgValue><ssdm name="j_2_1_2_cast"/></StgValue>
</operation>

<operation id="1089" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_41 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_1_2_cast

]]></Node>
<StgValue><ssdm name="d_addr_41"/></StgValue>
</operation>

<operation id="1090" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_41 = load float* %d_addr_41, align 4

]]></Node>
<StgValue><ssdm name="d_load_41"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1091" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_41 = load float* %d_addr_41, align 4

]]></Node>
<StgValue><ssdm name="d_load_41"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1092" st_id="144" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_2 = fadd float %d_load_41, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1093" st_id="145" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_2 = fadd float %d_load_41, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1094" st_id="146" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_2 = fadd float %d_load_41, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1095" st_id="147" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_2 = fadd float %d_load_41, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1096" st_id="148" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_2 = fadd float %d_load_41, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1097" st_id="149" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_2 = fadd float %d_load_41, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1098" st_id="150" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_2 = fadd float %d_load_41, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1099" st_id="151" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_2 = fadd float %d_load_41, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1100" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_2 = phi float [ %sum_2_1_1, %58 ], [ %sum_4_1_2, %60 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_2"/></StgValue>
</operation>

<operation id="1101" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_179 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="1102" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_137 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1103" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1104" st_id="152" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_2 = fadd float %d_load_41, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>

<operation id="1105" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_180 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_137)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="1106" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1107" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch175 [
    i4 0, label %branch168
    i4 1, label %branch169
    i4 2, label %branch170
    i4 3, label %branch171
    i4 4, label %branch172
    i4 5, label %branch173
    i4 6, label %branch174
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1108" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch174:0  store float %sum_2_1_2, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1407">
<or_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch173:0  store float %sum_2_1_2, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1112" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch172:0  store float %sum_2_1_2, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1113" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1409">
<or_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1114" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch171:0  store float %sum_2_1_2, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1116" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1411">
<or_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch170:0  store float %sum_2_1_2, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1117" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1411">
<or_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1118" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1412">
<or_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch169:0  store float %sum_2_1_2, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1412">
<or_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1120" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch168:0  store float %sum_2_1_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1121" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1122" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch175:0  store float %sum_2_1_2, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_1_6 = or i64 %i_1, 3

]]></Node>
<StgValue><ssdm name="i_33_1_6"/></StgValue>
</operation>

<operation id="1125" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_1_3 = icmp eq i64 %i_33_1_6, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_3"/></StgValue>
</operation>

<operation id="1126" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_1_3, label %86, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond1_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_220 = shl i64 %i_33_1_6, 7

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1128" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp><literal name="exitcond1_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1129" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_1_3 = phi i6 [ 0, %63 ], [ %tmp_37_1_3, %65 ]

]]></Node>
<StgValue><ssdm name="j_2_1_3"/></StgValue>
</operation>

<operation id="1130" st_id="154" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_1_3 = icmp eq i6 %j_2_1_3, -32

]]></Node>
<StgValue><ssdm name="exitcond_1_3"/></StgValue>
</operation>

<operation id="1131" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_1_3 = add i6 %j_2_1_3, 1

]]></Node>
<StgValue><ssdm name="tmp_37_1_3"/></StgValue>
</operation>

<operation id="1132" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_3, label %61, label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_1_3_cast = zext i6 %j_2_1_3 to i64

]]></Node>
<StgValue><ssdm name="j_2_1_3_cast"/></StgValue>
</operation>

<operation id="1134" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_42 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_1_3_cast

]]></Node>
<StgValue><ssdm name="d_addr_42"/></StgValue>
</operation>

<operation id="1135" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_42 = load float* %d_addr_42, align 4

]]></Node>
<StgValue><ssdm name="d_load_42"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1136" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_42 = load float* %d_addr_42, align 4

]]></Node>
<StgValue><ssdm name="d_load_42"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1137" st_id="156" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_3 = fadd float %d_load_42, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1138" st_id="157" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_3 = fadd float %d_load_42, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1139" st_id="158" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_3 = fadd float %d_load_42, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1140" st_id="159" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_3 = fadd float %d_load_42, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1141" st_id="160" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_3 = fadd float %d_load_42, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1142" st_id="161" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_3 = fadd float %d_load_42, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1143" st_id="162" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_3 = fadd float %d_load_42, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1144" st_id="163" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_3 = fadd float %d_load_42, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1145" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_3 = phi float [ %sum_2_1_2, %63 ], [ %sum_4_1_3, %65 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_3"/></StgValue>
</operation>

<operation id="1146" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_181 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="1147" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1148" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1149" st_id="164" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_3 = fadd float %d_load_42, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>

<operation id="1150" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_138)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="1151" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1152" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch167 [
    i4 0, label %branch160
    i4 1, label %branch161
    i4 2, label %branch162
    i4 3, label %branch163
    i4 4, label %branch164
    i4 5, label %branch165
    i4 6, label %branch166
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1153" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1418">
<or_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch166:0  store float %sum_2_1_3, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1154" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1418">
<or_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch165:0  store float %sum_2_1_3, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1156" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1419">
<or_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch164:0  store float %sum_2_1_3, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1158" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1421">
<or_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch163:0  store float %sum_2_1_3, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1160" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1421">
<or_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1161" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch162:0  store float %sum_2_1_3, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1162" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1163" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch161:0  store float %sum_2_1_3, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1164" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1165" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch160:0  store float %sum_2_1_3, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1166" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch167:0  store float %sum_2_1_3, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1168" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1169" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_1_8 = or i64 %i_1, 4

]]></Node>
<StgValue><ssdm name="i_33_1_8"/></StgValue>
</operation>

<operation id="1170" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_1_4 = icmp eq i64 %i_33_1_8, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_4"/></StgValue>
</operation>

<operation id="1171" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_1_4, label %86, label %68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1172" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp><literal name="exitcond1_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_221 = shl i64 %i_33_1_8, 7

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1173" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp><literal name="exitcond1_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1174" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_1_4 = phi i6 [ 0, %68 ], [ %tmp_37_1_4, %70 ]

]]></Node>
<StgValue><ssdm name="j_2_1_4"/></StgValue>
</operation>

<operation id="1175" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_1_4 = icmp eq i6 %j_2_1_4, -32

]]></Node>
<StgValue><ssdm name="exitcond_1_4"/></StgValue>
</operation>

<operation id="1176" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_1_4 = add i6 %j_2_1_4, 1

]]></Node>
<StgValue><ssdm name="tmp_37_1_4"/></StgValue>
</operation>

<operation id="1177" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_4, label %66, label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1178" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_1_4_cast = zext i6 %j_2_1_4 to i64

]]></Node>
<StgValue><ssdm name="j_2_1_4_cast"/></StgValue>
</operation>

<operation id="1179" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_43 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_1_4_cast

]]></Node>
<StgValue><ssdm name="d_addr_43"/></StgValue>
</operation>

<operation id="1180" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_43 = load float* %d_addr_43, align 4

]]></Node>
<StgValue><ssdm name="d_load_43"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1181" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_43 = load float* %d_addr_43, align 4

]]></Node>
<StgValue><ssdm name="d_load_43"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1182" st_id="168" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_4 = fadd float %d_load_43, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1183" st_id="169" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_4 = fadd float %d_load_43, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1184" st_id="170" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_4 = fadd float %d_load_43, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1185" st_id="171" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_4 = fadd float %d_load_43, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1186" st_id="172" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_4 = fadd float %d_load_43, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1187" st_id="173" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_4 = fadd float %d_load_43, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1188" st_id="174" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_4 = fadd float %d_load_43, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1189" st_id="175" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_4 = fadd float %d_load_43, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1190" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_4 = phi float [ %sum_2_1_3, %68 ], [ %sum_4_1_4, %70 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_4"/></StgValue>
</operation>

<operation id="1191" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_183 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="1192" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_139 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1193" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="176" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_4 = fadd float %d_load_43, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>

<operation id="1195" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_184 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_139)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="1196" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1197" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch159 [
    i4 0, label %branch152
    i4 1, label %branch153
    i4 2, label %branch154
    i4 3, label %branch155
    i4 4, label %branch156
    i4 5, label %branch157
    i4 6, label %branch158
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1198" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch158:0  store float %sum_2_1_4, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1199" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch158:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1200" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1430">
<or_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch157:0  store float %sum_2_1_4, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1201" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1430">
<or_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch157:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1431">
<or_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch156:0  store float %sum_2_1_4, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1203" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1431">
<or_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
branch156:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch155:0  store float %sum_2_1_4, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1205" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
branch155:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1206" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1433">
<or_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch154:0  store float %sum_2_1_4, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1207" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1433">
<or_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
branch154:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch153:0  store float %sum_2_1_4, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1209" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
branch153:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1210" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch152:0  store float %sum_2_1_4, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1211" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
branch152:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch159:0  store float %sum_2_1_4, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
branch159:1  br label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_1_9 = or i64 %i_1, 5

]]></Node>
<StgValue><ssdm name="i_33_1_9"/></StgValue>
</operation>

<operation id="1215" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_1_5 = icmp eq i64 %i_33_1_9, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_5"/></StgValue>
</operation>

<operation id="1216" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_1_5, label %86, label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1217" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp><literal name="exitcond1_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_222 = shl i64 %i_33_1_9, 7

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1218" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp><literal name="exitcond1_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1219" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_1_5 = phi i6 [ 0, %73 ], [ %tmp_37_1_5, %75 ]

]]></Node>
<StgValue><ssdm name="j_2_1_5"/></StgValue>
</operation>

<operation id="1220" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_1_5 = icmp eq i6 %j_2_1_5, -32

]]></Node>
<StgValue><ssdm name="exitcond_1_5"/></StgValue>
</operation>

<operation id="1221" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_1_5 = add i6 %j_2_1_5, 1

]]></Node>
<StgValue><ssdm name="tmp_37_1_5"/></StgValue>
</operation>

<operation id="1222" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_5, label %71, label %75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1223" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_1_5_cast = zext i6 %j_2_1_5 to i64

]]></Node>
<StgValue><ssdm name="j_2_1_5_cast"/></StgValue>
</operation>

<operation id="1224" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_44 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_1_5_cast

]]></Node>
<StgValue><ssdm name="d_addr_44"/></StgValue>
</operation>

<operation id="1225" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_44 = load float* %d_addr_44, align 4

]]></Node>
<StgValue><ssdm name="d_load_44"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1226" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_44 = load float* %d_addr_44, align 4

]]></Node>
<StgValue><ssdm name="d_load_44"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1227" st_id="180" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_5 = fadd float %d_load_44, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1228" st_id="181" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_5 = fadd float %d_load_44, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1229" st_id="182" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_5 = fadd float %d_load_44, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1230" st_id="183" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_5 = fadd float %d_load_44, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1231" st_id="184" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_5 = fadd float %d_load_44, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1232" st_id="185" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_5 = fadd float %d_load_44, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1233" st_id="186" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_5 = fadd float %d_load_44, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1234" st_id="187" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_5 = fadd float %d_load_44, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1235" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_5 = phi float [ %sum_2_1_4, %73 ], [ %sum_4_1_5, %75 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_5"/></StgValue>
</operation>

<operation id="1236" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_185 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="1237" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_140 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1238" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1239" st_id="188" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_5 = fadd float %d_load_44, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_5"/></StgValue>
</operation>

<operation id="1240" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_186 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_140)

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="1241" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1242" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch151 [
    i4 0, label %branch144
    i4 1, label %branch145
    i4 2, label %branch146
    i4 3, label %branch147
    i4 4, label %branch148
    i4 5, label %branch149
    i4 6, label %branch150
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1243" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch150:0  store float %sum_2_1_5, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1245" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1441">
<or_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch149:0  store float %sum_2_1_5, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1246" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1441">
<or_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0">
<![CDATA[
branch149:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1247" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1442">
<or_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch148:0  store float %sum_2_1_5, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1442">
<or_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
branch148:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1249" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch147:0  store float %sum_2_1_5, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1250" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1443">
<or_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
branch147:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1251" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch146:0  store float %sum_2_1_5, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
branch146:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1253" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1445">
<or_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch145:0  store float %sum_2_1_5, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1445">
<or_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch145:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1255" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch144:0  store float %sum_2_1_5, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1256" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch144:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1257" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1447">
<or_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch151:0  store float %sum_2_1_5, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1447">
<or_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch151:1  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1259" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_1_1 = or i64 %i_1, 6

]]></Node>
<StgValue><ssdm name="i_33_1_1"/></StgValue>
</operation>

<operation id="1260" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_1_6 = icmp eq i64 %i_33_1_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_6"/></StgValue>
</operation>

<operation id="1261" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_1_6, label %86, label %78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1262" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1449">
<or_exp><and_exp><literal name="exitcond1_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_223 = shl i64 %i_33_1_1, 7

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1263" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1449">
<or_exp><and_exp><literal name="exitcond1_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1264" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_1_6 = phi i6 [ 0, %78 ], [ %tmp_37_1_6, %80 ]

]]></Node>
<StgValue><ssdm name="j_2_1_6"/></StgValue>
</operation>

<operation id="1265" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_1_6 = icmp eq i6 %j_2_1_6, -32

]]></Node>
<StgValue><ssdm name="exitcond_1_6"/></StgValue>
</operation>

<operation id="1266" st_id="190" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_1_6 = add i6 %j_2_1_6, 1

]]></Node>
<StgValue><ssdm name="tmp_37_1_6"/></StgValue>
</operation>

<operation id="1267" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_6, label %76, label %80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_1_6_cast = zext i6 %j_2_1_6 to i64

]]></Node>
<StgValue><ssdm name="j_2_1_6_cast"/></StgValue>
</operation>

<operation id="1269" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_45 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_1_6_cast

]]></Node>
<StgValue><ssdm name="d_addr_45"/></StgValue>
</operation>

<operation id="1270" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_45 = load float* %d_addr_45, align 4

]]></Node>
<StgValue><ssdm name="d_load_45"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1271" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_45 = load float* %d_addr_45, align 4

]]></Node>
<StgValue><ssdm name="d_load_45"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1272" st_id="192" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_6 = fadd float %d_load_45, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1273" st_id="193" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_6 = fadd float %d_load_45, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1274" st_id="194" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_6 = fadd float %d_load_45, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1275" st_id="195" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_6 = fadd float %d_load_45, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1276" st_id="196" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_6 = fadd float %d_load_45, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1277" st_id="197" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_6 = fadd float %d_load_45, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1278" st_id="198" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_6 = fadd float %d_load_45, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1279" st_id="199" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_6 = fadd float %d_load_45, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1280" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_6 = phi float [ %sum_2_1_5, %78 ], [ %sum_4_1_6, %80 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_6"/></StgValue>
</operation>

<operation id="1281" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_187 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="1282" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_141 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1283" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1284" st_id="200" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_6 = fadd float %d_load_45, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_6"/></StgValue>
</operation>

<operation id="1285" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_188 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_141)

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="1286" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp><literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1287" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch143 [
    i4 0, label %branch136
    i4 1, label %branch137
    i4 2, label %branch138
    i4 3, label %branch139
    i4 4, label %branch140
    i4 5, label %branch141
    i4 6, label %branch142
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1451">
<or_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch142:0  store float %sum_2_1_6, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1289" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1451">
<or_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1290" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1452">
<or_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch141:0  store float %sum_2_1_6, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1291" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1452">
<or_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch140:0  store float %sum_2_1_6, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1293" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch139:0  store float %sum_2_1_6, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1295" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1454">
<or_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1455">
<or_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch138:0  store float %sum_2_1_6, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1297" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1455">
<or_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1298" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1456">
<or_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch137:0  store float %sum_2_1_6, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1299" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1456">
<or_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1300" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch136:0  store float %sum_2_1_6, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1301" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1302" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch143:0  store float %sum_2_1_6, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1303" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_1_2 = or i64 %i_1, 7

]]></Node>
<StgValue><ssdm name="i_33_1_2"/></StgValue>
</operation>

<operation id="1305" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_1_7 = icmp eq i64 %i_33_1_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_1_7"/></StgValue>
</operation>

<operation id="1306" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_1_7, label %86, label %83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1307" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1461">
<or_exp><and_exp><literal name="exitcond1_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_227 = shl i64 %i_33_1_2, 7

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1308" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1461">
<or_exp><and_exp><literal name="exitcond1_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1309" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_1_7 = phi i6 [ 0, %83 ], [ %tmp_37_1_7, %85 ]

]]></Node>
<StgValue><ssdm name="j_2_1_7"/></StgValue>
</operation>

<operation id="1310" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_1_7 = icmp eq i6 %j_2_1_7, -32

]]></Node>
<StgValue><ssdm name="exitcond_1_7"/></StgValue>
</operation>

<operation id="1311" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_1_7 = add i6 %j_2_1_7, 1

]]></Node>
<StgValue><ssdm name="tmp_37_1_7"/></StgValue>
</operation>

<operation id="1312" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_1_7, label %81, label %85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1313" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_1_7_cast = zext i6 %j_2_1_7 to i64

]]></Node>
<StgValue><ssdm name="j_2_1_7_cast"/></StgValue>
</operation>

<operation id="1314" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_46 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_1_7_cast

]]></Node>
<StgValue><ssdm name="d_addr_46"/></StgValue>
</operation>

<operation id="1315" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_46 = load float* %d_addr_46, align 4

]]></Node>
<StgValue><ssdm name="d_load_46"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1316" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_46 = load float* %d_addr_46, align 4

]]></Node>
<StgValue><ssdm name="d_load_46"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1317" st_id="204" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_7 = fadd float %d_load_46, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1318" st_id="205" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_7 = fadd float %d_load_46, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1319" st_id="206" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_7 = fadd float %d_load_46, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1320" st_id="207" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_7 = fadd float %d_load_46, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1321" st_id="208" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_7 = fadd float %d_load_46, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1322" st_id="209" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_7 = fadd float %d_load_46, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1323" st_id="210" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_7 = fadd float %d_load_46, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1324" st_id="211" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_7 = fadd float %d_load_46, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1325" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_1_7 = phi float [ %sum_2_1_6, %83 ], [ %sum_4_1_7, %85 ]

]]></Node>
<StgValue><ssdm name="sum_2_1_7"/></StgValue>
</operation>

<operation id="1326" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_189 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="1327" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_145 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1328" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="212" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_1_7 = fadd float %d_load_46, %tmp_36_1

]]></Node>
<StgValue><ssdm name="sum_4_1_7"/></StgValue>
</operation>

<operation id="1330" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_190 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_145)

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="1331" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp><literal name="exitcond_1_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1332" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch135 [
    i4 0, label %branch128
    i4 1, label %branch129
    i4 2, label %branch130
    i4 3, label %branch131
    i4 4, label %branch132
    i4 5, label %branch133
    i4 6, label %branch134
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1464">
<or_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch134:0  store float %sum_2_1_7, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1334" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1464">
<or_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1335" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1466">
<or_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch133:0  store float %sum_2_1_7, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1336" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1466">
<or_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1337" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch132:0  store float %sum_2_1_7, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1338" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1339" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch131:0  store float %sum_2_1_7, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1340" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1341" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1472">
<or_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch130:0  store float %sum_2_1_7, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1342" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1472">
<or_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1343" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1474">
<or_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch129:0  store float %sum_2_1_7, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1344" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1474">
<or_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch128:0  store float %sum_2_1_7, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1346" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1347" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1478">
<or_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch135:0  store float %sum_2_1_7, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1478">
<or_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1349" st_id="214" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_1_7 = add i64 %i_1, 8

]]></Node>
<StgValue><ssdm name="i_33_1_7"/></StgValue>
</operation>

<operation id="1350" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1351" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  %sum_1_lcssa_1 = phi float [ %sum_1_1, %45 ], [ %sum_2_1, %47 ], [ %sum_2_1_1, %52 ], [ %sum_2_1_2, %57 ], [ %sum_2_1_3, %62 ], [ %sum_2_1_4, %67 ], [ %sum_2_1_5, %72 ], [ %sum_2_1_6, %77 ]

]]></Node>
<StgValue><ssdm name="sum_1_lcssa_1"/></StgValue>
</operation>

<operation id="1352" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
:1  %inneridx_1_lcssa_1 = phi i64 [ %inneridx_1_1, %45 ], [ %tmp_217, %47 ], [ %tmp_218, %52 ], [ %tmp_219, %57 ], [ %tmp_220, %62 ], [ %tmp_221, %67 ], [ %tmp_222, %72 ], [ %tmp_223, %77 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_lcssa_1"/></StgValue>
</operation>

<operation id="1353" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0">
<![CDATA[
:2  %j_1_lcssa_1 = phi i7 [ %j_1_1, %45 ], [ 32, %47 ], [ 32, %52 ], [ 32, %57 ], [ 32, %62 ], [ 32, %67 ], [ 32, %72 ], [ 32, %77 ]

]]></Node>
<StgValue><ssdm name="j_1_lcssa_1"/></StgValue>
</operation>

<operation id="1354" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="9" op_0_bw="64">
<![CDATA[
:3  %tmp_224 = trunc i64 %inneridx_1_lcssa_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1355" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="13" op_0_bw="7">
<![CDATA[
:4  %j_1_lcssa_1_cast_cas = zext i7 %j_1_lcssa_1 to i13

]]></Node>
<StgValue><ssdm name="j_1_lcssa_1_cast_cas"/></StgValue>
</operation>

<operation id="1356" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %k_2_6 = or i7 %tmp, 2

]]></Node>
<StgValue><ssdm name="k_2_6"/></StgValue>
</operation>

<operation id="1357" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="9" op_0_bw="7">
<![CDATA[
:6  %k_2_6_cast1 = zext i7 %k_2_6 to i9

]]></Node>
<StgValue><ssdm name="k_2_6_cast1"/></StgValue>
</operation>

<operation id="1358" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %tmp_142 = or i3 %tmp_203, 2

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1359" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="3" op_0_bw="64">
<![CDATA[
:8  %tmp_225 = trunc i64 %inneridx_1_lcssa_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1360" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %sum3_2 = add i9 %tmp_224, %k_2_6_cast1

]]></Node>
<StgValue><ssdm name="sum3_2"/></StgValue>
</operation>

<operation id="1361" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %arrayNo_trunc7 = add i3 %tmp_142, %tmp_225

]]></Node>
<StgValue><ssdm name="arrayNo_trunc7"/></StgValue>
</operation>

<operation id="1362" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %newIndex3 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum3_2, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="1363" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
:31  %tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %k_2_6, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1364" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="13" op_0_bw="12">
<![CDATA[
:32  %tmp_2_cast_cast = zext i12 %tmp_2 to i13

]]></Node>
<StgValue><ssdm name="tmp_2_cast_cast"/></StgValue>
</operation>

<operation id="1365" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="3" op_0_bw="7">
<![CDATA[
:33  %tmp_226 = trunc i7 %j_1_lcssa_1 to i3

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1366" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:34  %sum6_2 = add i13 %tmp_2_cast_cast, %j_1_lcssa_1_cast_cas

]]></Node>
<StgValue><ssdm name="sum6_2"/></StgValue>
</operation>

<operation id="1367" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %newIndex4 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sum6_2, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1368" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="10">
<![CDATA[
:36  %newIndex23_cast = zext i10 %newIndex4 to i64

]]></Node>
<StgValue><ssdm name="newIndex23_cast"/></StgValue>
</operation>

<operation id="1369" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %dense_14_kernel_arra_56 = getelementptr [512 x float]* @dense_14_kernel_arra, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_56"/></StgValue>
</operation>

<operation id="1370" st_id="216" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="9">
<![CDATA[
:38  %dense_14_kernel_arra_57 = load float* %dense_14_kernel_arra_56, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_57"/></StgValue>
</operation>

<operation id="1371" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %dense_14_kernel_arra_58 = getelementptr [512 x float]* @dense_14_kernel_arra_7, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_58"/></StgValue>
</operation>

<operation id="1372" st_id="216" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="9">
<![CDATA[
:40  %dense_14_kernel_arra_59 = load float* %dense_14_kernel_arra_58, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_59"/></StgValue>
</operation>

<operation id="1373" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %dense_14_kernel_arra_60 = getelementptr [512 x float]* @dense_14_kernel_arra_6, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_60"/></StgValue>
</operation>

<operation id="1374" st_id="216" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="9">
<![CDATA[
:42  %dense_14_kernel_arra_61 = load float* %dense_14_kernel_arra_60, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_61"/></StgValue>
</operation>

<operation id="1375" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %dense_14_kernel_arra_62 = getelementptr [512 x float]* @dense_14_kernel_arra_5, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_62"/></StgValue>
</operation>

<operation id="1376" st_id="216" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="9">
<![CDATA[
:44  %dense_14_kernel_arra_63 = load float* %dense_14_kernel_arra_62, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_63"/></StgValue>
</operation>

<operation id="1377" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %dense_14_kernel_arra_64 = getelementptr [512 x float]* @dense_14_kernel_arra_4, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_64"/></StgValue>
</operation>

<operation id="1378" st_id="216" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="9">
<![CDATA[
:46  %dense_14_kernel_arra_65 = load float* %dense_14_kernel_arra_64, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_65"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1379" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="6">
<![CDATA[
:13  %newIndex22_cast = zext i6 %newIndex3 to i64

]]></Node>
<StgValue><ssdm name="newIndex22_cast"/></StgValue>
</operation>

<operation id="1380" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_addr_8 = getelementptr [16 x float]* %A, i64 0, i64 %newIndex22_cast

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="1381" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_load_8 = load float* %A_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="1382" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A8_addr_5 = getelementptr [16 x float]* %A8, i64 0, i64 %newIndex22_cast

]]></Node>
<StgValue><ssdm name="A8_addr_5"/></StgValue>
</operation>

<operation id="1383" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="4">
<![CDATA[
:17  %A8_load_5 = load float* %A8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A8_load_5"/></StgValue>
</operation>

<operation id="1384" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A9_addr_5 = getelementptr [16 x float]* %A9, i64 0, i64 %newIndex22_cast

]]></Node>
<StgValue><ssdm name="A9_addr_5"/></StgValue>
</operation>

<operation id="1385" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="4">
<![CDATA[
:19  %A9_load_5 = load float* %A9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A9_load_5"/></StgValue>
</operation>

<operation id="1386" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A10_addr_5 = getelementptr [16 x float]* %A10, i64 0, i64 %newIndex22_cast

]]></Node>
<StgValue><ssdm name="A10_addr_5"/></StgValue>
</operation>

<operation id="1387" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="4">
<![CDATA[
:21  %A10_load_5 = load float* %A10_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A10_load_5"/></StgValue>
</operation>

<operation id="1388" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A11_addr_5 = getelementptr [16 x float]* %A11, i64 0, i64 %newIndex22_cast

]]></Node>
<StgValue><ssdm name="A11_addr_5"/></StgValue>
</operation>

<operation id="1389" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="4">
<![CDATA[
:23  %A11_load_5 = load float* %A11_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A11_load_5"/></StgValue>
</operation>

<operation id="1390" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A12_addr_5 = getelementptr [16 x float]* %A12, i64 0, i64 %newIndex22_cast

]]></Node>
<StgValue><ssdm name="A12_addr_5"/></StgValue>
</operation>

<operation id="1391" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="4">
<![CDATA[
:25  %A12_load_5 = load float* %A12_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A12_load_5"/></StgValue>
</operation>

<operation id="1392" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A13_addr_5 = getelementptr [16 x float]* %A13, i64 0, i64 %newIndex22_cast

]]></Node>
<StgValue><ssdm name="A13_addr_5"/></StgValue>
</operation>

<operation id="1393" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="4">
<![CDATA[
:27  %A13_load_5 = load float* %A13_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A13_load_5"/></StgValue>
</operation>

<operation id="1394" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A14_addr_5 = getelementptr [16 x float]* %A14, i64 0, i64 %newIndex22_cast

]]></Node>
<StgValue><ssdm name="A14_addr_5"/></StgValue>
</operation>

<operation id="1395" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="4">
<![CDATA[
:29  %A14_load_5 = load float* %A14_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A14_load_5"/></StgValue>
</operation>

<operation id="1396" st_id="217" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="9">
<![CDATA[
:38  %dense_14_kernel_arra_57 = load float* %dense_14_kernel_arra_56, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_57"/></StgValue>
</operation>

<operation id="1397" st_id="217" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="9">
<![CDATA[
:40  %dense_14_kernel_arra_59 = load float* %dense_14_kernel_arra_58, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_59"/></StgValue>
</operation>

<operation id="1398" st_id="217" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="9">
<![CDATA[
:42  %dense_14_kernel_arra_61 = load float* %dense_14_kernel_arra_60, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_61"/></StgValue>
</operation>

<operation id="1399" st_id="217" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="9">
<![CDATA[
:44  %dense_14_kernel_arra_63 = load float* %dense_14_kernel_arra_62, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_63"/></StgValue>
</operation>

<operation id="1400" st_id="217" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="9">
<![CDATA[
:46  %dense_14_kernel_arra_65 = load float* %dense_14_kernel_arra_64, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_65"/></StgValue>
</operation>

<operation id="1401" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %dense_14_kernel_arra_66 = getelementptr [512 x float]* @dense_14_kernel_arra_3, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_66"/></StgValue>
</operation>

<operation id="1402" st_id="217" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="9">
<![CDATA[
:48  %dense_14_kernel_arra_67 = load float* %dense_14_kernel_arra_66, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_67"/></StgValue>
</operation>

<operation id="1403" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %dense_14_kernel_arra_68 = getelementptr [512 x float]* @dense_14_kernel_arra_2, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_68"/></StgValue>
</operation>

<operation id="1404" st_id="217" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="9">
<![CDATA[
:50  %dense_14_kernel_arra_69 = load float* %dense_14_kernel_arra_68, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_69"/></StgValue>
</operation>

<operation id="1405" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %dense_14_kernel_arra_70 = getelementptr [512 x float]* @dense_14_kernel_arra_1, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_70"/></StgValue>
</operation>

<operation id="1406" st_id="217" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="9">
<![CDATA[
:52  %dense_14_kernel_arra_71 = load float* %dense_14_kernel_arra_70, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_71"/></StgValue>
</operation>

<operation id="1407" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:53  %sel_tmp_i5 = icmp eq i3 %tmp_226, 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i5"/></StgValue>
</operation>

<operation id="1408" st_id="217" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %sel_tmp1_i5 = select i1 %sel_tmp_i5, float %dense_14_kernel_arra_59, float %dense_14_kernel_arra_57

]]></Node>
<StgValue><ssdm name="sel_tmp1_i5"/></StgValue>
</operation>

<operation id="1409" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:55  %sel_tmp2_i5 = icmp eq i3 %tmp_226, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2_i5"/></StgValue>
</operation>

<operation id="1410" st_id="217" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %sel_tmp3_i5 = select i1 %sel_tmp2_i5, float %dense_14_kernel_arra_61, float %sel_tmp1_i5

]]></Node>
<StgValue><ssdm name="sel_tmp3_i5"/></StgValue>
</operation>

<operation id="1411" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:57  %sel_tmp4_i5 = icmp eq i3 %tmp_226, 2

]]></Node>
<StgValue><ssdm name="sel_tmp4_i5"/></StgValue>
</operation>

<operation id="1412" st_id="217" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %sel_tmp5_i5 = select i1 %sel_tmp4_i5, float %dense_14_kernel_arra_63, float %sel_tmp3_i5

]]></Node>
<StgValue><ssdm name="sel_tmp5_i5"/></StgValue>
</operation>

<operation id="1413" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:59  %sel_tmp6_i5 = icmp eq i3 %tmp_226, 3

]]></Node>
<StgValue><ssdm name="sel_tmp6_i5"/></StgValue>
</operation>

<operation id="1414" st_id="217" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %sel_tmp7_i5 = select i1 %sel_tmp6_i5, float %dense_14_kernel_arra_65, float %sel_tmp5_i5

]]></Node>
<StgValue><ssdm name="sel_tmp7_i5"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1415" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="3">
<![CDATA[
:11  %arrayNo2 = zext i3 %arrayNo_trunc7 to i64

]]></Node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="1416" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_load_8 = load float* %A_addr_8, align 4

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="1417" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="4">
<![CDATA[
:17  %A8_load_5 = load float* %A8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A8_load_5"/></StgValue>
</operation>

<operation id="1418" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="4">
<![CDATA[
:19  %A9_load_5 = load float* %A9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A9_load_5"/></StgValue>
</operation>

<operation id="1419" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="4">
<![CDATA[
:21  %A10_load_5 = load float* %A10_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A10_load_5"/></StgValue>
</operation>

<operation id="1420" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="4">
<![CDATA[
:23  %A11_load_5 = load float* %A11_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A11_load_5"/></StgValue>
</operation>

<operation id="1421" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="4">
<![CDATA[
:25  %A12_load_5 = load float* %A12_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A12_load_5"/></StgValue>
</operation>

<operation id="1422" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="4">
<![CDATA[
:27  %A13_load_5 = load float* %A13_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A13_load_5"/></StgValue>
</operation>

<operation id="1423" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="4">
<![CDATA[
:29  %A14_load_5 = load float* %A14_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A14_load_5"/></StgValue>
</operation>

<operation id="1424" st_id="218" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:30  %tmp_153 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_8, float %A8_load_5, float %A9_load_5, float %A10_load_5, float %A11_load_5, float %A12_load_5, float %A13_load_5, float %A14_load_5, i64 %arrayNo2)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1425" st_id="218" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="9">
<![CDATA[
:48  %dense_14_kernel_arra_67 = load float* %dense_14_kernel_arra_66, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_67"/></StgValue>
</operation>

<operation id="1426" st_id="218" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="9">
<![CDATA[
:50  %dense_14_kernel_arra_69 = load float* %dense_14_kernel_arra_68, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_69"/></StgValue>
</operation>

<operation id="1427" st_id="218" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="9">
<![CDATA[
:52  %dense_14_kernel_arra_71 = load float* %dense_14_kernel_arra_70, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_71"/></StgValue>
</operation>

<operation id="1428" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:61  %sel_tmp8_i5 = icmp eq i3 %tmp_226, -4

]]></Node>
<StgValue><ssdm name="sel_tmp8_i5"/></StgValue>
</operation>

<operation id="1429" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %sel_tmp9_i5 = select i1 %sel_tmp8_i5, float %dense_14_kernel_arra_67, float %sel_tmp7_i5

]]></Node>
<StgValue><ssdm name="sel_tmp9_i5"/></StgValue>
</operation>

<operation id="1430" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:63  %sel_tmp10_i5 = icmp eq i3 %tmp_226, -3

]]></Node>
<StgValue><ssdm name="sel_tmp10_i5"/></StgValue>
</operation>

<operation id="1431" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %sel_tmp11_i5 = select i1 %sel_tmp10_i5, float %dense_14_kernel_arra_69, float %sel_tmp9_i5

]]></Node>
<StgValue><ssdm name="sel_tmp11_i5"/></StgValue>
</operation>

<operation id="1432" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:65  %sel_tmp12_i5 = icmp eq i3 %tmp_226, -2

]]></Node>
<StgValue><ssdm name="sel_tmp12_i5"/></StgValue>
</operation>

<operation id="1433" st_id="218" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %UnifiedRetVal_i5 = select i1 %sel_tmp12_i5, float %dense_14_kernel_arra_71, float %sel_tmp11_i5

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i5"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1434" st_id="219" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_2 = fmul float %tmp_153, %UnifiedRetVal_i5

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1435" st_id="220" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_2 = fmul float %tmp_153, %UnifiedRetVal_i5

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1436" st_id="221" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_2 = fmul float %tmp_153, %UnifiedRetVal_i5

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1437" st_id="222" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_2 = fmul float %tmp_153, %UnifiedRetVal_i5

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1438" st_id="223" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_2 = fmul float %tmp_153, %UnifiedRetVal_i5

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="1439" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1440" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i64 [ 0, %86 ], [ %i_33_2_7, %124 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1441" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %j_1_2 = phi i7 [ %j_1_lcssa_1, %86 ], [ 32, %124 ]

]]></Node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="1442" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %inneridx_1_2 = phi i64 [ %inneridx_1_lcssa_1, %86 ], [ %tmp_238, %124 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_2"/></StgValue>
</operation>

<operation id="1443" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum_1_2 = phi float [ %sum_1_lcssa_1, %86 ], [ %sum_2_2_7, %124 ]

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="1444" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond1_2 = icmp eq i64 %i_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2"/></StgValue>
</operation>

<operation id="1445" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1_2, label %128, label %90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_228 = shl i64 %i_2, 7

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1447" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1490">
<or_exp><and_exp><literal name="exitcond1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1448" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_2 = phi i6 [ 0, %90 ], [ %tmp_37_2, %92 ]

]]></Node>
<StgValue><ssdm name="j_2_2"/></StgValue>
</operation>

<operation id="1449" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_2 = icmp eq i6 %j_2_2, -32

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="1450" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_2 = add i6 %j_2_2, 1

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="1451" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2, label %88, label %92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1452" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_2_cast = zext i6 %j_2_2 to i64

]]></Node>
<StgValue><ssdm name="j_2_2_cast"/></StgValue>
</operation>

<operation id="1453" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_47 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_2_cast

]]></Node>
<StgValue><ssdm name="d_addr_47"/></StgValue>
</operation>

<operation id="1454" st_id="225" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_47 = load float* %d_addr_47, align 4

]]></Node>
<StgValue><ssdm name="d_load_47"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1455" st_id="226" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_47 = load float* %d_addr_47, align 4

]]></Node>
<StgValue><ssdm name="d_load_47"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1456" st_id="227" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2 = fadd float %d_load_47, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1457" st_id="228" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2 = fadd float %d_load_47, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1458" st_id="229" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2 = fadd float %d_load_47, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1459" st_id="230" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2 = fadd float %d_load_47, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1460" st_id="231" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2 = fadd float %d_load_47, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1461" st_id="232" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2 = fadd float %d_load_47, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1462" st_id="233" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2 = fadd float %d_load_47, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1463" st_id="234" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2 = fadd float %d_load_47, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1464" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2 = phi float [ %sum_1_2, %90 ], [ %sum_4_2, %92 ]

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>

<operation id="1465" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_191 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="1466" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_146 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1467" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1468" st_id="235" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2 = fadd float %d_load_47, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>

<operation id="1469" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_146)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="1470" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1471" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch127 [
    i4 0, label %branch120
    i4 1, label %branch121
    i4 2, label %branch122
    i4 3, label %branch123
    i4 4, label %branch124
    i4 5, label %branch125
    i4 6, label %branch126
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1472" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch126:0  store float %sum_2_2, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1473" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1493">
<or_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch125:0  store float %sum_2_2, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1475" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1493">
<or_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1476" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch124:0  store float %sum_2_2, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1478" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch123:0  store float %sum_2_2, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1479" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1480" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1496">
<or_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch122:0  store float %sum_2_2, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1481" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1496">
<or_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch121:0  store float %sum_2_2, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1483" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1484" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch120:0  store float %sum_2_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1486" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1499">
<or_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch127:0  store float %sum_2_2, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1499">
<or_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1488" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_2_s = or i64 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_33_2_s"/></StgValue>
</operation>

<operation id="1489" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_2_1 = icmp eq i64 %i_33_2_s, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_1"/></StgValue>
</operation>

<operation id="1490" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_2_1, label %128, label %95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1491" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp><literal name="exitcond1_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_229 = shl i64 %i_33_2_s, 7

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1492" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp><literal name="exitcond1_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1493" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_2_1 = phi i6 [ 0, %95 ], [ %tmp_37_2_1, %97 ]

]]></Node>
<StgValue><ssdm name="j_2_2_1"/></StgValue>
</operation>

<operation id="1494" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_2_1 = icmp eq i6 %j_2_2_1, -32

]]></Node>
<StgValue><ssdm name="exitcond_2_1"/></StgValue>
</operation>

<operation id="1495" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_2_1 = add i6 %j_2_2_1, 1

]]></Node>
<StgValue><ssdm name="tmp_37_2_1"/></StgValue>
</operation>

<operation id="1496" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_1, label %93, label %97

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_2_1_cast = zext i6 %j_2_2_1 to i64

]]></Node>
<StgValue><ssdm name="j_2_2_1_cast"/></StgValue>
</operation>

<operation id="1498" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_48 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_2_1_cast

]]></Node>
<StgValue><ssdm name="d_addr_48"/></StgValue>
</operation>

<operation id="1499" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_48 = load float* %d_addr_48, align 4

]]></Node>
<StgValue><ssdm name="d_load_48"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1500" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_48 = load float* %d_addr_48, align 4

]]></Node>
<StgValue><ssdm name="d_load_48"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1501" st_id="239" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_1 = fadd float %d_load_48, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1502" st_id="240" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_1 = fadd float %d_load_48, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1503" st_id="241" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_1 = fadd float %d_load_48, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1504" st_id="242" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_1 = fadd float %d_load_48, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1505" st_id="243" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_1 = fadd float %d_load_48, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1506" st_id="244" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_1 = fadd float %d_load_48, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1507" st_id="245" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_1 = fadd float %d_load_48, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1508" st_id="246" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_1 = fadd float %d_load_48, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1509" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_1 = phi float [ %sum_2_2, %95 ], [ %sum_4_2_1, %97 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_1"/></StgValue>
</operation>

<operation id="1510" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_193 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="1511" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_147 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1512" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1513" st_id="247" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_1 = fadd float %d_load_48, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>

<operation id="1514" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_147)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="1515" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1516" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch119 [
    i4 0, label %branch112
    i4 1, label %branch113
    i4 2, label %branch114
    i4 3, label %branch115
    i4 4, label %branch116
    i4 5, label %branch117
    i4 6, label %branch118
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1517" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch118:0  store float %sum_2_2_1, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1503">
<or_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch117:0  store float %sum_2_2_1, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1520" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1521" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1505">
<or_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch116:0  store float %sum_2_2_1, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1505">
<or_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch115:0  store float %sum_2_2_1, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1524" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch114:0  store float %sum_2_2_1, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch113:0  store float %sum_2_2_1, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1528" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1529" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch112:0  store float %sum_2_2_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1530" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1531" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1510">
<or_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch119:0  store float %sum_2_2_1, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1532" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1510">
<or_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %94

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1533" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_2_5 = or i64 %i_2, 2

]]></Node>
<StgValue><ssdm name="i_33_2_5"/></StgValue>
</operation>

<operation id="1534" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_2_2 = icmp eq i64 %i_33_2_5, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_2"/></StgValue>
</operation>

<operation id="1535" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_2_2, label %128, label %100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1536" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp><literal name="exitcond1_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_230 = shl i64 %i_33_2_5, 7

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1537" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp><literal name="exitcond1_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1538" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_2_2 = phi i6 [ 0, %100 ], [ %tmp_37_2_2, %102 ]

]]></Node>
<StgValue><ssdm name="j_2_2_2"/></StgValue>
</operation>

<operation id="1539" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_2_2 = icmp eq i6 %j_2_2_2, -32

]]></Node>
<StgValue><ssdm name="exitcond_2_2"/></StgValue>
</operation>

<operation id="1540" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_2_2 = add i6 %j_2_2_2, 1

]]></Node>
<StgValue><ssdm name="tmp_37_2_2"/></StgValue>
</operation>

<operation id="1541" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_2, label %98, label %102

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1542" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_2_2_cast = zext i6 %j_2_2_2 to i64

]]></Node>
<StgValue><ssdm name="j_2_2_2_cast"/></StgValue>
</operation>

<operation id="1543" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_49 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_2_2_cast

]]></Node>
<StgValue><ssdm name="d_addr_49"/></StgValue>
</operation>

<operation id="1544" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_49 = load float* %d_addr_49, align 4

]]></Node>
<StgValue><ssdm name="d_load_49"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1545" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_49 = load float* %d_addr_49, align 4

]]></Node>
<StgValue><ssdm name="d_load_49"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1546" st_id="251" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_2 = fadd float %d_load_49, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1547" st_id="252" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_2 = fadd float %d_load_49, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1548" st_id="253" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_2 = fadd float %d_load_49, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1549" st_id="254" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_2 = fadd float %d_load_49, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1550" st_id="255" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_2 = fadd float %d_load_49, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1551" st_id="256" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_2 = fadd float %d_load_49, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1552" st_id="257" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_2 = fadd float %d_load_49, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1553" st_id="258" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_2 = fadd float %d_load_49, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1554" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_2 = phi float [ %sum_2_2_1, %100 ], [ %sum_4_2_2, %102 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_2"/></StgValue>
</operation>

<operation id="1555" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_195 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="1556" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_148 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1557" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1558" st_id="259" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_2 = fadd float %d_load_49, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>

<operation id="1559" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_196 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_148)

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="1560" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1561" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch111 [
    i4 0, label %branch104
    i4 1, label %branch105
    i4 2, label %branch106
    i4 3, label %branch107
    i4 4, label %branch108
    i4 5, label %branch109
    i4 6, label %branch110
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1562" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1514">
<or_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch110:0  store float %sum_2_2_2, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1514">
<or_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch109:0  store float %sum_2_2_2, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1565" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1515">
<or_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1566" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch108:0  store float %sum_2_2_2, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1567" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1568" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch107:0  store float %sum_2_2_2, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1517">
<or_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch106:0  store float %sum_2_2_2, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1572" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch105:0  store float %sum_2_2_2, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1574" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch104:0  store float %sum_2_2_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1576" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1521">
<or_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch111:0  store float %sum_2_2_2, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1577" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1521">
<or_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1578" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_2_6 = or i64 %i_2, 3

]]></Node>
<StgValue><ssdm name="i_33_2_6"/></StgValue>
</operation>

<operation id="1579" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_2_3 = icmp eq i64 %i_33_2_6, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_3"/></StgValue>
</operation>

<operation id="1580" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_2_3, label %128, label %105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1581" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp><literal name="exitcond1_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_231 = shl i64 %i_33_2_6, 7

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1582" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp><literal name="exitcond1_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1583" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_2_3 = phi i6 [ 0, %105 ], [ %tmp_37_2_3, %107 ]

]]></Node>
<StgValue><ssdm name="j_2_2_3"/></StgValue>
</operation>

<operation id="1584" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_2_3 = icmp eq i6 %j_2_2_3, -32

]]></Node>
<StgValue><ssdm name="exitcond_2_3"/></StgValue>
</operation>

<operation id="1585" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_2_3 = add i6 %j_2_2_3, 1

]]></Node>
<StgValue><ssdm name="tmp_37_2_3"/></StgValue>
</operation>

<operation id="1586" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_3, label %103, label %107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_2_3_cast = zext i6 %j_2_2_3 to i64

]]></Node>
<StgValue><ssdm name="j_2_2_3_cast"/></StgValue>
</operation>

<operation id="1588" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_50 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_2_3_cast

]]></Node>
<StgValue><ssdm name="d_addr_50"/></StgValue>
</operation>

<operation id="1589" st_id="261" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_50 = load float* %d_addr_50, align 4

]]></Node>
<StgValue><ssdm name="d_load_50"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1590" st_id="262" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_50 = load float* %d_addr_50, align 4

]]></Node>
<StgValue><ssdm name="d_load_50"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1591" st_id="263" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_3 = fadd float %d_load_50, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1592" st_id="264" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_3 = fadd float %d_load_50, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1593" st_id="265" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_3 = fadd float %d_load_50, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1594" st_id="266" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_3 = fadd float %d_load_50, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1595" st_id="267" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_3 = fadd float %d_load_50, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1596" st_id="268" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_3 = fadd float %d_load_50, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1597" st_id="269" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_3 = fadd float %d_load_50, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1598" st_id="270" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_3 = fadd float %d_load_50, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1599" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_3 = phi float [ %sum_2_2_2, %105 ], [ %sum_4_2_3, %107 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_3"/></StgValue>
</operation>

<operation id="1600" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_197 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="1601" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_149 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1602" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="271" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_3 = fadd float %d_load_50, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>

<operation id="1604" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_149)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="1605" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %106

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1606" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch103 [
    i4 0, label %branch96
    i4 1, label %branch97
    i4 2, label %branch98
    i4 3, label %branch99
    i4 4, label %branch100
    i4 5, label %branch101
    i4 6, label %branch102
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch102:0  store float %sum_2_2_3, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1608" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1609" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1526">
<or_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch101:0  store float %sum_2_2_3, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1610" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1526">
<or_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch100:0  store float %sum_2_2_3, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1612" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1527">
<or_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1613" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch99:0  store float %sum_2_2_3, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1614" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch98:0  store float %sum_2_2_3, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1616" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1529">
<or_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1617" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch97:0  store float %sum_2_2_3, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1618" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch96:0  store float %sum_2_2_3, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1620" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1621" st_id="272" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch103:0  store float %sum_2_2_3, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1622" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_2_8 = or i64 %i_2, 4

]]></Node>
<StgValue><ssdm name="i_33_2_8"/></StgValue>
</operation>

<operation id="1624" st_id="272" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_2_4 = icmp eq i64 %i_33_2_8, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_4"/></StgValue>
</operation>

<operation id="1625" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_2_4, label %128, label %110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1626" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1534">
<or_exp><and_exp><literal name="exitcond1_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_232 = shl i64 %i_33_2_8, 7

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1627" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1534">
<or_exp><and_exp><literal name="exitcond1_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1628" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_2_4 = phi i6 [ 0, %110 ], [ %tmp_37_2_4, %112 ]

]]></Node>
<StgValue><ssdm name="j_2_2_4"/></StgValue>
</operation>

<operation id="1629" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_2_4 = icmp eq i6 %j_2_2_4, -32

]]></Node>
<StgValue><ssdm name="exitcond_2_4"/></StgValue>
</operation>

<operation id="1630" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_2_4 = add i6 %j_2_2_4, 1

]]></Node>
<StgValue><ssdm name="tmp_37_2_4"/></StgValue>
</operation>

<operation id="1631" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_4, label %108, label %112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1632" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_2_4_cast = zext i6 %j_2_2_4 to i64

]]></Node>
<StgValue><ssdm name="j_2_2_4_cast"/></StgValue>
</operation>

<operation id="1633" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_51 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_2_4_cast

]]></Node>
<StgValue><ssdm name="d_addr_51"/></StgValue>
</operation>

<operation id="1634" st_id="273" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_51 = load float* %d_addr_51, align 4

]]></Node>
<StgValue><ssdm name="d_load_51"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1635" st_id="274" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_51 = load float* %d_addr_51, align 4

]]></Node>
<StgValue><ssdm name="d_load_51"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1636" st_id="275" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_4 = fadd float %d_load_51, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1637" st_id="276" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_4 = fadd float %d_load_51, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1638" st_id="277" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_4 = fadd float %d_load_51, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1639" st_id="278" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_4 = fadd float %d_load_51, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1640" st_id="279" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_4 = fadd float %d_load_51, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1641" st_id="280" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_4 = fadd float %d_load_51, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1642" st_id="281" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_4 = fadd float %d_load_51, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1643" st_id="282" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_4 = fadd float %d_load_51, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1644" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_4 = phi float [ %sum_2_2_3, %110 ], [ %sum_4_2_4, %112 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_4"/></StgValue>
</operation>

<operation id="1645" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_199 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="1646" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_150 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1647" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1648" st_id="283" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_4 = fadd float %d_load_51, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>

<operation id="1649" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_150)

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="1650" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1651" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch95 [
    i4 0, label %branch88
    i4 1, label %branch89
    i4 2, label %branch90
    i4 3, label %branch91
    i4 4, label %branch92
    i4 5, label %branch93
    i4 6, label %branch94
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1652" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch94:0  store float %sum_2_2_4, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1653" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1654" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch93:0  store float %sum_2_2_4, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1655" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1656" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch92:0  store float %sum_2_2_4, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1657" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1538">
<or_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1658" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch91:0  store float %sum_2_2_4, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1539">
<or_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1660" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch90:0  store float %sum_2_2_4, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1661" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1662" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch89:0  store float %sum_2_2_4, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1541">
<or_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1664" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch88:0  store float %sum_2_2_4, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1665" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1666" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch95:0  store float %sum_2_2_4, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1667" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_2_9 = or i64 %i_2, 5

]]></Node>
<StgValue><ssdm name="i_33_2_9"/></StgValue>
</operation>

<operation id="1669" st_id="284" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_2_5 = icmp eq i64 %i_33_2_9, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_5"/></StgValue>
</operation>

<operation id="1670" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_2_5, label %128, label %115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1671" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond1_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_233 = shl i64 %i_33_2_9, 7

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1672" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp><literal name="exitcond1_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1673" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_2_5 = phi i6 [ 0, %115 ], [ %tmp_37_2_5, %117 ]

]]></Node>
<StgValue><ssdm name="j_2_2_5"/></StgValue>
</operation>

<operation id="1674" st_id="285" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_2_5 = icmp eq i6 %j_2_2_5, -32

]]></Node>
<StgValue><ssdm name="exitcond_2_5"/></StgValue>
</operation>

<operation id="1675" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_2_5 = add i6 %j_2_2_5, 1

]]></Node>
<StgValue><ssdm name="tmp_37_2_5"/></StgValue>
</operation>

<operation id="1676" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_5, label %113, label %117

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1677" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_2_5_cast = zext i6 %j_2_2_5 to i64

]]></Node>
<StgValue><ssdm name="j_2_2_5_cast"/></StgValue>
</operation>

<operation id="1678" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_52 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_2_5_cast

]]></Node>
<StgValue><ssdm name="d_addr_52"/></StgValue>
</operation>

<operation id="1679" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_52 = load float* %d_addr_52, align 4

]]></Node>
<StgValue><ssdm name="d_load_52"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1680" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_52 = load float* %d_addr_52, align 4

]]></Node>
<StgValue><ssdm name="d_load_52"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1681" st_id="287" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_5 = fadd float %d_load_52, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1682" st_id="288" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_5 = fadd float %d_load_52, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1683" st_id="289" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_5 = fadd float %d_load_52, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1684" st_id="290" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_5 = fadd float %d_load_52, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1685" st_id="291" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_5 = fadd float %d_load_52, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1686" st_id="292" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_5 = fadd float %d_load_52, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1687" st_id="293" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_5 = fadd float %d_load_52, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1688" st_id="294" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_5 = fadd float %d_load_52, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1689" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_5 = phi float [ %sum_2_2_4, %115 ], [ %sum_4_2_5, %117 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_5"/></StgValue>
</operation>

<operation id="1690" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_201 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="1691" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_151 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1692" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1693" st_id="295" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_5 = fadd float %d_load_52, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_5"/></StgValue>
</operation>

<operation id="1694" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_202 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_151)

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="1695" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1696" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch87 [
    i4 0, label %branch80
    i4 1, label %branch81
    i4 2, label %branch82
    i4 3, label %branch83
    i4 4, label %branch84
    i4 5, label %branch85
    i4 6, label %branch86
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1697" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1547">
<or_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch86:0  store float %sum_2_2_5, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1698" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1547">
<or_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1699" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch85:0  store float %sum_2_2_5, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1700" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1701" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch84:0  store float %sum_2_2_5, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1702" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1703" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1550">
<or_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch83:0  store float %sum_2_2_5, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1550">
<or_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1705" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch82:0  store float %sum_2_2_5, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1706" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1551">
<or_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1707" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch81:0  store float %sum_2_2_5, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1708" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1709" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch80:0  store float %sum_2_2_5, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1710" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1711" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch87:0  store float %sum_2_2_5, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1713" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_2_1 = or i64 %i_2, 6

]]></Node>
<StgValue><ssdm name="i_33_2_1"/></StgValue>
</operation>

<operation id="1714" st_id="296" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_2_6 = icmp eq i64 %i_33_2_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_6"/></StgValue>
</operation>

<operation id="1715" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_2_6, label %128, label %120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1716" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp><literal name="exitcond1_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_234 = shl i64 %i_33_2_1, 7

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1717" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp><literal name="exitcond1_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1718" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_2_6 = phi i6 [ 0, %120 ], [ %tmp_37_2_6, %122 ]

]]></Node>
<StgValue><ssdm name="j_2_2_6"/></StgValue>
</operation>

<operation id="1719" st_id="297" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_2_6 = icmp eq i6 %j_2_2_6, -32

]]></Node>
<StgValue><ssdm name="exitcond_2_6"/></StgValue>
</operation>

<operation id="1720" st_id="297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_2_6 = add i6 %j_2_2_6, 1

]]></Node>
<StgValue><ssdm name="tmp_37_2_6"/></StgValue>
</operation>

<operation id="1721" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_6, label %118, label %122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1722" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_2_6_cast = zext i6 %j_2_2_6 to i64

]]></Node>
<StgValue><ssdm name="j_2_2_6_cast"/></StgValue>
</operation>

<operation id="1723" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_53 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_2_6_cast

]]></Node>
<StgValue><ssdm name="d_addr_53"/></StgValue>
</operation>

<operation id="1724" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_53 = load float* %d_addr_53, align 4

]]></Node>
<StgValue><ssdm name="d_load_53"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1725" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_53 = load float* %d_addr_53, align 4

]]></Node>
<StgValue><ssdm name="d_load_53"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1726" st_id="299" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_6 = fadd float %d_load_53, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1727" st_id="300" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_6 = fadd float %d_load_53, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1728" st_id="301" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_6 = fadd float %d_load_53, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1729" st_id="302" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_6 = fadd float %d_load_53, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1730" st_id="303" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_6 = fadd float %d_load_53, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1731" st_id="304" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_6 = fadd float %d_load_53, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1732" st_id="305" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_6 = fadd float %d_load_53, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1733" st_id="306" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_6 = fadd float %d_load_53, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1734" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_6 = phi float [ %sum_2_2_5, %120 ], [ %sum_4_2_6, %122 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_6"/></StgValue>
</operation>

<operation id="1735" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_203 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="1736" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_152 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1737" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1738" st_id="307" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_6 = fadd float %d_load_53, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_6"/></StgValue>
</operation>

<operation id="1739" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_204 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_152)

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="1740" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp><literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %121

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1741" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch79 [
    i4 0, label %branch72
    i4 1, label %branch73
    i4 2, label %branch74
    i4 3, label %branch75
    i4 4, label %branch76
    i4 5, label %branch77
    i4 6, label %branch78
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1742" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch78:0  store float %sum_2_2_6, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1743" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1559">
<or_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch77:0  store float %sum_2_2_6, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1745" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1559">
<or_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1746" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1560">
<or_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch76:0  store float %sum_2_2_6, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1747" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1560">
<or_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch75:0  store float %sum_2_2_6, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1749" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1750" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1562">
<or_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch74:0  store float %sum_2_2_6, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1751" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1562">
<or_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1752" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch73:0  store float %sum_2_2_6, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1753" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1563">
<or_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1754" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch72:0  store float %sum_2_2_6, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1755" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1756" st_id="308" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch79:0  store float %sum_2_2_6, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1757" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1565">
<or_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1758" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_2_2 = or i64 %i_2, 7

]]></Node>
<StgValue><ssdm name="i_33_2_2"/></StgValue>
</operation>

<operation id="1759" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_2_7 = icmp eq i64 %i_33_2_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_2_7"/></StgValue>
</operation>

<operation id="1760" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_2_7, label %128, label %125

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1761" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp><literal name="exitcond1_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_238 = shl i64 %i_33_2_2, 7

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1762" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp><literal name="exitcond1_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1763" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_2_7 = phi i6 [ 0, %125 ], [ %tmp_37_2_7, %127 ]

]]></Node>
<StgValue><ssdm name="j_2_2_7"/></StgValue>
</operation>

<operation id="1764" st_id="309" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_2_7 = icmp eq i6 %j_2_2_7, -32

]]></Node>
<StgValue><ssdm name="exitcond_2_7"/></StgValue>
</operation>

<operation id="1765" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_2_7 = add i6 %j_2_2_7, 1

]]></Node>
<StgValue><ssdm name="tmp_37_2_7"/></StgValue>
</operation>

<operation id="1766" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_2_7, label %123, label %127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1767" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_2_7_cast = zext i6 %j_2_2_7 to i64

]]></Node>
<StgValue><ssdm name="j_2_2_7_cast"/></StgValue>
</operation>

<operation id="1768" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_54 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_2_7_cast

]]></Node>
<StgValue><ssdm name="d_addr_54"/></StgValue>
</operation>

<operation id="1769" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_54 = load float* %d_addr_54, align 4

]]></Node>
<StgValue><ssdm name="d_load_54"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1770" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_54 = load float* %d_addr_54, align 4

]]></Node>
<StgValue><ssdm name="d_load_54"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1771" st_id="311" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_7 = fadd float %d_load_54, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1772" st_id="312" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_7 = fadd float %d_load_54, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1773" st_id="313" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_7 = fadd float %d_load_54, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1774" st_id="314" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_7 = fadd float %d_load_54, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1775" st_id="315" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_7 = fadd float %d_load_54, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1776" st_id="316" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_7 = fadd float %d_load_54, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1777" st_id="317" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_7 = fadd float %d_load_54, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1778" st_id="318" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_7 = fadd float %d_load_54, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1779" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_2_7 = phi float [ %sum_2_2_6, %125 ], [ %sum_4_2_7, %127 ]

]]></Node>
<StgValue><ssdm name="sum_2_2_7"/></StgValue>
</operation>

<operation id="1780" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_205 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="1781" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_156 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1782" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1783" st_id="319" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_2_7 = fadd float %d_load_54, %tmp_36_2

]]></Node>
<StgValue><ssdm name="sum_4_2_7"/></StgValue>
</operation>

<operation id="1784" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_206 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_156)

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="1785" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp><literal name="exitcond_2_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %126

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1786" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch71 [
    i4 0, label %branch64
    i4 1, label %branch65
    i4 2, label %branch66
    i4 3, label %branch67
    i4 4, label %branch68
    i4 5, label %branch69
    i4 6, label %branch70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1787" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch70:0  store float %sum_2_2_7, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1788" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1789" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch69:0  store float %sum_2_2_7, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1790" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1791" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch68:0  store float %sum_2_2_7, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1792" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1575">
<or_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1793" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch67:0  store float %sum_2_2_7, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1794" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1577">
<or_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1795" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch66:0  store float %sum_2_2_7, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1796" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1797" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch65:0  store float %sum_2_2_7, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1798" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1799" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch64:0  store float %sum_2_2_7, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1800" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1801" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1585">
<or_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch71:0  store float %sum_2_2_7, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1802" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1585">
<or_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1803" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_2_7 = add i64 %i_2, 8

]]></Node>
<StgValue><ssdm name="i_33_2_7"/></StgValue>
</operation>

<operation id="1804" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1805" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  %sum_1_lcssa_2 = phi float [ %sum_1_2, %87 ], [ %sum_2_2, %89 ], [ %sum_2_2_1, %94 ], [ %sum_2_2_2, %99 ], [ %sum_2_2_3, %104 ], [ %sum_2_2_4, %109 ], [ %sum_2_2_5, %114 ], [ %sum_2_2_6, %119 ]

]]></Node>
<StgValue><ssdm name="sum_1_lcssa_2"/></StgValue>
</operation>

<operation id="1806" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
:1  %inneridx_1_lcssa_2 = phi i64 [ %inneridx_1_2, %87 ], [ %tmp_228, %89 ], [ %tmp_229, %94 ], [ %tmp_230, %99 ], [ %tmp_231, %104 ], [ %tmp_232, %109 ], [ %tmp_233, %114 ], [ %tmp_234, %119 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_lcssa_2"/></StgValue>
</operation>

<operation id="1807" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0">
<![CDATA[
:2  %j_1_lcssa_2 = phi i7 [ %j_1_2, %87 ], [ 32, %89 ], [ 32, %94 ], [ 32, %99 ], [ 32, %104 ], [ 32, %109 ], [ 32, %114 ], [ 32, %119 ]

]]></Node>
<StgValue><ssdm name="j_1_lcssa_2"/></StgValue>
</operation>

<operation id="1808" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="9" op_0_bw="64">
<![CDATA[
:3  %tmp_235 = trunc i64 %inneridx_1_lcssa_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1809" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="13" op_0_bw="7">
<![CDATA[
:4  %j_1_lcssa_2_cast_cas = zext i7 %j_1_lcssa_2 to i13

]]></Node>
<StgValue><ssdm name="j_1_lcssa_2_cast_cas"/></StgValue>
</operation>

<operation id="1810" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %k_2_7 = or i7 %tmp, 3

]]></Node>
<StgValue><ssdm name="k_2_7"/></StgValue>
</operation>

<operation id="1811" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="9" op_0_bw="7">
<![CDATA[
:6  %k_2_7_cast1 = zext i7 %k_2_7 to i9

]]></Node>
<StgValue><ssdm name="k_2_7_cast1"/></StgValue>
</operation>

<operation id="1812" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %tmp_154 = or i3 %tmp_203, 3

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1813" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="3" op_0_bw="64">
<![CDATA[
:8  %tmp_236 = trunc i64 %inneridx_1_lcssa_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1814" st_id="322" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %sum3_3 = add i9 %tmp_235, %k_2_7_cast1

]]></Node>
<StgValue><ssdm name="sum3_3"/></StgValue>
</operation>

<operation id="1815" st_id="322" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %arrayNo_trunc8 = add i3 %tmp_154, %tmp_236

]]></Node>
<StgValue><ssdm name="arrayNo_trunc8"/></StgValue>
</operation>

<operation id="1816" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %newIndex5 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %sum3_3, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="1817" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
:31  %tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %k_2_7, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1818" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="13" op_0_bw="12">
<![CDATA[
:32  %tmp_3_cast_cast = zext i12 %tmp_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_3_cast_cast"/></StgValue>
</operation>

<operation id="1819" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="3" op_0_bw="7">
<![CDATA[
:33  %tmp_237 = trunc i7 %j_1_lcssa_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1820" st_id="322" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:34  %sum6_3 = add i13 %tmp_3_cast_cast, %j_1_lcssa_2_cast_cas

]]></Node>
<StgValue><ssdm name="sum6_3"/></StgValue>
</operation>

<operation id="1821" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %newIndex6 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %sum6_3, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1822" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="10">
<![CDATA[
:36  %newIndex25_cast = zext i10 %newIndex6 to i64

]]></Node>
<StgValue><ssdm name="newIndex25_cast"/></StgValue>
</operation>

<operation id="1823" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %dense_14_kernel_arra_72 = getelementptr [512 x float]* @dense_14_kernel_arra, i64 0, i64 %newIndex25_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_72"/></StgValue>
</operation>

<operation id="1824" st_id="323" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="9">
<![CDATA[
:38  %dense_14_kernel_arra_73 = load float* %dense_14_kernel_arra_72, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_73"/></StgValue>
</operation>

<operation id="1825" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %dense_14_kernel_arra_74 = getelementptr [512 x float]* @dense_14_kernel_arra_7, i64 0, i64 %newIndex25_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_74"/></StgValue>
</operation>

<operation id="1826" st_id="323" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="9">
<![CDATA[
:40  %dense_14_kernel_arra_75 = load float* %dense_14_kernel_arra_74, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_75"/></StgValue>
</operation>

<operation id="1827" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %dense_14_kernel_arra_76 = getelementptr [512 x float]* @dense_14_kernel_arra_6, i64 0, i64 %newIndex25_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_76"/></StgValue>
</operation>

<operation id="1828" st_id="323" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="9">
<![CDATA[
:42  %dense_14_kernel_arra_77 = load float* %dense_14_kernel_arra_76, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_77"/></StgValue>
</operation>

<operation id="1829" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %dense_14_kernel_arra_78 = getelementptr [512 x float]* @dense_14_kernel_arra_5, i64 0, i64 %newIndex25_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_78"/></StgValue>
</operation>

<operation id="1830" st_id="323" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="9">
<![CDATA[
:44  %dense_14_kernel_arra_79 = load float* %dense_14_kernel_arra_78, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_79"/></StgValue>
</operation>

<operation id="1831" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %dense_14_kernel_arra_80 = getelementptr [512 x float]* @dense_14_kernel_arra_4, i64 0, i64 %newIndex25_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_80"/></StgValue>
</operation>

<operation id="1832" st_id="323" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="9">
<![CDATA[
:46  %dense_14_kernel_arra_81 = load float* %dense_14_kernel_arra_80, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_81"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1833" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="6">
<![CDATA[
:13  %newIndex24_cast = zext i6 %newIndex5 to i64

]]></Node>
<StgValue><ssdm name="newIndex24_cast"/></StgValue>
</operation>

<operation id="1834" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_addr_9 = getelementptr [16 x float]* %A, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="1835" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_load_9 = load float* %A_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="1836" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A8_addr_6 = getelementptr [16 x float]* %A8, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A8_addr_6"/></StgValue>
</operation>

<operation id="1837" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="4">
<![CDATA[
:17  %A8_load_6 = load float* %A8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A8_load_6"/></StgValue>
</operation>

<operation id="1838" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A9_addr_6 = getelementptr [16 x float]* %A9, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A9_addr_6"/></StgValue>
</operation>

<operation id="1839" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="4">
<![CDATA[
:19  %A9_load_6 = load float* %A9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A9_load_6"/></StgValue>
</operation>

<operation id="1840" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A10_addr_6 = getelementptr [16 x float]* %A10, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A10_addr_6"/></StgValue>
</operation>

<operation id="1841" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="4">
<![CDATA[
:21  %A10_load_6 = load float* %A10_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A10_load_6"/></StgValue>
</operation>

<operation id="1842" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A11_addr_6 = getelementptr [16 x float]* %A11, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A11_addr_6"/></StgValue>
</operation>

<operation id="1843" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="4">
<![CDATA[
:23  %A11_load_6 = load float* %A11_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A11_load_6"/></StgValue>
</operation>

<operation id="1844" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A12_addr_6 = getelementptr [16 x float]* %A12, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A12_addr_6"/></StgValue>
</operation>

<operation id="1845" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="4">
<![CDATA[
:25  %A12_load_6 = load float* %A12_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A12_load_6"/></StgValue>
</operation>

<operation id="1846" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A13_addr_6 = getelementptr [16 x float]* %A13, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A13_addr_6"/></StgValue>
</operation>

<operation id="1847" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="4">
<![CDATA[
:27  %A13_load_6 = load float* %A13_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A13_load_6"/></StgValue>
</operation>

<operation id="1848" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A14_addr_6 = getelementptr [16 x float]* %A14, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="A14_addr_6"/></StgValue>
</operation>

<operation id="1849" st_id="324" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="4">
<![CDATA[
:29  %A14_load_6 = load float* %A14_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A14_load_6"/></StgValue>
</operation>

<operation id="1850" st_id="324" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="9">
<![CDATA[
:38  %dense_14_kernel_arra_73 = load float* %dense_14_kernel_arra_72, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_73"/></StgValue>
</operation>

<operation id="1851" st_id="324" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="9">
<![CDATA[
:40  %dense_14_kernel_arra_75 = load float* %dense_14_kernel_arra_74, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_75"/></StgValue>
</operation>

<operation id="1852" st_id="324" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="9">
<![CDATA[
:42  %dense_14_kernel_arra_77 = load float* %dense_14_kernel_arra_76, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_77"/></StgValue>
</operation>

<operation id="1853" st_id="324" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="9">
<![CDATA[
:44  %dense_14_kernel_arra_79 = load float* %dense_14_kernel_arra_78, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_79"/></StgValue>
</operation>

<operation id="1854" st_id="324" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="9">
<![CDATA[
:46  %dense_14_kernel_arra_81 = load float* %dense_14_kernel_arra_80, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_81"/></StgValue>
</operation>

<operation id="1855" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %dense_14_kernel_arra_82 = getelementptr [512 x float]* @dense_14_kernel_arra_3, i64 0, i64 %newIndex25_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_82"/></StgValue>
</operation>

<operation id="1856" st_id="324" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="9">
<![CDATA[
:48  %dense_14_kernel_arra_83 = load float* %dense_14_kernel_arra_82, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_83"/></StgValue>
</operation>

<operation id="1857" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %dense_14_kernel_arra_84 = getelementptr [512 x float]* @dense_14_kernel_arra_2, i64 0, i64 %newIndex25_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_84"/></StgValue>
</operation>

<operation id="1858" st_id="324" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="9">
<![CDATA[
:50  %dense_14_kernel_arra_85 = load float* %dense_14_kernel_arra_84, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_85"/></StgValue>
</operation>

<operation id="1859" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %dense_14_kernel_arra_86 = getelementptr [512 x float]* @dense_14_kernel_arra_1, i64 0, i64 %newIndex25_cast

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_86"/></StgValue>
</operation>

<operation id="1860" st_id="324" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="9">
<![CDATA[
:52  %dense_14_kernel_arra_87 = load float* %dense_14_kernel_arra_86, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_87"/></StgValue>
</operation>

<operation id="1861" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:53  %sel_tmp_i6 = icmp eq i3 %tmp_237, 0

]]></Node>
<StgValue><ssdm name="sel_tmp_i6"/></StgValue>
</operation>

<operation id="1862" st_id="324" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:54  %sel_tmp1_i6 = select i1 %sel_tmp_i6, float %dense_14_kernel_arra_75, float %dense_14_kernel_arra_73

]]></Node>
<StgValue><ssdm name="sel_tmp1_i6"/></StgValue>
</operation>

<operation id="1863" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:55  %sel_tmp2_i6 = icmp eq i3 %tmp_237, 1

]]></Node>
<StgValue><ssdm name="sel_tmp2_i6"/></StgValue>
</operation>

<operation id="1864" st_id="324" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:56  %sel_tmp3_i6 = select i1 %sel_tmp2_i6, float %dense_14_kernel_arra_77, float %sel_tmp1_i6

]]></Node>
<StgValue><ssdm name="sel_tmp3_i6"/></StgValue>
</operation>

<operation id="1865" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:57  %sel_tmp4_i6 = icmp eq i3 %tmp_237, 2

]]></Node>
<StgValue><ssdm name="sel_tmp4_i6"/></StgValue>
</operation>

<operation id="1866" st_id="324" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:58  %sel_tmp5_i6 = select i1 %sel_tmp4_i6, float %dense_14_kernel_arra_79, float %sel_tmp3_i6

]]></Node>
<StgValue><ssdm name="sel_tmp5_i6"/></StgValue>
</operation>

<operation id="1867" st_id="324" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:59  %sel_tmp6_i6 = icmp eq i3 %tmp_237, 3

]]></Node>
<StgValue><ssdm name="sel_tmp6_i6"/></StgValue>
</operation>

<operation id="1868" st_id="324" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:60  %sel_tmp7_i6 = select i1 %sel_tmp6_i6, float %dense_14_kernel_arra_81, float %sel_tmp5_i6

]]></Node>
<StgValue><ssdm name="sel_tmp7_i6"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1869" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="3">
<![CDATA[
:11  %arrayNo3 = zext i3 %arrayNo_trunc8 to i64

]]></Node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="1870" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="4">
<![CDATA[
:15  %A_load_9 = load float* %A_addr_9, align 4

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="1871" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="4">
<![CDATA[
:17  %A8_load_6 = load float* %A8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A8_load_6"/></StgValue>
</operation>

<operation id="1872" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="4">
<![CDATA[
:19  %A9_load_6 = load float* %A9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A9_load_6"/></StgValue>
</operation>

<operation id="1873" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="4">
<![CDATA[
:21  %A10_load_6 = load float* %A10_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A10_load_6"/></StgValue>
</operation>

<operation id="1874" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="4">
<![CDATA[
:23  %A11_load_6 = load float* %A11_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A11_load_6"/></StgValue>
</operation>

<operation id="1875" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="4">
<![CDATA[
:25  %A12_load_6 = load float* %A12_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A12_load_6"/></StgValue>
</operation>

<operation id="1876" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="4">
<![CDATA[
:27  %A13_load_6 = load float* %A13_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A13_load_6"/></StgValue>
</operation>

<operation id="1877" st_id="325" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="4">
<![CDATA[
:29  %A14_load_6 = load float* %A14_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A14_load_6"/></StgValue>
</operation>

<operation id="1878" st_id="325" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
:30  %tmp_155 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %A_load_9, float %A8_load_6, float %A9_load_6, float %A10_load_6, float %A11_load_6, float %A12_load_6, float %A13_load_6, float %A14_load_6, i64 %arrayNo3)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1879" st_id="325" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="9">
<![CDATA[
:48  %dense_14_kernel_arra_83 = load float* %dense_14_kernel_arra_82, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_83"/></StgValue>
</operation>

<operation id="1880" st_id="325" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="9">
<![CDATA[
:50  %dense_14_kernel_arra_85 = load float* %dense_14_kernel_arra_84, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_85"/></StgValue>
</operation>

<operation id="1881" st_id="325" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="9">
<![CDATA[
:52  %dense_14_kernel_arra_87 = load float* %dense_14_kernel_arra_86, align 4

]]></Node>
<StgValue><ssdm name="dense_14_kernel_arra_87"/></StgValue>
</operation>

<operation id="1882" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:61  %sel_tmp8_i6 = icmp eq i3 %tmp_237, -4

]]></Node>
<StgValue><ssdm name="sel_tmp8_i6"/></StgValue>
</operation>

<operation id="1883" st_id="325" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:62  %sel_tmp9_i6 = select i1 %sel_tmp8_i6, float %dense_14_kernel_arra_83, float %sel_tmp7_i6

]]></Node>
<StgValue><ssdm name="sel_tmp9_i6"/></StgValue>
</operation>

<operation id="1884" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:63  %sel_tmp10_i6 = icmp eq i3 %tmp_237, -3

]]></Node>
<StgValue><ssdm name="sel_tmp10_i6"/></StgValue>
</operation>

<operation id="1885" st_id="325" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %sel_tmp11_i6 = select i1 %sel_tmp10_i6, float %dense_14_kernel_arra_85, float %sel_tmp9_i6

]]></Node>
<StgValue><ssdm name="sel_tmp11_i6"/></StgValue>
</operation>

<operation id="1886" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:65  %sel_tmp12_i6 = icmp eq i3 %tmp_237, -2

]]></Node>
<StgValue><ssdm name="sel_tmp12_i6"/></StgValue>
</operation>

<operation id="1887" st_id="325" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %UnifiedRetVal_i6 = select i1 %sel_tmp12_i6, float %dense_14_kernel_arra_87, float %sel_tmp11_i6

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i6"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1888" st_id="326" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3 = fmul float %tmp_155, %UnifiedRetVal_i6

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1889" st_id="327" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3 = fmul float %tmp_155, %UnifiedRetVal_i6

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1890" st_id="328" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3 = fmul float %tmp_155, %UnifiedRetVal_i6

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1891" st_id="329" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3 = fmul float %tmp_155, %UnifiedRetVal_i6

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1892" st_id="330" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %tmp_36_3 = fmul float %tmp_155, %UnifiedRetVal_i6

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="1893" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0">
<![CDATA[
:68  br label %129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1894" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_3 = phi i64 [ 0, %128 ], [ %i_33_3_7, %166 ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1895" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %j_1_3 = phi i7 [ %j_1_lcssa_2, %128 ], [ 32, %166 ]

]]></Node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="1896" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %inneridx_1_3 = phi i64 [ %inneridx_1_lcssa_2, %128 ], [ %tmp_246, %166 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_3"/></StgValue>
</operation>

<operation id="1897" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %sum_1_3 = phi float [ %sum_1_lcssa_2, %128 ], [ %sum_2_3_7, %166 ]

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="1898" st_id="331" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond1_3 = icmp eq i64 %i_3, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3"/></StgValue>
</operation>

<operation id="1899" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1_3, label %170, label %132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1900" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_239 = shl i64 %i_3, 7

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1901" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1598">
<or_exp><and_exp><literal name="exitcond1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1902" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_3 = phi i6 [ 0, %132 ], [ %tmp_37_3, %134 ]

]]></Node>
<StgValue><ssdm name="j_2_3"/></StgValue>
</operation>

<operation id="1903" st_id="332" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_3 = icmp eq i6 %j_2_3, -32

]]></Node>
<StgValue><ssdm name="exitcond_3"/></StgValue>
</operation>

<operation id="1904" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_3 = add i6 %j_2_3, 1

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="1905" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3, label %130, label %134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1906" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_3_cast = zext i6 %j_2_3 to i64

]]></Node>
<StgValue><ssdm name="j_2_3_cast"/></StgValue>
</operation>

<operation id="1907" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_55 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_3_cast

]]></Node>
<StgValue><ssdm name="d_addr_55"/></StgValue>
</operation>

<operation id="1908" st_id="332" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_55 = load float* %d_addr_55, align 4

]]></Node>
<StgValue><ssdm name="d_load_55"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1909" st_id="333" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_55 = load float* %d_addr_55, align 4

]]></Node>
<StgValue><ssdm name="d_load_55"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1910" st_id="334" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3 = fadd float %d_load_55, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1911" st_id="335" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3 = fadd float %d_load_55, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1912" st_id="336" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3 = fadd float %d_load_55, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1913" st_id="337" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3 = fadd float %d_load_55, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1914" st_id="338" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3 = fadd float %d_load_55, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1915" st_id="339" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3 = fadd float %d_load_55, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1916" st_id="340" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3 = fadd float %d_load_55, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1917" st_id="341" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3 = fadd float %d_load_55, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1918" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3 = phi float [ %sum_1_3, %132 ], [ %sum_4_3, %134 ]

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>

<operation id="1919" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_207 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="1920" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1921" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1922" st_id="342" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3 = fadd float %d_load_55, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>

<operation id="1923" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_208 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_157)

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="1924" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %133

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1925" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch63 [
    i4 0, label %branch56
    i4 1, label %branch57
    i4 2, label %branch58
    i4 3, label %branch59
    i4 4, label %branch60
    i4 5, label %branch61
    i4 6, label %branch62
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1926" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1601">
<or_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch62:0  store float %sum_2_3, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1927" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1601">
<or_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1928" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1603">
<or_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch61:0  store float %sum_2_3, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1929" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1603">
<or_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1930" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1605">
<or_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch60:0  store float %sum_2_3, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1931" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1605">
<or_exp></or_exp>
</condition>

<Node id="1551" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1932" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1607">
<or_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch59:0  store float %sum_2_3, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1933" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1607">
<or_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1934" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch58:0  store float %sum_2_3, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1935" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1609">
<or_exp></or_exp>
</condition>

<Node id="1557" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1936" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1611">
<or_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch57:0  store float %sum_2_3, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1937" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1611">
<or_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1938" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch56:0  store float %sum_2_3, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1939" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1940" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1615">
<or_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch63:0  store float %sum_2_3, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1941" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1615">
<or_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1942" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_3_s = or i64 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_33_3_s"/></StgValue>
</operation>

<operation id="1943" st_id="343" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_3_1 = icmp eq i64 %i_33_3_s, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_1"/></StgValue>
</operation>

<operation id="1944" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_3_1, label %170, label %137

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1945" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond1_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_240 = shl i64 %i_33_3_s, 7

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1946" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1626">
<or_exp><and_exp><literal name="exitcond1_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1947" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_3_1 = phi i6 [ 0, %137 ], [ %tmp_37_3_1, %139 ]

]]></Node>
<StgValue><ssdm name="j_2_3_1"/></StgValue>
</operation>

<operation id="1948" st_id="344" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_3_1 = icmp eq i6 %j_2_3_1, -32

]]></Node>
<StgValue><ssdm name="exitcond_3_1"/></StgValue>
</operation>

<operation id="1949" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_3_1 = add i6 %j_2_3_1, 1

]]></Node>
<StgValue><ssdm name="tmp_37_3_1"/></StgValue>
</operation>

<operation id="1950" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_1, label %135, label %139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1951" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_3_1_cast = zext i6 %j_2_3_1 to i64

]]></Node>
<StgValue><ssdm name="j_2_3_1_cast"/></StgValue>
</operation>

<operation id="1952" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_56 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_3_1_cast

]]></Node>
<StgValue><ssdm name="d_addr_56"/></StgValue>
</operation>

<operation id="1953" st_id="344" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_56 = load float* %d_addr_56, align 4

]]></Node>
<StgValue><ssdm name="d_load_56"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1954" st_id="345" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_56 = load float* %d_addr_56, align 4

]]></Node>
<StgValue><ssdm name="d_load_56"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1955" st_id="346" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_1 = fadd float %d_load_56, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1956" st_id="347" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_1 = fadd float %d_load_56, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1957" st_id="348" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_1 = fadd float %d_load_56, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1958" st_id="349" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_1 = fadd float %d_load_56, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1959" st_id="350" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_1 = fadd float %d_load_56, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1960" st_id="351" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_1 = fadd float %d_load_56, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1961" st_id="352" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_1 = fadd float %d_load_56, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1962" st_id="353" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_1 = fadd float %d_load_56, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1963" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_1 = phi float [ %sum_2_3, %137 ], [ %sum_4_3_1, %139 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_1"/></StgValue>
</operation>

<operation id="1964" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_209 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="1965" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_158 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1966" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1967" st_id="354" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_1 = fadd float %d_load_56, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>

<operation id="1968" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_210 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_158)

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="1969" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1970" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch55 [
    i4 0, label %branch48
    i4 1, label %branch49
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1971" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp></or_exp>
</condition>

<Node id="1593" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch54:0  store float %sum_2_3_1, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1972" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1629">
<or_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1973" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1631">
<or_exp></or_exp>
</condition>

<Node id="1596" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch53:0  store float %sum_2_3_1, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1974" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1631">
<or_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1975" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1633">
<or_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch52:0  store float %sum_2_3_1, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1976" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1633">
<or_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1977" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1635">
<or_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch51:0  store float %sum_2_3_1, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1978" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1635">
<or_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1979" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1637">
<or_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch50:0  store float %sum_2_3_1, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1980" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1637">
<or_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1981" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1639">
<or_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch49:0  store float %sum_2_3_1, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1982" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1639">
<or_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1983" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch48:0  store float %sum_2_3_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1984" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1985" st_id="355" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1643">
<or_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch55:0  store float %sum_2_3_1, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1986" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1643">
<or_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1987" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_3_5 = or i64 %i_3, 2

]]></Node>
<StgValue><ssdm name="i_33_3_5"/></StgValue>
</operation>

<operation id="1988" st_id="355" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_3_2 = icmp eq i64 %i_33_3_5, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_2"/></StgValue>
</operation>

<operation id="1989" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_3_2, label %170, label %142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1654">
<or_exp><and_exp><literal name="exitcond1_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_241 = shl i64 %i_33_3_5, 7

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1991" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1654">
<or_exp><and_exp><literal name="exitcond1_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1992" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_3_2 = phi i6 [ 0, %142 ], [ %tmp_37_3_2, %144 ]

]]></Node>
<StgValue><ssdm name="j_2_3_2"/></StgValue>
</operation>

<operation id="1993" st_id="356" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_3_2 = icmp eq i6 %j_2_3_2, -32

]]></Node>
<StgValue><ssdm name="exitcond_3_2"/></StgValue>
</operation>

<operation id="1994" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_3_2 = add i6 %j_2_3_2, 1

]]></Node>
<StgValue><ssdm name="tmp_37_3_2"/></StgValue>
</operation>

<operation id="1995" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_2, label %140, label %144

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1996" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_3_2_cast = zext i6 %j_2_3_2 to i64

]]></Node>
<StgValue><ssdm name="j_2_3_2_cast"/></StgValue>
</operation>

<operation id="1997" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_57 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_3_2_cast

]]></Node>
<StgValue><ssdm name="d_addr_57"/></StgValue>
</operation>

<operation id="1998" st_id="356" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_57 = load float* %d_addr_57, align 4

]]></Node>
<StgValue><ssdm name="d_load_57"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1999" st_id="357" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_57 = load float* %d_addr_57, align 4

]]></Node>
<StgValue><ssdm name="d_load_57"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2000" st_id="358" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_2 = fadd float %d_load_57, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2001" st_id="359" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_2 = fadd float %d_load_57, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2002" st_id="360" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_2 = fadd float %d_load_57, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2003" st_id="361" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_2 = fadd float %d_load_57, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2004" st_id="362" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_2 = fadd float %d_load_57, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2005" st_id="363" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_2 = fadd float %d_load_57, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2006" st_id="364" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_2 = fadd float %d_load_57, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2007" st_id="365" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_2 = fadd float %d_load_57, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2008" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_2 = phi float [ %sum_2_3_1, %142 ], [ %sum_4_3_2, %144 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_2"/></StgValue>
</operation>

<operation id="2009" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_211 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="2010" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_159 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2011" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2012" st_id="366" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_2 = fadd float %d_load_57, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>

<operation id="2013" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_159)

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="2014" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2015" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch47 [
    i4 0, label %branch40
    i4 1, label %branch41
    i4 2, label %branch42
    i4 3, label %branch43
    i4 4, label %branch44
    i4 5, label %branch45
    i4 6, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2016" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1657">
<or_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch46:0  store float %sum_2_3_2, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2017" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1657">
<or_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2018" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1659">
<or_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch45:0  store float %sum_2_3_2, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2019" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1659">
<or_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2020" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch44:0  store float %sum_2_3_2, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2021" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1661">
<or_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2022" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1663">
<or_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch43:0  store float %sum_2_3_2, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2023" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1663">
<or_exp></or_exp>
</condition>

<Node id="1652" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2024" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1665">
<or_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch42:0  store float %sum_2_3_2, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2025" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1665">
<or_exp></or_exp>
</condition>

<Node id="1655" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2026" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1667">
<or_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch41:0  store float %sum_2_3_2, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2027" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1667">
<or_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2028" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch40:0  store float %sum_2_3_2, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2029" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2030" st_id="367" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1671">
<or_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch47:0  store float %sum_2_3_2, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2031" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1671">
<or_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %141

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2032" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_3_6 = or i64 %i_3, 3

]]></Node>
<StgValue><ssdm name="i_33_3_6"/></StgValue>
</operation>

<operation id="2033" st_id="367" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_3_3 = icmp eq i64 %i_33_3_6, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_3"/></StgValue>
</operation>

<operation id="2034" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_3_3, label %170, label %147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2035" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond1_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_242 = shl i64 %i_33_3_6, 7

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="2036" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1682">
<or_exp><and_exp><literal name="exitcond1_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2037" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_3_3 = phi i6 [ 0, %147 ], [ %tmp_37_3_3, %149 ]

]]></Node>
<StgValue><ssdm name="j_2_3_3"/></StgValue>
</operation>

<operation id="2038" st_id="368" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_3_3 = icmp eq i6 %j_2_3_3, -32

]]></Node>
<StgValue><ssdm name="exitcond_3_3"/></StgValue>
</operation>

<operation id="2039" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_3_3 = add i6 %j_2_3_3, 1

]]></Node>
<StgValue><ssdm name="tmp_37_3_3"/></StgValue>
</operation>

<operation id="2040" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_3, label %145, label %149

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2041" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_3_3_cast = zext i6 %j_2_3_3 to i64

]]></Node>
<StgValue><ssdm name="j_2_3_3_cast"/></StgValue>
</operation>

<operation id="2042" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_58 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_3_3_cast

]]></Node>
<StgValue><ssdm name="d_addr_58"/></StgValue>
</operation>

<operation id="2043" st_id="368" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_58 = load float* %d_addr_58, align 4

]]></Node>
<StgValue><ssdm name="d_load_58"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2044" st_id="369" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_58 = load float* %d_addr_58, align 4

]]></Node>
<StgValue><ssdm name="d_load_58"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2045" st_id="370" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_3 = fadd float %d_load_58, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2046" st_id="371" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_3 = fadd float %d_load_58, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2047" st_id="372" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_3 = fadd float %d_load_58, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2048" st_id="373" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_3 = fadd float %d_load_58, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2049" st_id="374" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_3 = fadd float %d_load_58, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2050" st_id="375" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_3 = fadd float %d_load_58, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2051" st_id="376" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_3 = fadd float %d_load_58, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2052" st_id="377" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_3 = fadd float %d_load_58, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2053" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_3 = phi float [ %sum_2_3_2, %147 ], [ %sum_4_3_3, %149 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_3"/></StgValue>
</operation>

<operation id="2054" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_213 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="2055" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_160 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2056" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2057" st_id="378" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_3 = fadd float %d_load_58, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>

<operation id="2058" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_214 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_160)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="2059" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="927">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %148

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2060" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch39 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2061" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1685">
<or_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch38:0  store float %sum_2_3_3, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1685">
<or_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2063" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1687">
<or_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch37:0  store float %sum_2_3_3, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2064" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1687">
<or_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2065" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1689">
<or_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch36:0  store float %sum_2_3_3, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2066" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1689">
<or_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1691">
<or_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch35:0  store float %sum_2_3_3, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2068" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1691">
<or_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2069" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1693">
<or_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch34:0  store float %sum_2_3_3, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1693">
<or_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2071" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch33:0  store float %sum_2_3_3, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2072" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1695">
<or_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2073" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch32:0  store float %sum_2_3_3, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2074" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="379" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1699">
<or_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch39:0  store float %sum_2_3_3, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2076" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1699">
<or_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2077" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_3_8 = or i64 %i_3, 4

]]></Node>
<StgValue><ssdm name="i_33_3_8"/></StgValue>
</operation>

<operation id="2078" st_id="379" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_3_4 = icmp eq i64 %i_33_3_8, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_4"/></StgValue>
</operation>

<operation id="2079" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_3_4, label %170, label %152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2080" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1710">
<or_exp><and_exp><literal name="exitcond1_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_243 = shl i64 %i_33_3_8, 7

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="2081" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1710">
<or_exp><and_exp><literal name="exitcond1_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2082" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_3_4 = phi i6 [ 0, %152 ], [ %tmp_37_3_4, %154 ]

]]></Node>
<StgValue><ssdm name="j_2_3_4"/></StgValue>
</operation>

<operation id="2083" st_id="380" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_3_4 = icmp eq i6 %j_2_3_4, -32

]]></Node>
<StgValue><ssdm name="exitcond_3_4"/></StgValue>
</operation>

<operation id="2084" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_3_4 = add i6 %j_2_3_4, 1

]]></Node>
<StgValue><ssdm name="tmp_37_3_4"/></StgValue>
</operation>

<operation id="2085" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_4, label %150, label %154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2086" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_3_4_cast = zext i6 %j_2_3_4 to i64

]]></Node>
<StgValue><ssdm name="j_2_3_4_cast"/></StgValue>
</operation>

<operation id="2087" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_59 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_3_4_cast

]]></Node>
<StgValue><ssdm name="d_addr_59"/></StgValue>
</operation>

<operation id="2088" st_id="380" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_59 = load float* %d_addr_59, align 4

]]></Node>
<StgValue><ssdm name="d_load_59"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2089" st_id="381" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_59 = load float* %d_addr_59, align 4

]]></Node>
<StgValue><ssdm name="d_load_59"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2090" st_id="382" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_4 = fadd float %d_load_59, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2091" st_id="383" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_4 = fadd float %d_load_59, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2092" st_id="384" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_4 = fadd float %d_load_59, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2093" st_id="385" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_4 = fadd float %d_load_59, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2094" st_id="386" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_4 = fadd float %d_load_59, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2095" st_id="387" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_4 = fadd float %d_load_59, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2096" st_id="388" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_4 = fadd float %d_load_59, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2097" st_id="389" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_4 = fadd float %d_load_59, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2098" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_4 = phi float [ %sum_2_3_3, %152 ], [ %sum_4_3_4, %154 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_4"/></StgValue>
</operation>

<operation id="2099" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_215 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="2100" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_161 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2101" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2102" st_id="390" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_4 = fadd float %d_load_59, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>

<operation id="2103" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_161)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="2104" st_id="390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2105" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch31 [
    i4 0, label %branch24
    i4 1, label %branch25
    i4 2, label %branch26
    i4 3, label %branch27
    i4 4, label %branch28
    i4 5, label %branch29
    i4 6, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2106" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp></or_exp>
</condition>

<Node id="1740" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch30:0  store float %sum_2_3_4, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1713">
<or_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2108" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1715">
<or_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch29:0  store float %sum_2_3_4, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2109" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1715">
<or_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2110" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch28:0  store float %sum_2_3_4, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2111" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1717">
<or_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2112" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch27:0  store float %sum_2_3_4, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2113" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1719">
<or_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2114" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1721">
<or_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch26:0  store float %sum_2_3_4, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2115" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1721">
<or_exp></or_exp>
</condition>

<Node id="1753" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2116" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1723">
<or_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch25:0  store float %sum_2_3_4, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2117" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1723">
<or_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2118" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch24:0  store float %sum_2_3_4, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2120" st_id="391" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1727">
<or_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch31:0  store float %sum_2_3_4, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2121" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1727">
<or_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2122" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_3_9 = or i64 %i_3, 5

]]></Node>
<StgValue><ssdm name="i_33_3_9"/></StgValue>
</operation>

<operation id="2123" st_id="391" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_3_5 = icmp eq i64 %i_33_3_9, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_5"/></StgValue>
</operation>

<operation id="2124" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_3_5, label %170, label %157

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2125" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1738">
<or_exp><and_exp><literal name="exitcond1_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_244 = shl i64 %i_33_3_9, 7

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="2126" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1738">
<or_exp><and_exp><literal name="exitcond1_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2127" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_3_5 = phi i6 [ 0, %157 ], [ %tmp_37_3_5, %159 ]

]]></Node>
<StgValue><ssdm name="j_2_3_5"/></StgValue>
</operation>

<operation id="2128" st_id="392" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_3_5 = icmp eq i6 %j_2_3_5, -32

]]></Node>
<StgValue><ssdm name="exitcond_3_5"/></StgValue>
</operation>

<operation id="2129" st_id="392" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_3_5 = add i6 %j_2_3_5, 1

]]></Node>
<StgValue><ssdm name="tmp_37_3_5"/></StgValue>
</operation>

<operation id="2130" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_5, label %155, label %159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_3_5_cast = zext i6 %j_2_3_5 to i64

]]></Node>
<StgValue><ssdm name="j_2_3_5_cast"/></StgValue>
</operation>

<operation id="2132" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_60 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_3_5_cast

]]></Node>
<StgValue><ssdm name="d_addr_60"/></StgValue>
</operation>

<operation id="2133" st_id="392" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_60 = load float* %d_addr_60, align 4

]]></Node>
<StgValue><ssdm name="d_load_60"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2134" st_id="393" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_60 = load float* %d_addr_60, align 4

]]></Node>
<StgValue><ssdm name="d_load_60"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2135" st_id="394" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_5 = fadd float %d_load_60, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2136" st_id="395" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_5 = fadd float %d_load_60, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2137" st_id="396" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_5 = fadd float %d_load_60, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2138" st_id="397" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_5 = fadd float %d_load_60, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2139" st_id="398" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_5 = fadd float %d_load_60, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2140" st_id="399" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_5 = fadd float %d_load_60, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2141" st_id="400" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_5 = fadd float %d_load_60, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2142" st_id="401" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_5 = fadd float %d_load_60, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2143" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_5 = phi float [ %sum_2_3_4, %157 ], [ %sum_4_3_5, %159 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_5"/></StgValue>
</operation>

<operation id="2144" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_217 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="2145" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_162 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2146" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2147" st_id="402" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_5 = fadd float %d_load_60, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_5"/></StgValue>
</operation>

<operation id="2148" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_218 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_162)

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="2149" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2150" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch23 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1741">
<or_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch22:0  store float %sum_2_3_5, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2152" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1741">
<or_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2153" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1743">
<or_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch21:0  store float %sum_2_3_5, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2154" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1743">
<or_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2155" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1745">
<or_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch20:0  store float %sum_2_3_5, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2156" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1745">
<or_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2157" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch19:0  store float %sum_2_3_5, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2158" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1747">
<or_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2159" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1749">
<or_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch18:0  store float %sum_2_3_5, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2160" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1749">
<or_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2161" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1751">
<or_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch17:0  store float %sum_2_3_5, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2162" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1751">
<or_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2163" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch16:0  store float %sum_2_3_5, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2164" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2165" st_id="403" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1755">
<or_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch23:0  store float %sum_2_3_5, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2166" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1755">
<or_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %156

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2167" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_3_1 = or i64 %i_3, 6

]]></Node>
<StgValue><ssdm name="i_33_3_1"/></StgValue>
</operation>

<operation id="2168" st_id="403" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_3_6 = icmp eq i64 %i_33_3_1, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_6"/></StgValue>
</operation>

<operation id="2169" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_3_6, label %170, label %162

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2170" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1766">
<or_exp><and_exp><literal name="exitcond1_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_245 = shl i64 %i_33_3_1, 7

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="2171" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1766">
<or_exp><and_exp><literal name="exitcond1_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2172" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_3_6 = phi i6 [ 0, %162 ], [ %tmp_37_3_6, %164 ]

]]></Node>
<StgValue><ssdm name="j_2_3_6"/></StgValue>
</operation>

<operation id="2173" st_id="404" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_3_6 = icmp eq i6 %j_2_3_6, -32

]]></Node>
<StgValue><ssdm name="exitcond_3_6"/></StgValue>
</operation>

<operation id="2174" st_id="404" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_3_6 = add i6 %j_2_3_6, 1

]]></Node>
<StgValue><ssdm name="tmp_37_3_6"/></StgValue>
</operation>

<operation id="2175" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_6, label %160, label %164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2176" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_3_6_cast = zext i6 %j_2_3_6 to i64

]]></Node>
<StgValue><ssdm name="j_2_3_6_cast"/></StgValue>
</operation>

<operation id="2177" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_61 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_3_6_cast

]]></Node>
<StgValue><ssdm name="d_addr_61"/></StgValue>
</operation>

<operation id="2178" st_id="404" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_61 = load float* %d_addr_61, align 4

]]></Node>
<StgValue><ssdm name="d_load_61"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2179" st_id="405" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_61 = load float* %d_addr_61, align 4

]]></Node>
<StgValue><ssdm name="d_load_61"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2180" st_id="406" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_6 = fadd float %d_load_61, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2181" st_id="407" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_6 = fadd float %d_load_61, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2182" st_id="408" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_6 = fadd float %d_load_61, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2183" st_id="409" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_6 = fadd float %d_load_61, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2184" st_id="410" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_6 = fadd float %d_load_61, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2185" st_id="411" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_6 = fadd float %d_load_61, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2186" st_id="412" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_6 = fadd float %d_load_61, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2187" st_id="413" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_6 = fadd float %d_load_61, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2188" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_6 = phi float [ %sum_2_3_5, %162 ], [ %sum_4_3_6, %164 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_6"/></StgValue>
</operation>

<operation id="2189" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_219 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="2190" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_163 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2191" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2192" st_id="414" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_6 = fadd float %d_load_61, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_6"/></StgValue>
</operation>

<operation id="2193" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_220 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_163)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="2194" st_id="414" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp><literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2195" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch15 [
    i4 0, label %branch8
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2196" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1769">
<or_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch14:0  store float %sum_2_3_6, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2197" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1769">
<or_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2198" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1771">
<or_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch13:0  store float %sum_2_3_6, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2199" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1771">
<or_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2200" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1773">
<or_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch12:0  store float %sum_2_3_6, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2201" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1773">
<or_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2202" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1775">
<or_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch11:0  store float %sum_2_3_6, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2203" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1775">
<or_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2204" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1777">
<or_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch10:0  store float %sum_2_3_6, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2205" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1777">
<or_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2206" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1779">
<or_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch9:0  store float %sum_2_3_6, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2207" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1779">
<or_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2208" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch8:0  store float %sum_2_3_6, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2209" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2210" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1783">
<or_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch15:0  store float %sum_2_3_6, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2211" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1783">
<or_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %161

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2212" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_3_2 = or i64 %i_3, 7

]]></Node>
<StgValue><ssdm name="i_33_3_2"/></StgValue>
</operation>

<operation id="2213" st_id="415" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %exitcond1_3_7 = icmp eq i64 %i_33_3_2, %outrows_cast

]]></Node>
<StgValue><ssdm name="exitcond1_3_7"/></StgValue>
</operation>

<operation id="2214" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1_3_7, label %170, label %167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2215" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1794">
<or_exp><and_exp><literal name="exitcond1_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_246 = shl i64 %i_33_3_2, 7

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="2216" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1794">
<or_exp><and_exp><literal name="exitcond1_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2217" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %j_2_3_7 = phi i6 [ 0, %167 ], [ %tmp_37_3_7, %169 ]

]]></Node>
<StgValue><ssdm name="j_2_3_7"/></StgValue>
</operation>

<operation id="2218" st_id="416" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond_3_7 = icmp eq i6 %j_2_3_7, -32

]]></Node>
<StgValue><ssdm name="exitcond_3_7"/></StgValue>
</operation>

<operation id="2219" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_37_3_7 = add i6 %j_2_3_7, 1

]]></Node>
<StgValue><ssdm name="tmp_37_3_7"/></StgValue>
</operation>

<operation id="2220" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_3_7, label %165, label %169

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2221" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="6">
<![CDATA[
:0  %j_2_3_7_cast = zext i6 %j_2_3_7 to i64

]]></Node>
<StgValue><ssdm name="j_2_3_7_cast"/></StgValue>
</operation>

<operation id="2222" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %d_addr_62 = getelementptr [32 x float]* %d, i64 0, i64 %j_2_3_7_cast

]]></Node>
<StgValue><ssdm name="d_addr_62"/></StgValue>
</operation>

<operation id="2223" st_id="416" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_62 = load float* %d_addr_62, align 4

]]></Node>
<StgValue><ssdm name="d_load_62"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2224" st_id="417" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="5">
<![CDATA[
:4  %d_load_62 = load float* %d_addr_62, align 4

]]></Node>
<StgValue><ssdm name="d_load_62"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2225" st_id="418" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_7 = fadd float %d_load_62, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2226" st_id="419" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_7 = fadd float %d_load_62, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2227" st_id="420" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_7 = fadd float %d_load_62, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2228" st_id="421" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_7 = fadd float %d_load_62, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2229" st_id="422" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_7 = fadd float %d_load_62, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2230" st_id="423" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_7 = fadd float %d_load_62, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2231" st_id="424" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_7 = fadd float %d_load_62, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2232" st_id="425" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_7 = fadd float %d_load_62, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2233" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sum_2_3_7 = phi float [ %sum_2_3_6, %167 ], [ %sum_4_3_7, %169 ]

]]></Node>
<StgValue><ssdm name="sum_2_3_7"/></StgValue>
</operation>

<operation id="2234" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_221 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="2235" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_164 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2236" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2237" st_id="426" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum_4_3_7 = fadd float %d_load_62, %tmp_36_3

]]></Node>
<StgValue><ssdm name="sum_4_3_7"/></StgValue>
</operation>

<operation id="2238" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_222 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_164)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="2239" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="939">
<or_exp><and_exp><literal name="exitcond_3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2240" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0">
<![CDATA[
:0  switch i4 undef, label %branch7 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2241" st_id="427" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1797">
<or_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch6:0  store float %sum_2_3_7, float* %C6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2242" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1797">
<or_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2243" st_id="427" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1799">
<or_exp></or_exp>
</condition>

<Node id="1890" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch5:0  store float %sum_2_3_7, float* %C5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2244" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1799">
<or_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2245" st_id="427" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1801">
<or_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch4:0  store float %sum_2_3_7, float* %C4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2246" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1801">
<or_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2247" st_id="427" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1803">
<or_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch3:0  store float %sum_2_3_7, float* %C3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1803">
<or_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2249" st_id="427" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1805">
<or_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch2:0  store float %sum_2_3_7, float* %C2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2250" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1805">
<or_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2251" st_id="427" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1807">
<or_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch1:0  store float %sum_2_3_7, float* %C1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1807">
<or_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2253" st_id="427" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch0:0  store float %sum_2_3_7, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2254" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2255" st_id="427" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
branch7:0  store float %sum_2_3_7, float* %C7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2256" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1811">
<or_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %166

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2257" st_id="427" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_33_3_7 = add i64 %i_3, 8

]]></Node>
<StgValue><ssdm name="i_33_3_7"/></StgValue>
</operation>

<operation id="2258" st_id="427" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %129

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2259" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
:0  %sum_1_lcssa_3 = phi float [ %sum_1_3, %129 ], [ %sum_2_3, %131 ], [ %sum_2_3_1, %136 ], [ %sum_2_3_2, %141 ], [ %sum_2_3_3, %146 ], [ %sum_2_3_4, %151 ], [ %sum_2_3_5, %156 ], [ %sum_2_3_6, %161 ]

]]></Node>
<StgValue><ssdm name="sum_1_lcssa_3"/></StgValue>
</operation>

<operation id="2260" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
:1  %inneridx_1_lcssa_3 = phi i64 [ %inneridx_1_3, %129 ], [ %tmp_239, %131 ], [ %tmp_240, %136 ], [ %tmp_241, %141 ], [ %tmp_242, %146 ], [ %tmp_243, %151 ], [ %tmp_244, %156 ], [ %tmp_245, %161 ]

]]></Node>
<StgValue><ssdm name="inneridx_1_lcssa_3"/></StgValue>
</operation>

<operation id="2261" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0">
<![CDATA[
:2  %j_1_lcssa_3 = phi i7 [ %j_1_3, %129 ], [ 32, %131 ], [ 32, %136 ], [ 32, %141 ], [ 32, %146 ], [ 32, %151 ], [ 32, %156 ], [ 32, %161 ]

]]></Node>
<StgValue><ssdm name="j_1_lcssa_3"/></StgValue>
</operation>

<operation id="2262" st_id="428" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %k_2_3 = add i8 %k, 4

]]></Node>
<StgValue><ssdm name="k_2_3"/></StgValue>
</operation>

<operation id="2263" st_id="428" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
