<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/alt_xcvr_reconfig_h.sv"
   type="SYSTEM_VERILOG"
   library="pcie_reconfig_drvr" />
 <file
   path="simulation/submodules/altpcie_reconfig_driver.sv"
   type="SYSTEM_VERILOG"
   library="pcie_reconfig_drvr" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_a2p_addrtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_a2p_fixtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_a2p_vartrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_control_register.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_avalon.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_interrupt.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_rp.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cfg_status.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_cr_mailbox.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_p2a_addrtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_reg_fifo.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_rx.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_rx_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_rx_resp.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_tx.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_tx_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_txavl_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_stif_txresp_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_stif/altpciexpav_clksync.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_a2p_addrtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_a2p_fixtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_a2p_vartrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_clksync.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_control_register.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_avalon.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_interrupt.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_rp.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cfg_status.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_cr_mailbox.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_p2a_addrtrans.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rx.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rx_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_fifo.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rxm_adapter.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_rx_resp.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_tx.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_tx_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_txavl_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_mm_128/altpciexpav128_txresp_cntrl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/avalon_lite/altpciexpav_lite_app.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpciexpav_stif_app.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpciexpav128_app.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_sv_hip_avmm_hwtcl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcierd_hip_rs.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_sv_hip_ast_hwtcl.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_hip_256_pipen1b.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_rs_serdes.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_rs_hip.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_scfifo.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_sv_scfifo_ext.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_scfifo_sv.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_sv_gbfifo.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_tlp_inspector.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_tlp_inspector_trigger.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_hip_eq_dprio.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_hip_eq_bypass_ph3.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcietb_bfm_pipe_8to32.v"
   type="VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_inspector.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_monitor_sv_dlhip_sim.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_tlp_inspector_monitor.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altpcie_tlp_inspector_cseb.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_pcs.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_pcs_ch.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_to_ip.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_reconfig_bundle_merger.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_rx_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_tx_pma.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_tx_pma_ch.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_h.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_avmm_dcd.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_avmm.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_data_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_native.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_plls.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_10g_rx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_10g_tx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_8g_rx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_8g_tx_pcs_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_pipe_gen1_2_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_pipe_gen3_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_emsip_adapter.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/sv_xcvr_pipe_native.sv"
   type="SYSTEM_VERILOG"
   library="pcie" />
 <file
   path="simulation/submodules/plain_files.txt"
   type="OTHER"
   library="pcie" />
 <file
   path="simulation/submodules/eth4to1_mac_3.v"
   type="VERILOG"
   library="mac_3" />
 <file
   path="simulation/submodules/eth4to1_mac_2.v"
   type="VERILOG"
   library="mac_2" />
 <file
   path="simulation/submodules/eth4to1_mac_1.v"
   type="VERILOG"
   library="mac_1" />
 <file
   path="simulation/submodules/eth4to1_mac_0.v"
   type="VERILOG"
   library="mac_0" />
 <file
   path="simulation/submodules/regioncontrol.sv"
   type="SYSTEM_VERILOG"
   library="ethpack_control" />
 <file
   path="simulation/submodules/pmem_group_v2.sv"
   type="SYSTEM_VERILOG"
   library="ethpack" />
 <file
   path="simulation/submodules/pmem_group_wrap.sv"
   type="SYSTEM_VERILOG"
   library="ethpack" />
 <file
   path="simulation/submodules/eth4to1_eth_in_mux.sv"
   type="SYSTEM_VERILOG"
   library="eth_in_mux" />
 <file
   path="simulation/submodules/eth4to1_doublewidth0.sv"
   type="SYSTEM_VERILOG"
   library="doublewidth0" />
 <file
   path="simulation/submodules/eth4to1_doublewidth0_state_ram.sv"
   type="SYSTEM_VERILOG"
   library="doublewidth0" />
 <file
   path="simulation/submodules/eth4to1_doublewidth0_data_ram.sv"
   type="SYSTEM_VERILOG"
   library="doublewidth0" />
 <file
   path="simulation/submodules/eth4to1_doublewidth0_sop_ram.sv"
   type="SYSTEM_VERILOG"
   library="doublewidth0" />
 <file path="simulation/eth4to1.v" type="VERILOG" />
 <topLevel name="eth4to1" />
 <deviceFamily name="stratixv" />
</simPackage>
