$date
	Wed Feb 18 10:02:16 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pipo $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 % in [3:0] $end
$var wire 1 $ rst $end
$var wire 4 & q [3:0] $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 $ rst $end
$var reg 1 ( q $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 $ rst $end
$var reg 1 * q $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 $ rst $end
$var reg 1 , q $end
$upscope $end
$scope module d4 $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var wire 1 $ rst $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
0'
b0 &
b0 %
1$
b0 #
1"
b0 !
$end
#5
0"
#10
1.
b1001 !
b1001 &
1(
1'
1-
1"
b1001 #
b1001 %
0$
#15
0"
#20
b1000 !
b1000 &
0.
0-
1"
b1000 #
b1000 %
#25
0"
#30
1"
#35
0"
#40
1"
#45
0"
#50
1"
