read -sv run_verilog_mid/adder_32b_7_81_320a770f188529e89df67e3941896692.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_81_320a770f188529e89df67e3941896692_yosys.v
