# <p align="center"> VHDL_CNNğŸš€</p>

<p align="center"><img src="https://img.shields.io/badge/VHDL CNN-v0.1-red?logo=gitlab&style=for-the-badge"> <img src="https://img.shields.io/badge/license-MIT-blue?logo=Hexo&style=for-the-badge"> </p>

# Update
æœ¬é¡¹ç›®çš„æ‰©å±•åŸºäºHLSå®ç°çš„ä»£ç   
å·²ç»å¼€æº[åœ¨cnn_hlsæ–‡ä»¶å¤¹ä¸‹](https://github.com/Wangkkklll/VHDL_CNN/tree/main/cnn_hls)
## Introduction 
1ã€æœ¬é¡¹ç›®æ˜¯åŸºäºVHDLçš„å·ç§¯ç¥ç»ç½‘ç»œçš„**RTL**è®¾è®¡ï¼Œ**æ‰€æœ‰çš„æ¨¡å—å®ç°å‡é‡‡ç”¨æ‰‹å·¥è®¾è®¡**  
2ã€æˆ‘ä»¬éªŒè¯äº†è®¾è®¡çš„æ—¶åºçš„å‡†ç¡®æ€§ï¼ŒåŒ…æ‹¬ä½¿ç”¨**è½¯ä»¶ä»¿çœŸä¸ç¡¬ä»¶ä»¿çœŸçš„æ–¹æ³•**  
3ã€æˆ‘ä»¬åŠ ä¸Šäº†**æ‘„åƒå¤´æ•è·æ•°æ®ä¸å±å¹•æ˜¾ç¤º**çš„æ•°æ®æµ  
4ã€æˆ‘ä»¬ä»¿çœŸçš„å‰å‘ä¼ æ’­å»¶æ—¶çº¦ä¸º**100000**ï¼Œå…·ä½“å¯å‚è€ƒæˆ‘ä»¬çš„æŠ¥å‘Šï¼šreport.docx

## Requirements
1ã€simulation requirements
```
Quartus (Quartus Prime 18.0) Standard Edition + ModelSim - Intel FPGA Starter Edition 10.5b (Quartus Prime 18.0)
```
2ã€hardware requirements
```
ov7725 + EP4CE10F17C8 + Seven-inch RGB display
```

## Usage  
### 1ã€BNNæ¨¡å‹çš„è®­ç»ƒ
```
cd Pytorch_Bnn
python main_binary.py --model alexnet_binary --epochs 150
```
### 2ã€ç¡¬ä»¶æ–‡ä»¶é…ç½®
(1) å¼€å‘ç¯å¢ƒä¸ºï¼šQuartus (Quartus Prime 18.0) Standard Edition + ModelSim - Intel FPGA Starter Edition 10.5b (Quartus Prime 18.0)  
(2) ç¡¬ä»¶é…ç½®ä¸ºï¼šov7725 + EP4CE10F17C8 + Seven-inch RGB display  
(3) é¡¶å±‚æ–‡ä»¶çš„è®¾ç½®åœ¨ï¼š./top/top.vhd  
(4) ä»¿çœŸæ–‡ä»¶çš„è®¾ç½®åœ¨: ./simulation/modelsim å…¶ä¸­ä¸¤ä¸ªworkåˆ†åˆ«ä»£è¡¨**æ—¶åºä»¿çœŸå’Œé€»è¾‘ä»¿çœŸ**  
(5) CNNæ¨¡å—çš„è®¾ç½®åœ¨: ./rtl_cnn/  
å…¶ä¸­
```
cnn.vhd:æ•´ä½“æ¨¡å—çš„è®¾ç½®
top_control.chd:æ§åˆ¶å™¨éƒ¨åˆ†
conv_maxpooling.vhd:å·ç§¯ä¸æ± åŒ–éƒ¨åˆ†çš„è®¡ç®—å•å…ƒ  
full_connect.vhd:å…¨è¿æ¥å±‚éƒ¨åˆ†
ram_piexl.vhd:åƒç´ è¯»å–éƒ¨åˆ†
rom_weight.vhd:æƒé‡è¯»å–éƒ¨åˆ†  
```
(6) æ‘„åƒå¤´ä¸å±å¹•çš„æ•°æ®æµåœ¨./cmos_lcd_pll_sdram  
(7) æ‰€å®šä¹‰çš„RAMä¸ROMåœ¨./a  
### 3ã€ä»£ç ä½¿ç”¨
ä½¿ç”¨Quartus Prime 18.0æ‰“å¼€é¡¹ç›®ï¼Œå°†./top/top.vhdè®¾ç½®ä¸ºé¡¶å±‚æ–‡ä»¶ï¼Œç¼–è¯‘ï¼Œç„¶åçƒ§å½•å³å¯  
### 4ã€ç¡¬ä»¶èµ„æºè€—ç”¨
å¦‚å›¾æ‰€ç¤ºï¼š  
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/4825a9ac-8ad3-455a-9650-7258945259f2)  
ä½¿ç”¨çš„LUTä¸º6670ï¼Œ9bitä¸“ç”¨ä¹˜æ³•å™¨ä¸º4ä¸ªã€‚
## æ•ˆæœç¤ºæ„å›¾
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/3bf6a133-0485-4333-ae19-a05c22e57f5d)

## FAQ 
## é¡¹ç›®æ‰©å±•
ä¸Šé¢çš„é¡¹ç›®æ˜¯åŸºäºçº¯æ‰‹å†™çš„VHDLå®Œæˆå¯¹CNNçš„è®¾è®¡ï¼Œå®é™…ä¸ŠåŸºäºHLSçš„é«˜å±‚æ¬¡è®¾è®¡èƒ½åœ¨å¼€å‘è¿‡ç¨‹ä¸­å®ç°æ›´å¿«çš„é€Ÿåº¦  
å°†ä¸Šé¢çš„ç½‘ç»œç”¨HLSè¿›è¡Œå®ç°ï¼Œé«˜å±‚æ¬¡ç»¼åˆçš„ç»“æœå¦‚ä¸‹ï¼š  
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/d360076d-28d7-4cba-aaa3-8f0dcecdc268)  
**ä½¿ç”¨çš„LUTä¸º8707ï¼ŒDSPä¸º8ä¸ª**  
### 1ã€æ•´ä½“è®¾è®¡
è®¾è®¡ç¯å¢ƒ  
```
Vitis HLS 2023
```
  
æ•´ä½“ä¸Šçš„è®¾è®¡é‡‡ç”¨äº†**ä¹’ä¹“buffer**çš„å½¢å¼ï¼Œä»¥**ç²—ç²’åº¦æµæ°´çº¿**çš„æ–¹å¼è¿›è¡ŒåŠ é€Ÿ  
åœ¨å·ç§¯å±‚ã€æ± åŒ–å±‚ã€æƒé‡è¯»å–ã€è¾“å…¥è¯»å–ã€è¾“å‡ºå†™å…¥ç­‰æ¨¡å—é‡‡ç”¨äº†éƒ¨åˆ†å±•å¼€è¿›è¡Œæµæ°´çº¿åŠ é€Ÿ  
å·ç§¯åŠ é€Ÿå™¨ï¼šé‡‡ç”¨çš„æ˜¯**input_channel=4,output_channel=4,kernel_size=3,input_feature_size=36**çš„åŠ é€Ÿæ¨¡å—å¹¶è¿›è¡Œå¤ç”¨(ä¹’ä¹“buffer)  
### 2ã€æ–‡ä»¶è¯´æ˜
```
cnn.cpp:æ•´ä½“æ¨¡å‹çš„è°ƒç”¨ï¼Œé…ç½®å±‚ä¹‹é—´çš„æ•°æ®æµ
conv2d.cpp:å¯å¤ç”¨çš„Conv2Dçš„é…ç½®
AvgPooling2d.cpp:å¯å¤ç”¨çš„å¹³å‡æ± åŒ–å±‚çš„é…ç½®
GlobalAvgPooling2d.cpp:å¯å¤ç”¨çš„å…¨å±€å¹³å‡æ± åŒ–å±‚çš„é…ç½®
Linear.cpp:å¯å¤ç”¨çš„å…¨è¿æ¥å±‚çš„é…ç½®
layer_super_parm.h:å±‚å‚æ•°çš„å®šä¹‰
```
### 3ã€ä½¿ç”¨æ–¹æ³•
**(1)Conv2D**
```
void Conv2d(ap_uint<8>*In_ddr,ap_uint<8>*W_ddr,ap_uint<8>* Out_ddr,
		int Chin,int Chou,int Insize,int Outsize,ap_uint<8> In_0[4][36][36],ap_uint<8> W_0[4][4][K][K],
		ap_uint<8> In_1[4][36][36],ap_uint<8> W_1[4][4][K][K],
		ap_uint<8> Out[4][34][34]);
```
å‚æ•°è¯´æ˜ï¼š  
In_ddr:ap_uint<8>* è¾“å…¥åœ°å€ï¼Œè¯»å…¥8bitè¾“å…¥  
W_ddr:ap_uint<8>* æƒé‡åœ°å€ï¼Œè¯»å…¥8bitæƒé‡  
Out_ddr:ap_uint<8>* è¾“å‡ºåœ°å€ï¼Œå†™å…¥8bitè¾“å‡º  
Chin:int è¾“å…¥é€šé“æ•°  
Chou:int è¾“å‡ºé€šé“æ•°  
Insize:int è¾“å…¥ç‰¹å¾å¤§å°  
Outsize:int è¾“å‡ºç‰¹å¾å¤§å°  
In_0,In_1:ap_uint<8>[4][36][36] è¾“å…¥ç‰¹å¾æ•°ç»„ï¼Œé™æ€å˜é‡  
W_0,W_1:ap_uint<8>[4][4][K][K] è¾“å…¥æƒé‡æ•°ç»„ï¼Œé™æ€å˜é‡  
Out:ap_uint<8>[4][34][34] è¾“å‡ºæ•°ç»„ï¼Œé™æ€å˜é‡  
**(2)AvgPooling2d**  
```
void AvgPooling2d(ap_uint<8>*In_ddr,ap_uint<8>* Out_ddr,
		int Chin,int Chou,int Insize,int Outsize,ap_uint<8> In_0[4][36][36],
		ap_uint<8> In_1[4][36][36],ap_uint<8> Out[4][34][34]);
```
**(3)GlobalAvgPooling2d**  
```
void GlobalAvgPooling2d(ap_uint<8>*In_ddr,ap_uint<8>* Out_ddr,
		int Chin,int Chou,int Insize,int Outsize,ap_uint<8> In_0[4][36][36],
		ap_uint<8> In_1[4][36][36],ap_uint<8> Out[4][34][34]);
```
**(4)Linear**  
```
void Linear(ap_uint<8>*In_ddr,ap_uint<8>*W_ddr,ap_uint<8>* Out_ddr );
```
### å»¶æ—¶æµ‹è¯•
ç”±äºè¿˜æœªè¿›è¡Œä»¿çœŸï¼Œå› æ­¤ä½¿ç”¨HLSè®¾è®¡å¾—åˆ°çš„å„å±‚å»¶æ—¶çš„å’Œä½œä¸ºæ€»çš„å»¶æ—¶ï¼Œå„å±‚å»¶æ—¶çš„æµ‹è¯•å¦‚ä¸‹  
(1)Conv2d(1,4,kernelsize=3) **cycles=4636**
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/ca3e4466-3b8a-47aa-99d0-7a3926a0f38f)  
(2)Conv2d(4,4,kernelsize=3) **cycles=8902**
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/57389504-58d4-4534-8ee5-b38072a7a091)  
(3)AvgPooling2d(kernelsize=2) **cycles=5145**
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/a355d7d0-d3dd-4bd6-a4b0-8007d766a063)  
(4)Conv2d(4,8,kernelsize=3) **cycles=3985**
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/3e9994a8-afd2-49c7-afd8-65d4d38a256d)  
(5)Conv2d(8,8,kernelsize=3) **cycles=1917**
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/31ae7dbf-c1f6-45a1-abfb-f1e764b5b3e8)  
(6)AvgPooling2d(kernelsize=2) **cycles=1185**
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/aebd1a29-633e-4000-9f55-70a86f3d8e34)  
(7)Conv2d(8,16,kernelsize=3) **cycles=637**
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/14c2e8ed-8f7c-40d6-b98a-6406f9624b92)  
(8)GlobalAvgPooling2d+Linear **cycles=319**
![image](https://github.com/Wangkkklll/VHDL_CNN/assets/71534709/e7bed1a9-b35d-4e06-8e93-4663cd3b6518)  
  
**æ•´ä½“ä¸Šçš„å»¶æ—¶æ¯”çº¯RTLè®¾è®¡çš„è¦å°‘ï¼Œä¸»è¦å¾—ç›Šäºä¹’ä¹“bufferå’Œéƒ¨åˆ†å±•å¼€çš„é«˜æ•ˆå¹¶è¡Œè®¡ç®—**
### ä»£ç ä½ç½®
å¼€æºä»£ç åœ¨[ç‚¹å‡»è·³å¾€HLSä»£ç ](https://github.com/Wangkkklll/VHDL_CNN/tree/main/cnn_hls)
## Authors
Wang    eewkl@mail.scut.edu.cn  
Wu      202030242140@mail.scut.edu.cn
## License
MIT
