#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 23 00:13:47 2023
# Process ID: 23376
# Current directory: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1
# Command line: vivado.exe -log BlockDesign_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BlockDesign_wrapper.tcl
# Log file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/BlockDesign_wrapper.vds
# Journal file: C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source BlockDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/code/ipCoreVivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.cache/ip 
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.766 ; gain = 0.000
Command: synth_design -top BlockDesign_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'BlockDesign_wrapper' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
INFO: [Synth 8-3491] module 'BlockDesign' declared at 'c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:14' bound to instance 'BlockDesign_i' of component 'BlockDesign' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'BlockDesign' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'BlockDesign_BalanceController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:5' bound to instance 'BalanceController_0' of component 'BlockDesign_BalanceController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:359]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_BalanceController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_BalanceController_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:5' bound to instance 'Debouncer_0' of component 'BlockDesign_Debouncer_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:373]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_Debouncer_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:5' bound to instance 'Debouncer_1' of component 'BlockDesign_Debouncer_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:380]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_Debouncer_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_Debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:5' bound to instance 'EdgeDetector_0' of component 'BlockDesign_EdgeDetector_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:387]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_EdgeDetector_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:5' bound to instance 'EdgeDetector_1' of component 'BlockDesign_EdgeDetector_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:394]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_EdgeDetector_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_EdgeDetector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BlockDesign_LedController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:5' bound to instance 'LedController_0' of component 'BlockDesign_LedController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:401]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_LedController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_LedController_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_MobileMean_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:5' bound to instance 'MobileMean_0' of component 'BlockDesign_MobileMean_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:409]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MobileMean_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_MobileMean_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_MuteController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:5' bound to instance 'MuteController_0' of component 'BlockDesign_MuteController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:423]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_MuteController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_MuteController_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'BlockDesign_VolumeController_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_VolumeController_0_0_stub.vhdl:5' bound to instance 'VolumeController_0' of component 'BlockDesign_VolumeController_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:435]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_VolumeController_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_VolumeController_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'BlockDesign_axi4stream_spi_master_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:5' bound to instance 'axi4stream_spi_master_1' of component 'BlockDesign_axi4stream_spi_master_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:449]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axi4stream_spi_master_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_axi4stream_spi_master_1_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'BlockDesign_axis_dual_i2s_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:5' bound to instance 'axis_dual_i2s_1' of component 'BlockDesign_axis_dual_i2s_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:471]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_axis_dual_i2s_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_axis_dual_i2s_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'BlockDesign_clk_wiz_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'BlockDesign_clk_wiz_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:494]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_clk_wiz_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'BlockDesign_digilent_jstk2_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:5' bound to instance 'digilent_jstk2_0' of component 'BlockDesign_digilent_jstk2_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:502]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_digilent_jstk2_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_digilent_jstk2_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_0_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'BlockDesign_proc_sys_reset_0_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:519]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_0_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'BlockDesign_proc_sys_reset_1_0' declared at 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'BlockDesign_proc_sys_reset_1_0' [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:532]
INFO: [Synth 8-638] synthesizing module 'BlockDesign_proc_sys_reset_1_0' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/.Xil/Vivado-23376-DESKTOP-JKUPK39/realtime/BlockDesign_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign' (1#1) [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/synth/BlockDesign.vhd:45]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io0_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:106]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (2#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_io1_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:113]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_sck_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:120]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'SPI_M_1_ss_iobuf' of component 'IOBUF' [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'BlockDesign_wrapper' (3#1) [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/hdl/BlockDesign_wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1005.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_in_context.xdc] for cell 'BlockDesign_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_in_context.xdc] for cell 'BlockDesign_i/clk_wiz_0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_in_context.xdc] for cell 'BlockDesign_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0/BlockDesign_proc_sys_reset_0_0_in_context.xdc] for cell 'BlockDesign_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_in_context.xdc] for cell 'BlockDesign_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0/BlockDesign_proc_sys_reset_1_0_in_context.xdc] for cell 'BlockDesign_i/proc_sys_reset_1'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_in_context.xdc] for cell 'BlockDesign_i/digilent_jstk2_0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0/BlockDesign_digilent_jstk2_0_0_in_context.xdc] for cell 'BlockDesign_i/digilent_jstk2_0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0_in_context.xdc] for cell 'BlockDesign_i/axi4stream_spi_master_1'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0/BlockDesign_axi4stream_spi_master_1_0_in_context.xdc] for cell 'BlockDesign_i/axi4stream_spi_master_1'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0_in_context.xdc] for cell 'BlockDesign_i/axis_dual_i2s_1'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0/BlockDesign_axis_dual_i2s_1_0_in_context.xdc] for cell 'BlockDesign_i/axis_dual_i2s_1'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0_in_context.xdc] for cell 'BlockDesign_i/EdgeDetector_0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0/BlockDesign_EdgeDetector_0_0_in_context.xdc] for cell 'BlockDesign_i/EdgeDetector_0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0_in_context.xdc] for cell 'BlockDesign_i/EdgeDetector_1'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0/BlockDesign_EdgeDetector_1_0_in_context.xdc] for cell 'BlockDesign_i/EdgeDetector_1'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0_in_context.xdc] for cell 'BlockDesign_i/Debouncer_0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0/BlockDesign_Debouncer_0_0_in_context.xdc] for cell 'BlockDesign_i/Debouncer_0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0_in_context.xdc] for cell 'BlockDesign_i/Debouncer_1'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0/BlockDesign_Debouncer_1_0_in_context.xdc] for cell 'BlockDesign_i/Debouncer_1'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0_in_context.xdc] for cell 'BlockDesign_i/MuteController_0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0/BlockDesign_MuteController_0_0_in_context.xdc] for cell 'BlockDesign_i/MuteController_0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0_in_context.xdc] for cell 'BlockDesign_i/LedController_0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0/BlockDesign_LedController_0_0_in_context.xdc] for cell 'BlockDesign_i/LedController_0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_0/BlockDesign_MobileMean_0_0/BlockDesign_MobileMean_0_0_in_context.xdc] for cell 'BlockDesign_i/MobileMean_0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_MobileMean_0_0/BlockDesign_MobileMean_0_0/BlockDesign_MobileMean_0_0_in_context.xdc] for cell 'BlockDesign_i/MobileMean_0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/BlockDesign_BalanceController_0_0/BlockDesign_BalanceController_0_0_in_context.xdc] for cell 'BlockDesign_i/BalanceController_0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_BalanceController_0_0/BlockDesign_BalanceController_0_0/BlockDesign_BalanceController_0_0_in_context.xdc] for cell 'BlockDesign_i/BalanceController_0'
Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_VolumeController_0_0/BlockDesign_VolumeController_0_0/BlockDesign_VolumeController_0_0_in_context.xdc] for cell 'BlockDesign_i/VolumeController_0'
Finished Parsing XDC File [c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_VolumeController_0_0/BlockDesign_VolumeController_0_0/BlockDesign_VolumeController_0_0_in_context.xdc] for cell 'BlockDesign_i/VolumeController_0'
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.srcs/constrs_1/new/PINs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BlockDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BlockDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  {c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  {c:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.gen/sources_1/bd/BlockDesign/ip/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0/BlockDesign_clk_wiz_0_0_in_context.xdc}, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/digilent_jstk2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/axi4stream_spi_master_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/axis_dual_i2s_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/EdgeDetector_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/EdgeDetector_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/Debouncer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/Debouncer_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/MuteController_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/LedController_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/MobileMean_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/BalanceController_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for BlockDesign_i/VolumeController_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |BlockDesign_BalanceController_0_0     |         1|
|2     |BlockDesign_Debouncer_0_0             |         1|
|3     |BlockDesign_Debouncer_1_0             |         1|
|4     |BlockDesign_EdgeDetector_0_0          |         1|
|5     |BlockDesign_EdgeDetector_1_0          |         1|
|6     |BlockDesign_LedController_0_0         |         1|
|7     |BlockDesign_MobileMean_0_0            |         1|
|8     |BlockDesign_MuteController_0_0        |         1|
|9     |BlockDesign_VolumeController_0_0      |         1|
|10    |BlockDesign_axi4stream_spi_master_1_0 |         1|
|11    |BlockDesign_axis_dual_i2s_1_0         |         1|
|12    |BlockDesign_clk_wiz_0_0               |         1|
|13    |BlockDesign_digilent_jstk2_0_0        |         1|
|14    |BlockDesign_proc_sys_reset_0_0        |         1|
|15    |BlockDesign_proc_sys_reset_1_0        |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |BlockDesign_BalanceController_0_0_bbox     |     1|
|2     |BlockDesign_Debouncer_0_0_bbox             |     1|
|3     |BlockDesign_Debouncer_1_0_bbox             |     1|
|4     |BlockDesign_EdgeDetector_0_0_bbox          |     1|
|5     |BlockDesign_EdgeDetector_1_0_bbox          |     1|
|6     |BlockDesign_LedController_0_0_bbox         |     1|
|7     |BlockDesign_MobileMean_0_0_bbox            |     1|
|8     |BlockDesign_MuteController_0_0_bbox        |     1|
|9     |BlockDesign_VolumeController_0_0_bbox      |     1|
|10    |BlockDesign_axi4stream_spi_master_1_0_bbox |     1|
|11    |BlockDesign_axis_dual_i2s_1_0_bbox         |     1|
|12    |BlockDesign_clk_wiz_0_0_bbox               |     1|
|13    |BlockDesign_digilent_jstk2_0_0_bbox        |     1|
|14    |BlockDesign_proc_sys_reset_0_0_bbox        |     1|
|15    |BlockDesign_proc_sys_reset_1_0_bbox        |     1|
|16    |IBUF                                       |     2|
|17    |IOBUF                                      |     4|
|18    |OBUF                                       |     7|
+------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1005.766 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1005.766 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1005.766 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1005.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1005.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daido/Desktop/Polimi/Anno 4/DESD/Git/KittCarPWM/AuDiOcOnSoLe/AuDiOcOnSoLe.runs/synth_1/BlockDesign_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BlockDesign_wrapper_utilization_synth.rpt -pb BlockDesign_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 23 00:14:31 2023...
