#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Fri Oct 24 13:38:57 2014
# Process ID: 3060
# Log file: X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/planAhead_run_1/planAhead.log
# Journal file: X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/pa.fromNetlist.tcl}
startgroup
set_property package_pin N8 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin A9 [get_ports {Z[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {Z[0]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {Z[1]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {Z[2]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {Z[3]}]
endgroup
startgroup
set_property package_pin M11 [get_ports C]
endgroup
startgroup
set_property package_pin U16 [get_ports {Z[0]}]
endgroup
save_design
