// Seed: 1768531813
module module_0 (
    output logic id_0,
    output logic id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output wand id_5
);
  initial begin : LABEL_0
    disable id_7;
    wait (1);
    id_0 <= 1 + id_7;
    id_1 = 1;
  end
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input wand id_2,
    output tri0 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input supply1 id_8,
    output tri0 id_9,
    output tri1 id_10,
    input supply1 id_11,
    output tri0 id_12
    , id_20,
    input wire id_13,
    output wire id_14,
    input tri id_15,
    output logic id_16,
    input uwire id_17,
    output supply1 id_18
);
  always @(posedge 1'b0) begin : LABEL_0
    id_16 = id_20 && -1;
    $clog2(91);
    ;
    id_16 = 1;
  end
  module_0 modCall_1 (
      id_16,
      id_16,
      id_6,
      id_4,
      id_6,
      id_10
  );
endmodule
