#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Nov  1 15:46:41 2022
# Process ID: 3220
# Current directory: C:/Users/sco/Desktop/ass2-4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13916 C:\Users\sco\Desktop\ass2-4\ass2-4.xpr
# Log file: C:/Users/sco/Desktop/ass2-4/vivado.log
# Journal file: C:/Users/sco/Desktop/ass2-4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sco/Desktop/ass2-4/ass2-4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-2338] Canceling the changes to the IP catalog. Reverting the calaunch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'a2t4_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj a2t4_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a2t4_dc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/d74139.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d74139
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sim_1/new/a2t4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a2t4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 487e9f0c37534d0ebb7b22090aabb4f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot a2t4_sim_behav xil_defaultlib.a2t4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:32]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:33]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:34]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:35]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:36]
WARNING: [VRFC 10-277] actual bit length 4 differs from formal bit length 1 [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 796.051 ; gain = 7.488
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top a2t4_dc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'a2t4_dc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj a2t4_dc_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 487e9f0c37534d0ebb7b22090aabb4f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot a2t4_dc_behav xil_defaultlib.a2t4_dc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:32]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:33]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:34]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:35]
ERROR: [VRFC 10-1276] primitive output connection must be a scalar var or net [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:36]
WARNING: [VRFC 10-277] actual bit length 4 differs from formal bit length 1 [C:/Users/sco/Desktop/ass2-4/ass2-4.srcs/sources_1/new/a2t4_dc.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sco/Desktop/ass2-4/ass2-4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 23:15:57 2022...
