0.7
2020.1
May 27 2020
20:09:33
C:/Xilinx_Vitis/Projects/Zybo_Verilog/I2C_TMP_final/I2C_TMP_final.sim/sim_1/synth/timing/xsim/tb_i2c_tmp3_fsm_time_synth.v,1748541283,verilog,,C:/Xilinx_Vitis/Projects/Zybo_Verilog/I2C_TMP_final/I2C_TMP_final.srcs/sim_1/new/tb.v,,IOBUF_UNIQ_BASE_;glbl;i2c_tmp3_fsm,,,,,,,,
C:/Xilinx_Vitis/Projects/Zybo_Verilog/I2C_TMP_final/I2C_TMP_final.srcs/sim_1/new/tb.v,1748524636,verilog,,,,tb_i2c_tmp3_fsm,,,,,,,,
