###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID eecad41)
#  Generated on:      Wed Feb 11 23:11:13 2015
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix adder_postRoute12 -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin \out_reg[14] /CLK 
Endpoint:   \out_reg[14] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.035
- Setup                         0.326
+ Path Delay                    1.500
= Required Time                 1.208
- Arrival Time                  1.282
= Slack Time                   -0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |   -0.073 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |   -0.067 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.054 | 0.019 |   0.025 |   -0.048 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.040 | 0.121 |   0.146 |    0.073 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx03    | 0.032 | 0.032 |   0.178 |    0.104 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.019 | 0.021 |   0.199 |    0.125 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2x04    | 0.031 | 0.012 |   0.211 |    0.137 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.027 | 0.034 |   0.245 |    0.172 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2x02    | 0.029 | 0.016 |   0.261 |    0.188 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx04    | 0.040 | 0.032 |   0.294 |    0.220 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx04      | 0.046 | 0.009 |   0.303 |    0.230 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVCLKx02   | 0.036 | 0.018 |   0.321 |    0.248 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.055 | 0.016 |   0.337 |    0.264 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.044 | 0.041 |   0.378 |    0.305 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2x04      | 0.033 | 0.034 |   0.412 |    0.339 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2x04    | 0.043 | 0.023 |   0.435 |    0.362 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.051 | 0.013 |   0.449 |    0.375 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.035 | 0.037 |   0.486 |    0.412 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.021 | 0.024 |   0.510 |    0.436 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2x04      | 0.035 | 0.034 |   0.543 |    0.470 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx04 | 0.046 | 0.025 |   0.569 |    0.495 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.072 | 0.014 |   0.583 |    0.509 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.036 | 0.036 |   0.619 |    0.545 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNIx08    | 0.024 | 0.027 |   0.645 |    0.572 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.034 | 0.015 |   0.660 |    0.587 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.029 | 0.012 |   0.672 |    0.598 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A v -> Y v   | BUFNIx04    | 0.027 | 0.029 |   0.701 |    0.627 | 
     | add_16_26/drc1188                 | A v -> Y ^   | INVx05      | 0.031 | 0.016 |   0.717 |    0.643 | 
     | add_16_26/drc1186                 | A ^ -> Y v   | INVx07      | 0.030 | 0.002 |   0.719 |    0.646 | 
     | add_16_26/g1073                   | A v -> Y ^   | NOR3x02     | 0.042 | 0.032 |   0.751 |    0.677 | 
     | add_16_26/FE_OCPUNCOC166_n_63     | A ^ -> Y ^   | BUFNIx04    | 0.045 | 0.035 |   0.786 |    0.713 | 
     | add_16_26/g1072                   | D ^ -> Y v   | AOI211x03   | 0.085 | 0.041 |   0.828 |    0.754 | 
     | add_16_26/FE_OFCC102_n_26         | A v -> Y v   | BUFNIx03    | 0.057 | 0.052 |   0.880 |    0.806 | 
     | add_16_26/FE_OCPUNCOC167_n_26     | A v -> Y v   | BUFNIx04    | 0.040 | 0.039 |   0.919 |    0.845 | 
     | add_16_26/g1331                   | A v -> Y v   | OR2x04      | 0.030 | 0.032 |   0.951 |    0.877 | 
     | add_16_26/g1066                   | A v -> Y ^   | NAND2x04    | 0.035 | 0.019 |   0.970 |    0.896 | 
     | add_16_26/drc1258                 | A ^ -> Y v   | INVx04      | 0.038 | 0.005 |   0.975 |    0.901 | 
     | add_16_26/drc1256                 | A v -> Y ^   | INVCLKx02   | 0.028 | 0.014 |   0.989 |    0.915 | 
     | add_16_26/g1063                   | A ^ -> Y v   | AOI22x01    | 0.065 | 0.013 |   1.002 |    0.928 | 
     | add_16_26/FE_OCPUNCOC169_n_23     | A v -> Y v   | BUFNIx04    | 0.036 | 0.036 |   1.038 |    0.965 | 
     | add_16_26/FE_OCPUNCOC168_n_23     | A v -> Y v   | BUFNIx08    | 0.021 | 0.024 |   1.062 |    0.989 | 
     | add_16_26/g2                      | A v -> Y v   | OR2CLKx06   | 0.024 | 0.028 |   1.090 |    1.017 | 
     | add_16_26/g1058                   | A v -> Y ^   | NAND2x04    | 0.037 | 0.018 |   1.109 |    1.035 | 
     | add_16_26/drc1262                 | A ^ -> Y v   | INVx04      | 0.044 | 0.010 |   1.118 |    1.045 | 
     | add_16_26/drc1260                 | A v -> Y ^   | INVCLKx04   | 0.033 | 0.014 |   1.132 |    1.059 | 
     | add_16_26/g1055                   | A ^ -> Y v   | AOI22x01    | 0.064 | 0.015 |   1.147 |    1.074 | 
     | add_16_26/FE_OCPUNCOC172_n_24     | A v -> Y v   | BUFNIx04    | 0.034 | 0.034 |   1.182 |    1.108 | 
     | add_16_26/FE_OCPUNCOC171_n_24     | A v -> Y v   | BUFNIx08    | 0.024 | 0.026 |   1.208 |    1.134 | 
     | add_16_26/drc1192                 | A v -> Y ^   | INVCLKx02   | 0.028 | 0.013 |   1.220 |    1.147 | 
     | add_16_26/g1052                   | B ^ -> Y ^   | MUX21Dx01   | 0.030 | 0.031 |   1.251 |    1.178 | 
     | add_16_26/FE_OFCC99_add_out_14_   | A ^ -> Y ^   | BUFNIx03    | 0.034 | 0.030 |   1.281 |    1.208 | 
     | \out_reg[14]                      | D ^          | DFFARSx04   | 0.034 | 0.000 |   1.282 |    1.208 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |    0.073 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |    0.080 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |    0.099 | 
     | \out_reg[14] | CLK ^      | DFFARSx04 | 0.059 | 0.009 |   0.035 |    0.108 | 
     +----------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \out_reg[15] /CLK 
Endpoint:   \out_reg[15] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.035
- Setup                         0.323
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  1.284
= Slack Time                   -0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |   -0.072 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |   -0.065 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.054 | 0.019 |   0.025 |   -0.047 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.040 | 0.121 |   0.146 |    0.074 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx03    | 0.032 | 0.032 |   0.178 |    0.106 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.019 | 0.021 |   0.199 |    0.127 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2x04    | 0.031 | 0.012 |   0.211 |    0.139 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.027 | 0.034 |   0.245 |    0.173 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2x02    | 0.029 | 0.016 |   0.261 |    0.189 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx04    | 0.040 | 0.032 |   0.294 |    0.222 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx04      | 0.046 | 0.009 |   0.303 |    0.231 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVCLKx02   | 0.036 | 0.018 |   0.321 |    0.249 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.055 | 0.016 |   0.337 |    0.265 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.044 | 0.041 |   0.378 |    0.307 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2x04      | 0.033 | 0.034 |   0.412 |    0.341 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2x04    | 0.043 | 0.023 |   0.435 |    0.364 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.051 | 0.013 |   0.449 |    0.377 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.035 | 0.037 |   0.486 |    0.414 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.021 | 0.024 |   0.510 |    0.438 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2x04      | 0.035 | 0.034 |   0.543 |    0.472 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx04 | 0.046 | 0.025 |   0.569 |    0.497 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.072 | 0.014 |   0.583 |    0.511 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.036 | 0.036 |   0.619 |    0.547 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNIx08    | 0.024 | 0.027 |   0.645 |    0.574 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.034 | 0.015 |   0.660 |    0.588 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.029 | 0.012 |   0.672 |    0.600 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A v -> Y v   | BUFNIx04    | 0.027 | 0.029 |   0.701 |    0.629 | 
     | add_16_26/drc1188                 | A v -> Y ^   | INVx05      | 0.031 | 0.016 |   0.717 |    0.645 | 
     | add_16_26/drc1186                 | A ^ -> Y v   | INVx07      | 0.030 | 0.002 |   0.719 |    0.647 | 
     | add_16_26/g1073                   | A v -> Y ^   | NOR3x02     | 0.042 | 0.032 |   0.751 |    0.679 | 
     | add_16_26/FE_OCPUNCOC166_n_63     | A ^ -> Y ^   | BUFNIx04    | 0.045 | 0.035 |   0.786 |    0.714 | 
     | add_16_26/g1072                   | D ^ -> Y v   | AOI211x03   | 0.085 | 0.041 |   0.828 |    0.756 | 
     | add_16_26/FE_OFCC102_n_26         | A v -> Y v   | BUFNIx03    | 0.057 | 0.052 |   0.880 |    0.808 | 
     | add_16_26/FE_OCPUNCOC167_n_26     | A v -> Y v   | BUFNIx04    | 0.040 | 0.039 |   0.919 |    0.847 | 
     | add_16_26/g1331                   | A v -> Y v   | OR2x04      | 0.030 | 0.032 |   0.951 |    0.879 | 
     | add_16_26/g1066                   | A v -> Y ^   | NAND2x04    | 0.035 | 0.019 |   0.970 |    0.898 | 
     | add_16_26/drc1258                 | A ^ -> Y v   | INVx04      | 0.038 | 0.005 |   0.975 |    0.903 | 
     | add_16_26/drc1256                 | A v -> Y ^   | INVCLKx02   | 0.028 | 0.014 |   0.989 |    0.917 | 
     | add_16_26/g1063                   | A ^ -> Y v   | AOI22x01    | 0.065 | 0.013 |   1.002 |    0.930 | 
     | add_16_26/FE_OCPUNCOC169_n_23     | A v -> Y v   | BUFNIx04    | 0.036 | 0.036 |   1.038 |    0.966 | 
     | add_16_26/FE_OCPUNCOC168_n_23     | A v -> Y v   | BUFNIx08    | 0.021 | 0.024 |   1.062 |    0.990 | 
     | add_16_26/g2                      | A v -> Y v   | OR2CLKx06   | 0.024 | 0.028 |   1.090 |    1.018 | 
     | add_16_26/g1058                   | A v -> Y ^   | NAND2x04    | 0.037 | 0.018 |   1.109 |    1.037 | 
     | add_16_26/drc1262                 | A ^ -> Y v   | INVx04      | 0.044 | 0.010 |   1.118 |    1.047 | 
     | add_16_26/drc1260                 | A v -> Y ^   | INVCLKx04   | 0.033 | 0.014 |   1.132 |    1.060 | 
     | add_16_26/g1055                   | A ^ -> Y v   | AOI22x01    | 0.064 | 0.015 |   1.147 |    1.075 | 
     | add_16_26/FE_OCPUNCOC172_n_24     | A v -> Y v   | BUFNIx04    | 0.034 | 0.034 |   1.182 |    1.110 | 
     | add_16_26/FE_OCPUNCOC171_n_24     | A v -> Y v   | BUFNIx08    | 0.024 | 0.026 |   1.208 |    1.136 | 
     | add_16_26/g1053                   | A v -> Y ^   | NOR2x07     | 0.034 | 0.014 |   1.222 |    1.150 | 
     | add_16_26/g1051                   | A ^ -> Y v   | NOR2x07     | 0.025 | 0.009 |   1.231 |    1.159 | 
     | add_16_26/g1050                   | A v -> Y ^   | INVx04      | 0.022 | 0.011 |   1.242 |    1.170 | 
     | add_16_26/g1049                   | B ^ -> Y ^   | MUX21Dx01   | 0.044 | 0.042 |   1.284 |    1.212 | 
     | \out_reg[15]                      | D ^          | DFFARSx04   | 0.044 | 0.000 |   1.284 |    1.212 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |    0.072 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |    0.078 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |    0.097 | 
     | \out_reg[15] | CLK ^      | DFFARSx04 | 0.059 | 0.010 |   0.035 |    0.107 | 
     +----------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \out_reg[13] /CLK 
Endpoint:   \out_reg[13] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.033
- Setup                         0.324
+ Path Delay                    1.500
= Required Time                 1.209
- Arrival Time                  1.185
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |              |             |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                 | clk ^        |             | 0.000 |       |   0.000 |    0.024 | 
     | clk__L1_I0                      | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.031 | 
     | clk__L2_I0                      | A v -> Y ^   | INVCLKx10   | 0.054 | 0.019 |   0.025 |    0.049 | 
     | \b_reg_reg[1]                   | CLK ^ -> Q v | DFFASx02    | 0.044 | 0.131 |   0.156 |    0.180 | 
     | add_16_26/FE_OFC49_b_reg_1_     | A v -> Y v   | BUFNIx08    | 0.024 | 0.026 |   0.182 |    0.206 | 
     | add_16_26/FE_OFC20_b_reg_1_     | A v -> Y v   | BUFNIx03    | 0.030 | 0.031 |   0.213 |    0.237 | 
     | add_16_26/g1128                 | A v -> Y ^   | NAND2x04    | 0.040 | 0.021 |   0.235 |    0.259 | 
     | add_16_26/FE_OFC85_n_98         | A ^ -> Y ^   | BUFNIx08    | 0.020 | 0.022 |   0.257 |    0.281 | 
     | add_16_26/g1103                 | B ^ -> Y v   | NAND2x02    | 0.032 | 0.010 |   0.267 |    0.291 | 
     | add_16_26/FE_OCPUNCOC151_n_116  | A v -> Y v   | BUFNIx04    | 0.035 | 0.034 |   0.300 |    0.324 | 
     | add_16_26/drc1270               | A v -> Y ^   | INVx04      | 0.038 | 0.019 |   0.319 |    0.344 | 
     | add_16_26/drc1268               | A ^ -> Y v   | INVCLKx02   | 0.045 | 0.011 |   0.330 |    0.354 | 
     | add_16_26/g1099                 | A v -> Y ^   | AOI22x01    | 0.056 | 0.026 |   0.356 |    0.380 | 
     | add_16_26/FE_OCPUNCOC152_n_28   | A ^ -> Y ^   | BUFNIx04    | 0.048 | 0.039 |   0.395 |    0.419 | 
     | add_16_26/g1333                 | A ^ -> Y ^   | OR2x04      | 0.037 | 0.033 |   0.428 |    0.452 | 
     | add_16_26/g1094                 | A ^ -> Y v   | NAND2x04    | 0.045 | 0.016 |   0.444 |    0.468 | 
     | add_16_26/g1091                 | A v -> Y ^   | AOI22x01    | 0.051 | 0.023 |   0.467 |    0.491 | 
     | add_16_26/FE_OCPUNCOC153_n_21   | A ^ -> Y ^   | BUFNIx03    | 0.036 | 0.034 |   0.501 |    0.526 | 
     | add_16_26/FE_OCPUNCOC162_n_21   | A ^ -> Y ^   | BUFNIx08    | 0.021 | 0.023 |   0.524 |    0.548 | 
     | add_16_26/g1332                 | A ^ -> Y ^   | OR2x04      | 0.039 | 0.033 |   0.557 |    0.581 | 
     | add_16_26/g1086                 | A ^ -> Y v   | NAND2CLKx04 | 0.058 | 0.017 |   0.574 |    0.598 | 
     | add_16_26/g1083                 | A v -> Y ^   | AOI22x01    | 0.064 | 0.026 |   0.600 |    0.624 | 
     | add_16_26/FE_OCPUNCOC164_n_22   | A ^ -> Y ^   | BUFNIx04    | 0.031 | 0.030 |   0.630 |    0.654 | 
     | add_16_26/FE_OCPUNCOC163_n_22   | A ^ -> Y ^   | BUFNIx08    | 0.025 | 0.024 |   0.654 |    0.679 | 
     | add_16_26/FE_RC_7_0             | A ^ -> Y v   | NOR2x07     | 0.037 | 0.011 |   0.665 |    0.690 | 
     | add_16_26/g1079                 | A v -> Y ^   | NOR2x07     | 0.042 | 0.016 |   0.682 |    0.706 | 
     | add_16_26/FE_OCPUNCOC165_n_128  | A ^ -> Y ^   | BUFNIx04    | 0.030 | 0.031 |   0.713 |    0.737 | 
     | add_16_26/drc1188               | A ^ -> Y v   | INVx05      | 0.037 | 0.009 |   0.721 |    0.746 | 
     | add_16_26/drc1186               | A v -> Y ^   | INVx07      | 0.023 | 0.012 |   0.734 |    0.758 | 
     | add_16_26/g1073                 | A ^ -> Y v   | NOR3x02     | 0.052 | 0.019 |   0.753 |    0.777 | 
     | add_16_26/FE_OCPUNCOC166_n_63   | A v -> Y v   | BUFNIx04    | 0.042 | 0.039 |   0.792 |    0.816 | 
     | add_16_26/g1072                 | D v -> Y ^   | AOI211x03   | 0.048 | 0.033 |   0.826 |    0.850 | 
     | add_16_26/FE_OFCC102_n_26       | A ^ -> Y ^   | BUFNIx03    | 0.052 | 0.042 |   0.868 |    0.892 | 
     | add_16_26/FE_OCPUNCOC167_n_26   | A ^ -> Y ^   | BUFNIx04    | 0.041 | 0.035 |   0.903 |    0.927 | 
     | add_16_26/g1331                 | A ^ -> Y ^   | OR2x04      | 0.032 | 0.031 |   0.934 |    0.958 | 
     | add_16_26/g1066                 | A ^ -> Y v   | NAND2x04    | 0.037 | 0.013 |   0.947 |    0.971 | 
     | add_16_26/drc1258               | A v -> Y ^   | INVx04      | 0.029 | 0.015 |   0.962 |    0.986 | 
     | add_16_26/drc1256               | A ^ -> Y v   | INVCLKx02   | 0.033 | 0.008 |   0.970 |    0.994 | 
     | add_16_26/g1063                 | A v -> Y ^   | AOI22x01    | 0.050 | 0.022 |   0.991 |    1.016 | 
     | add_16_26/FE_OCPUNCOC169_n_23   | A ^ -> Y ^   | BUFNIx04    | 0.030 | 0.030 |   1.021 |    1.046 | 
     | add_16_26/FE_OCPUNCOC168_n_23   | A ^ -> Y ^   | BUFNIx08    | 0.020 | 0.021 |   1.042 |    1.067 | 
     | add_16_26/g2                    | A ^ -> Y ^   | OR2CLKx06   | 0.023 | 0.028 |   1.071 |    1.095 | 
     | add_16_26/g1058                 | A ^ -> Y v   | NAND2x04    | 0.036 | 0.012 |   1.083 |    1.107 | 
     | add_16_26/drc1262               | A v -> Y ^   | INVx04      | 0.039 | 0.020 |   1.103 |    1.127 | 
     | add_16_26/g1056                 | A ^ -> Y ^   | MUX21Dx01   | 0.042 | 0.053 |   1.156 |    1.180 | 
     | add_16_26/FE_OFCC78_add_out_13_ | A ^ -> Y ^   | BUFNIx03    | 0.028 | 0.029 |   1.185 |    1.209 | 
     | \out_reg[13]                    | D ^          | DFFARSx04   | 0.028 | 0.000 |   1.185 |    1.209 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |   -0.024 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.018 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |    0.001 | 
     | \out_reg[13] | CLK ^      | DFFARSx04 | 0.058 | 0.008 |   0.033 |    0.009 | 
     +----------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \out_reg[12] /CLK 
Endpoint:   \out_reg[12] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.032
- Setup                         0.322
+ Path Delay                    1.500
= Required Time                 1.210
- Arrival Time                  1.137
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.073 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.080 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.054 | 0.019 |   0.025 |    0.098 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.040 | 0.121 |   0.146 |    0.219 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx03    | 0.032 | 0.032 |   0.178 |    0.251 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.019 | 0.021 |   0.199 |    0.272 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2x04    | 0.031 | 0.012 |   0.211 |    0.284 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.027 | 0.034 |   0.245 |    0.318 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2x02    | 0.029 | 0.016 |   0.261 |    0.335 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx04    | 0.040 | 0.032 |   0.294 |    0.367 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx04      | 0.046 | 0.009 |   0.303 |    0.376 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVCLKx02   | 0.036 | 0.018 |   0.321 |    0.395 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.055 | 0.016 |   0.337 |    0.410 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.044 | 0.041 |   0.378 |    0.452 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2x04      | 0.033 | 0.034 |   0.412 |    0.486 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2x04    | 0.043 | 0.023 |   0.435 |    0.509 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.051 | 0.013 |   0.449 |    0.522 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.035 | 0.037 |   0.486 |    0.559 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.021 | 0.024 |   0.510 |    0.583 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2x04      | 0.035 | 0.034 |   0.543 |    0.617 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx04 | 0.046 | 0.025 |   0.569 |    0.642 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.072 | 0.014 |   0.583 |    0.656 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.036 | 0.036 |   0.619 |    0.692 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNIx08    | 0.024 | 0.027 |   0.645 |    0.719 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.034 | 0.015 |   0.660 |    0.733 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.029 | 0.012 |   0.672 |    0.745 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A v -> Y v   | BUFNIx04    | 0.027 | 0.029 |   0.701 |    0.774 | 
     | add_16_26/drc1188                 | A v -> Y ^   | INVx05      | 0.031 | 0.016 |   0.717 |    0.790 | 
     | add_16_26/drc1186                 | A ^ -> Y v   | INVx07      | 0.030 | 0.002 |   0.719 |    0.792 | 
     | add_16_26/g1073                   | A v -> Y ^   | NOR3x02     | 0.042 | 0.032 |   0.751 |    0.824 | 
     | add_16_26/FE_OCPUNCOC166_n_63     | A ^ -> Y ^   | BUFNIx04    | 0.045 | 0.035 |   0.786 |    0.859 | 
     | add_16_26/g1072                   | D ^ -> Y v   | AOI211x03   | 0.085 | 0.041 |   0.828 |    0.901 | 
     | add_16_26/FE_OFCC102_n_26         | A v -> Y v   | BUFNIx03    | 0.057 | 0.052 |   0.880 |    0.953 | 
     | add_16_26/FE_OCPUNCOC167_n_26     | A v -> Y v   | BUFNIx04    | 0.040 | 0.039 |   0.919 |    0.992 | 
     | add_16_26/g1331                   | A v -> Y v   | OR2x04      | 0.030 | 0.032 |   0.951 |    1.024 | 
     | add_16_26/g1066                   | A v -> Y ^   | NAND2x04    | 0.035 | 0.019 |   0.970 |    1.043 | 
     | add_16_26/drc1258                 | A ^ -> Y v   | INVx04      | 0.038 | 0.005 |   0.975 |    1.048 | 
     | add_16_26/drc1256                 | A v -> Y ^   | INVCLKx02   | 0.028 | 0.014 |   0.989 |    1.062 | 
     | add_16_26/g1063                   | A ^ -> Y v   | AOI22x01    | 0.065 | 0.013 |   1.002 |    1.075 | 
     | add_16_26/FE_OCPUNCOC169_n_23     | A v -> Y v   | BUFNIx04    | 0.036 | 0.036 |   1.038 |    1.111 | 
     | add_16_26/FE_OCPUNCOC168_n_23     | A v -> Y v   | BUFNIx08    | 0.021 | 0.024 |   1.062 |    1.135 | 
     | add_16_26/drc1184                 | A v -> Y ^   | INVCLKx02   | 0.022 | 0.011 |   1.073 |    1.146 | 
     | add_16_26/g1059                   | B ^ -> Y ^   | MUX21Dx01   | 0.035 | 0.035 |   1.107 |    1.181 | 
     | add_16_26/FE_OFCC79_add_out_12_   | A ^ -> Y ^   | BUFNIx03    | 0.031 | 0.030 |   1.137 |    1.210 | 
     | \out_reg[12]                      | D ^          | DFFARSx04   | 0.031 | 0.000 |   1.137 |    1.210 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |   -0.073 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.067 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.048 | 
     | \out_reg[12] | CLK ^      | DFFARSx04 | 0.058 | 0.007 |   0.032 |   -0.041 | 
     +----------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \out_reg[11] /CLK 
Endpoint:   \out_reg[11] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.032
- Setup                         0.323
+ Path Delay                    1.500
= Required Time                 1.209
- Arrival Time                  1.049
= Slack Time                    0.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |              |             |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                 | clk ^        |             | 0.000 |       |   0.000 |    0.160 | 
     | clk__L1_I0                      | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.167 | 
     | clk__L2_I0                      | A v -> Y ^   | INVCLKx10   | 0.054 | 0.019 |   0.025 |    0.185 | 
     | \b_reg_reg[1]                   | CLK ^ -> Q v | DFFASx02    | 0.044 | 0.131 |   0.156 |    0.316 | 
     | add_16_26/FE_OFC49_b_reg_1_     | A v -> Y v   | BUFNIx08    | 0.024 | 0.026 |   0.182 |    0.342 | 
     | add_16_26/FE_OFC20_b_reg_1_     | A v -> Y v   | BUFNIx03    | 0.030 | 0.031 |   0.213 |    0.373 | 
     | add_16_26/g1128                 | A v -> Y ^   | NAND2x04    | 0.040 | 0.021 |   0.234 |    0.395 | 
     | add_16_26/FE_OFC85_n_98         | A ^ -> Y ^   | BUFNIx08    | 0.020 | 0.022 |   0.257 |    0.417 | 
     | add_16_26/g1103                 | B ^ -> Y v   | NAND2x02    | 0.032 | 0.010 |   0.267 |    0.427 | 
     | add_16_26/FE_OCPUNCOC151_n_116  | A v -> Y v   | BUFNIx04    | 0.035 | 0.034 |   0.300 |    0.460 | 
     | add_16_26/drc1270               | A v -> Y ^   | INVx04      | 0.038 | 0.019 |   0.319 |    0.479 | 
     | add_16_26/drc1268               | A ^ -> Y v   | INVCLKx02   | 0.045 | 0.011 |   0.330 |    0.490 | 
     | add_16_26/g1099                 | A v -> Y ^   | AOI22x01    | 0.056 | 0.026 |   0.356 |    0.516 | 
     | add_16_26/FE_OCPUNCOC152_n_28   | A ^ -> Y ^   | BUFNIx04    | 0.048 | 0.039 |   0.395 |    0.555 | 
     | add_16_26/g1333                 | A ^ -> Y ^   | OR2x04      | 0.037 | 0.033 |   0.428 |    0.588 | 
     | add_16_26/g1094                 | A ^ -> Y v   | NAND2x04    | 0.045 | 0.016 |   0.444 |    0.604 | 
     | add_16_26/g1091                 | A v -> Y ^   | AOI22x01    | 0.051 | 0.023 |   0.467 |    0.627 | 
     | add_16_26/FE_OCPUNCOC153_n_21   | A ^ -> Y ^   | BUFNIx03    | 0.036 | 0.034 |   0.501 |    0.661 | 
     | add_16_26/FE_OCPUNCOC162_n_21   | A ^ -> Y ^   | BUFNIx08    | 0.021 | 0.023 |   0.524 |    0.684 | 
     | add_16_26/g1332                 | A ^ -> Y ^   | OR2x04      | 0.039 | 0.033 |   0.557 |    0.717 | 
     | add_16_26/g1086                 | A ^ -> Y v   | NAND2CLKx04 | 0.058 | 0.017 |   0.574 |    0.734 | 
     | add_16_26/g1083                 | A v -> Y ^   | AOI22x01    | 0.064 | 0.026 |   0.600 |    0.760 | 
     | add_16_26/FE_OCPUNCOC164_n_22   | A ^ -> Y ^   | BUFNIx04    | 0.031 | 0.030 |   0.630 |    0.790 | 
     | add_16_26/FE_OCPUNCOC163_n_22   | A ^ -> Y ^   | BUFNIx08    | 0.025 | 0.024 |   0.655 |    0.815 | 
     | add_16_26/FE_RC_7_0             | A ^ -> Y v   | NOR2x07     | 0.037 | 0.011 |   0.665 |    0.826 | 
     | add_16_26/g1079                 | A v -> Y ^   | NOR2x07     | 0.042 | 0.016 |   0.682 |    0.842 | 
     | add_16_26/FE_OCPUNCOC165_n_128  | A ^ -> Y ^   | BUFNIx04    | 0.030 | 0.031 |   0.713 |    0.873 | 
     | add_16_26/drc1188               | A ^ -> Y v   | INVx05      | 0.037 | 0.009 |   0.721 |    0.882 | 
     | add_16_26/drc1186               | A v -> Y ^   | INVx07      | 0.023 | 0.012 |   0.734 |    0.894 | 
     | add_16_26/g1073                 | A ^ -> Y v   | NOR3x02     | 0.052 | 0.019 |   0.753 |    0.913 | 
     | add_16_26/FE_OCPUNCOC166_n_63   | A v -> Y v   | BUFNIx04    | 0.042 | 0.039 |   0.792 |    0.952 | 
     | add_16_26/g1072                 | D v -> Y ^   | AOI211x03   | 0.048 | 0.033 |   0.826 |    0.986 | 
     | add_16_26/FE_OFCC102_n_26       | A ^ -> Y ^   | BUFNIx03    | 0.052 | 0.042 |   0.868 |    1.028 | 
     | add_16_26/FE_OCPUNCOC167_n_26   | A ^ -> Y ^   | BUFNIx04    | 0.041 | 0.035 |   0.903 |    1.063 | 
     | add_16_26/g1331                 | A ^ -> Y ^   | OR2x04      | 0.032 | 0.031 |   0.934 |    1.094 | 
     | add_16_26/g1066                 | A ^ -> Y v   | NAND2x04    | 0.037 | 0.013 |   0.947 |    1.107 | 
     | add_16_26/drc1258               | A v -> Y ^   | INVx04      | 0.029 | 0.015 |   0.962 |    1.122 | 
     | add_16_26/g1064                 | A ^ -> Y ^   | MUX21Dx01   | 0.050 | 0.057 |   1.019 |    1.179 | 
     | add_16_26/FE_OFCC76_add_out_11_ | A ^ -> Y ^   | BUFNIx03    | 0.030 | 0.030 |   1.049 |    1.209 | 
     | \out_reg[11]                    | D ^          | DFFARSx04   | 0.030 | 0.000 |   1.049 |    1.209 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |   -0.160 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.153 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.135 | 
     | \out_reg[11] | CLK ^      | DFFARSx04 | 0.058 | 0.007 |   0.032 |   -0.128 | 
     +----------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \out_reg[10] /CLK 
Endpoint:   \out_reg[10] /D  (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.031
- Setup                         0.322
+ Path Delay                    1.500
= Required Time                 1.209
- Arrival Time                  1.025
= Slack Time                    0.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.184 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.191 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.054 | 0.019 |   0.025 |    0.209 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.040 | 0.121 |   0.146 |    0.330 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx03    | 0.032 | 0.032 |   0.178 |    0.362 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.019 | 0.021 |   0.199 |    0.383 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2x04    | 0.031 | 0.012 |   0.211 |    0.395 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.027 | 0.034 |   0.245 |    0.429 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2x02    | 0.029 | 0.016 |   0.261 |    0.445 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx04    | 0.040 | 0.032 |   0.294 |    0.478 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx04      | 0.046 | 0.009 |   0.303 |    0.487 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVCLKx02   | 0.036 | 0.018 |   0.321 |    0.505 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.055 | 0.016 |   0.337 |    0.521 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.044 | 0.041 |   0.378 |    0.563 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2x04      | 0.033 | 0.034 |   0.412 |    0.597 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2x04    | 0.043 | 0.023 |   0.435 |    0.620 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.051 | 0.013 |   0.449 |    0.633 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.035 | 0.037 |   0.486 |    0.670 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.021 | 0.024 |   0.510 |    0.694 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2x04      | 0.035 | 0.034 |   0.543 |    0.728 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx04 | 0.046 | 0.025 |   0.569 |    0.753 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.072 | 0.014 |   0.583 |    0.767 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.036 | 0.036 |   0.619 |    0.803 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNIx08    | 0.024 | 0.027 |   0.645 |    0.830 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.034 | 0.015 |   0.660 |    0.844 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.029 | 0.012 |   0.672 |    0.856 | 
     | add_16_26/FE_OCPUNCOC165_n_128    | A v -> Y v   | BUFNIx04    | 0.027 | 0.029 |   0.701 |    0.885 | 
     | add_16_26/drc1188                 | A v -> Y ^   | INVx05      | 0.031 | 0.016 |   0.717 |    0.901 | 
     | add_16_26/drc1186                 | A ^ -> Y v   | INVx07      | 0.030 | 0.002 |   0.719 |    0.903 | 
     | add_16_26/g1073                   | A v -> Y ^   | NOR3x02     | 0.042 | 0.032 |   0.751 |    0.935 | 
     | add_16_26/FE_OCPUNCOC166_n_63     | A ^ -> Y ^   | BUFNIx04    | 0.045 | 0.035 |   0.786 |    0.970 | 
     | add_16_26/g1072                   | D ^ -> Y v   | AOI211x03   | 0.085 | 0.041 |   0.828 |    1.012 | 
     | add_16_26/FE_OFCC102_n_26         | A v -> Y v   | BUFNIx03    | 0.057 | 0.052 |   0.880 |    1.064 | 
     | add_16_26/FE_OCPUNCOC167_n_26     | A v -> Y v   | BUFNIx04    | 0.040 | 0.039 |   0.919 |    1.103 | 
     | add_16_26/drc1168                 | A v -> Y ^   | INVCLKx02   | 0.029 | 0.014 |   0.933 |    1.117 | 
     | add_16_26/FE_OFCC67_n_72          | A ^ -> Y ^   | BUFNIx03    | 0.036 | 0.031 |   0.964 |    1.148 | 
     | add_16_26/g1067                   | B ^ -> Y ^   | MUX21Dx01   | 0.033 | 0.032 |   0.996 |    1.180 | 
     | add_16_26/FE_OFCC74_add_out_10_   | A ^ -> Y ^   | BUFNIx03    | 0.030 | 0.029 |   1.025 |    1.209 | 
     | \out_reg[10]                      | D ^          | DFFARSx04   | 0.030 | 0.000 |   1.025 |    1.209 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | clk ^      |           | 0.000 |       |   0.000 |   -0.184 | 
     | clk__L1_I0   | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.178 | 
     | clk__L2_I0   | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.159 | 
     | \out_reg[10] | CLK ^      | DFFARSx04 | 0.058 | 0.006 |   0.031 |   -0.153 | 
     +----------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \out_reg[9] /CLK 
Endpoint:   \out_reg[9] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.031
- Setup                         0.317
+ Path Delay                    1.500
= Required Time                 1.213
- Arrival Time                  0.821
= Slack Time                    0.392
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.392 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.399 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.054 | 0.019 |   0.025 |    0.417 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.040 | 0.121 |   0.146 |    0.538 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx03    | 0.032 | 0.032 |   0.178 |    0.570 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.019 | 0.021 |   0.199 |    0.591 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2x04    | 0.031 | 0.012 |   0.211 |    0.603 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.027 | 0.034 |   0.245 |    0.637 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2x02    | 0.029 | 0.016 |   0.261 |    0.653 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx04    | 0.040 | 0.032 |   0.294 |    0.686 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx04      | 0.046 | 0.009 |   0.303 |    0.695 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVCLKx02   | 0.036 | 0.018 |   0.321 |    0.713 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.055 | 0.016 |   0.337 |    0.729 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.044 | 0.041 |   0.378 |    0.771 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2x04      | 0.033 | 0.034 |   0.412 |    0.804 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2x04    | 0.043 | 0.023 |   0.435 |    0.827 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.051 | 0.013 |   0.449 |    0.841 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.035 | 0.037 |   0.486 |    0.878 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.021 | 0.024 |   0.510 |    0.902 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2x04      | 0.035 | 0.034 |   0.543 |    0.936 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx04 | 0.046 | 0.025 |   0.569 |    0.961 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.072 | 0.014 |   0.583 |    0.975 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.036 | 0.036 |   0.619 |    1.011 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNIx08    | 0.024 | 0.027 |   0.645 |    1.038 | 
     | add_16_26/FE_RC_7_0               | A v -> Y ^   | NOR2x07     | 0.034 | 0.015 |   0.660 |    1.052 | 
     | add_16_26/g1079                   | A ^ -> Y v   | NOR2x07     | 0.029 | 0.012 |   0.672 |    1.064 | 
     | add_16_26/g1077                   | A v -> Y ^   | NOR2x07     | 0.030 | 0.012 |   0.683 |    1.076 | 
     | add_16_26/FE_OFC90_n_129          | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.022 |   0.705 |    1.097 | 
     | add_16_26/g1075                   | A ^ -> Y v   | NOR2x07     | 0.033 | 0.009 |   0.714 |    1.106 | 
     | add_16_26/g1074                   | A v -> Y ^   | INVCLKx05   | 0.022 | 0.011 |   0.725 |    1.117 | 
     | add_16_26/g1070                   | A ^ -> Y ^   | MUX21Dx01   | 0.056 | 0.060 |   0.785 |    1.177 | 
     | add_16_26/FE_OFCC69_add_out_9_    | A ^ -> Y ^   | BUFNIx03    | 0.039 | 0.036 |   0.821 |    1.213 | 
     | \out_reg[9]                       | D ^          | DFFARSx04   | 0.039 | 0.000 |   0.821 |    1.213 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.392 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.386 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.367 | 
     | \out_reg[9] | CLK ^      | DFFARSx04 | 0.058 | 0.006 |   0.031 |   -0.361 | 
     +---------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \out_reg[8] /CLK 
Endpoint:   \out_reg[8] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.032
- Setup                         0.319
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.814
= Slack Time                    0.398
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                |              |             |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                | clk ^        |             | 0.000 |       |   0.000 |    0.398 | 
     | clk__L1_I0                     | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.405 | 
     | clk__L2_I0                     | A v -> Y ^   | INVCLKx10   | 0.054 | 0.019 |   0.025 |    0.423 | 
     | \b_reg_reg[1]                  | CLK ^ -> Q v | DFFASx02    | 0.044 | 0.131 |   0.156 |    0.554 | 
     | add_16_26/FE_OFC49_b_reg_1_    | A v -> Y v   | BUFNIx08    | 0.024 | 0.026 |   0.182 |    0.580 | 
     | add_16_26/FE_OFC20_b_reg_1_    | A v -> Y v   | BUFNIx03    | 0.030 | 0.031 |   0.213 |    0.611 | 
     | add_16_26/g1128                | A v -> Y ^   | NAND2x04    | 0.040 | 0.021 |   0.235 |    0.633 | 
     | add_16_26/FE_OFC85_n_98        | A ^ -> Y ^   | BUFNIx08    | 0.020 | 0.022 |   0.257 |    0.655 | 
     | add_16_26/g1103                | B ^ -> Y v   | NAND2x02    | 0.032 | 0.010 |   0.267 |    0.665 | 
     | add_16_26/FE_OCPUNCOC151_n_116 | A v -> Y v   | BUFNIx04    | 0.035 | 0.034 |   0.300 |    0.699 | 
     | add_16_26/drc1270              | A v -> Y ^   | INVx04      | 0.038 | 0.019 |   0.319 |    0.718 | 
     | add_16_26/drc1268              | A ^ -> Y v   | INVCLKx02   | 0.045 | 0.011 |   0.330 |    0.728 | 
     | add_16_26/g1099                | A v -> Y ^   | AOI22x01    | 0.056 | 0.026 |   0.356 |    0.754 | 
     | add_16_26/FE_OCPUNCOC152_n_28  | A ^ -> Y ^   | BUFNIx04    | 0.048 | 0.039 |   0.395 |    0.793 | 
     | add_16_26/g1333                | A ^ -> Y ^   | OR2x04      | 0.037 | 0.033 |   0.428 |    0.826 | 
     | add_16_26/g1094                | A ^ -> Y v   | NAND2x04    | 0.045 | 0.016 |   0.444 |    0.842 | 
     | add_16_26/g1091                | A v -> Y ^   | AOI22x01    | 0.051 | 0.023 |   0.467 |    0.866 | 
     | add_16_26/FE_OCPUNCOC153_n_21  | A ^ -> Y ^   | BUFNIx03    | 0.036 | 0.034 |   0.501 |    0.900 | 
     | add_16_26/FE_OCPUNCOC162_n_21  | A ^ -> Y ^   | BUFNIx08    | 0.021 | 0.023 |   0.524 |    0.922 | 
     | add_16_26/g1332                | A ^ -> Y ^   | OR2x04      | 0.039 | 0.033 |   0.557 |    0.955 | 
     | add_16_26/g1086                | A ^ -> Y v   | NAND2CLKx04 | 0.058 | 0.017 |   0.574 |    0.972 | 
     | add_16_26/g1083                | A v -> Y ^   | AOI22x01    | 0.064 | 0.026 |   0.600 |    0.998 | 
     | add_16_26/FE_OCPUNCOC164_n_22  | A ^ -> Y ^   | BUFNIx04    | 0.031 | 0.030 |   0.630 |    1.028 | 
     | add_16_26/FE_OCPUNCOC163_n_22  | A ^ -> Y ^   | BUFNIx08    | 0.025 | 0.024 |   0.655 |    1.053 | 
     | add_16_26/FE_RC_7_0            | A ^ -> Y v   | NOR2x07     | 0.037 | 0.011 |   0.665 |    1.064 | 
     | add_16_26/g1079                | A v -> Y ^   | NOR2x07     | 0.042 | 0.016 |   0.682 |    1.080 | 
     | add_16_26/FE_OCPUNCOC165_n_128 | A ^ -> Y ^   | BUFNIx04    | 0.030 | 0.031 |   0.713 |    1.111 | 
     | add_16_26/drc1188              | A ^ -> Y v   | INVx05      | 0.037 | 0.009 |   0.721 |    1.120 | 
     | add_16_26/drc1186              | A v -> Y ^   | INVx07      | 0.023 | 0.012 |   0.734 |    1.132 | 
     | add_16_26/g1076                | B ^ -> Y ^   | MUX21Dx01   | 0.051 | 0.046 |   0.780 |    1.178 | 
     | add_16_26/FE_OFCC68_add_out_8_ | A ^ -> Y ^   | BUFNIx03    | 0.036 | 0.035 |   0.814 |    1.212 | 
     | \out_reg[8]                    | D ^          | DFFARSx04   | 0.036 | 0.000 |   0.814 |    1.212 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.398 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.392 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.373 | 
     | \out_reg[8] | CLK ^      | DFFARSx04 | 0.058 | 0.006 |   0.032 |   -0.367 | 
     +---------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \out_reg[7] /CLK 
Endpoint:   \out_reg[7] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.033
- Setup                         0.323
+ Path Delay                    1.500
= Required Time                 1.210
- Arrival Time                  0.740
= Slack Time                    0.470
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                   |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                   | clk ^        |             | 0.000 |       |   0.000 |    0.470 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.476 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10   | 0.054 | 0.019 |   0.025 |    0.495 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02    | 0.040 | 0.121 |   0.146 |    0.616 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx03    | 0.032 | 0.032 |   0.178 |    0.647 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNIx08    | 0.019 | 0.021 |   0.199 |    0.668 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2x04    | 0.031 | 0.012 |   0.211 |    0.681 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04      | 0.027 | 0.034 |   0.245 |    0.715 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2x02    | 0.029 | 0.016 |   0.261 |    0.731 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx04    | 0.040 | 0.032 |   0.294 |    0.763 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx04      | 0.046 | 0.009 |   0.303 |    0.773 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVCLKx02   | 0.036 | 0.018 |   0.321 |    0.791 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01    | 0.055 | 0.016 |   0.337 |    0.807 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04    | 0.044 | 0.041 |   0.378 |    0.848 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2x04      | 0.033 | 0.034 |   0.412 |    0.882 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2x04    | 0.043 | 0.023 |   0.435 |    0.905 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01    | 0.051 | 0.013 |   0.449 |    0.918 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03    | 0.035 | 0.037 |   0.486 |    0.956 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08    | 0.021 | 0.024 |   0.510 |    0.979 | 
     | add_16_26/g1332                   | A v -> Y v   | OR2x04      | 0.035 | 0.034 |   0.543 |    1.013 | 
     | add_16_26/g1086                   | A v -> Y ^   | NAND2CLKx04 | 0.046 | 0.025 |   0.569 |    1.038 | 
     | add_16_26/g1083                   | A ^ -> Y v   | AOI22x01    | 0.072 | 0.014 |   0.583 |    1.053 | 
     | add_16_26/FE_OCPUNCOC164_n_22     | A v -> Y v   | BUFNIx04    | 0.036 | 0.036 |   0.619 |    1.089 | 
     | add_16_26/FE_OCPUNCOC163_n_22     | A v -> Y v   | BUFNIx08    | 0.024 | 0.027 |   0.645 |    1.115 | 
     | add_16_26/drc1180                 | A v -> Y ^   | INVCLKx02   | 0.024 | 0.011 |   0.657 |    1.127 | 
     | add_16_26/g1080                   | A ^ -> Y ^   | MUX21Dx01   | 0.046 | 0.055 |   0.712 |    1.182 | 
     | add_16_26/FE_OFCC101_add_out_7_   | A ^ -> Y ^   | BUFNIx04    | 0.026 | 0.028 |   0.740 |    1.210 | 
     | \out_reg[7]                       | D ^          | DFFARSx04   | 0.026 | 0.000 |   0.740 |    1.210 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.470 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.463 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.445 | 
     | \out_reg[7] | CLK ^      | DFFARSx04 | 0.058 | 0.007 |   0.033 |   -0.437 | 
     +---------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \out_reg[6] /CLK 
Endpoint:   \out_reg[6] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.033
- Setup                         0.321
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.663
= Slack Time                    0.549
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                |              |             |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                | clk ^        |             | 0.000 |       |   0.000 |    0.549 | 
     | clk__L1_I0                     | A ^ -> Y v   | INVCLKx10   | 0.007 | 0.007 |   0.007 |    0.556 | 
     | clk__L2_I0                     | A v -> Y ^   | INVCLKx10   | 0.054 | 0.019 |   0.025 |    0.574 | 
     | \b_reg_reg[1]                  | CLK ^ -> Q v | DFFASx02    | 0.044 | 0.131 |   0.156 |    0.705 | 
     | add_16_26/FE_OFC49_b_reg_1_    | A v -> Y v   | BUFNIx08    | 0.024 | 0.026 |   0.182 |    0.731 | 
     | add_16_26/FE_OFC20_b_reg_1_    | A v -> Y v   | BUFNIx03    | 0.030 | 0.031 |   0.213 |    0.762 | 
     | add_16_26/g1128                | A v -> Y ^   | NAND2x04    | 0.040 | 0.021 |   0.235 |    0.784 | 
     | add_16_26/FE_OFC85_n_98        | A ^ -> Y ^   | BUFNIx08    | 0.020 | 0.022 |   0.257 |    0.806 | 
     | add_16_26/g1103                | B ^ -> Y v   | NAND2x02    | 0.032 | 0.010 |   0.267 |    0.816 | 
     | add_16_26/FE_OCPUNCOC151_n_116 | A v -> Y v   | BUFNIx04    | 0.035 | 0.034 |   0.300 |    0.849 | 
     | add_16_26/drc1270              | A v -> Y ^   | INVx04      | 0.038 | 0.019 |   0.319 |    0.868 | 
     | add_16_26/drc1268              | A ^ -> Y v   | INVCLKx02   | 0.045 | 0.011 |   0.330 |    0.879 | 
     | add_16_26/g1099                | A v -> Y ^   | AOI22x01    | 0.056 | 0.026 |   0.356 |    0.905 | 
     | add_16_26/FE_OCPUNCOC152_n_28  | A ^ -> Y ^   | BUFNIx04    | 0.048 | 0.039 |   0.395 |    0.944 | 
     | add_16_26/g1333                | A ^ -> Y ^   | OR2x04      | 0.037 | 0.033 |   0.428 |    0.977 | 
     | add_16_26/g1094                | A ^ -> Y v   | NAND2x04    | 0.045 | 0.016 |   0.444 |    0.993 | 
     | add_16_26/g1091                | A v -> Y ^   | AOI22x01    | 0.051 | 0.023 |   0.467 |    1.016 | 
     | add_16_26/FE_OCPUNCOC153_n_21  | A ^ -> Y ^   | BUFNIx03    | 0.036 | 0.034 |   0.501 |    1.050 | 
     | add_16_26/FE_OCPUNCOC162_n_21  | A ^ -> Y ^   | BUFNIx08    | 0.021 | 0.023 |   0.524 |    1.073 | 
     | add_16_26/g1332                | A ^ -> Y ^   | OR2x04      | 0.039 | 0.033 |   0.557 |    1.106 | 
     | add_16_26/g1086                | A ^ -> Y v   | NAND2CLKx04 | 0.058 | 0.017 |   0.574 |    1.123 | 
     | add_16_26/g1085                | A v -> Y ^   | INVx05      | 0.054 | 0.016 |   0.589 |    1.138 | 
     | add_16_26/g1084                | B ^ -> Y ^   | MUX21Dx01   | 0.040 | 0.042 |   0.632 |    1.181 | 
     | add_16_26/FE_OFCC64_add_out_6_ | A ^ -> Y ^   | BUFNIx03    | 0.031 | 0.031 |   0.663 |    1.212 | 
     | \out_reg[6]                    | D ^          | DFFARSx04   | 0.031 | 0.000 |   0.663 |    1.212 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.549 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.542 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.524 | 
     | \out_reg[6] | CLK ^      | DFFARSx04 | 0.058 | 0.008 |   0.033 |   -0.516 | 
     +---------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \out_reg[5] /CLK 
Endpoint:   \out_reg[5] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.033
- Setup                         0.321
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.605
= Slack Time                    0.608
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |           |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                   | clk ^        |           | 0.000 |       |   0.000 |    0.608 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    0.614 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10 | 0.054 | 0.019 |   0.025 |    0.633 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02  | 0.040 | 0.121 |   0.146 |    0.754 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx03  | 0.032 | 0.032 |   0.178 |    0.785 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNIx08  | 0.019 | 0.021 |   0.199 |    0.806 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2x04  | 0.031 | 0.012 |   0.211 |    0.819 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04    | 0.027 | 0.034 |   0.245 |    0.853 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2x02  | 0.029 | 0.016 |   0.261 |    0.869 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx04  | 0.040 | 0.032 |   0.294 |    0.901 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx04    | 0.046 | 0.009 |   0.303 |    0.911 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVCLKx02 | 0.036 | 0.018 |   0.321 |    0.929 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01  | 0.055 | 0.016 |   0.337 |    0.945 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04  | 0.044 | 0.041 |   0.378 |    0.986 | 
     | add_16_26/g1333                   | A v -> Y v   | OR2x04    | 0.033 | 0.034 |   0.412 |    1.020 | 
     | add_16_26/g1094                   | A v -> Y ^   | NAND2x04  | 0.043 | 0.023 |   0.435 |    1.043 | 
     | add_16_26/g1091                   | A ^ -> Y v   | AOI22x01  | 0.051 | 0.013 |   0.449 |    1.056 | 
     | add_16_26/FE_OCPUNCOC153_n_21     | A v -> Y v   | BUFNIx03  | 0.035 | 0.037 |   0.486 |    1.094 | 
     | add_16_26/FE_OCPUNCOC162_n_21     | A v -> Y v   | BUFNIx08  | 0.021 | 0.024 |   0.510 |    1.117 | 
     | add_16_26/drc1172                 | A v -> Y ^   | INVCLKx02 | 0.029 | 0.015 |   0.524 |    1.132 | 
     | add_16_26/g1087                   | A ^ -> Y ^   | MUX21Dx01 | 0.046 | 0.049 |   0.573 |    1.181 | 
     | add_16_26/FE_OFCC70_add_out_5_    | A ^ -> Y ^   | BUFNIx03  | 0.032 | 0.031 |   0.605 |    1.212 | 
     | \out_reg[5]                       | D ^          | DFFARSx04 | 0.032 | 0.000 |   0.605 |    1.212 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.608 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.601 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.583 | 
     | \out_reg[5] | CLK ^      | DFFARSx04 | 0.058 | 0.008 |   0.033 |   -0.575 | 
     +---------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \out_reg[4] /CLK 
Endpoint:   \out_reg[4] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.034
- Setup                         0.322
+ Path Delay                    1.500
= Required Time                 1.211
- Arrival Time                  0.530
= Slack Time                    0.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |           |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                | clk ^        |           | 0.000 |       |   0.000 |    0.681 | 
     | clk__L1_I0                     | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    0.687 | 
     | clk__L2_I0                     | A v -> Y ^   | INVCLKx10 | 0.054 | 0.019 |   0.025 |    0.706 | 
     | \b_reg_reg[1]                  | CLK ^ -> Q v | DFFASx02  | 0.044 | 0.131 |   0.156 |    0.836 | 
     | add_16_26/FE_OFC49_b_reg_1_    | A v -> Y v   | BUFNIx08  | 0.024 | 0.026 |   0.182 |    0.863 | 
     | add_16_26/FE_OFC20_b_reg_1_    | A v -> Y v   | BUFNIx03  | 0.030 | 0.031 |   0.213 |    0.894 | 
     | add_16_26/g1128                | A v -> Y ^   | NAND2x04  | 0.040 | 0.021 |   0.234 |    0.915 | 
     | add_16_26/FE_OFC85_n_98        | A ^ -> Y ^   | BUFNIx08  | 0.020 | 0.022 |   0.257 |    0.937 | 
     | add_16_26/g1103                | B ^ -> Y v   | NAND2x02  | 0.032 | 0.010 |   0.267 |    0.947 | 
     | add_16_26/FE_OCPUNCOC151_n_116 | A v -> Y v   | BUFNIx04  | 0.035 | 0.034 |   0.300 |    0.981 | 
     | add_16_26/drc1270              | A v -> Y ^   | INVx04    | 0.038 | 0.019 |   0.319 |    1.000 | 
     | add_16_26/drc1268              | A ^ -> Y v   | INVCLKx02 | 0.045 | 0.011 |   0.330 |    1.011 | 
     | add_16_26/g1099                | A v -> Y ^   | AOI22x01  | 0.056 | 0.026 |   0.356 |    1.036 | 
     | add_16_26/FE_OCPUNCOC152_n_28  | A ^ -> Y ^   | BUFNIx04  | 0.048 | 0.039 |   0.395 |    1.076 | 
     | add_16_26/g1333                | A ^ -> Y ^   | OR2x04    | 0.037 | 0.033 |   0.428 |    1.108 | 
     | add_16_26/g1094                | A ^ -> Y v   | NAND2x04  | 0.045 | 0.016 |   0.444 |    1.125 | 
     | add_16_26/g1093                | A v -> Y ^   | INVCLKx02 | 0.030 | 0.013 |   0.457 |    1.138 | 
     | add_16_26/g1092                | B ^ -> Y ^   | MUX21Dx01 | 0.042 | 0.042 |   0.499 |    1.180 | 
     | add_16_26/FE_OFCC62_add_out_4_ | A ^ -> Y ^   | BUFNIx03  | 0.030 | 0.031 |   0.530 |    1.211 | 
     | \out_reg[4]                    | D ^          | DFFARSx04 | 0.030 | 0.000 |   0.530 |    1.211 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.681 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.674 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.655 | 
     | \out_reg[4] | CLK ^      | DFFARSx04 | 0.058 | 0.008 |   0.034 |   -0.647 | 
     +---------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \out_reg[3] /CLK 
Endpoint:   \out_reg[3] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.034
- Setup                         0.322
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.508
= Slack Time                    0.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |           |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                   | clk ^        |           | 0.000 |       |   0.000 |    0.704 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    0.710 | 
     | clk__L2_I0                        | A v -> Y ^   | INVCLKx10 | 0.054 | 0.019 |   0.025 |    0.729 | 
     | \a_reg_reg[0]                     | CLK ^ -> Q ^ | DFFASx02  | 0.040 | 0.121 |   0.146 |    0.850 | 
     | add_16_26/FE_OCPUNCOC150_a_reg_0_ | A ^ -> Y ^   | BUFNIx03  | 0.032 | 0.032 |   0.178 |    0.881 | 
     | add_16_26/FE_OCPUNCOC149_a_reg_0_ | A ^ -> Y ^   | BUFNIx08  | 0.019 | 0.021 |   0.199 |    0.902 | 
     | add_16_26/g1129                   | B ^ -> Y v   | NAND2x04  | 0.031 | 0.012 |   0.211 |    0.915 | 
     | add_16_26/g1335                   | B v -> Y v   | OR2x04    | 0.027 | 0.034 |   0.245 |    0.949 | 
     | add_16_26/g1103                   | A v -> Y ^   | NAND2x02  | 0.029 | 0.016 |   0.261 |    0.965 | 
     | add_16_26/FE_OCPUNCOC151_n_116    | A ^ -> Y ^   | BUFNIx04  | 0.040 | 0.032 |   0.294 |    0.997 | 
     | add_16_26/drc1270                 | A ^ -> Y v   | INVx04    | 0.046 | 0.009 |   0.303 |    1.007 | 
     | add_16_26/drc1268                 | A v -> Y ^   | INVCLKx02 | 0.036 | 0.018 |   0.321 |    1.025 | 
     | add_16_26/g1099                   | A ^ -> Y v   | AOI22x01  | 0.055 | 0.016 |   0.337 |    1.041 | 
     | add_16_26/FE_OCPUNCOC152_n_28     | A v -> Y v   | BUFNIx04  | 0.044 | 0.041 |   0.378 |    1.082 | 
     | add_16_26/drc1176                 | A v -> Y ^   | INVCLKx02 | 0.034 | 0.018 |   0.396 |    1.100 | 
     | add_16_26/FE_OFCC71_n_70          | A ^ -> Y ^   | BUFNIx03  | 0.046 | 0.037 |   0.433 |    1.137 | 
     | add_16_26/g1095                   | A ^ -> Y ^   | MUX21Dx01 | 0.035 | 0.044 |   0.477 |    1.181 | 
     | add_16_26/FE_OFCC72_add_out_3_    | A ^ -> Y ^   | BUFNIx03  | 0.034 | 0.032 |   0.508 |    1.212 | 
     | \out_reg[3]                       | D ^          | DFFARSx04 | 0.034 | 0.000 |   0.508 |    1.212 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.704 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.697 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.679 | 
     | \out_reg[3] | CLK ^      | DFFARSx04 | 0.058 | 0.009 |   0.034 |   -0.670 | 
     +---------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \out_reg[2] /CLK 
Endpoint:   \out_reg[2] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.034
- Setup                         0.322
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.381
= Slack Time                    0.830
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |           |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                | clk ^        |           | 0.000 |       |   0.000 |    0.830 | 
     | clk__L1_I0                     | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    0.837 | 
     | clk__L2_I0                     | A v -> Y ^   | INVCLKx10 | 0.054 | 0.019 |   0.025 |    0.856 | 
     | \b_reg_reg[1]                  | CLK ^ -> Q v | DFFASx02  | 0.044 | 0.131 |   0.156 |    0.986 | 
     | add_16_26/FE_OFC49_b_reg_1_    | A v -> Y v   | BUFNIx08  | 0.024 | 0.026 |   0.182 |    1.012 | 
     | add_16_26/FE_OFC20_b_reg_1_    | A v -> Y v   | BUFNIx03  | 0.030 | 0.031 |   0.213 |    1.044 | 
     | add_16_26/g1128                | A v -> Y ^   | NAND2x04  | 0.040 | 0.021 |   0.235 |    1.065 | 
     | add_16_26/FE_OFC85_n_98        | A ^ -> Y ^   | BUFNIx08  | 0.020 | 0.022 |   0.257 |    1.087 | 
     | add_16_26/g1103                | B ^ -> Y v   | NAND2x02  | 0.032 | 0.010 |   0.267 |    1.097 | 
     | add_16_26/FE_OCPUNCOC151_n_116 | A v -> Y v   | BUFNIx04  | 0.035 | 0.034 |   0.300 |    1.131 | 
     | add_16_26/drc1270              | A v -> Y ^   | INVx04    | 0.038 | 0.019 |   0.319 |    1.150 | 
     | add_16_26/g1100                | B ^ -> Y ^   | MUX21Dx01 | 0.032 | 0.031 |   0.351 |    1.181 | 
     | add_16_26/FE_OFCC73_add_out_2_ | A ^ -> Y ^   | BUFNIx03  | 0.034 | 0.031 |   0.381 |    1.212 | 
     | \out_reg[2]                    | D ^          | DFFARSx04 | 0.034 | 0.000 |   0.381 |    1.212 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.830 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.824 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.805 | 
     | \out_reg[2] | CLK ^      | DFFARSx04 | 0.058 | 0.009 |   0.034 |   -0.796 | 
     +---------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \out_reg[1] /CLK 
Endpoint:   \out_reg[1] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.034
- Setup                         0.316
+ Path Delay                    1.500
= Required Time                 1.219
- Arrival Time                  0.342
= Slack Time                    0.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |           |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                             | clk ^        |           | 0.000 |       |   0.000 |    0.876 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    0.883 | 
     | clk__L2_I0                  | A v -> Y ^   | INVCLKx10 | 0.054 | 0.019 |   0.025 |    0.901 | 
     | \b_reg_reg[1]               | CLK ^ -> Q v | DFFASx02  | 0.044 | 0.131 |   0.156 |    1.032 | 
     | add_16_26/FE_OFC49_b_reg_1_ | A v -> Y v   | BUFNIx08  | 0.024 | 0.026 |   0.182 |    1.058 | 
     | add_16_26/FE_OFC20_b_reg_1_ | A v -> Y v   | BUFNIx03  | 0.030 | 0.031 |   0.213 |    1.089 | 
     | add_16_26/g1128             | A v -> Y ^   | NAND2x04  | 0.040 | 0.021 |   0.234 |    1.111 | 
     | add_16_26/FE_OFC86_n_98     | A ^ -> Y ^   | BUFNIx04  | 0.025 | 0.028 |   0.263 |    1.139 | 
     | add_16_26/g1110             | B ^ -> Y v   | NAND2x02  | 0.051 | 0.019 |   0.281 |    1.158 | 
     | add_16_26/g1109             | A v -> Y ^   | INVCLKx02 | 0.033 | 0.015 |   0.296 |    1.172 | 
     | add_16_26/g1101             | B ^ -> Y ^   | MUX21Dx01 | 0.050 | 0.046 |   0.342 |    1.219 | 
     | \out_reg[1]                 | D ^          | DFFARSx04 | 0.050 | 0.000 |   0.342 |    1.219 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.876 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.870 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.851 | 
     | \out_reg[1] | CLK ^      | DFFARSx04 | 0.058 | 0.009 |   0.034 |   -0.842 | 
     +---------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \out_reg[0] /CLK 
Endpoint:   \out_reg[0] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[0] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.034
- Setup                         0.326
+ Path Delay                    1.500
= Required Time                 1.208
- Arrival Time                  0.320
= Slack Time                    0.888
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |              |           |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                 | clk ^        |           | 0.000 |       |   0.000 |    0.889 | 
     | clk__L1_I0                      | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    0.895 | 
     | clk__L2_I0                      | A v -> Y ^   | INVCLKx10 | 0.054 | 0.019 |   0.025 |    0.914 | 
     | \b_reg_reg[0]                   | CLK ^ -> Q v | DFFASx02  | 0.039 | 0.127 |   0.152 |    1.041 | 
     | add_16_26/FE_OFC30_b_reg_0_     | A v -> Y v   | BUFNIx08  | 0.023 | 0.026 |   0.178 |    1.067 | 
     | add_16_26/g1164                 | A v -> Y ^   | INVCLKx02 | 0.029 | 0.014 |   0.192 |    1.080 | 
     | add_16_26/g1124                 | B ^ -> Y ^   | MUX21Dx01 | 0.057 | 0.050 |   0.241 |    1.130 | 
     | add_16_26/FE_OFCC100_add_out_0_ | A ^ -> Y ^   | BUFNIx03  | 0.028 | 0.029 |   0.270 |    1.159 | 
     | add_16_26/FE_OFCC94_add_out_0_  | A ^ -> Y ^   | BUFNIx03  | 0.025 | 0.025 |   0.295 |    1.183 | 
     | add_16_26/FE_OFCC60_add_out_0_  | A ^ -> Y ^   | BUFNIx03  | 0.027 | 0.025 |   0.320 |    1.208 | 
     | \out_reg[0]                     | D ^          | DFFARSx04 | 0.027 | 0.000 |   0.320 |    1.208 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |   -0.888 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.882 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.863 | 
     | \out_reg[0] | CLK ^      | DFFARSx04 | 0.058 | 0.009 |   0.034 |   -0.854 | 
     +---------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \a_reg_reg[13] /CLK 
Endpoint:   \a_reg_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[13]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.035
- Setup                         0.353
+ Path Delay                    1.500
= Required Time                 1.182
- Arrival Time                  0.237
= Slack Time                    0.946
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[13] v    |          | 0.000 |       |   0.100 |    1.046 | 
     | FE_PHC258_a_13_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.061 | 
     | FE_PHC282_a_13_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.137 |    1.083 | 
     | FE_PHC281_a_13_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.159 |    1.105 | 
     | FE_PHC279_a_13_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.183 |    1.129 | 
     | FE_PHC274_a_13_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.207 |    1.153 | 
     | FE_PHC148_a_13_ | A v -> Y v | BUFNIx04 | 0.029 | 0.029 |   0.236 |    1.182 | 
     | \a_reg_reg[13]  | D v        | DFFASx02 | 0.029 | 0.000 |   0.237 |    1.182 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.946 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.939 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.921 | 
     | \a_reg_reg[13] | CLK ^      | DFFASx02  | 0.059 | 0.010 |   0.035 |   -0.910 | 
     +------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \b_reg_reg[15] /CLK 
Endpoint:   \b_reg_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[15]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.035
- Setup                         0.360
+ Path Delay                    1.500
= Required Time                 1.175
- Arrival Time                  0.228
= Slack Time                    0.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[15] v    |          | 0.000 |       |   0.100 |    1.047 | 
     | FE_PHC248_b_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.063 | 
     | FE_PHC265_b_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    1.081 | 
     | FE_PHC225_b_15_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.157 |    1.104 | 
     | FE_PHC104_b_15_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.183 |    1.130 | 
     | FE_PHC130_b_15_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.206 |    1.153 | 
     | FE_PHC190_b_15_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.228 |    1.175 | 
     | \b_reg_reg[15]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.228 |    1.175 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.947 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.940 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.922 | 
     | \b_reg_reg[15] | CLK ^      | DFFASx02  | 0.059 | 0.010 |   0.035 |   -0.912 | 
     +------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \b_reg_reg[14] /CLK 
Endpoint:   \b_reg_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[14]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.035
- Setup                         0.358
+ Path Delay                    1.500
= Required Time                 1.177
- Arrival Time                  0.229
= Slack Time                    0.948
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[14] v    |          | 0.000 |       |   0.100 |    1.048 | 
     | FE_PHC133_b_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.064 | 
     | FE_PHC151_b_14_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.082 | 
     | FE_PHC235_b_14_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.156 |    1.105 | 
     | FE_PHC204_b_14_ | A v -> Y v | BUFNIx04 | 0.025 | 0.027 |   0.183 |    1.131 | 
     | FE_PHC174_b_14_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.204 |    1.152 | 
     | FE_PHC103_b_14_ | A v -> Y v | BUFNIx03 | 0.020 | 0.025 |   0.229 |    1.177 | 
     | \b_reg_reg[14]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.229 |    1.177 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.948 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.942 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.923 | 
     | \b_reg_reg[14] | CLK ^      | DFFASx02  | 0.059 | 0.010 |   0.035 |   -0.913 | 
     +------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \a_reg_reg[11] /CLK 
Endpoint:   \a_reg_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[11]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.036
- Setup                         0.358
+ Path Delay                    1.500
= Required Time                 1.177
- Arrival Time                  0.228
= Slack Time                    0.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[11] v    |          | 0.000 |       |   0.100 |    1.049 | 
     | FE_PHC134_a_11_ | A v -> Y v | BUFNIx04 | 0.020 | 0.020 |   0.120 |    1.069 | 
     | FE_PHC156_a_11_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.140 |    1.089 | 
     | FE_PHC184_a_11_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.159 |    1.108 | 
     | FE_PHC239_a_11_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.183 |    1.132 | 
     | FE_PHC212_a_11_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.204 |    1.153 | 
     | FE_PHC113_a_11_ | A v -> Y v | BUFNIx03 | 0.020 | 0.025 |   0.228 |    1.177 | 
     | \a_reg_reg[11]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.228 |    1.177 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.949 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.942 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.924 | 
     | \a_reg_reg[11] | CLK ^      | DFFASx02  | 0.059 | 0.010 |   0.035 |   -0.913 | 
     +------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \a_reg_reg[12] /CLK 
Endpoint:   \a_reg_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[12]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.036
- Setup                         0.359
+ Path Delay                    1.500
= Required Time                 1.177
- Arrival Time                  0.227
= Slack Time                    0.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[12] v    |          | 0.000 |       |   0.100 |    1.050 | 
     | FE_PHC172_a_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.065 | 
     | FE_PHC198_a_12_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    1.083 | 
     | FE_PHC275_a_12_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.155 |    1.105 | 
     | FE_PHC268_a_12_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.179 |    1.128 | 
     | FE_PHC251_a_12_ | A v -> Y v | BUFNIx04 | 0.023 | 0.025 |   0.204 |    1.154 | 
     | FE_PHC227_a_12_ | A v -> Y v | BUFNIx08 | 0.020 | 0.023 |   0.227 |    1.177 | 
     | \a_reg_reg[12]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.227 |    1.177 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.950 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.943 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.925 | 
     | \a_reg_reg[12] | CLK ^      | DFFASx02  | 0.059 | 0.010 |   0.035 |   -0.914 | 
     +------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \a_reg_reg[15] /CLK 
Endpoint:   \a_reg_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[15]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.035
- Setup                         0.357
+ Path Delay                    1.500
= Required Time                 1.178
- Arrival Time                  0.221
= Slack Time                    0.957
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[15] v    |          | 0.000 |       |   0.100 |    1.057 | 
     | FE_PHC135_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.072 | 
     | FE_PHC152_a_15_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.091 | 
     | FE_PHC234_a_15_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.158 |    1.114 | 
     | FE_PHC205_a_15_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.177 |    1.134 | 
     | FE_PHC175_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.196 |    1.153 | 
     | FE_PHC105_a_15_ | A v -> Y v | BUFNIx03 | 0.022 | 0.025 |   0.221 |    1.178 | 
     | \a_reg_reg[15]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.221 |    1.178 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.957 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.950 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.932 | 
     | \a_reg_reg[15] | CLK ^      | DFFASx02  | 0.059 | 0.010 |   0.035 |   -0.922 | 
     +------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \b_reg_reg[13] /CLK 
Endpoint:   \b_reg_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[13]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.035
- Setup                         0.358
+ Path Delay                    1.500
= Required Time                 1.178
- Arrival Time                  0.216
= Slack Time                    0.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[13] v    |          | 0.000 |       |   0.100 |    1.062 | 
     | FE_PHC110_b_13_ | A v -> Y v | BUFNIx03 | 0.019 | 0.019 |   0.119 |    1.081 | 
     | FE_PHC137_b_13_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.144 |    1.106 | 
     | FE_PHC185_b_13_ | A v -> Y v | BUFNIx04 | 0.019 | 0.024 |   0.168 |    1.130 | 
     | FE_PHC215_b_13_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.192 |    1.153 | 
     | FE_PHC158_b_13_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.216 |    1.178 | 
     | \b_reg_reg[13]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.216 |    1.178 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.962 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.955 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.937 | 
     | \b_reg_reg[13] | CLK ^      | DFFASx02  | 0.059 | 0.010 |   0.035 |   -0.926 | 
     +------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \b_reg_reg[11] /CLK 
Endpoint:   \b_reg_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[11]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.036
- Setup                         0.357
+ Path Delay                    1.500
= Required Time                 1.178
- Arrival Time                  0.210
= Slack Time                    0.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[11] v    |          | 0.000 |       |   0.100 |    1.068 | 
     | FE_PHC140_b_11_ | A v -> Y v | BUFNIx08 | 0.017 | 0.018 |   0.118 |    1.086 | 
     | FE_PHC154_b_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.137 |    1.105 | 
     | FE_PHC208_b_11_ | A v -> Y v | BUFNIx04 | 0.024 | 0.025 |   0.163 |    1.131 | 
     | FE_PHC179_b_11_ | A v -> Y v | BUFNIx08 | 0.018 | 0.022 |   0.184 |    1.152 | 
     | FE_PHC108_b_11_ | A v -> Y v | BUFNIx03 | 0.022 | 0.026 |   0.210 |    1.178 | 
     | \b_reg_reg[11]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.210 |    1.178 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.968 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.962 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.943 | 
     | \b_reg_reg[11] | CLK ^      | DFFASx02  | 0.059 | 0.010 |   0.035 |   -0.933 | 
     +------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \a_reg_reg[14] /CLK 
Endpoint:   \a_reg_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[14]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.035
- Setup                         0.354
+ Path Delay                    1.500
= Required Time                 1.181
- Arrival Time                  0.211
= Slack Time                    0.970
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[14] v    |          | 0.000 |       |   0.100 |    1.070 | 
     | FE_PHC164_a_14_ | A v -> Y v | BUFNIx04 | 0.020 | 0.020 |   0.120 |    1.091 | 
     | FE_PHC186_a_14_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.140 |    1.110 | 
     | FE_PHC216_a_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.158 |    1.128 | 
     | FE_PHC145_a_14_ | A v -> Y v | BUFNIx03 | 0.019 | 0.023 |   0.182 |    1.152 | 
     | FE_PHC114_a_14_ | A v -> Y v | BUFNIx03 | 0.027 | 0.029 |   0.211 |    1.181 | 
     | \a_reg_reg[14]  | D v        | DFFASx02 | 0.027 | 0.000 |   0.211 |    1.181 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.970 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.964 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.945 | 
     | \a_reg_reg[14] | CLK ^      | DFFASx02  | 0.059 | 0.010 |   0.035 |   -0.935 | 
     +------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \b_reg_reg[12] /CLK 
Endpoint:   \b_reg_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[12]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.036
- Setup                         0.355
+ Path Delay                    1.500
= Required Time                 1.181
- Arrival Time                  0.208
= Slack Time                    0.973
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[12] v    |          | 0.000 |       |   0.100 |    1.073 | 
     | FE_PHC146_b_12_ | A v -> Y v | BUFNIx04 | 0.022 | 0.022 |   0.122 |    1.095 | 
     | FE_PHC161_b_12_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.141 |    1.115 | 
     | FE_PHC187_b_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.160 |    1.133 | 
     | FE_PHC214_b_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.179 |    1.152 | 
     | FE_PHC109_b_12_ | A v -> Y v | BUFNIx03 | 0.027 | 0.029 |   0.207 |    1.181 | 
     | \b_reg_reg[12]  | D v        | DFFASx02 | 0.027 | 0.000 |   0.208 |    1.181 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.973 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.967 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.948 | 
     | \b_reg_reg[12] | CLK ^      | DFFASx02  | 0.059 | 0.010 |   0.035 |   -0.938 | 
     +------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \a_reg_reg[2] /CLK 
Endpoint:   \a_reg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.313
+ Path Delay                    1.500
= Required Time                 1.214
- Arrival Time                  0.239
= Slack Time                    0.975
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[2] v     |          | 0.000 |       |   0.100 |    1.075 | 
     | FE_PHC201_a_2_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.092 | 
     | FE_PHC230_a_2_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.136 |    1.112 | 
     | FE_PHC277_a_2_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.159 |    1.134 | 
     | FE_PHC270_a_2_ | A v -> Y v | BUFNIx04 | 0.025 | 0.027 |   0.186 |    1.161 | 
     | FE_PHC253_a_2_ | A v -> Y v | BUFNIx08 | 0.021 | 0.024 |   0.209 |    1.184 | 
     | FE_PHC122_a_2_ | A v -> Y v | BUFNIx03 | 0.027 | 0.029 |   0.239 |    1.214 | 
     | \a_reg_reg[2]  | D v        | DFFASx02 | 0.027 | 0.000 |   0.239 |    1.214 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.975 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.969 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.950 | 
     | \a_reg_reg[2] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.948 | 
     +-----------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \a_reg_reg[6] /CLK 
Endpoint:   \a_reg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[6]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.313
+ Path Delay                    1.500
= Required Time                 1.213
- Arrival Time                  0.234
= Slack Time                    0.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[6] v     |          | 0.000 |       |   0.100 |    1.080 | 
     | FE_PHC162_a_6_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.096 | 
     | FE_PHC182_a_6_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.114 | 
     | FE_PHC237_a_6_ | A v -> Y v | BUFNIx04 | 0.021 | 0.023 |   0.157 |    1.137 | 
     | FE_PHC210_a_6_ | A v -> Y v | BUFNIx08 | 0.019 | 0.022 |   0.179 |    1.159 | 
     | FE_PHC144_a_6_ | A v -> Y v | BUFNIx04 | 0.023 | 0.026 |   0.205 |    1.184 | 
     | FE_PHC125_a_6_ | A v -> Y v | BUFNIx03 | 0.026 | 0.029 |   0.234 |    1.213 | 
     | \a_reg_reg[6]  | D v        | DFFASx02 | 0.026 | 0.000 |   0.234 |    1.213 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.980 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.973 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.955 | 
     | \a_reg_reg[6] | CLK ^      | DFFASx02  | 0.055 | 0.001 |   0.027 |   -0.953 | 
     +-----------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \a_reg_reg[9] /CLK 
Endpoint:   \a_reg_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[9]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.026
- Setup                         0.311
+ Path Delay                    1.500
= Required Time                 1.215
- Arrival Time                  0.235
= Slack Time                    0.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[9] v     |          | 0.000 |       |   0.100 |    1.080 | 
     | FE_PHC232_a_9_ | A v -> Y v | BUFNIx08 | 0.015 | 0.017 |   0.117 |    1.097 | 
     | FE_PHC256_a_9_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.114 | 
     | FE_PHC276_a_9_ | A v -> Y v | BUFNIx04 | 0.023 | 0.024 |   0.159 |    1.139 | 
     | FE_PHC271_a_9_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.179 |    1.159 | 
     | FE_PHC202_a_9_ | A v -> Y v | BUFNIx04 | 0.023 | 0.026 |   0.205 |    1.185 | 
     | FE_PHC149_a_9_ | A v -> Y v | BUFNIx04 | 0.030 | 0.030 |   0.235 |    1.215 | 
     | \a_reg_reg[9]  | D v        | DFFASx02 | 0.030 | 0.000 |   0.235 |    1.215 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.980 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.973 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.955 | 
     | \a_reg_reg[9] | CLK ^      | DFFASx02  | 0.055 | 0.001 |   0.026 |   -0.954 | 
     +-----------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \a_reg_reg[5] /CLK 
Endpoint:   \a_reg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[5]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.315
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.231
= Slack Time                    0.980
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[5] v     |          | 0.000 |       |   0.100 |    1.080 | 
     | FE_PHC165_a_5_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.096 | 
     | FE_PHC188_a_5_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.134 |    1.114 | 
     | FE_PHC262_a_5_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.157 |    1.137 | 
     | FE_PHC240_a_5_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.182 |    1.162 | 
     | FE_PHC217_a_5_ | A v -> Y v | BUFNIx08 | 0.021 | 0.023 |   0.205 |    1.186 | 
     | FE_PHC124_a_5_ | A v -> Y v | BUFNIx04 | 0.022 | 0.026 |   0.231 |    1.211 | 
     | \a_reg_reg[5]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.231 |    1.212 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.980 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.974 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.955 | 
     | \a_reg_reg[5] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.954 | 
     +-----------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \b_reg_reg[0] /CLK 
Endpoint:   \b_reg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.317
+ Path Delay                    1.500
= Required Time                 1.210
- Arrival Time                  0.230
= Slack Time                    0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                |            |             |       |       |  Time   |   Time   | 
     |----------------+------------+-------------+-------+-------+---------+----------| 
     |                | b[0] v     |             | 0.000 |       |   0.100 |    1.081 | 
     | FE_PHC132_b_0_ | A v -> Y v | BUFNICLKx08 | 0.016 | 0.017 |   0.117 |    1.097 | 
     | FE_PHC153_b_0_ | A v -> Y v | BUFNIx08    | 0.015 | 0.019 |   0.136 |    1.116 | 
     | FE_PHC238_b_0_ | A v -> Y v | BUFNIx04    | 0.020 | 0.023 |   0.159 |    1.139 | 
     | FE_PHC206_b_0_ | A v -> Y v | BUFNIx04    | 0.023 | 0.025 |   0.184 |    1.165 | 
     | FE_PHC176_b_0_ | A v -> Y v | BUFNIx08    | 0.018 | 0.021 |   0.205 |    1.186 | 
     | FE_PHC106_b_0_ | A v -> Y v | BUFNIx03    | 0.019 | 0.024 |   0.230 |    1.210 | 
     | \b_reg_reg[0]  | D v        | DFFASx02    | 0.019 | 0.000 |   0.230 |    1.210 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.981 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.974 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.955 | 
     | \b_reg_reg[0] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.954 | 
     +-----------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \a_reg_reg[4] /CLK 
Endpoint:   \a_reg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[4]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.312
+ Path Delay                    1.500
= Required Time                 1.214
- Arrival Time                  0.233
= Slack Time                    0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[4] v     |          | 0.000 |       |   0.100 |    1.081 | 
     | FE_PHC171_a_4_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.097 | 
     | FE_PHC192_a_4_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.115 | 
     | FE_PHC266_a_4_ | A v -> Y v | BUFNIx04 | 0.019 | 0.022 |   0.156 |    1.137 | 
     | FE_PHC241_a_4_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.181 |    1.162 | 
     | FE_PHC218_a_4_ | A v -> Y v | BUFNIx08 | 0.020 | 0.023 |   0.203 |    1.184 | 
     | FE_PHC123_a_4_ | A v -> Y v | BUFNIx03 | 0.028 | 0.030 |   0.233 |    1.214 | 
     | \a_reg_reg[4]  | D v        | DFFASx02 | 0.028 | 0.000 |   0.233 |    1.214 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.981 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.975 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.956 | 
     | \a_reg_reg[4] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.954 | 
     +-----------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \a_reg_reg[7] /CLK 
Endpoint:   \a_reg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[7]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.026
- Setup                         0.308
+ Path Delay                    1.500
= Required Time                 1.218
- Arrival Time                  0.237
= Slack Time                    0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[7] v     |          | 0.000 |       |   0.100 |    1.081 | 
     | FE_PHC196_a_7_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.097 | 
     | FE_PHC222_a_7_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    1.115 | 
     | FE_PHC259_a_7_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.157 |    1.139 | 
     | FE_PHC242_a_7_ | A v -> Y v | BUFNIx08 | 0.019 | 0.022 |   0.180 |    1.161 | 
     | FE_PHC170_a_7_ | A v -> Y v | BUFNIx04 | 0.020 | 0.024 |   0.204 |    1.185 | 
     | FE_PHC150_a_7_ | A v -> Y v | BUFNIx04 | 0.036 | 0.033 |   0.237 |    1.218 | 
     | \a_reg_reg[7]  | D v        | DFFASx02 | 0.036 | 0.000 |   0.237 |    1.218 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.981 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.975 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.956 | 
     | \a_reg_reg[7] | CLK ^      | DFFASx02  | 0.055 | 0.001 |   0.026 |   -0.955 | 
     +-----------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \b_reg_reg[8] /CLK 
Endpoint:   \b_reg_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[8]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.026
- Setup                         0.313
+ Path Delay                    1.500
= Required Time                 1.213
- Arrival Time                  0.232
= Slack Time                    0.981
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[8] v     |          | 0.000 |       |   0.100 |    1.081 | 
     | FE_PHC169_b_8_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.098 | 
     | FE_PHC191_b_8_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.115 | 
     | FE_PHC267_b_8_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.156 |    1.137 | 
     | FE_PHC245_b_8_ | A v -> Y v | BUFNIx04 | 0.023 | 0.025 |   0.181 |    1.162 | 
     | FE_PHC220_b_8_ | A v -> Y v | BUFNIx08 | 0.020 | 0.023 |   0.204 |    1.185 | 
     | FE_PHC128_b_8_ | A v -> Y v | BUFNIx04 | 0.027 | 0.028 |   0.232 |    1.213 | 
     | \b_reg_reg[8]  | D v        | DFFASx02 | 0.027 | 0.000 |   0.232 |    1.213 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.981 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.975 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.956 | 
     | \b_reg_reg[8] | CLK ^      | DFFASx02  | 0.055 | 0.001 |   0.026 |   -0.955 | 
     +-----------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \b_reg_reg[3] /CLK 
Endpoint:   \b_reg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.314
+ Path Delay                    1.500
= Required Time                 1.213
- Arrival Time                  0.231
= Slack Time                    0.982
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[3] v     |          | 0.000 |       |   0.100 |    1.082 | 
     | FE_PHC197_b_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.097 | 
     | FE_PHC226_b_3_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.115 | 
     | FE_PHC264_b_3_ | A v -> Y v | BUFNIx04 | 0.023 | 0.025 |   0.158 |    1.140 | 
     | FE_PHC247_b_3_ | A v -> Y v | BUFNIx08 | 0.019 | 0.022 |   0.180 |    1.162 | 
     | FE_PHC141_b_3_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.203 |    1.185 | 
     | FE_PHC116_b_3_ | A v -> Y v | BUFNIx03 | 0.025 | 0.028 |   0.231 |    1.213 | 
     | \b_reg_reg[3]  | D v        | DFFASx02 | 0.025 | 0.000 |   0.231 |    1.213 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.982 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.975 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.957 | 
     | \b_reg_reg[3] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.955 | 
     +-----------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \b_reg_reg[10] /CLK 
Endpoint:   \b_reg_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[10]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.026
- Setup                         0.310
+ Path Delay                    1.500
= Required Time                 1.217
- Arrival Time                  0.233
= Slack Time                    0.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[10] v    |          | 0.000 |       |   0.100 |    1.084 | 
     | FE_PHC195_b_10_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.100 | 
     | FE_PHC221_b_10_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.117 | 
     | FE_PHC261_b_10_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.158 |    1.141 | 
     | FE_PHC243_b_10_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.179 |    1.162 | 
     | FE_PHC143_b_10_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.201 |    1.185 | 
     | FE_PHC121_b_10_ | A v -> Y v | BUFNIx03 | 0.034 | 0.032 |   0.233 |    1.216 | 
     | \b_reg_reg[10]  | D v        | DFFASx02 | 0.034 | 0.000 |   0.233 |    1.217 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -0.984 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.977 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.959 | 
     | \b_reg_reg[10] | CLK ^      | DFFASx02  | 0.055 | 0.001 |   0.026 |   -0.958 | 
     +------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \b_reg_reg[7] /CLK 
Endpoint:   \b_reg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[7]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.026
- Setup                         0.314
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.228
= Slack Time                    0.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[7] v     |          | 0.000 |       |   0.100 |    1.084 | 
     | FE_PHC163_b_7_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.100 | 
     | FE_PHC183_b_7_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    1.119 | 
     | FE_PHC236_b_7_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.154 |    1.138 | 
     | FE_PHC209_b_7_ | A v -> Y v | BUFNIx08 | 0.020 | 0.022 |   0.177 |    1.161 | 
     | FE_PHC147_b_7_ | A v -> Y v | BUFNIx04 | 0.020 | 0.024 |   0.201 |    1.185 | 
     | FE_PHC127_b_7_ | A v -> Y v | BUFNIx03 | 0.025 | 0.028 |   0.228 |    1.212 | 
     | \b_reg_reg[7]  | D v        | DFFASx02 | 0.025 | 0.000 |   0.228 |    1.212 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.984 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.977 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.959 | 
     | \b_reg_reg[7] | CLK ^      | DFFASx02  | 0.055 | 0.001 |   0.026 |   -0.958 | 
     +-----------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \b_reg_reg[4] /CLK 
Endpoint:   \b_reg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[4]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.315
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.228
= Slack Time                    0.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[4] v     |          | 0.000 |       |   0.100 |    1.084 | 
     | FE_PHC224_b_4_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.100 | 
     | FE_PHC246_b_4_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.118 | 
     | FE_PHC260_b_4_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.154 |    1.138 | 
     | FE_PHC193_b_4_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.177 |    1.162 | 
     | FE_PHC166_b_4_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.202 |    1.186 | 
     | FE_PHC117_b_4_ | A v -> Y v | BUFNIx04 | 0.023 | 0.026 |   0.228 |    1.212 | 
     | \b_reg_reg[4]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.228 |    1.212 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.984 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.978 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.959 | 
     | \b_reg_reg[4] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.957 | 
     +-----------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \b_reg_reg[2] /CLK 
Endpoint:   \b_reg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.315
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.226
= Slack Time                    0.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[2] v     |          | 0.000 |       |   0.100 |    1.085 | 
     | FE_PHC194_b_2_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.101 | 
     | FE_PHC223_b_2_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    1.120 | 
     | FE_PHC263_b_2_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.153 |    1.139 | 
     | FE_PHC244_b_2_ | A v -> Y v | BUFNIx08 | 0.020 | 0.022 |   0.176 |    1.161 | 
     | FE_PHC138_b_2_ | A v -> Y v | BUFNIx04 | 0.021 | 0.025 |   0.200 |    1.186 | 
     | FE_PHC115_b_2_ | A v -> Y v | BUFNIx03 | 0.022 | 0.026 |   0.226 |    1.212 | 
     | \b_reg_reg[2]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.226 |    1.212 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.985 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.979 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.960 | 
     | \b_reg_reg[2] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.959 | 
     +-----------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \a_reg_reg[3] /CLK 
Endpoint:   \a_reg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.317
+ Path Delay                    1.500
= Required Time                 1.210
- Arrival Time                  0.222
= Slack Time                    0.988
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[3] v     |          | 0.000 |       |   0.100 |    1.088 | 
     | FE_PHC173_a_3_ | A v -> Y v | BUFNIx08 | 0.016 | 0.017 |   0.116 |    1.104 | 
     | FE_PHC278_a_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.135 |    1.123 | 
     | FE_PHC280_a_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.153 |    1.141 | 
     | FE_PHC254_a_3_ | A v -> Y v | BUFNIx04 | 0.019 | 0.022 |   0.176 |    1.163 | 
     | FE_PHC228_a_3_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.200 |    1.188 | 
     | FE_PHC199_a_3_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.222 |    1.209 | 
     | \a_reg_reg[3]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.222 |    1.210 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.988 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.981 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.963 | 
     | \a_reg_reg[3] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.961 | 
     +-----------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \a_reg_reg[0] /CLK 
Endpoint:   \a_reg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.316
+ Path Delay                    1.500
= Required Time                 1.211
- Arrival Time                  0.217
= Slack Time                    0.994
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[0] v     |          | 0.000 |       |   0.100 |    1.094 | 
     | FE_PHC213_a_0_ | A v -> Y v | BUFNIx03 | 0.020 | 0.020 |   0.120 |    1.114 | 
     | FE_PHC131_a_0_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.145 |    1.139 | 
     | FE_PHC155_a_0_ | A v -> Y v | BUFNIx04 | 0.019 | 0.024 |   0.169 |    1.163 | 
     | FE_PHC181_a_0_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.192 |    1.186 | 
     | FE_PHC111_a_0_ | A v -> Y v | BUFNIx03 | 0.020 | 0.025 |   0.217 |    1.211 | 
     | \a_reg_reg[0]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.217 |    1.211 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.994 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.987 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.969 | 
     | \a_reg_reg[0] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.967 | 
     +-----------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \b_reg_reg[5] /CLK 
Endpoint:   \b_reg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[5]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.317
+ Path Delay                    1.500
= Required Time                 1.210
- Arrival Time                  0.213
= Slack Time                    0.997
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[5] v     |          | 0.000 |       |   0.100 |    1.097 | 
     | FE_PHC118_b_5_ | A v -> Y v | BUFNIx04 | 0.020 | 0.020 |   0.120 |    1.117 | 
     | FE_PHC136_b_5_ | A v -> Y v | BUFNIx08 | 0.020 | 0.023 |   0.143 |    1.140 | 
     | FE_PHC250_b_5_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.164 |    1.161 | 
     | FE_PHC180_b_5_ | A v -> Y v | BUFNIx04 | 0.024 | 0.026 |   0.190 |    1.187 | 
     | FE_PHC159_b_5_ | A v -> Y v | BUFNIx08 | 0.020 | 0.022 |   0.213 |    1.210 | 
     | \b_reg_reg[5]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.213 |    1.210 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.997 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.990 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.972 | 
     | \b_reg_reg[5] | CLK ^      | DFFASx02  | 0.055 | 0.001 |   0.027 |   -0.970 | 
     +-----------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \b_reg_reg[1] /CLK 
Endpoint:   \b_reg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.314
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.214
= Slack Time                    0.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[1] v     |          | 0.000 |       |   0.100 |    1.098 | 
     | FE_PHC167_b_1_ | A v -> Y v | BUFNIx08 | 0.016 | 0.016 |   0.116 |    1.115 | 
     | FE_PHC249_b_1_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.139 |    1.137 | 
     | FE_PHC219_b_1_ | A v -> Y v | BUFNIx04 | 0.023 | 0.026 |   0.165 |    1.163 | 
     | FE_PHC189_b_1_ | A v -> Y v | BUFNIx08 | 0.019 | 0.022 |   0.187 |    1.185 | 
     | FE_PHC107_b_1_ | A v -> Y v | BUFNIx03 | 0.023 | 0.027 |   0.214 |    1.212 | 
     | \b_reg_reg[1]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.214 |    1.212 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.998 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.991 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.973 | 
     | \b_reg_reg[1] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.971 | 
     +-----------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \a_reg_reg[1] /CLK 
Endpoint:   \a_reg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.315
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.214
= Slack Time                    0.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[1] v     |          | 0.000 |       |   0.100 |    1.098 | 
     | FE_PHC233_a_1_ | A v -> Y v | BUFNIx08 | 0.018 | 0.018 |   0.118 |    1.117 | 
     | FE_PHC273_a_1_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.141 |    1.139 | 
     | FE_PHC257_a_1_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.164 |    1.162 | 
     | FE_PHC168_a_1_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.187 |    1.186 | 
     | FE_PHC112_a_1_ | A v -> Y v | BUFNIx03 | 0.022 | 0.026 |   0.214 |    1.212 | 
     | \a_reg_reg[1]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.214 |    1.212 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.998 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.992 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.973 | 
     | \a_reg_reg[1] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.971 | 
     +-----------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \b_reg_reg[6] /CLK 
Endpoint:   \b_reg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[6]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.027
- Setup                         0.315
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.214
= Slack Time                    0.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[6] v     |          | 0.000 |       |   0.100 |    1.098 | 
     | FE_PHC160_b_6_ | A v -> Y v | BUFNIx08 | 0.018 | 0.018 |   0.118 |    1.116 | 
     | FE_PHC211_b_6_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.143 |    1.141 | 
     | FE_PHC178_b_6_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.164 |    1.163 | 
     | FE_PHC142_b_6_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.187 |    1.186 | 
     | FE_PHC119_b_6_ | A v -> Y v | BUFNIx03 | 0.023 | 0.027 |   0.214 |    1.212 | 
     | \b_reg_reg[6]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.214 |    1.212 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -0.998 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.992 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.973 | 
     | \b_reg_reg[6] | CLK ^      | DFFASx02  | 0.055 | 0.002 |   0.027 |   -0.972 | 
     +-----------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \a_reg_reg[8] /CLK 
Endpoint:   \a_reg_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[8]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.026
- Setup                         0.315
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.212
= Slack Time                    1.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[8] v     |          | 0.000 |       |   0.100 |    1.100 | 
     | FE_PHC157_a_8_ | A v -> Y v | BUFNIx08 | 0.016 | 0.016 |   0.116 |    1.117 | 
     | FE_PHC207_a_8_ | A v -> Y v | BUFNIx04 | 0.023 | 0.025 |   0.142 |    1.142 | 
     | FE_PHC177_a_8_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.163 |    1.163 | 
     | FE_PHC139_a_8_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.186 |    1.186 | 
     | FE_PHC129_a_8_ | A v -> Y v | BUFNIx04 | 0.023 | 0.025 |   0.212 |    1.212 | 
     | \a_reg_reg[8]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.212 |    1.212 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.000 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.993 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.975 | 
     | \a_reg_reg[8] | CLK ^      | DFFASx02  | 0.055 | 0.001 |   0.026 |   -0.974 | 
     +-----------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \b_reg_reg[9] /CLK 
Endpoint:   \b_reg_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[9]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.026
- Setup                         0.314
+ Path Delay                    1.500
= Required Time                 1.212
- Arrival Time                  0.211
= Slack Time                    1.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[9] v     |          | 0.000 |       |   0.100 |    1.100 | 
     | FE_PHC200_b_9_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.116 | 
     | FE_PHC272_b_9_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.139 |    1.139 | 
     | FE_PHC252_b_9_ | A v -> Y v | BUFNIx04 | 0.023 | 0.025 |   0.164 |    1.165 | 
     | FE_PHC229_b_9_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.185 |    1.186 | 
     | FE_PHC120_b_9_ | A v -> Y v | BUFNIx04 | 0.024 | 0.026 |   0.211 |    1.212 | 
     | \b_reg_reg[9]  | D v        | DFFASx02 | 0.024 | 0.000 |   0.211 |    1.212 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.000 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.994 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.975 | 
     | \b_reg_reg[9] | CLK ^      | DFFASx02  | 0.055 | 0.001 |   0.026 |   -0.974 | 
     +-----------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \a_reg_reg[10] /CLK 
Endpoint:   \a_reg_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[10]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.026
- Setup                         0.315
+ Path Delay                    1.500
= Required Time                 1.211
- Arrival Time                  0.206
= Slack Time                    1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[10] v    |          | 0.000 |       |   0.100 |    1.105 | 
     | FE_PHC203_a_10_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.122 | 
     | FE_PHC231_a_10_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.139 | 
     | FE_PHC269_a_10_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.158 |    1.163 | 
     | FE_PHC255_a_10_ | A v -> Y v | BUFNIx08 | 0.018 | 0.022 |   0.180 |    1.185 | 
     | FE_PHC126_a_10_ | A v -> Y v | BUFNIx03 | 0.023 | 0.026 |   0.206 |    1.211 | 
     | \a_reg_reg[10]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.206 |    1.211 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.005 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.999 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.054 | 0.019 |   0.025 |   -0.980 | 
     | \a_reg_reg[10] | CLK ^      | DFFASx02  | 0.055 | 0.001 |   0.026 |   -0.979 | 
     +------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   out[13]         (v) checked with  leading edge of 'clk'
Beginpoint: \out_reg[13] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    1.500
= Required Time                 1.400
- Arrival Time                  0.207
= Slack Time                    1.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |              |           |       |       |  Time   |   Time   | 
     |---------------+--------------+-----------+-------+-------+---------+----------| 
     |               | clk ^        |           | 0.000 |       |   0.000 |    1.193 | 
     | clk__L1_I0    | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    1.199 | 
     | clk__L2_I0    | A v -> Y ^   | INVCLKx10 | 0.054 | 0.019 |   0.025 |    1.218 | 
     | \out_reg[13]  | CLK ^ -> Q v | DFFARSx04 | 0.034 | 0.122 |   0.147 |    1.339 | 
     | FE_OFC37_n_54 | A v -> Y v   | BUFNIx04  | 0.034 | 0.033 |   0.180 |    1.372 | 
     | drc103        | A v -> Y v   | BUFNIx08  | 0.025 | 0.027 |   0.207 |    1.400 | 
     |               | out[13] v    |           | 0.025 | 0.000 |   0.207 |    1.400 | 
     +-------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   out[2]         (v) checked with  leading edge of 'clk'
Beginpoint: \out_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    1.500
= Required Time                 1.400
- Arrival Time                  0.189
= Slack Time                    1.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |    1.211 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.007 | 0.007 |   0.007 |    1.218 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.054 | 0.019 |   0.025 |    1.236 | 
     | \out_reg[2] | CLK ^ -> Q v | DFFARSx04 | 0.049 | 0.132 |   0.157 |    1.368 | 
     | drc104      | A v -> Y v   | BUFNIx08  | 0.031 | 0.031 |   0.188 |    1.400 | 
     |             | out[2] v     |           | 0.031 | 0.000 |   0.189 |    1.400 | 
     +-----------------------------------------------------------------------------+ 

