# Out log file
# Created: Thu Sep 29 13:26:26 2022

Created design: RS_DSP_MULT_REGIN
Adding VERILOG_2001 /home/users/amajid/Cases/registered_input_mult/./rtl/registered_input_mult.v 
Adding VERILOG_2001 /home/users/amajid/Cases/registered_input_mult/./rtl/RS_DSP2_MULT_REGIN.v 
Adding constraint file /home/users/amajid/Cases/registered_input_mult/./constrain/rs_dsp2_mult_regin.sdc
##################################################Analysis for design: RS_DSP_MULT_REGIN##################################################Design didn't change: RS_DSP_MULT_REGIN, skipping analysis.##################################################Synthesis for design: RS_DSP_MULT_REGIN##################################################RS SynthesisKeep name: clk
Design didn't change: RS_DSP_MULT_REGIN, skipping synthesis.##################################################Packing for design: RS_DSP_MULT_REGIN##################################################Constraint: create_clock -period 6.8 clk 
Constraint: set_input_delay 1 -clock clk [get_ports {*}] 
Constraint: set_output_delay 1 -clock clk [get_ports {*}] 
Constraint: set_pin_loc clk Bank_H_1_1 
Constraint: set_pin_loc a[0] Bank_H_1_2 
Constraint: set_pin_loc a[1] Bank_H_1_3 
Constraint: set_pin_loc a[2] Bank_H_1_4 
Constraint: set_pin_loc a[3] Bank_H_1_5 
Constraint: set_pin_loc a[4] Bank_H_1_6 
Constraint: set_pin_loc a[5] Bank_H_1_7 
Constraint: set_pin_loc a[6] Bank_H_1_8 
Constraint: set_pin_loc a[7] Bank_H_1_9 
Constraint: set_pin_loc a[8] Bank_H_1_10 
Constraint: set_pin_loc a[9] Bank_H_1_11 
Constraint: set_pin_loc a[10] Bank_H_1_12 
Constraint: set_pin_loc a[11] Bank_H_1_13 
Constraint: set_pin_loc a[12] Bank_H_1_14 
Constraint: set_pin_loc a[13] Bank_H_1_15 
Constraint: set_pin_loc a[14] Bank_H_1_16 
Constraint: set_pin_loc a[15] Bank_H_1_17 
Constraint: set_pin_loc a[16] Bank_H_1_18 
Constraint: set_pin_loc a[17] Bank_H_1_19 
Constraint: set_pin_loc a[18] Bank_H_1_20 
Constraint: set_pin_loc a[19] Bank_H_2_1 
Constraint: set_pin_loc b[0] Bank_H_2_2 
Constraint: set_pin_loc b[1]Bank_H_2_3 
Constraint: set_pin_loc b[2]Bank_H_2_4 
Constraint: set_pin_loc b[3]Bank_H_2_5 
Constraint: set_pin_loc b[4]Bank_H_2_6 
Constraint: set_pin_loc b[5]Bank_H_2_7 
Constraint: set_pin_loc b[6]Bank_H_2_8 
Constraint: set_pin_loc b[7]Bank_H_2_9 
Constraint: set_pin_loc b[8]Bank_H_2_10 
Constraint: set_pin_loc b[9]Bank_H_2_11 
Constraint: set_pin_loc b[10] Bank_H_2_12 
Constraint: set_pin_loc b[11] Bank_H_2_13 
Constraint: set_pin_loc b[12] Bank_H_2_14 
Constraint: set_pin_loc b[13] Bank_H_2_15 
Constraint: set_pin_loc b[14] Bank_H_2_16 
Constraint: set_pin_loc b[15] Bank_H_2_17 
Constraint: set_pin_loc b[16] Bank_H_2_18 
Constraint: set_pin_loc b[17] Bank_H_2_19 
Constraint: set_pin_loc feedback_in[0] Bank_H_2_20 
Constraint: set_pin_loc feedback_in[1] Bank_H_3_1 
Constraint: set_pin_loc feedback_in[2] Bank_H_3_2 
Constraint: set_pin_loc z_out Bank_H_3_3 
Design RS_DSP_MULT_REGIN packing reused##################################################Placement for design: RS_DSP_MULT_REGIN##################################################Design RS_DSP_MULT_REGIN placement reused##################################################Routing for design: RS_DSP_MULT_REGIN##################################################Design RS_DSP_MULT_REGIN routing reused##################################################Timing Analysis for design: RS_DSP_MULT_REGIN##################################################Design RS_DSP_MULT_REGIN timing didn't change