
*** Running vivado
    with args -log HDMI_bd_detect_end_image_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_bd_detect_end_image_0_0.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_bd_detect_end_image_0_0.tcl -notrace
Command: synth_design -top HDMI_bd_detect_end_image_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 391.262 ; gain = 100.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_detect_end_image_0_0' [e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_0/synth/HDMI_bd_detect_end_image_0_0.vhd:64]
INFO: [Synth 8-3491] module 'detect_end_image' declared at 'E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detect_end_image.vhd:34' bound to instance 'U0' of component 'detect_end_image' [e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_0/synth/HDMI_bd_detect_end_image_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'detect_end_image' [E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detect_end_image.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'detect_end_image' (1#1) [E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/detect_end_image.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd_detect_end_image_0_0' (2#1) [e:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_detect_end_image_0_0/synth/HDMI_bd_detect_end_image_0_0.vhd:64]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[10]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[9]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[8]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[7]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[6]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[5]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[4]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[3]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[2]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[1]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port column[0]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[10]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[9]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[8]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[7]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[6]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[5]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[4]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[3]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[2]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[1]
WARNING: [Synth 8-3331] design detect_end_image has unconnected port ligne[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 446.719 ; gain = 156.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 446.719 ; gain = 156.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 446.719 ; gain = 156.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 703.664 ; gain = 2.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 703.664 ; gain = 413.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 703.664 ; gain = 413.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 703.664 ; gain = 413.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:01:03 . Memory (MB): peak = 703.664 ; gain = 413.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design HDMI_bd_detect_end_image_0_0 has an empty top module
INFO: [Synth 8-3917] design HDMI_bd_detect_end_image_0_0 has port fin driven by constant 0
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[10]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[9]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[8]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[7]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[6]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[5]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[4]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[3]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[2]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[1]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port column[0]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[10]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[9]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[8]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[7]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[6]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[5]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[4]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[3]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[2]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[1]
WARNING: [Synth 8-3331] design HDMI_bd_detect_end_image_0_0 has unconnected port ligne[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:01:19 . Memory (MB): peak = 703.664 ; gain = 413.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:01:30 . Memory (MB): peak = 772.992 ; gain = 482.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:30 . Memory (MB): peak = 772.992 ; gain = 482.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:01:30 . Memory (MB): peak = 772.992 ; gain = 482.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 774.121 ; gain = 483.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 774.121 ; gain = 483.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 774.121 ; gain = 483.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 774.121 ; gain = 483.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 774.121 ; gain = 483.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 774.121 ; gain = 483.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 774.121 ; gain = 483.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:54 . Memory (MB): peak = 774.121 ; gain = 226.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:01:32 . Memory (MB): peak = 774.121 ; gain = 483.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:37 . Memory (MB): peak = 798.863 ; gain = 521.586
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_detect_end_image_0_0_synth_1/HDMI_bd_detect_end_image_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/VLSI/Projet/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_detect_end_image_0_0_synth_1/HDMI_bd_detect_end_image_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_bd_detect_end_image_0_0_utilization_synth.rpt -pb HDMI_bd_detect_end_image_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 798.863 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 24 00:32:58 2018...
