0.7
2020.2
Jun 10 2021
20:04:57
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v,1646468148,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v,,system_Action_RAM_0_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v,1646468149,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v,,system_Action_RAM_1_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v,1646468149,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v,,system_Action_RAM_2_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v,1646468149,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v,,system_Action_RAM_3_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v,1646488033,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/sim/system.v,,system_CU_0_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v,1646469252,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v,,system_PG_0_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v,1646469252,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v,,system_QA_0_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v,1646477687,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v,,system_RD_0_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v,1646469252,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v,,system_SD_0_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v,1646468148,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v,,system_cnst_0_4bit_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v,1646468149,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v,,system_cnst_1_1bit_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v,1646468149,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v,,system_cnst_1_1bit_1,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v,1646469252,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v,,system_decoder_0_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v,1646468149,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v,,system_reg_2bit_0_0,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v,1646468149,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v,,system_reg_32bit_0_1,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v,1646468149,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v,,system_reg_32bit_0_3,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/sim/system.v,1646484338,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v,,AGENT_imp_YX08AZ;Action_RAM_imp_YJTKIJ;EV_imp_1QWL980;system,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v,1646463170,verilog,,,,plus_tb,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v,1646475871,verilog,,,,system_wrapper_tb,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v,1646487753,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v,,CU,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v,1645593379,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v,,PG,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v,1646234531,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v,,QA,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v,1646477274,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v,,RD;analyzer,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v,1646489125,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v,,SD;comp_SD;gsg,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v,1645601669,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v,,lsfr_16bit;minus;multiply;plus;r_shift,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v,1646374736,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v,,debit_decoder;decoder;enabler_2bit,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v,1645692832,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v,,comp_2bit;max2to1_32bit;max4to1_2bit;max4to1_32bit;min2to1_2bit;min4to2_2bit,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v,1646234531,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v,,mux2to1_2bit;mux2to1_32bit;mux2to1_32bit_sd;mux4to1_2bit;mux4to1_32bit,,,,,,,,
D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v,1646306670,verilog,,D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v,,reg_2bit;reg_32bit,,,,,,,,
