
*** Running vivado
    with args -log cpu_design_thinpad_serial_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_design_thinpad_serial_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cpu_design_thinpad_serial_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 354.035 ; gain = 58.777
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_serial_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/simple_axilite_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/axi_simple_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/l1_cache_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/sram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 377.875 ; gain = 23.840
Command: synth_design -top cpu_design_thinpad_serial_0_0 -part xc7a100tfgg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 820.707 ; gain = 178.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_design_thinpad_serial_0_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_serial_0_0/synth/cpu_design_thinpad_serial_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'thinpad_serial_v1_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:287]
	Parameter C_S_DATA_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_DATA_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'thinpad_uart_serial' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:209]
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:78]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:192]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 22 - type: integer 
	Parameter ShiftLimiter bound to: 8 - type: integer 
	Parameter Inc bound to: 3221 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen' (1#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:192]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:78]
WARNING: [Synth 8-7023] instance 'ext_uart_r' of module 'async_receiver' has 7 connections declared, but only 5 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:233]
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:17]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen__parameterized0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:192]
	Parameter ClkFrequency bound to: 100000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 22 - type: integer 
	Parameter ShiftLimiter bound to: 5 - type: integer 
	Parameter Inc bound to: 403 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen__parameterized0' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:192]
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (3#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:17]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_uart_serial' (4#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:209]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:394]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:415]
WARNING: [Synth 8-6014] Unused sequential element stored_awaddr_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:413]
WARNING: [Synth 8-3848] Net s_data_axi_rresp in module/entity thinpad_serial_v1_0 does not have driver. [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:326]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_serial_v1_0' (5#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v:287]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_thinpad_serial_0_0' (6#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_serial_0_0/synth/cpu_design_thinpad_serial_0_0.v:57]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_rresp[1]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_rresp[0]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_awaddr[3]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_awaddr[2]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_awaddr[1]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_awaddr[0]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_awprot[2]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_awprot[1]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_awprot[0]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[63]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[62]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[61]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[60]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[59]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[58]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[57]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[56]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[55]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[54]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[53]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[52]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[51]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[50]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[49]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[48]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[47]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[46]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[45]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[44]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[43]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[42]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[41]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[40]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[39]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[38]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[37]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[36]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[35]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[34]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[33]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[32]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[31]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[30]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[29]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[28]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[27]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[26]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[25]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[24]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[23]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[22]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[21]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[20]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[19]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[18]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[17]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[16]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[15]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[14]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[13]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[12]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[11]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[10]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[9]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wdata[8]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wstrb[7]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wstrb[6]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wstrb[5]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wstrb[4]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wstrb[3]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wstrb[2]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wstrb[1]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_wstrb[0]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_arprot[2]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_arprot[1]
WARNING: [Synth 8-3331] design thinpad_serial_v1_0 has unconnected port s_data_axi_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 887.668 ; gain = 245.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 887.668 ; gain = 245.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 887.668 ; gain = 245.727
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1003.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1004.887 ; gain = 0.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 1004.887 ; gain = 362.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 1004.887 ; gain = 362.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 1004.887 ; gain = 362.945
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'async_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'thinpad_serial_v1_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE4 |                      00000000010 |                             0001
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE3 |                      00000010000 |                             1010
                 iSTATE1 |                      00000100000 |                             1011
                 iSTATE2 |                      00001000000 |                             1100
                  iSTATE |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE0 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                  iSTATE |                      00000000010 |                             0100
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE4 |                      00000010000 |                             1010
                 iSTATE2 |                      00000100000 |                             1011
                 iSTATE3 |                      00001000000 |                             1100
                 iSTATE0 |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE1 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                              000
                 iSTATE1 |                              010 |                              001
                  iSTATE |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'thinpad_serial_v1_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:56 . Memory (MB): peak = 1004.887 ; gain = 362.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 67    
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
Module BaudTickGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
Module async_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module thinpad_uart_serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 65    
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module thinpad_serial_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[61] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[56] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[54] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[52] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[49] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[46] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[40] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[36] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[14] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_serial_0_0 has port s_data_axi_rdata[8] driven by constant 0
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_rresp[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_rresp[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_awaddr[3]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_awaddr[2]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_awaddr[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_awaddr[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_awprot[2]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_awprot[1]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_awprot[0]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[63]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[62]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[61]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[60]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[59]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[58]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[57]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[56]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[55]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[54]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[53]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[52]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[51]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[50]
WARNING: [Synth 8-3331] design cpu_design_thinpad_serial_0_0 has unconnected port s_data_axi_wdata[49]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 1004.887 ; gain = 362.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:40 . Memory (MB): peak = 1004.887 ; gain = 362.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:40 . Memory (MB): peak = 1004.887 ; gain = 362.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:42 . Memory (MB): peak = 1004.887 ; gain = 362.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:52 . Memory (MB): peak = 1008.047 ; gain = 366.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:52 . Memory (MB): peak = 1008.047 ; gain = 366.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:52 . Memory (MB): peak = 1008.047 ; gain = 366.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:52 . Memory (MB): peak = 1008.047 ; gain = 366.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:52 . Memory (MB): peak = 1008.047 ; gain = 366.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:52 . Memory (MB): peak = 1008.047 ; gain = 366.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |    12|
|3     |LUT2   |    17|
|4     |LUT3   |    20|
|5     |LUT4   |    24|
|6     |LUT5   |    54|
|7     |LUT6   |   186|
|8     |MUXF7  |    64|
|9     |FDRE   |   629|
|10    |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------------------+------+
|      |Instance         |Module                      |Cells |
+------+-----------------+----------------------------+------+
|1     |top              |                            |  1023|
|2     |  inst           |thinpad_serial_v1_0         |  1023|
|3     |    uart         |thinpad_uart_serial         |  1005|
|4     |      ext_uart_r |async_receiver              |   146|
|5     |        tickgen  |BaudTickGen                 |    45|
|6     |      ext_uart_t |async_transmitter           |    74|
|7     |        tickgen  |BaudTickGen__parameterized0 |    40|
+------+-----------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:52 . Memory (MB): peak = 1008.047 ; gain = 366.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 76 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:43 . Memory (MB): peak = 1008.047 ; gain = 248.887
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:53 . Memory (MB): peak = 1008.047 ; gain = 366.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1023.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:26 . Memory (MB): peak = 1023.445 ; gain = 637.805
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1023.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_thinpad_serial_0_0_synth_1/cpu_design_thinpad_serial_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cpu_design_thinpad_serial_0_0, cache-ID = 47ab96a3c3f791e9
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1023.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_thinpad_serial_0_0_synth_1/cpu_design_thinpad_serial_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_design_thinpad_serial_0_0_utilization_synth.rpt -pb cpu_design_thinpad_serial_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 00:36:35 2019...
