{"sha": "74a6106962459a471c23ea2b9d7823f448918ae1", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzRhNjEwNjk2MjQ1OWE0NzFjMjNlYTJiOWQ3ODIzZjQ0ODkxOGFlMQ==", "commit": {"author": {"name": "Torbjorn Granlund", "email": "tege@gnu.org", "date": "1994-06-29T00:19:15Z"}, "committer": {"name": "Torbjorn Granlund", "email": "tege@gnu.org", "date": "1994-06-29T00:19:15Z"}, "message": "(umuldi3_highpart): New expander and matcher.\n\nFrom-SVN: r7592", "tree": {"sha": "5716fbb6e3130fd23fae79cc7b38a04fe96c0f51", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5716fbb6e3130fd23fae79cc7b38a04fe96c0f51"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/74a6106962459a471c23ea2b9d7823f448918ae1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/74a6106962459a471c23ea2b9d7823f448918ae1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/74a6106962459a471c23ea2b9d7823f448918ae1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/74a6106962459a471c23ea2b9d7823f448918ae1/comments", "author": null, "committer": null, "parents": [{"sha": "14edc0e4d37e59b80c686a856f45296448dd3667", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/14edc0e4d37e59b80c686a856f45296448dd3667", "html_url": "https://github.com/Rust-GCC/gccrs/commit/14edc0e4d37e59b80c686a856f45296448dd3667"}], "stats": {"total": 22, "additions": 22, "deletions": 0}, "files": [{"sha": "8497011f751cbbf168c29bcd6b76c4080ad8ab00", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 22, "deletions": 0, "changes": 22, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/74a6106962459a471c23ea2b9d7823f448918ae1/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/74a6106962459a471c23ea2b9d7823f448918ae1/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=74a6106962459a471c23ea2b9d7823f448918ae1", "patch": "@@ -417,6 +417,28 @@\n   \"\"\n   \"mulq %r1,%r2,%0\"\n   [(set_attr \"type\" \"imulq\")])\n+\n+(define_insn \"umuldi3_highpart\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n+\t(truncate:DI\n+\t (lshiftrt:TI\n+\t  (mult:TI (zero_extend:TI (match_operand:DI 1 \"register_operand\" \"r\"))\n+\t\t   (zero_extend:TI (match_operand:DI 2 \"register_operand\" \"r\")))\n+\t  (const_int 64))))]\n+  \"\"\n+  \"umulh %1,%2,%0\"\n+  [(set_attr \"type\" \"imulq\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n+\t(truncate:DI\n+\t (lshiftrt:TI\n+\t  (mult:TI (zero_extend:TI (match_operand:DI 1 \"register_operand\" \"r\"))\n+\t\t   (match_operand:TI 2 \"cint8_operand\" \"I\"))\n+\t  (const_int 64))))]\n+  \"\"\n+  \"umulh %1,%2,%0\"\n+  [(set_attr \"type\" \"imulq\")])\n \f\n ;; The divide and remainder operations always take their inputs from\n ;; r24 and r25, put their output in r27, and clobber r23 and r28."}]}