
exercise_3.2-circuit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060c0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  08006250  08006250  00016250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006834  08006834  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  08006834  08006834  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006834  08006834  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006834  08006834  00016834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006838  08006838  00016838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800683c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  200001fc  08006a38  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000548  08006a38  00020548  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a468  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001834  00000000  00000000  0002a694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  0002bec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf8  00000000  00000000  0002cb80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001127d  00000000  00000000  0002d778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009547  00000000  00000000  0003e9f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005c1b3  00000000  00000000  00047f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a40ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004af4  00000000  00000000  000a4140  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006238 	.word	0x08006238

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	08006238 	.word	0x08006238

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_AUTOINJECMODE(ADC_InitStruct->ADC_AutoInjMode));
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfRegChannel));

  /*---------------------------- ADCx CFGR Configuration -----------------*/
  /* Get the ADCx CFGR value */
  tmpreg1 = ADCx->CFGR;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	68db      	ldr	r3, [r3, #12]
 8000c5a:	60fb      	str	r3, [r7, #12]
  /* Clear SCAN bit */
  tmpreg1 &= CFGR_CLEAR_Mask; 
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	4b1a      	ldr	r3, [pc, #104]	; (8000cc8 <ADC_Init+0x80>)
 8000c60:	4013      	ands	r3, r2
 8000c62:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	681a      	ldr	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution|                 
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c6c:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	689b      	ldr	r3, [r3, #8]
  ADC_InitStruct->ADC_Resolution|                 
 8000c72:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	68db      	ldr	r3, [r3, #12]
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8000c78:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_DataAlign|                 
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	691b      	ldr	r3, [r3, #16]
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8000c7e:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_OverrunMode|        
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	695b      	ldr	r3, [r3, #20]
  ADC_InitStruct->ADC_DataAlign|                 
 8000c84:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_AutoInjMode;
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	699b      	ldr	r3, [r3, #24]
  ADC_InitStruct->ADC_OverrunMode|        
 8000c8a:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx CFGR */
  ADCx->CFGR = tmpreg1;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	68fa      	ldr	r2, [r7, #12]
 8000c96:	60da      	str	r2, [r3, #12]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9c:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= ~(uint32_t)(ADC_SQR1_L);
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	f023 030f 	bic.w	r3, r3, #15
 8000ca4:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfRegChannel value */
  tmpreg1 |= (uint32_t) (ADC_InitStruct->ADC_NbrOfRegChannel - 1);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	7f1b      	ldrb	r3, [r3, #28]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	461a      	mov	r2, r3
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1; 
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	68fa      	ldr	r2, [r7, #12]
 8000cb8:	631a      	str	r2, [r3, #48]	; 0x30
   
}  
 8000cba:	bf00      	nop
 8000cbc:	3714      	adds	r7, #20
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	fdffc007 	.word	0xfdffc007

08000ccc <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;                 
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2200      	movs	r2, #0
 8000cde:	605a      	str	r2, [r3, #4]
  ADC_InitStruct->ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;         
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
  ADC_InitStruct->ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2200      	movs	r2, #0
 8000cea:	60da      	str	r2, [r3, #12]
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;                 
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2200      	movs	r2, #0
 8000cf0:	611a      	str	r2, [r3, #16]
  ADC_InitStruct->ADC_OverrunMode = DISABLE;   
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	615a      	str	r2, [r3, #20]
  ADC_InitStruct->ADC_AutoInjMode = DISABLE;  
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	619a      	str	r2, [r3, #24]
  ADC_InitStruct->ADC_NbrOfRegChannel = 1; 
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2201      	movs	r2, #1
 8000d02:	771a      	strb	r2, [r3, #28]
}
 8000d04:	bf00      	nop
 8000d06:	370c      	adds	r7, #12
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	460b      	mov	r3, r1
 8000d1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d1c:	78fb      	ldrb	r3, [r7, #3]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d006      	beq.n	8000d30 <ADC_Cmd+0x20>
  {
    /* Set the ADEN bit */
    ADCx->CR |= ADC_CR_ADEN;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	f043 0201 	orr.w	r2, r3, #1
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral: Set the ADDIS bit */
    ADCx->CR |= ADC_CR_ADDIS;
  }
}
 8000d2e:	e005      	b.n	8000d3c <ADC_Cmd+0x2c>
    ADCx->CR |= ADC_CR_ADDIS;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	f043 0202 	orr.w	r2, r3, #2
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADCAL bit */
  ADCx->CR |= ADC_CR_ADCAL;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <ADC_SelectCalibrationMode>:
  *          @arg ADC_CalibrationMode_Single: to select the calibration for single channel
  *          @arg ADC_CalibrationMode_Differential: to select the calibration for differential channel         
  * @retval None
  */
void ADC_SelectCalibrationMode(ADC_TypeDef* ADCx, uint32_t ADC_CalibrationMode)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CALIBRATION_MODE(ADC_CalibrationMode));
  /* Set or Reset the ADCALDIF bit */
  ADCx->CR &= (~ADC_CR_ADCALDIF);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	689b      	ldr	r3, [r3, #8]
 8000d76:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
  ADCx->CR |= ADC_CalibrationMode;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	689a      	ldr	r2, [r3, #8]
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	431a      	orrs	r2, r3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	609a      	str	r2, [r3, #8]

}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr

08000d96 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b085      	sub	sp, #20
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR & ADC_CR_ADCAL) != (uint32_t)RESET)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	689b      	ldr	r3, [r3, #8]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	da02      	bge.n	8000db0 <ADC_GetCalibrationStatus+0x1a>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8000daa:	2301      	movs	r3, #1
 8000dac:	73fb      	strb	r3, [r7, #15]
 8000dae:	e001      	b.n	8000db4 <ADC_GetCalibrationStatus+0x1e>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 8000db0:	2300      	movs	r3, #0
 8000db2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8000db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3714      	adds	r7, #20
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr

08000dc2 <ADC_GetDisableCmdStatus>:
  * @brief  Gets the selected ADC disable command Status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC ADC disable command (SET or RESET).
  */
FlagStatus ADC_GetDisableCmdStatus(ADC_TypeDef* ADCx)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b085      	sub	sp, #20
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of ADDIS bit */
  if ((ADCx->CR & ADC_CR_ADDIS) != (uint32_t)RESET)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d002      	beq.n	8000de0 <ADC_GetDisableCmdStatus+0x1e>
  {
    /* ADDIS bit is set */
    bitstatus = SET;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	73fb      	strb	r3, [r7, #15]
 8000dde:	e001      	b.n	8000de4 <ADC_GetDisableCmdStatus+0x22>
  }
  else
  {
    /* ADDIS bit is reset */
    bitstatus = RESET;
 8000de0:	2300      	movs	r3, #0
 8000de2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADDIS bit status */
  return  bitstatus;
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr

08000df2 <ADC_VoltageRegulatorCmd>:
  * @param  NewState: new state of the ADCx Voltage Regulator.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VoltageRegulatorCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000df2:	b480      	push	{r7}
 8000df4:	b083      	sub	sp, #12
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
 8000dfa:	460b      	mov	r3, r1
 8000dfc:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* set the intermediate state before moving the ADC voltage regulator 
  from enable state to disable state or from disable state to enable state */
  ADCx->CR &= ~(ADC_CR_ADVREGEN);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	609a      	str	r2, [r3, #8]
  
  if (NewState != DISABLE)
 8000e0a:	78fb      	ldrb	r3, [r7, #3]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d006      	beq.n	8000e1e <ADC_VoltageRegulatorCmd+0x2c>
  {
    /* Set the ADVREGEN bit 0 */
    ADCx->CR |= ADC_CR_ADVREGEN_0;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	689b      	ldr	r3, [r3, #8]
 8000e14:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
  else
  {
    /* Set the ADVREGEN bit 1 */
    ADCx->CR |=ADC_CR_ADVREGEN_1;
  }
}
 8000e1c:	e005      	b.n	8000e2a <ADC_VoltageRegulatorCmd+0x38>
    ADCx->CR |=ADC_CR_ADVREGEN_1;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	689b      	ldr	r3, [r3, #8]
 8000e22:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	609a      	str	r2, [r3, #8]
}
 8000e2a:	bf00      	nop
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
	...

08000e38 <ADC_VrefintCmd>:
  * @param  NewState: new state of the Vrefint.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VrefintCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if((ADCx == ADC1) || (ADCx == ADC2))
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e4a:	d003      	beq.n	8000e54 <ADC_VrefintCmd+0x1c>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a15      	ldr	r2, [pc, #84]	; (8000ea4 <ADC_VrefintCmd+0x6c>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d110      	bne.n	8000e76 <ADC_VrefintCmd+0x3e>
  {
    if (NewState != DISABLE)
 8000e54:	78fb      	ldrb	r3, [r7, #3]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <ADC_VrefintCmd+0x30>
    {
      /* Enable the Vrefint channel*/
      ADC1_2->CCR |= ADC12_CCR_VREFEN;
 8000e5a:	4b13      	ldr	r3, [pc, #76]	; (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	4a12      	ldr	r2, [pc, #72]	; (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e60:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e64:	6093      	str	r3, [r2, #8]
    if (NewState != DISABLE)
 8000e66:	e017      	b.n	8000e98 <ADC_VrefintCmd+0x60>
    }
    else
    {
      /* Disable the Vrefint channel*/
      ADC1_2->CCR &= ~(uint32_t)ADC12_CCR_VREFEN;
 8000e68:	4b0f      	ldr	r3, [pc, #60]	; (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	4a0e      	ldr	r2, [pc, #56]	; (8000ea8 <ADC_VrefintCmd+0x70>)
 8000e6e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000e72:	6093      	str	r3, [r2, #8]
    if (NewState != DISABLE)
 8000e74:	e010      	b.n	8000e98 <ADC_VrefintCmd+0x60>
    }
  }
  else
  {
    if (NewState != DISABLE)
 8000e76:	78fb      	ldrb	r3, [r7, #3]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d006      	beq.n	8000e8a <ADC_VrefintCmd+0x52>
    {
      /* Enable the Vrefint channel*/
      ADC3_4->CCR |= ADC34_CCR_VREFEN;
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <ADC_VrefintCmd+0x74>)
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	4a0a      	ldr	r2, [pc, #40]	; (8000eac <ADC_VrefintCmd+0x74>)
 8000e82:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000e86:	6093      	str	r3, [r2, #8]
    {
      /* Disable the Vrefint channel*/
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_VREFEN;
    }
  }
}
 8000e88:	e006      	b.n	8000e98 <ADC_VrefintCmd+0x60>
      ADC3_4->CCR &= ~(uint32_t)ADC34_CCR_VREFEN;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	; (8000eac <ADC_VrefintCmd+0x74>)
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	4a07      	ldr	r2, [pc, #28]	; (8000eac <ADC_VrefintCmd+0x74>)
 8000e90:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000e94:	6093      	str	r3, [r2, #8]
}
 8000e96:	e7ff      	b.n	8000e98 <ADC_VrefintCmd+0x60>
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	50000100 	.word	0x50000100
 8000ea8:	50000300 	.word	0x50000300
 8000eac:	50000700 	.word	0x50000700

08000eb0 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_181Cycles5: Sample time equal to 181.5 cycles	
  *     @arg ADC_SampleTime_601Cycles5: Sample time equal to 601.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	b085      	sub	sp, #20
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	4608      	mov	r0, r1
 8000eba:	4611      	mov	r1, r2
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	70fb      	strb	r3, [r7, #3]
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	70bb      	strb	r3, [r7, #2]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* Regular sequence configuration */
  /* For Rank 1 to 4 */
  if (Rank < 5)
 8000ed2:	78bb      	ldrb	r3, [r7, #2]
 8000ed4:	2b04      	cmp	r3, #4
 8000ed6:	d821      	bhi.n	8000f1c <ADC_RegularChannelConfig+0x6c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000edc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = 0x1F << (6 * (Rank ));
 8000ede:	78ba      	ldrb	r2, [r7, #2]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	4413      	add	r3, r2
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	461a      	mov	r2, r3
 8000eea:	231f      	movs	r3, #31
 8000eec:	4093      	lsls	r3, r2
 8000eee:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	68fa      	ldr	r2, [r7, #12]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank));
 8000efa:	78f9      	ldrb	r1, [r7, #3]
 8000efc:	78ba      	ldrb	r2, [r7, #2]
 8000efe:	4613      	mov	r3, r2
 8000f00:	005b      	lsls	r3, r3, #1
 8000f02:	4413      	add	r3, r2
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0a:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	68fa      	ldr	r2, [r7, #12]
 8000f18:	631a      	str	r2, [r3, #48]	; 0x30
 8000f1a:	e074      	b.n	8001006 <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 5 to 9 */
  else if (Rank < 10)
 8000f1c:	78bb      	ldrb	r3, [r7, #2]
 8000f1e:	2b09      	cmp	r3, #9
 8000f20:	d823      	bhi.n	8000f6a <ADC_RegularChannelConfig+0xba>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f26:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR2_SQ5 << (6 * (Rank - 5));
 8000f28:	78bb      	ldrb	r3, [r7, #2]
 8000f2a:	1f5a      	subs	r2, r3, #5
 8000f2c:	4613      	mov	r3, r2
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	4413      	add	r3, r2
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	461a      	mov	r2, r3
 8000f36:	231f      	movs	r3, #31
 8000f38:	4093      	lsls	r3, r2
 8000f3a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	4013      	ands	r3, r2
 8000f44:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 5));
 8000f46:	78f9      	ldrb	r1, [r7, #3]
 8000f48:	78bb      	ldrb	r3, [r7, #2]
 8000f4a:	1f5a      	subs	r2, r3, #5
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	4413      	add	r3, r2
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	fa01 f303 	lsl.w	r3, r1, r3
 8000f58:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	635a      	str	r2, [r3, #52]	; 0x34
 8000f68:	e04d      	b.n	8001006 <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 10 to 14 */
  else if (Rank < 15)
 8000f6a:	78bb      	ldrb	r3, [r7, #2]
 8000f6c:	2b0e      	cmp	r3, #14
 8000f6e:	d825      	bhi.n	8000fbc <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f74:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ10 << (6 * (Rank - 10));
 8000f76:	78bb      	ldrb	r3, [r7, #2]
 8000f78:	f1a3 020a 	sub.w	r2, r3, #10
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	4413      	add	r3, r2
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	461a      	mov	r2, r3
 8000f86:	231f      	movs	r3, #31
 8000f88:	4093      	lsls	r3, r2
 8000f8a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	68fa      	ldr	r2, [r7, #12]
 8000f92:	4013      	ands	r3, r2
 8000f94:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 10));
 8000f96:	78f9      	ldrb	r1, [r7, #3]
 8000f98:	78bb      	ldrb	r3, [r7, #2]
 8000f9a:	f1a3 020a 	sub.w	r2, r3, #10
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	4413      	add	r3, r2
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8000faa:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000fac:	68fa      	ldr	r2, [r7, #12]
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	639a      	str	r2, [r3, #56]	; 0x38
 8000fba:	e024      	b.n	8001006 <ADC_RegularChannelConfig+0x156>
  }
  else 
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fc0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ15 << (6 * (Rank - 15));
 8000fc2:	78bb      	ldrb	r3, [r7, #2]
 8000fc4:	f1a3 020f 	sub.w	r2, r3, #15
 8000fc8:	4613      	mov	r3, r2
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	4413      	add	r3, r2
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	231f      	movs	r3, #31
 8000fd4:	4093      	lsls	r3, r2
 8000fd6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	43db      	mvns	r3, r3
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	4013      	ands	r3, r2
 8000fe0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 15));
 8000fe2:	78f9      	ldrb	r1, [r7, #3]
 8000fe4:	78bb      	ldrb	r3, [r7, #2]
 8000fe6:	f1a3 020f 	sub.w	r2, r3, #15
 8000fea:	4613      	mov	r3, r2
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4413      	add	r3, r2
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ff6:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68fa      	ldr	r2, [r7, #12]
 8001004:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Channel sampling configuration */
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	2b09      	cmp	r3, #9
 800100a:	d923      	bls.n	8001054 <ADC_RegularChannelConfig+0x1a4>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SMPR2_SMP10 << (3 * (ADC_Channel - 10));
 8001012:	78fb      	ldrb	r3, [r7, #3]
 8001014:	f1a3 020a 	sub.w	r2, r3, #10
 8001018:	4613      	mov	r3, r2
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	4413      	add	r3, r2
 800101e:	2207      	movs	r2, #7
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
	ADCx->SMPR2 &= ~tmpreg2;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	699a      	ldr	r2, [r3, #24]
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	43db      	mvns	r3, r3
 800102e:	401a      	ands	r2, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	619a      	str	r2, [r3, #24]
    /* Calculate the mask to set */
	ADCx->SMPR2 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6999      	ldr	r1, [r3, #24]
 8001038:	7878      	ldrb	r0, [r7, #1]
 800103a:	78fb      	ldrb	r3, [r7, #3]
 800103c:	f1a3 020a 	sub.w	r2, r3, #10
 8001040:	4613      	mov	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	4413      	add	r3, r2
 8001046:	fa00 f303 	lsl.w	r3, r0, r3
 800104a:	ea41 0203 	orr.w	r2, r1, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	619a      	str	r2, [r3, #24]
    /* Clear the old channel sample time */
	ADCx->SMPR1 &= ~tmpreg2;
    /* Calculate the mask to set */
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
  }
}
 8001052:	e01f      	b.n	8001094 <ADC_RegularChannelConfig+0x1e4>
    tmpreg1 = ADCx->SMPR1;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	60fb      	str	r3, [r7, #12]
    tmpreg2 = ADC_SMPR1_SMP1 << (3 * (ADC_Channel - 1));
 800105a:	78fb      	ldrb	r3, [r7, #3]
 800105c:	1e5a      	subs	r2, r3, #1
 800105e:	4613      	mov	r3, r2
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	4413      	add	r3, r2
 8001064:	2238      	movs	r2, #56	; 0x38
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	60bb      	str	r3, [r7, #8]
	ADCx->SMPR1 &= ~tmpreg2;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	695a      	ldr	r2, [r3, #20]
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	43db      	mvns	r3, r3
 8001074:	401a      	ands	r2, r3
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	615a      	str	r2, [r3, #20]
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6959      	ldr	r1, [r3, #20]
 800107e:	7878      	ldrb	r0, [r7, #1]
 8001080:	78fa      	ldrb	r2, [r7, #3]
 8001082:	4613      	mov	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	4413      	add	r3, r2
 8001088:	fa00 f303 	lsl.w	r3, r0, r3
 800108c:	ea41 0203 	orr.w	r2, r1, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	615a      	str	r2, [r3, #20]
}
 8001094:	bf00      	nop
 8001096:	3714      	adds	r7, #20
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <ADC_StartConversion>:
  * @brief  Enables or disables the selected ADC start conversion .
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartConversion(ADC_TypeDef* ADCx)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADSTART bit */
  ADCx->CR |= ADC_CR_ADSTART;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f043 0204 	orr.w	r2, r3, #4
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	609a      	str	r2, [r3, #8]
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010cc:	b29b      	uxth	r3, r3
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr

080010da <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_AWD3: ADC Analog watchdog 3 flag 
  *     @arg ADC_FLAG_JQOVF: ADC Injected Context Queue Overflow flag 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 80010da:	b480      	push	{r7}
 80010dc:	b085      	sub	sp, #20
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
 80010e2:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80010e4:	2300      	movs	r3, #0
 80010e6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->ISR & ADC_FLAG) != (uint32_t)RESET)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	4013      	ands	r3, r2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d002      	beq.n	80010fa <ADC_GetFlagStatus+0x20>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80010f4:	2301      	movs	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
 80010f8:	e001      	b.n	80010fe <ADC_GetFlagStatus+0x24>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80010fa:	2300      	movs	r3, #0
 80010fc:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 800110c:	b480      	push	{r7}
 800110e:	b087      	sub	sp, #28
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	2300      	movs	r3, #0
 8001120:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
 8001126:	e07c      	b.n	8001222 <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001128:	2201      	movs	r2, #1
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4013      	ands	r3, r2
 800113a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800113c:	68fa      	ldr	r2, [r7, #12]
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	429a      	cmp	r2, r3
 8001142:	d16b      	bne.n	800121c <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	791b      	ldrb	r3, [r3, #4]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d003      	beq.n	8001154 <GPIO_Init+0x48>
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	791b      	ldrb	r3, [r3, #4]
 8001150:	2b02      	cmp	r3, #2
 8001152:	d134      	bne.n	80011be <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	2103      	movs	r1, #3
 800115e:	fa01 f303 	lsl.w	r3, r1, r3
 8001162:	43db      	mvns	r3, r3
 8001164:	401a      	ands	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	689a      	ldr	r2, [r3, #8]
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	795b      	ldrb	r3, [r3, #5]
 8001172:	4619      	mov	r1, r3
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	fa01 f303 	lsl.w	r3, r1, r3
 800117c:	431a      	orrs	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	889b      	ldrh	r3, [r3, #4]
 8001186:	b29a      	uxth	r2, r3
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	b29b      	uxth	r3, r3
 800118c:	4619      	mov	r1, r3
 800118e:	2301      	movs	r3, #1
 8001190:	408b      	lsls	r3, r1
 8001192:	b29b      	uxth	r3, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	b29b      	uxth	r3, r3
 8001198:	4013      	ands	r3, r2
 800119a:	b29a      	uxth	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	889b      	ldrh	r3, [r3, #4]
 80011a4:	b29a      	uxth	r2, r3
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	799b      	ldrb	r3, [r3, #6]
 80011aa:	4619      	mov	r1, r3
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	b29b      	uxth	r3, r3
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	4313      	orrs	r3, r2
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	2103      	movs	r1, #3
 80011c8:	fa01 f303 	lsl.w	r3, r1, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	401a      	ands	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	791b      	ldrb	r3, [r3, #4]
 80011dc:	4619      	mov	r1, r3
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	fa01 f303 	lsl.w	r3, r1, r3
 80011e6:	431a      	orrs	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68da      	ldr	r2, [r3, #12]
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	2103      	movs	r1, #3
 80011f8:	fa01 f303 	lsl.w	r3, r1, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	401a      	ands	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	68da      	ldr	r2, [r3, #12]
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	79db      	ldrb	r3, [r3, #7]
 800120c:	4619      	mov	r1, r3
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	fa01 f303 	lsl.w	r3, r1, r3
 8001216:	431a      	orrs	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	3301      	adds	r3, #1
 8001220:	617b      	str	r3, [r7, #20]
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	2b0f      	cmp	r3, #15
 8001226:	f67f af7f 	bls.w	8001128 <GPIO_Init+0x1c>
    }
  }
}
 800122a:	bf00      	nop
 800122c:	bf00      	nop
 800122e:	371c      	adds	r7, #28
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001246:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2200      	movs	r2, #0
 800124c:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2202      	movs	r2, #2
 8001252:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2200      	movs	r2, #0
 800125e:	71da      	strb	r2, [r3, #7]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <GPIO_PinAFConfig>:
  *        for the detailed mapping of the system and peripherals alternate 
  *        function I/O pins.
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	460b      	mov	r3, r1
 8001276:	807b      	strh	r3, [r7, #2]
 8001278:	4613      	mov	r3, r2
 800127a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001280:	2300      	movs	r3, #0
 8001282:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8001284:	787a      	ldrb	r2, [r7, #1]
 8001286:	887b      	ldrh	r3, [r7, #2]
 8001288:	f003 0307 	and.w	r3, r3, #7
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8001294:	887b      	ldrh	r3, [r7, #2]
 8001296:	08db      	lsrs	r3, r3, #3
 8001298:	b29b      	uxth	r3, r3
 800129a:	461a      	mov	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3208      	adds	r2, #8
 80012a0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80012a4:	887b      	ldrh	r3, [r7, #2]
 80012a6:	f003 0307 	and.w	r3, r3, #7
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	210f      	movs	r1, #15
 80012ae:	fa01 f303 	lsl.w	r3, r1, r3
 80012b2:	43db      	mvns	r3, r3
 80012b4:	8879      	ldrh	r1, [r7, #2]
 80012b6:	08c9      	lsrs	r1, r1, #3
 80012b8:	b289      	uxth	r1, r1
 80012ba:	4608      	mov	r0, r1
 80012bc:	ea02 0103 	and.w	r1, r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f100 0208 	add.w	r2, r0, #8
 80012c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80012ca:	887b      	ldrh	r3, [r7, #2]
 80012cc:	08db      	lsrs	r3, r3, #3
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	461a      	mov	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3208      	adds	r2, #8
 80012d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	4313      	orrs	r3, r2
 80012de:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80012e0:	887b      	ldrh	r3, [r7, #2]
 80012e2:	08db      	lsrs	r3, r3, #3
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	461a      	mov	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3208      	adds	r2, #8
 80012ec:	68b9      	ldr	r1, [r7, #8]
 80012ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80012f2:	bf00      	nop
 80012f4:	3714      	adds	r7, #20
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
	...

08001300 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001300:	b480      	push	{r7}
 8001302:	b087      	sub	sp, #28
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]
 800130c:	2300      	movs	r3, #0
 800130e:	613b      	str	r3, [r7, #16]
 8001310:	230f      	movs	r3, #15
 8001312:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	78db      	ldrb	r3, [r3, #3]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d03a      	beq.n	8001392 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800131c:	4b28      	ldr	r3, [pc, #160]	; (80013c0 <NVIC_Init+0xc0>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	43db      	mvns	r3, r3
 8001322:	0a1b      	lsrs	r3, r3, #8
 8001324:	f003 0307 	and.w	r3, r3, #7
 8001328:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	f1c3 0304 	rsb	r3, r3, #4
 8001330:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	fa22 f303 	lsr.w	r3, r2, r3
 800133a:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	785b      	ldrb	r3, [r3, #1]
 8001340:	461a      	mov	r2, r3
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	fa02 f303 	lsl.w	r3, r2, r3
 8001348:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	789b      	ldrb	r3, [r3, #2]
 800134e:	461a      	mov	r2, r3
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	4013      	ands	r3, r2
 8001354:	697a      	ldr	r2, [r7, #20]
 8001356:	4313      	orrs	r3, r2
 8001358:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	011b      	lsls	r3, r3, #4
 800135e:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001360:	4a18      	ldr	r2, [pc, #96]	; (80013c4 <NVIC_Init+0xc4>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	6979      	ldr	r1, [r7, #20]
 8001368:	b2c9      	uxtb	r1, r1
 800136a:	4413      	add	r3, r2
 800136c:	460a      	mov	r2, r1
 800136e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800137a:	4912      	ldr	r1, [pc, #72]	; (80013c4 <NVIC_Init+0xc4>)
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	7812      	ldrb	r2, [r2, #0]
 8001380:	0952      	lsrs	r2, r2, #5
 8001382:	b2d2      	uxtb	r2, r2
 8001384:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001386:	2201      	movs	r2, #1
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800138c:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001390:	e00f      	b.n	80013b2 <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800139a:	490a      	ldr	r1, [pc, #40]	; (80013c4 <NVIC_Init+0xc4>)
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	7812      	ldrb	r2, [r2, #0]
 80013a0:	0952      	lsrs	r2, r2, #5
 80013a2:	b2d2      	uxtb	r2, r2
 80013a4:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80013a6:	2201      	movs	r2, #1
 80013a8:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80013aa:	f100 0320 	add.w	r3, r0, #32
 80013ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013b2:	bf00      	nop
 80013b4:	371c      	adds	r7, #28
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	e000ed00 	.word	0xe000ed00
 80013c4:	e000e100 	.word	0xe000e100

080013c8 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b08b      	sub	sp, #44	; 0x2c
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	623b      	str	r3, [r7, #32]
 80013d4:	2300      	movs	r3, #0
 80013d6:	61fb      	str	r3, [r7, #28]
 80013d8:	2300      	movs	r3, #0
 80013da:	61bb      	str	r3, [r7, #24]
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	2300      	movs	r3, #0
 80013e2:	613b      	str	r3, [r7, #16]
 80013e4:	2300      	movs	r3, #0
 80013e6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	2300      	movs	r3, #0
 80013ee:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80013f0:	4b8b      	ldr	r3, [pc, #556]	; (8001620 <RCC_GetClocksFreq+0x258>)
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f003 030c 	and.w	r3, r3, #12
 80013f8:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 80013fa:	6a3b      	ldr	r3, [r7, #32]
 80013fc:	2b08      	cmp	r3, #8
 80013fe:	d011      	beq.n	8001424 <RCC_GetClocksFreq+0x5c>
 8001400:	6a3b      	ldr	r3, [r7, #32]
 8001402:	2b08      	cmp	r3, #8
 8001404:	d837      	bhi.n	8001476 <RCC_GetClocksFreq+0xae>
 8001406:	6a3b      	ldr	r3, [r7, #32]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d003      	beq.n	8001414 <RCC_GetClocksFreq+0x4c>
 800140c:	6a3b      	ldr	r3, [r7, #32]
 800140e:	2b04      	cmp	r3, #4
 8001410:	d004      	beq.n	800141c <RCC_GetClocksFreq+0x54>
 8001412:	e030      	b.n	8001476 <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4a83      	ldr	r2, [pc, #524]	; (8001624 <RCC_GetClocksFreq+0x25c>)
 8001418:	601a      	str	r2, [r3, #0]
      break;
 800141a:	e030      	b.n	800147e <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a81      	ldr	r2, [pc, #516]	; (8001624 <RCC_GetClocksFreq+0x25c>)
 8001420:	601a      	str	r2, [r3, #0]
      break;
 8001422:	e02c      	b.n	800147e <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8001424:	4b7e      	ldr	r3, [pc, #504]	; (8001620 <RCC_GetClocksFreq+0x258>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800142c:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800142e:	4b7c      	ldr	r3, [pc, #496]	; (8001620 <RCC_GetClocksFreq+0x258>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001436:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	0c9b      	lsrs	r3, r3, #18
 800143c:	3302      	adds	r3, #2
 800143e:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d105      	bne.n	8001452 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	4a77      	ldr	r2, [pc, #476]	; (8001628 <RCC_GetClocksFreq+0x260>)
 800144a:	fb02 f303 	mul.w	r3, r2, r3
 800144e:	627b      	str	r3, [r7, #36]	; 0x24
 8001450:	e00d      	b.n	800146e <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8001452:	4b73      	ldr	r3, [pc, #460]	; (8001620 <RCC_GetClocksFreq+0x258>)
 8001454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001456:	f003 030f 	and.w	r3, r3, #15
 800145a:	3301      	adds	r3, #1
 800145c:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 800145e:	4a71      	ldr	r2, [pc, #452]	; (8001624 <RCC_GetClocksFreq+0x25c>)
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	fbb2 f2f3 	udiv	r2, r2, r3
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	fb02 f303 	mul.w	r3, r2, r3
 800146c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001472:	601a      	str	r2, [r3, #0]
      break;
 8001474:	e003      	b.n	800147e <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a6a      	ldr	r2, [pc, #424]	; (8001624 <RCC_GetClocksFreq+0x25c>)
 800147a:	601a      	str	r2, [r3, #0]
      break;
 800147c:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800147e:	4b68      	ldr	r3, [pc, #416]	; (8001620 <RCC_GetClocksFreq+0x258>)
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001486:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8001488:	6a3b      	ldr	r3, [r7, #32]
 800148a:	091b      	lsrs	r3, r3, #4
 800148c:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 800148e:	4a67      	ldr	r2, [pc, #412]	; (800162c <RCC_GetClocksFreq+0x264>)
 8001490:	6a3b      	ldr	r3, [r7, #32]
 8001492:	4413      	add	r3, r2
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	40da      	lsrs	r2, r3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80014a6:	4b5e      	ldr	r3, [pc, #376]	; (8001620 <RCC_GetClocksFreq+0x258>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80014ae:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 80014b0:	6a3b      	ldr	r3, [r7, #32]
 80014b2:	0a1b      	lsrs	r3, r3, #8
 80014b4:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 80014b6:	4a5d      	ldr	r2, [pc, #372]	; (800162c <RCC_GetClocksFreq+0x264>)
 80014b8:	6a3b      	ldr	r3, [r7, #32]
 80014ba:	4413      	add	r3, r2
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685a      	ldr	r2, [r3, #4]
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	40da      	lsrs	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80014ce:	4b54      	ldr	r3, [pc, #336]	; (8001620 <RCC_GetClocksFreq+0x258>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80014d6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 80014d8:	6a3b      	ldr	r3, [r7, #32]
 80014da:	0adb      	lsrs	r3, r3, #11
 80014dc:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 80014de:	4a53      	ldr	r2, [pc, #332]	; (800162c <RCC_GetClocksFreq+0x264>)
 80014e0:	6a3b      	ldr	r3, [r7, #32]
 80014e2:	4413      	add	r3, r2
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685a      	ldr	r2, [r3, #4]
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	40da      	lsrs	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 80014f6:	4b4a      	ldr	r3, [pc, #296]	; (8001620 <RCC_GetClocksFreq+0x258>)
 80014f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014fa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80014fe:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8001500:	6a3b      	ldr	r3, [r7, #32]
 8001502:	091b      	lsrs	r3, r3, #4
 8001504:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8001506:	4a4a      	ldr	r2, [pc, #296]	; (8001630 <RCC_GetClocksFreq+0x268>)
 8001508:	6a3b      	ldr	r3, [r7, #32]
 800150a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800150e:	b29b      	uxth	r3, r3
 8001510:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	f003 0310 	and.w	r3, r3, #16
 8001518:	2b00      	cmp	r3, #0
 800151a:	d006      	beq.n	800152a <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 800151c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	fbb2 f2f3 	udiv	r2, r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	611a      	str	r2, [r3, #16]
 8001528:	e003      	b.n	8001532 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8001532:	4b3b      	ldr	r3, [pc, #236]	; (8001620 <RCC_GetClocksFreq+0x258>)
 8001534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001536:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 800153a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 800153c:	6a3b      	ldr	r3, [r7, #32]
 800153e:	0a5b      	lsrs	r3, r3, #9
 8001540:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8001542:	4a3b      	ldr	r2, [pc, #236]	; (8001630 <RCC_GetClocksFreq+0x268>)
 8001544:	6a3b      	ldr	r3, [r7, #32]
 8001546:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800154a:	b29b      	uxth	r3, r3
 800154c:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	f003 0310 	and.w	r3, r3, #16
 8001554:	2b00      	cmp	r3, #0
 8001556:	d006      	beq.n	8001566 <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8001558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	615a      	str	r2, [r3, #20]
 8001564:	e003      	b.n	800156e <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 800156e:	4b2c      	ldr	r3, [pc, #176]	; (8001620 <RCC_GetClocksFreq+0x258>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001572:	f003 0310 	and.w	r3, r3, #16
 8001576:	2b10      	cmp	r3, #16
 8001578:	d003      	beq.n	8001582 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a29      	ldr	r2, [pc, #164]	; (8001624 <RCC_GetClocksFreq+0x25c>)
 800157e:	619a      	str	r2, [r3, #24]
 8001580:	e003      	b.n	800158a <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 800158a:	4b25      	ldr	r3, [pc, #148]	; (8001620 <RCC_GetClocksFreq+0x258>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158e:	f003 0320 	and.w	r3, r3, #32
 8001592:	2b20      	cmp	r3, #32
 8001594:	d003      	beq.n	800159e <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a22      	ldr	r2, [pc, #136]	; (8001624 <RCC_GetClocksFreq+0x25c>)
 800159a:	61da      	str	r2, [r3, #28]
 800159c:	e003      	b.n	80015a6 <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80015a6:	4b1e      	ldr	r3, [pc, #120]	; (8001620 <RCC_GetClocksFreq+0x258>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015b2:	d10d      	bne.n	80015d0 <RCC_GetClocksFreq+0x208>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d108      	bne.n	80015d0 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d104      	bne.n	80015d0 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 80015c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c8:	005a      	lsls	r2, r3, #1
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	621a      	str	r2, [r3, #32]
 80015ce:	e003      	b.n	80015d8 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68da      	ldr	r2, [r3, #12]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80015d8:	4b11      	ldr	r3, [pc, #68]	; (8001620 <RCC_GetClocksFreq+0x258>)
 80015da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015e4:	d10d      	bne.n	8001602 <RCC_GetClocksFreq+0x23a>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d108      	bne.n	8001602 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d104      	bne.n	8001602 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 80015f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fa:	005a      	lsls	r2, r3, #1
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	625a      	str	r2, [r3, #36]	; 0x24
 8001600:	e003      	b.n	800160a <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	68da      	ldr	r2, [r3, #12]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 800160a:	4b05      	ldr	r3, [pc, #20]	; (8001620 <RCC_GetClocksFreq+0x258>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	f003 0303 	and.w	r3, r3, #3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d10e      	bne.n	8001634 <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	68da      	ldr	r2, [r3, #12]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	629a      	str	r2, [r3, #40]	; 0x28
 800161e:	e028      	b.n	8001672 <RCC_GetClocksFreq+0x2aa>
 8001620:	40021000 	.word	0x40021000
 8001624:	007a1200 	.word	0x007a1200
 8001628:	003d0900 	.word	0x003d0900
 800162c:	20000000 	.word	0x20000000
 8001630:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8001634:	4b6c      	ldr	r3, [pc, #432]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 8001636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001638:	f003 0303 	and.w	r3, r3, #3
 800163c:	2b01      	cmp	r3, #1
 800163e:	d104      	bne.n	800164a <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	629a      	str	r2, [r3, #40]	; 0x28
 8001648:	e013      	b.n	8001672 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 800164a:	4b67      	ldr	r3, [pc, #412]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	f003 0303 	and.w	r3, r3, #3
 8001652:	2b02      	cmp	r3, #2
 8001654:	d104      	bne.n	8001660 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800165c:	629a      	str	r2, [r3, #40]	; 0x28
 800165e:	e008      	b.n	8001672 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8001660:	4b61      	ldr	r3, [pc, #388]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 8001662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001664:	f003 0303 	and.w	r3, r3, #3
 8001668:	2b03      	cmp	r3, #3
 800166a:	d102      	bne.n	8001672 <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	4a5f      	ldr	r2, [pc, #380]	; (80017ec <RCC_GetClocksFreq+0x424>)
 8001670:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8001672:	4b5d      	ldr	r3, [pc, #372]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d104      	bne.n	8001688 <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	689a      	ldr	r2, [r3, #8]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	62da      	str	r2, [r3, #44]	; 0x2c
 8001686:	e021      	b.n	80016cc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8001688:	4b57      	ldr	r3, [pc, #348]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 800168a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001694:	d104      	bne.n	80016a0 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	62da      	str	r2, [r3, #44]	; 0x2c
 800169e:	e015      	b.n	80016cc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80016a0:	4b51      	ldr	r3, [pc, #324]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 80016a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80016ac:	d104      	bne.n	80016b8 <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80016b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80016b6:	e009      	b.n	80016cc <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 80016b8:	4b4b      	ldr	r3, [pc, #300]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 80016ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016c0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80016c4:	d102      	bne.n	80016cc <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a48      	ldr	r2, [pc, #288]	; (80017ec <RCC_GetClocksFreq+0x424>)
 80016ca:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 80016cc:	4b46      	ldr	r3, [pc, #280]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 80016ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d104      	bne.n	80016e2 <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	631a      	str	r2, [r3, #48]	; 0x30
 80016e0:	e021      	b.n	8001726 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 80016e2:	4b41      	ldr	r3, [pc, #260]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80016ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80016ee:	d104      	bne.n	80016fa <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	631a      	str	r2, [r3, #48]	; 0x30
 80016f8:	e015      	b.n	8001726 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 80016fa:	4b3b      	ldr	r3, [pc, #236]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001702:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001706:	d104      	bne.n	8001712 <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800170e:	631a      	str	r2, [r3, #48]	; 0x30
 8001710:	e009      	b.n	8001726 <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8001712:	4b35      	ldr	r3, [pc, #212]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800171a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800171e:	d102      	bne.n	8001726 <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4a32      	ldr	r2, [pc, #200]	; (80017ec <RCC_GetClocksFreq+0x424>)
 8001724:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8001726:	4b30      	ldr	r3, [pc, #192]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d104      	bne.n	800173c <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	689a      	ldr	r2, [r3, #8]
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	635a      	str	r2, [r3, #52]	; 0x34
 800173a:	e021      	b.n	8001780 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 800173c:	4b2a      	ldr	r3, [pc, #168]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 800173e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001740:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001744:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001748:	d104      	bne.n	8001754 <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	635a      	str	r2, [r3, #52]	; 0x34
 8001752:	e015      	b.n	8001780 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8001754:	4b24      	ldr	r3, [pc, #144]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 8001756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001758:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800175c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001760:	d104      	bne.n	800176c <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001768:	635a      	str	r2, [r3, #52]	; 0x34
 800176a:	e009      	b.n	8001780 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 800176c:	4b1e      	ldr	r3, [pc, #120]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 800176e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001770:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001774:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001778:	d102      	bne.n	8001780 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	4a1b      	ldr	r2, [pc, #108]	; (80017ec <RCC_GetClocksFreq+0x424>)
 800177e:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8001780:	4b19      	ldr	r3, [pc, #100]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 8001782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001784:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d104      	bne.n	8001796 <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689a      	ldr	r2, [r3, #8]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 8001794:	e021      	b.n	80017da <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 8001796:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800179e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017a2:	d104      	bne.n	80017ae <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	639a      	str	r2, [r3, #56]	; 0x38
}
 80017ac:	e015      	b.n	80017da <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80017ae:	4b0e      	ldr	r3, [pc, #56]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80017b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80017ba:	d104      	bne.n	80017c6 <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80017c2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80017c4:	e009      	b.n	80017da <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 80017c6:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <RCC_GetClocksFreq+0x420>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80017ce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80017d2:	d102      	bne.n	80017da <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a05      	ldr	r2, [pc, #20]	; (80017ec <RCC_GetClocksFreq+0x424>)
 80017d8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80017da:	bf00      	nop
 80017dc:	372c      	adds	r7, #44	; 0x2c
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	40021000 	.word	0x40021000
 80017ec:	007a1200 	.word	0x007a1200

080017f0 <RCC_ADCCLKConfig>:
  *     @arg RCC_ADC34PLLCLK_Div128: ADC34 clock = PLLCLK/128                                  
  *     @arg RCC_ADC34PLLCLK_Div256: ADC34 clock = PLLCLK/256
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PLLCLK)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PLLCLK));

  tmp = (RCC_PLLCLK >> 28);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	0f1b      	lsrs	r3, r3, #28
 8001800:	60fb      	str	r3, [r7, #12]
  
  /* Clears ADCPRE34 bits */
  if (tmp != 0)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d006      	beq.n	8001816 <RCC_ADCCLKConfig+0x26>
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE34;
 8001808:	4b0c      	ldr	r3, [pc, #48]	; (800183c <RCC_ADCCLKConfig+0x4c>)
 800180a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800180c:	4a0b      	ldr	r2, [pc, #44]	; (800183c <RCC_ADCCLKConfig+0x4c>)
 800180e:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8001812:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001814:	e005      	b.n	8001822 <RCC_ADCCLKConfig+0x32>
  }
   /* Clears ADCPRE12 bits */
  else
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE12;
 8001816:	4b09      	ldr	r3, [pc, #36]	; (800183c <RCC_ADCCLKConfig+0x4c>)
 8001818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800181a:	4a08      	ldr	r2, [pc, #32]	; (800183c <RCC_ADCCLKConfig+0x4c>)
 800181c:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001820:	62d3      	str	r3, [r2, #44]	; 0x2c
  }
  /* Set ADCPRE bits according to RCC_PLLCLK value */
  RCC->CFGR2 |= RCC_PLLCLK;
 8001822:	4b06      	ldr	r3, [pc, #24]	; (800183c <RCC_ADCCLKConfig+0x4c>)
 8001824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001826:	4905      	ldr	r1, [pc, #20]	; (800183c <RCC_ADCCLKConfig+0x4c>)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4313      	orrs	r3, r2
 800182c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800182e:	bf00      	nop
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	40021000 	.word	0x40021000

08001840 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800184c:	78fb      	ldrb	r3, [r7, #3]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d006      	beq.n	8001860 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001852:	4b0a      	ldr	r3, [pc, #40]	; (800187c <RCC_AHBPeriphClockCmd+0x3c>)
 8001854:	695a      	ldr	r2, [r3, #20]
 8001856:	4909      	ldr	r1, [pc, #36]	; (800187c <RCC_AHBPeriphClockCmd+0x3c>)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	4313      	orrs	r3, r2
 800185c:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800185e:	e006      	b.n	800186e <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001860:	4b06      	ldr	r3, [pc, #24]	; (800187c <RCC_AHBPeriphClockCmd+0x3c>)
 8001862:	695a      	ldr	r2, [r3, #20]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	43db      	mvns	r3, r3
 8001868:	4904      	ldr	r1, [pc, #16]	; (800187c <RCC_AHBPeriphClockCmd+0x3c>)
 800186a:	4013      	ands	r3, r2
 800186c:	614b      	str	r3, [r1, #20]
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	40021000 	.word	0x40021000

08001880 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	460b      	mov	r3, r1
 800188a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800188c:	78fb      	ldrb	r3, [r7, #3]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d006      	beq.n	80018a0 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001892:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <RCC_APB2PeriphClockCmd+0x3c>)
 8001894:	699a      	ldr	r2, [r3, #24]
 8001896:	4909      	ldr	r1, [pc, #36]	; (80018bc <RCC_APB2PeriphClockCmd+0x3c>)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4313      	orrs	r3, r2
 800189c:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800189e:	e006      	b.n	80018ae <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <RCC_APB2PeriphClockCmd+0x3c>)
 80018a2:	699a      	ldr	r2, [r3, #24]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	43db      	mvns	r3, r3
 80018a8:	4904      	ldr	r1, [pc, #16]	; (80018bc <RCC_APB2PeriphClockCmd+0x3c>)
 80018aa:	4013      	ands	r3, r2
 80018ac:	618b      	str	r3, [r1, #24]
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	40021000 	.word	0x40021000

080018c0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	460b      	mov	r3, r1
 80018ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018cc:	78fb      	ldrb	r3, [r7, #3]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d006      	beq.n	80018e0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80018d2:	4b0a      	ldr	r3, [pc, #40]	; (80018fc <RCC_APB1PeriphClockCmd+0x3c>)
 80018d4:	69da      	ldr	r2, [r3, #28]
 80018d6:	4909      	ldr	r1, [pc, #36]	; (80018fc <RCC_APB1PeriphClockCmd+0x3c>)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80018de:	e006      	b.n	80018ee <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80018e0:	4b06      	ldr	r3, [pc, #24]	; (80018fc <RCC_APB1PeriphClockCmd+0x3c>)
 80018e2:	69da      	ldr	r2, [r3, #28]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	43db      	mvns	r3, r3
 80018e8:	4904      	ldr	r1, [pc, #16]	; (80018fc <RCC_APB1PeriphClockCmd+0x3c>)
 80018ea:	4013      	ands	r3, r2
 80018ec:	61cb      	str	r3, [r1, #28]
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	40021000 	.word	0x40021000

08001900 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 8001900:	b480      	push	{r7}
 8001902:	b085      	sub	sp, #20
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	460b      	mov	r3, r1
 800190a:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 800190c:	2300      	movs	r3, #0
 800190e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	330c      	adds	r3, #12
 8001918:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	78fa      	ldrb	r2, [r7, #3]
 800191e:	701a      	strb	r2, [r3, #0]
}
 8001920:	bf00      	nop
 8001922:	3714      	adds	r7, #20
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	460b      	mov	r3, r1
 8001936:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001938:	2300      	movs	r3, #0
 800193a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	891b      	ldrh	r3, [r3, #8]
 8001940:	b29a      	uxth	r2, r3
 8001942:	887b      	ldrh	r3, [r7, #2]
 8001944:	4013      	ands	r3, r2
 8001946:	b29b      	uxth	r3, r3
 8001948:	2b00      	cmp	r3, #0
 800194a:	d002      	beq.n	8001952 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800194c:	2301      	movs	r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
 8001950:	e001      	b.n	8001956 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001952:	2300      	movs	r3, #0
 8001954:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001956:	7bfb      	ldrb	r3, [r7, #15]
}
 8001958:	4618      	mov	r0, r3
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800196e:	2300      	movs	r3, #0
 8001970:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	881b      	ldrh	r3, [r3, #0]
 8001976:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4a2d      	ldr	r2, [pc, #180]	; (8001a30 <TIM_TimeBaseInit+0xcc>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d00f      	beq.n	80019a0 <TIM_TimeBaseInit+0x3c>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4a2c      	ldr	r2, [pc, #176]	; (8001a34 <TIM_TimeBaseInit+0xd0>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d00b      	beq.n	80019a0 <TIM_TimeBaseInit+0x3c>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800198e:	d007      	beq.n	80019a0 <TIM_TimeBaseInit+0x3c>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	4a29      	ldr	r2, [pc, #164]	; (8001a38 <TIM_TimeBaseInit+0xd4>)
 8001994:	4293      	cmp	r3, r2
 8001996:	d003      	beq.n	80019a0 <TIM_TimeBaseInit+0x3c>
     (TIMx == TIM3)|| (TIMx == TIM4)) 
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a28      	ldr	r2, [pc, #160]	; (8001a3c <TIM_TimeBaseInit+0xd8>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d108      	bne.n	80019b2 <TIM_TimeBaseInit+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80019a0:	89fb      	ldrh	r3, [r7, #14]
 80019a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019a6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	885a      	ldrh	r2, [r3, #2]
 80019ac:	89fb      	ldrh	r3, [r7, #14]
 80019ae:	4313      	orrs	r3, r2
 80019b0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a22      	ldr	r2, [pc, #136]	; (8001a40 <TIM_TimeBaseInit+0xdc>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d00c      	beq.n	80019d4 <TIM_TimeBaseInit+0x70>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a21      	ldr	r2, [pc, #132]	; (8001a44 <TIM_TimeBaseInit+0xe0>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d008      	beq.n	80019d4 <TIM_TimeBaseInit+0x70>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80019c2:	89fb      	ldrh	r3, [r7, #14]
 80019c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019c8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	891a      	ldrh	r2, [r3, #8]
 80019ce:	89fb      	ldrh	r3, [r7, #14]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	89fa      	ldrh	r2, [r7, #14]
 80019d8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685a      	ldr	r2, [r3, #4]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	881a      	ldrh	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a10      	ldr	r2, [pc, #64]	; (8001a30 <TIM_TimeBaseInit+0xcc>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d00f      	beq.n	8001a12 <TIM_TimeBaseInit+0xae>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a0f      	ldr	r2, [pc, #60]	; (8001a34 <TIM_TimeBaseInit+0xd0>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d00b      	beq.n	8001a12 <TIM_TimeBaseInit+0xae>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a12      	ldr	r2, [pc, #72]	; (8001a48 <TIM_TimeBaseInit+0xe4>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d007      	beq.n	8001a12 <TIM_TimeBaseInit+0xae>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a11      	ldr	r2, [pc, #68]	; (8001a4c <TIM_TimeBaseInit+0xe8>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d003      	beq.n	8001a12 <TIM_TimeBaseInit+0xae>
      (TIMx == TIM16) || (TIMx == TIM17))  
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a10      	ldr	r2, [pc, #64]	; (8001a50 <TIM_TimeBaseInit+0xec>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d104      	bne.n	8001a1c <TIM_TimeBaseInit+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	7a9b      	ldrb	r3, [r3, #10]
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	615a      	str	r2, [r3, #20]
}
 8001a22:	bf00      	nop
 8001a24:	3714      	adds	r7, #20
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	40012c00 	.word	0x40012c00
 8001a34:	40013400 	.word	0x40013400
 8001a38:	40000400 	.word	0x40000400
 8001a3c:	40000800 	.word	0x40000800
 8001a40:	40001000 	.word	0x40001000
 8001a44:	40001400 	.word	0x40001400
 8001a48:	40014000 	.word	0x40014000
 8001a4c:	40014400 	.word	0x40014400
 8001a50:	40014800 	.word	0x40014800

08001a54 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a62:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2200      	movs	r2, #0
 8001a68:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	729a      	strb	r2, [r3, #10]
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	460b      	mov	r3, r1
 8001a92:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001a94:	78fb      	ldrb	r3, [r7, #3]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d008      	beq.n	8001aac <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	881b      	ldrh	r3, [r3, #0]
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001aaa:	e007      	b.n	8001abc <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	881b      	ldrh	r3, [r3, #0]
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	f023 0301 	bic.w	r3, r3, #1
 8001ab6:	b29a      	uxth	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	801a      	strh	r2, [r3, #0]
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b087      	sub	sp, #28
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	617b      	str	r3, [r7, #20]
 8001ada:	2300      	movs	r3, #0
 8001adc:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a1b      	ldr	r3, [r3, #32]
 8001ae2:	f023 0201 	bic.w	r2, r3, #1
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6a1b      	ldr	r3, [r3, #32]
 8001aee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	699b      	ldr	r3, [r3, #24]
 8001afa:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	f023 0303 	bic.w	r3, r3, #3
 8001b0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	f023 0302 	bic.w	r3, r3, #2
 8001b20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	899b      	ldrh	r3, [r3, #12]
 8001b26:	461a      	mov	r2, r3
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	889b      	ldrh	r3, [r3, #4]
 8001b32:	461a      	mov	r2, r3
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4a26      	ldr	r2, [pc, #152]	; (8001bd8 <TIM_OC1Init+0x110>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d00f      	beq.n	8001b62 <TIM_OC1Init+0x9a>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a25      	ldr	r2, [pc, #148]	; (8001bdc <TIM_OC1Init+0x114>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d00b      	beq.n	8001b62 <TIM_OC1Init+0x9a>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a24      	ldr	r2, [pc, #144]	; (8001be0 <TIM_OC1Init+0x118>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d007      	beq.n	8001b62 <TIM_OC1Init+0x9a>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4a23      	ldr	r2, [pc, #140]	; (8001be4 <TIM_OC1Init+0x11c>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d003      	beq.n	8001b62 <TIM_OC1Init+0x9a>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a22      	ldr	r2, [pc, #136]	; (8001be8 <TIM_OC1Init+0x120>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d127      	bne.n	8001bb2 <TIM_OC1Init+0xea>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	f023 0308 	bic.w	r3, r3, #8
 8001b68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	89db      	ldrh	r3, [r3, #14]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	f023 0304 	bic.w	r3, r3, #4
 8001b7c:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	88db      	ldrh	r3, [r3, #6]
 8001b82:	461a      	mov	r2, r3
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001b98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	8a1b      	ldrh	r3, [r3, #16]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	8a5b      	ldrh	r3, [r3, #18]
 8001baa:	461a      	mov	r2, r3
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68fa      	ldr	r2, [r7, #12]
 8001bbc:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	689a      	ldr	r2, [r3, #8]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	697a      	ldr	r2, [r7, #20]
 8001bca:	621a      	str	r2, [r3, #32]
}
 8001bcc:	bf00      	nop
 8001bce:	371c      	adds	r7, #28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	40012c00 	.word	0x40012c00
 8001bdc:	40013400 	.word	0x40013400
 8001be0:	40014000 	.word	0x40014000
 8001be4:	40014400 	.word	0x40014400
 8001be8:	40014800 	.word	0x40014800

08001bec <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	825a      	strh	r2, [r3, #18]
}
 8001c24:	bf00      	nop
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	460b      	mov	r3, r1
 8001c3a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f023 0308 	bic.w	r3, r3, #8
 8001c4c:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001c4e:	887b      	ldrh	r3, [r7, #2]
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	619a      	str	r2, [r3, #24]
}
 8001c5c:	bf00      	nop
 8001c5e:	3714      	adds	r7, #20
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	460b      	mov	r3, r1
 8001c72:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c74:	78fb      	ldrb	r3, [r7, #3]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d006      	beq.n	8001c88 <TIM_CtrlPWMOutputs+0x20>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	645a      	str	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 8001c86:	e005      	b.n	8001c94 <TIM_CtrlPWMOutputs+0x2c>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	645a      	str	r2, [r3, #68]	; 0x44
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	807b      	strh	r3, [r7, #2]
 8001cac:	4613      	mov	r3, r2
 8001cae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001cb0:	787b      	ldrb	r3, [r7, #1]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d006      	beq.n	8001cc4 <TIM_ITConfig+0x24>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	68da      	ldr	r2, [r3, #12]
 8001cba:	887b      	ldrh	r3, [r7, #2]
 8001cbc:	431a      	orrs	r2, r3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	60da      	str	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001cc2:	e007      	b.n	8001cd4 <TIM_ITConfig+0x34>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	887a      	ldrh	r2, [r7, #2]
 8001cca:	43d2      	mvns	r2, r2
 8001ccc:	b292      	uxth	r2, r2
 8001cce:	401a      	ands	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	60da      	str	r2, [r3, #12]
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b085      	sub	sp, #20
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	460b      	mov	r3, r1
 8001cea:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001cec:	2300      	movs	r3, #0
 8001cee:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	81bb      	strh	r3, [r7, #12]
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	887b      	ldrh	r3, [r7, #2]
 8001d00:	4013      	ands	r3, r2
 8001d02:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	887b      	ldrh	r3, [r7, #2]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001d10:	89bb      	ldrh	r3, [r7, #12]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d005      	beq.n	8001d22 <TIM_GetITStatus+0x42>
 8001d16:	897b      	ldrh	r3, [r7, #10]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d002      	beq.n	8001d22 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	73fb      	strb	r3, [r7, #15]
 8001d20:	e001      	b.n	8001d26 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001d22:	2300      	movs	r3, #0
 8001d24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001d40:	887b      	ldrh	r3, [r7, #2]
 8001d42:	43db      	mvns	r3, r3
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	461a      	mov	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	611a      	str	r2, [r3, #16]
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	460b      	mov	r3, r1
 8001d62:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8001d64:	887b      	ldrh	r3, [r7, #2]
 8001d66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8001d70:	bf00      	nop
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b089      	sub	sp, #36	; 0x24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	4613      	mov	r3, r2
 8001d88:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	61bb      	str	r3, [r7, #24]
 8001d8e:	2300      	movs	r3, #0
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	2300      	movs	r3, #0
 8001d94:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	0a1b      	lsrs	r3, r3, #8
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 8001dae:	2201      	movs	r2, #1
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d103      	bne.n	8001dc6 <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	3304      	adds	r3, #4
 8001dc2:	61fb      	str	r3, [r7, #28]
 8001dc4:	e005      	b.n	8001dd2 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	2b03      	cmp	r3, #3
 8001dca:	d102      	bne.n	8001dd2 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	3308      	adds	r3, #8
 8001dd0:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8001dd2:	79fb      	ldrb	r3, [r7, #7]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d006      	beq.n	8001de6 <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	6819      	ldr	r1, [r3, #0]
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	430a      	orrs	r2, r1
 8001de2:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001de4:	e006      	b.n	8001df4 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	6819      	ldr	r1, [r3, #0]
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	43da      	mvns	r2, r3
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	400a      	ands	r2, r1
 8001df2:	601a      	str	r2, [r3, #0]
}
 8001df4:	bf00      	nop
 8001df6:	3724      	adds	r7, #36	; 0x24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	69da      	ldr	r2, [r3, #28]
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	4013      	ands	r3, r2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d002      	beq.n	8001e20 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	73fb      	strb	r3, [r7, #15]
 8001e1e:	e001      	b.n	8001e24 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8001e20:	2300      	movs	r3, #0
 8001e22:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3714      	adds	r7, #20
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b087      	sub	sp, #28
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
 8001e3a:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
 8001e44:	2300      	movs	r3, #0
 8001e46:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	0a1b      	lsrs	r3, r3, #8
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	fa02 f303 	lsl.w	r3, r2, r3
 8001e64:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d105      	bne.n	8001e78 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	697a      	ldr	r2, [r7, #20]
 8001e72:	4013      	ands	r3, r2
 8001e74:	617b      	str	r3, [r7, #20]
 8001e76:	e00d      	b.n	8001e94 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d105      	bne.n	8001e8a <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	4013      	ands	r3, r2
 8001e86:	617b      	str	r3, [r7, #20]
 8001e88:	e004      	b.n	8001e94 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	697a      	ldr	r2, [r7, #20]
 8001e90:	4013      	ands	r3, r2
 8001e92:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	0c1b      	lsrs	r3, r3, #16
 8001e98:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	69db      	ldr	r3, [r3, #28]
 8001ea8:	68fa      	ldr	r2, [r7, #12]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d005      	beq.n	8001ec0 <USART_GetITStatus+0x8e>
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d002      	beq.n	8001ec0 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	74fb      	strb	r3, [r7, #19]
 8001ebe:	e001      	b.n	8001ec4 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001ec4:	7cfb      	ldrb	r3, [r7, #19]
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	371c      	adds	r7, #28
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr
	...

08001ed4 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	f003 031f 	and.w	r3, r3, #31
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	fa02 f103 	lsl.w	r1, r2, r3
 8001eea:	4a06      	ldr	r2, [pc, #24]	; (8001f04 <NVIC_EnableIRQ+0x30>)
 8001eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef0:	095b      	lsrs	r3, r3, #5
 8001ef2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	e000e100 	.word	0xe000e100

08001f08 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	4619      	mov	r1, r3
 8001f18:	4807      	ldr	r0, [pc, #28]	; (8001f38 <uart_put_char+0x30>)
 8001f1a:	f7ff ff1d 	bl	8001d58 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 8001f1e:	bf00      	nop
 8001f20:	2180      	movs	r1, #128	; 0x80
 8001f22:	4805      	ldr	r0, [pc, #20]	; (8001f38 <uart_put_char+0x30>)
 8001f24:	f7ff ff6c 	bl	8001e00 <USART_GetFlagStatus>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d0f8      	beq.n	8001f20 <uart_put_char+0x18>
}
 8001f2e:	bf00      	nop
 8001f30:	bf00      	nop
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	40004400 	.word	0x40004400

08001f3c <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
 8001f48:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	e012      	b.n	8001f76 <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b0a      	cmp	r3, #10
 8001f5a:	d102      	bne.n	8001f62 <_write_r+0x26>
            uart_put_char('\r');
 8001f5c:	200d      	movs	r0, #13
 8001f5e:	f7ff ffd3 	bl	8001f08 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	4413      	add	r3, r2
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff ffcc 	bl	8001f08 <uart_put_char>
    for (n = 0; n < len; n++) {
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	3301      	adds	r3, #1
 8001f74:	617b      	str	r3, [r7, #20]
 8001f76:	697a      	ldr	r2, [r7, #20]
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	dbe8      	blt.n	8001f50 <_write_r+0x14>
    }

    return len;
 8001f7e:	683b      	ldr	r3, [r7, #0]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8001f8c:	4915      	ldr	r1, [pc, #84]	; (8001fe4 <USART2_IRQHandler+0x5c>)
 8001f8e:	4816      	ldr	r0, [pc, #88]	; (8001fe8 <USART2_IRQHandler+0x60>)
 8001f90:	f7ff ff4f 	bl	8001e32 <USART_GetITStatus>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d021      	beq.n	8001fde <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 8001f9a:	4b13      	ldr	r3, [pc, #76]	; (8001fe8 <USART2_IRQHandler+0x60>)
 8001f9c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001f9e:	b299      	uxth	r1, r3
 8001fa0:	4b12      	ldr	r3, [pc, #72]	; (8001fec <USART2_IRQHandler+0x64>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	1c5a      	adds	r2, r3, #1
 8001fa8:	b2d0      	uxtb	r0, r2
 8001faa:	4a10      	ldr	r2, [pc, #64]	; (8001fec <USART2_IRQHandler+0x64>)
 8001fac:	7010      	strb	r0, [r2, #0]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	b2c9      	uxtb	r1, r1
 8001fb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ff0 <USART2_IRQHandler+0x68>)
 8001fb4:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 8001fb6:	4b0f      	ldr	r3, [pc, #60]	; (8001ff4 <USART2_IRQHandler+0x6c>)
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	2bff      	cmp	r3, #255	; 0xff
 8001fbe:	d107      	bne.n	8001fd0 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8001fc0:	4b0d      	ldr	r3, [pc, #52]	; (8001ff8 <USART2_IRQHandler+0x70>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	b2da      	uxtb	r2, r3
 8001fca:	4b0b      	ldr	r3, [pc, #44]	; (8001ff8 <USART2_IRQHandler+0x70>)
 8001fcc:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8001fce:	e006      	b.n	8001fde <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8001fd0:	4b08      	ldr	r3, [pc, #32]	; (8001ff4 <USART2_IRQHandler+0x6c>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <USART2_IRQHandler+0x6c>)
 8001fdc:	701a      	strb	r2, [r3, #0]
}
 8001fde:	bf00      	nop
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	00050105 	.word	0x00050105
 8001fe8:	40004400 	.word	0x40004400
 8001fec:	20000318 	.word	0x20000318
 8001ff0:	20000218 	.word	0x20000218
 8001ff4:	2000031a 	.word	0x2000031a
 8001ff8:	20000319 	.word	0x20000319

08001ffc <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b094      	sub	sp, #80	; 0x50
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8002004:	4b86      	ldr	r3, [pc, #536]	; (8002220 <uart_init+0x224>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	2100      	movs	r1, #0
 800200c:	4618      	mov	r0, r3
 800200e:	f001 fded 	bl	8003bec <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 8002012:	4b83      	ldr	r3, [pc, #524]	; (8002220 <uart_init+0x224>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	2100      	movs	r1, #0
 800201a:	4618      	mov	r0, r3
 800201c:	f001 fde6 	bl	8003bec <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8002020:	4b80      	ldr	r3, [pc, #512]	; (8002224 <uart_init+0x228>)
 8002022:	695b      	ldr	r3, [r3, #20]
 8002024:	4a7f      	ldr	r2, [pc, #508]	; (8002224 <uart_init+0x228>)
 8002026:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800202a:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 800202c:	4b7d      	ldr	r3, [pc, #500]	; (8002224 <uart_init+0x228>)
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	4a7c      	ldr	r2, [pc, #496]	; (8002224 <uart_init+0x228>)
 8002032:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002036:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8002038:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002042:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002046:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8002048:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800204c:	6a1b      	ldr	r3, [r3, #32]
 800204e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002052:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002056:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8002058:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002062:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002066:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8002068:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002072:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8002076:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8002078:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002082:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002086:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8002088:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002092:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8002096:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 8002098:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800209c:	889b      	ldrh	r3, [r3, #4]
 800209e:	b29b      	uxth	r3, r3
 80020a0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80020a4:	f023 030c 	bic.w	r3, r3, #12
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80020ac:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80020b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80020b4:	8892      	ldrh	r2, [r2, #4]
 80020b6:	b292      	uxth	r2, r2
 80020b8:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 80020ba:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80020c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020c8:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 80020ca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80020d4:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80020d8:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 80020da:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80020e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020e8:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80020ea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80020f4:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80020f8:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 80020fa:	4b4b      	ldr	r3, [pc, #300]	; (8002228 <uart_init+0x22c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a4a      	ldr	r2, [pc, #296]	; (8002228 <uart_init+0x22c>)
 8002100:	f023 0301 	bic.w	r3, r3, #1
 8002104:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8002106:	4b48      	ldr	r3, [pc, #288]	; (8002228 <uart_init+0x22c>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	4a47      	ldr	r2, [pc, #284]	; (8002228 <uart_init+0x22c>)
 800210c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002110:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8002112:	4b45      	ldr	r3, [pc, #276]	; (8002228 <uart_init+0x22c>)
 8002114:	4a44      	ldr	r2, [pc, #272]	; (8002228 <uart_init+0x22c>)
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 800211a:	4b43      	ldr	r3, [pc, #268]	; (8002228 <uart_init+0x22c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a42      	ldr	r2, [pc, #264]	; (8002228 <uart_init+0x22c>)
 8002120:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002124:	f023 030c 	bic.w	r3, r3, #12
 8002128:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 800212a:	4b3f      	ldr	r3, [pc, #252]	; (8002228 <uart_init+0x22c>)
 800212c:	4a3e      	ldr	r2, [pc, #248]	; (8002228 <uart_init+0x22c>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8002132:	4b3d      	ldr	r3, [pc, #244]	; (8002228 <uart_init+0x22c>)
 8002134:	4a3c      	ldr	r2, [pc, #240]	; (8002228 <uart_init+0x22c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 800213a:	4b3b      	ldr	r3, [pc, #236]	; (8002228 <uart_init+0x22c>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a3a      	ldr	r2, [pc, #232]	; (8002228 <uart_init+0x22c>)
 8002140:	f043 030c 	orr.w	r3, r3, #12
 8002144:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8002146:	4b38      	ldr	r3, [pc, #224]	; (8002228 <uart_init+0x22c>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	4a37      	ldr	r2, [pc, #220]	; (8002228 <uart_init+0x22c>)
 800214c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002150:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8002152:	4b35      	ldr	r3, [pc, #212]	; (8002228 <uart_init+0x22c>)
 8002154:	4a34      	ldr	r2, [pc, #208]	; (8002228 <uart_init+0x22c>)
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 800215a:	2300      	movs	r3, #0
 800215c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800215e:	2300      	movs	r3, #0
 8002160:	647b      	str	r3, [r7, #68]	; 0x44
 8002162:	2300      	movs	r3, #0
 8002164:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8002166:	f107 0308 	add.w	r3, r7, #8
 800216a:	4618      	mov	r0, r3
 800216c:	f7ff f92c 	bl	80013c8 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8002170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002172:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8002174:	4b2c      	ldr	r3, [pc, #176]	; (8002228 <uart_init+0x22c>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d010      	beq.n	80021a2 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8002180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002182:	005a      	lsls	r2, r3, #1
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	fbb2 f3f3 	udiv	r3, r2, r3
 800218a:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 800218c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	fbb3 f2f2 	udiv	r2, r3, r2
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	fb01 f202 	mul.w	r2, r1, r2
 800219c:	1a9b      	subs	r3, r3, r2
 800219e:	64bb      	str	r3, [r7, #72]	; 0x48
 80021a0:	e00d      	b.n	80021be <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 80021a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021aa:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 80021ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	fbb3 f2f2 	udiv	r2, r3, r2
 80021b4:	6879      	ldr	r1, [r7, #4]
 80021b6:	fb01 f202 	mul.w	r2, r1, r2
 80021ba:	1a9b      	subs	r3, r3, r2
 80021bc:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	085b      	lsrs	r3, r3, #1
 80021c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d302      	bcc.n	80021ce <uart_init+0x1d2>
        divider++;
 80021c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80021ca:	3301      	adds	r3, #1
 80021cc:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 80021ce:	4b16      	ldr	r3, [pc, #88]	; (8002228 <uart_init+0x22c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00b      	beq.n	80021f2 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 80021da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80021dc:	085b      	lsrs	r3, r3, #1
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 80021e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021e6:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80021ea:	4013      	ands	r3, r2
 80021ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80021ee:	4313      	orrs	r3, r2
 80021f0:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 80021f2:	4b0d      	ldr	r3, [pc, #52]	; (8002228 <uart_init+0x22c>)
 80021f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021f6:	b292      	uxth	r2, r2
 80021f8:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 80021fa:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <uart_init+0x22c>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a0a      	ldr	r2, [pc, #40]	; (8002228 <uart_init+0x22c>)
 8002200:	f043 0301 	orr.w	r3, r3, #1
 8002204:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8002206:	2201      	movs	r2, #1
 8002208:	4908      	ldr	r1, [pc, #32]	; (800222c <uart_init+0x230>)
 800220a:	4807      	ldr	r0, [pc, #28]	; (8002228 <uart_init+0x22c>)
 800220c:	f7ff fdb6 	bl	8001d7c <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8002210:	2026      	movs	r0, #38	; 0x26
 8002212:	f7ff fe5f 	bl	8001ed4 <NVIC_EnableIRQ>
}
 8002216:	bf00      	nop
 8002218:	3750      	adds	r7, #80	; 0x50
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	2000002c 	.word	0x2000002c
 8002224:	40021000 	.word	0x40021000
 8002228:	40004400 	.word	0x40004400
 800222c:	00050105 	.word	0x00050105

08002230 <lcd_transmit_byte>:
#include "charset.h"

/*****************************/
/*** LCD Control Functions ***/
/*****************************/
void lcd_transmit_byte(uint8_t data) {
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
    GPIOB->ODR &= ~(0x0001 << 6); // CS = 0 - Start Transmission
 800223a:	4b14      	ldr	r3, [pc, #80]	; (800228c <lcd_transmit_byte+0x5c>)
 800223c:	8a9b      	ldrh	r3, [r3, #20]
 800223e:	b29b      	uxth	r3, r3
 8002240:	4a12      	ldr	r2, [pc, #72]	; (800228c <lcd_transmit_byte+0x5c>)
 8002242:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002246:	b29b      	uxth	r3, r3
 8002248:	8293      	strh	r3, [r2, #20]
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 800224a:	bf00      	nop
 800224c:	2102      	movs	r1, #2
 800224e:	4810      	ldr	r0, [pc, #64]	; (8002290 <lcd_transmit_byte+0x60>)
 8002250:	f7ff fb6c 	bl	800192c <SPI_I2S_GetFlagStatus>
 8002254:	4603      	mov	r3, r0
 8002256:	2b01      	cmp	r3, #1
 8002258:	d1f8      	bne.n	800224c <lcd_transmit_byte+0x1c>
    SPI_SendData8(SPI2, data);
 800225a:	79fb      	ldrb	r3, [r7, #7]
 800225c:	4619      	mov	r1, r3
 800225e:	480c      	ldr	r0, [pc, #48]	; (8002290 <lcd_transmit_byte+0x60>)
 8002260:	f7ff fb4e 	bl	8001900 <SPI_SendData8>
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8002264:	bf00      	nop
 8002266:	2102      	movs	r1, #2
 8002268:	4809      	ldr	r0, [pc, #36]	; (8002290 <lcd_transmit_byte+0x60>)
 800226a:	f7ff fb5f 	bl	800192c <SPI_I2S_GetFlagStatus>
 800226e:	4603      	mov	r3, r0
 8002270:	2b01      	cmp	r3, #1
 8002272:	d1f8      	bne.n	8002266 <lcd_transmit_byte+0x36>
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - End Transmission
 8002274:	4b05      	ldr	r3, [pc, #20]	; (800228c <lcd_transmit_byte+0x5c>)
 8002276:	8a9b      	ldrh	r3, [r3, #20]
 8002278:	b29b      	uxth	r3, r3
 800227a:	4a04      	ldr	r2, [pc, #16]	; (800228c <lcd_transmit_byte+0x5c>)
 800227c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002280:	b29b      	uxth	r3, r3
 8002282:	8293      	strh	r3, [r2, #20]
}
 8002284:	bf00      	nop
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	48000400 	.word	0x48000400
 8002290:	40003800 	.word	0x40003800

08002294 <lcd_push_buffer>:

void lcd_push_buffer(uint8_t* buffer)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
    int i = 0;
 800229c:	2300      	movs	r3, #0
 800229e:	60fb      	str	r3, [r7, #12]

    //page 0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 80022a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80022a4:	8a9b      	ldrh	r3, [r3, #20]
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80022ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 80022b4:	2000      	movs	r0, #0
 80022b6:	f7ff ffbb 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 80022ba:	2010      	movs	r0, #16
 80022bc:	f7ff ffb8 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0xB0);      // set page address  0
 80022c0:	20b0      	movs	r0, #176	; 0xb0
 80022c2:	f7ff ffb5 	bl	8002230 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 80022c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80022ca:	8a9b      	ldrh	r3, [r3, #20]
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80022d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022d6:	b29b      	uxth	r3, r3
 80022d8:	8293      	strh	r3, [r2, #20]
    for(i=0; i<128; i++) {
 80022da:	2300      	movs	r3, #0
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	e009      	b.n	80022f4 <lcd_push_buffer+0x60>
       lcd_transmit_byte(buffer[i]);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	4413      	add	r3, r2
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff ffa1 	bl	8002230 <lcd_transmit_byte>
    for(i=0; i<128; i++) {
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	3301      	adds	r3, #1
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2b7f      	cmp	r3, #127	; 0x7f
 80022f8:	ddf2      	ble.n	80022e0 <lcd_push_buffer+0x4c>
    }

    // page 1
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 80022fa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80022fe:	8a9b      	ldrh	r3, [r3, #20]
 8002300:	b29b      	uxth	r3, r3
 8002302:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002306:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800230a:	b29b      	uxth	r3, r3
 800230c:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 800230e:	2000      	movs	r0, #0
 8002310:	f7ff ff8e 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8002314:	2010      	movs	r0, #16
 8002316:	f7ff ff8b 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0xB1);      // set page address  1
 800231a:	20b1      	movs	r0, #177	; 0xb1
 800231c:	f7ff ff88 	bl	8002230 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8002320:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002324:	8a9b      	ldrh	r3, [r3, #20]
 8002326:	b29b      	uxth	r3, r3
 8002328:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800232c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002330:	b29b      	uxth	r3, r3
 8002332:	8293      	strh	r3, [r2, #20]
    for( i = 128 ; i < 256 ; i++ ) {
 8002334:	2380      	movs	r3, #128	; 0x80
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	e009      	b.n	800234e <lcd_push_buffer+0xba>
       lcd_transmit_byte(buffer[i]);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	4413      	add	r3, r2
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	4618      	mov	r0, r3
 8002344:	f7ff ff74 	bl	8002230 <lcd_transmit_byte>
    for( i = 128 ; i < 256 ; i++ ) {
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	3301      	adds	r3, #1
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2bff      	cmp	r3, #255	; 0xff
 8002352:	ddf2      	ble.n	800233a <lcd_push_buffer+0xa6>
    }

    //page 2
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002354:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002358:	8a9b      	ldrh	r3, [r3, #20]
 800235a:	b29b      	uxth	r3, r3
 800235c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002360:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002364:	b29b      	uxth	r3, r3
 8002366:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8002368:	2000      	movs	r0, #0
 800236a:	f7ff ff61 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 800236e:	2010      	movs	r0, #16
 8002370:	f7ff ff5e 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0xB2);      // set page address  2
 8002374:	20b2      	movs	r0, #178	; 0xb2
 8002376:	f7ff ff5b 	bl	8002230 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 800237a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800237e:	8a9b      	ldrh	r3, [r3, #20]
 8002380:	b29b      	uxth	r3, r3
 8002382:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800238a:	b29b      	uxth	r3, r3
 800238c:	8293      	strh	r3, [r2, #20]
    for(i=256; i<384; i++) {
 800238e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	e009      	b.n	80023aa <lcd_push_buffer+0x116>
       lcd_transmit_byte(buffer[i]);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	4413      	add	r3, r2
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff ff46 	bl	8002230 <lcd_transmit_byte>
    for(i=256; i<384; i++) {
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	3301      	adds	r3, #1
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 80023b0:	dbf1      	blt.n	8002396 <lcd_push_buffer+0x102>
    }

    //page 3
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 80023b2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80023b6:	8a9b      	ldrh	r3, [r3, #20]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80023be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 80023c6:	2000      	movs	r0, #0
 80023c8:	f7ff ff32 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 80023cc:	2010      	movs	r0, #16
 80023ce:	f7ff ff2f 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0xB3);      // set page address  3
 80023d2:	20b3      	movs	r0, #179	; 0xb3
 80023d4:	f7ff ff2c 	bl	8002230 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 80023d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80023dc:	8a9b      	ldrh	r3, [r3, #20]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80023e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023e8:	b29b      	uxth	r3, r3
 80023ea:	8293      	strh	r3, [r2, #20]
    for(i=384; i<512; i++) {
 80023ec:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80023f0:	60fb      	str	r3, [r7, #12]
 80023f2:	e009      	b.n	8002408 <lcd_push_buffer+0x174>
       lcd_transmit_byte(buffer[i]);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	4413      	add	r3, r2
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff ff17 	bl	8002230 <lcd_transmit_byte>
    for(i=384; i<512; i++) {
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	3301      	adds	r3, #1
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800240e:	dbf1      	blt.n	80023f4 <lcd_push_buffer+0x160>
    }
}
 8002410:	bf00      	nop
 8002412:	bf00      	nop
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <lcd_reset>:

void lcd_reset()
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Reset Command/Data
 8002422:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002426:	8a9b      	ldrh	r3, [r3, #20]
 8002428:	b29b      	uxth	r3, r3
 800242a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800242e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002432:	b29b      	uxth	r3, r3
 8002434:	8293      	strh	r3, [r2, #20]
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - Reset C/S
 8002436:	4b2f      	ldr	r3, [pc, #188]	; (80024f4 <lcd_reset+0xd8>)
 8002438:	8a9b      	ldrh	r3, [r3, #20]
 800243a:	b29b      	uxth	r3, r3
 800243c:	4a2d      	ldr	r2, [pc, #180]	; (80024f4 <lcd_reset+0xd8>)
 800243e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002442:	b29b      	uxth	r3, r3
 8002444:	8293      	strh	r3, [r2, #20]

    GPIOB->ODR &= ~(0x0001 << 14); // RESET = 0 - Reset Display
 8002446:	4b2b      	ldr	r3, [pc, #172]	; (80024f4 <lcd_reset+0xd8>)
 8002448:	8a9b      	ldrh	r3, [r3, #20]
 800244a:	b29b      	uxth	r3, r3
 800244c:	4a29      	ldr	r2, [pc, #164]	; (80024f4 <lcd_reset+0xd8>)
 800244e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002452:	b29b      	uxth	r3, r3
 8002454:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 4680 ; i++) { asm("nop"); }; // Wait
 8002456:	2300      	movs	r3, #0
 8002458:	607b      	str	r3, [r7, #4]
 800245a:	e003      	b.n	8002464 <lcd_reset+0x48>
 800245c:	bf00      	nop
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3301      	adds	r3, #1
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f241 2247 	movw	r2, #4679	; 0x1247
 800246a:	4293      	cmp	r3, r2
 800246c:	d9f6      	bls.n	800245c <lcd_reset+0x40>
    GPIOB->ODR |=  (0x0001 << 14); // RESET = 1 - Stop Reset
 800246e:	4b21      	ldr	r3, [pc, #132]	; (80024f4 <lcd_reset+0xd8>)
 8002470:	8a9b      	ldrh	r3, [r3, #20]
 8002472:	b29b      	uxth	r3, r3
 8002474:	4a1f      	ldr	r2, [pc, #124]	; (80024f4 <lcd_reset+0xd8>)
 8002476:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800247a:	b29b      	uxth	r3, r3
 800247c:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 390000 ; i++) { asm("nop"); }; // Wait
 800247e:	2300      	movs	r3, #0
 8002480:	603b      	str	r3, [r7, #0]
 8002482:	e003      	b.n	800248c <lcd_reset+0x70>
 8002484:	bf00      	nop
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	3301      	adds	r3, #1
 800248a:	603b      	str	r3, [r7, #0]
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	4a1a      	ldr	r2, [pc, #104]	; (80024f8 <lcd_reset+0xdc>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d9f7      	bls.n	8002484 <lcd_reset+0x68>

    // Configure Display
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002494:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002498:	8a9b      	ldrh	r3, [r3, #20]
 800249a:	b29b      	uxth	r3, r3
 800249c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80024a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	8293      	strh	r3, [r2, #20]

    lcd_transmit_byte(0xAE);  // Turn off display
 80024a8:	20ae      	movs	r0, #174	; 0xae
 80024aa:	f7ff fec1 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0xA2);  // Set bias voltage to 1/9
 80024ae:	20a2      	movs	r0, #162	; 0xa2
 80024b0:	f7ff febe 	bl	8002230 <lcd_transmit_byte>

    lcd_transmit_byte(0xA0);  // Set display RAM address normal
 80024b4:	20a0      	movs	r0, #160	; 0xa0
 80024b6:	f7ff febb 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0xC8);  // Set update direction
 80024ba:	20c8      	movs	r0, #200	; 0xc8
 80024bc:	f7ff feb8 	bl	8002230 <lcd_transmit_byte>

    lcd_transmit_byte(0x22);  // Set internal resistor ratio
 80024c0:	2022      	movs	r0, #34	; 0x22
 80024c2:	f7ff feb5 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0x2F);  // Set operating mode
 80024c6:	202f      	movs	r0, #47	; 0x2f
 80024c8:	f7ff feb2 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0x40);  // Set start line address
 80024cc:	2040      	movs	r0, #64	; 0x40
 80024ce:	f7ff feaf 	bl	8002230 <lcd_transmit_byte>

    lcd_transmit_byte(0xAF);  // Turn on display
 80024d2:	20af      	movs	r0, #175	; 0xaf
 80024d4:	f7ff feac 	bl	8002230 <lcd_transmit_byte>

    lcd_transmit_byte(0x81);  // Set output voltage
 80024d8:	2081      	movs	r0, #129	; 0x81
 80024da:	f7ff fea9 	bl	8002230 <lcd_transmit_byte>
    lcd_transmit_byte(0x17);  // Set contrast
 80024de:	2017      	movs	r0, #23
 80024e0:	f7ff fea6 	bl	8002230 <lcd_transmit_byte>

    lcd_transmit_byte(0xA6);  // Set normal mode
 80024e4:	20a6      	movs	r0, #166	; 0xa6
 80024e6:	f7ff fea3 	bl	8002230 <lcd_transmit_byte>
}
 80024ea:	bf00      	nop
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	48000400 	.word	0x48000400
 80024f8:	0005f36f 	.word	0x0005f36f

080024fc <init_spi_lcd>:

void init_spi_lcd() {
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
    // Enable Clocks
    RCC->AHBENR  |= 0x00020000 | 0x00040000;    // Enable Clock for GPIO Banks A and B
 8002500:	4b9d      	ldr	r3, [pc, #628]	; (8002778 <init_spi_lcd+0x27c>)
 8002502:	695b      	ldr	r3, [r3, #20]
 8002504:	4a9c      	ldr	r2, [pc, #624]	; (8002778 <init_spi_lcd+0x27c>)
 8002506:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
 800250a:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= 0x00004000;                 // Enable Clock for SPI2
 800250c:	4b9a      	ldr	r3, [pc, #616]	; (8002778 <init_spi_lcd+0x27c>)
 800250e:	69db      	ldr	r3, [r3, #28]
 8002510:	4a99      	ldr	r2, [pc, #612]	; (8002778 <init_spi_lcd+0x27c>)
 8002512:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002516:	61d3      	str	r3, [r2, #28]

    // Connect pins to SPI2
    GPIOB->AFR[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4)); // Clear alternate function for PB13
 8002518:	4b98      	ldr	r3, [pc, #608]	; (800277c <init_spi_lcd+0x280>)
 800251a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251c:	4a97      	ldr	r2, [pc, #604]	; (800277c <init_spi_lcd+0x280>)
 800251e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002522:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[13 >> 0x03] |=  (0x00000005 << ((13 & 0x00000007) * 4)); // Set alternate 5 function for PB13 - SCLK
 8002524:	4b95      	ldr	r3, [pc, #596]	; (800277c <init_spi_lcd+0x280>)
 8002526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002528:	4a94      	ldr	r2, [pc, #592]	; (800277c <init_spi_lcd+0x280>)
 800252a:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 800252e:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4)); // Clear alternate function for PB15
 8002530:	4b92      	ldr	r3, [pc, #584]	; (800277c <init_spi_lcd+0x280>)
 8002532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002534:	4a91      	ldr	r2, [pc, #580]	; (800277c <init_spi_lcd+0x280>)
 8002536:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800253a:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] |=  (0x00000005 << ((15 & 0x00000007) * 4)); // Set alternate 5 function for PB15 - MOSI
 800253c:	4b8f      	ldr	r3, [pc, #572]	; (800277c <init_spi_lcd+0x280>)
 800253e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002540:	4a8e      	ldr	r2, [pc, #568]	; (800277c <init_spi_lcd+0x280>)
 8002542:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8002546:	6253      	str	r3, [r2, #36]	; 0x24

    // Configure pins PB13 and PB15 for 10 MHz alternate function
    GPIOB->OSPEEDR &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear speed register
 8002548:	4b8c      	ldr	r3, [pc, #560]	; (800277c <init_spi_lcd+0x280>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	4a8b      	ldr	r2, [pc, #556]	; (800277c <init_spi_lcd+0x280>)
 800254e:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8002552:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8002554:	4b89      	ldr	r3, [pc, #548]	; (800277c <init_spi_lcd+0x280>)
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	4a88      	ldr	r2, [pc, #544]	; (800277c <init_spi_lcd+0x280>)
 800255a:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 800255e:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (13)     | 0x0001     << (15));        // Clear output type register
 8002560:	4b86      	ldr	r3, [pc, #536]	; (800277c <init_spi_lcd+0x280>)
 8002562:	889b      	ldrh	r3, [r3, #4]
 8002564:	b29a      	uxth	r2, r3
 8002566:	4985      	ldr	r1, [pc, #532]	; (800277c <init_spi_lcd+0x280>)
 8002568:	f645 73ff 	movw	r3, #24575	; 0x5fff
 800256c:	4013      	ands	r3, r2
 800256e:	b29b      	uxth	r3, r3
 8002570:	808b      	strh	r3, [r1, #4]
    GPIOB->OTYPER  |=  (0x0000     << (13)     | 0x0000     << (15));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8002572:	4a82      	ldr	r2, [pc, #520]	; (800277c <init_spi_lcd+0x280>)
 8002574:	4b81      	ldr	r3, [pc, #516]	; (800277c <init_spi_lcd+0x280>)
 8002576:	8892      	ldrh	r2, [r2, #4]
 8002578:	b292      	uxth	r2, r2
 800257a:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear mode register
 800257c:	4b7f      	ldr	r3, [pc, #508]	; (800277c <init_spi_lcd+0x280>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a7e      	ldr	r2, [pc, #504]	; (800277c <init_spi_lcd+0x280>)
 8002582:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8002586:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8002588:	4b7c      	ldr	r3, [pc, #496]	; (800277c <init_spi_lcd+0x280>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a7b      	ldr	r2, [pc, #492]	; (800277c <init_spi_lcd+0x280>)
 800258e:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 8002592:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear push/pull register
 8002594:	4b79      	ldr	r3, [pc, #484]	; (800277c <init_spi_lcd+0x280>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	4a78      	ldr	r2, [pc, #480]	; (800277c <init_spi_lcd+0x280>)
 800259a:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 800259e:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80025a0:	4b76      	ldr	r3, [pc, #472]	; (800277c <init_spi_lcd+0x280>)
 80025a2:	4a76      	ldr	r2, [pc, #472]	; (800277c <init_spi_lcd+0x280>)
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	60d3      	str	r3, [r2, #12]

    // Initialize REEST, nCS, and A0
    // Configure pins PB6 and PB14 for 10 MHz output
    GPIOB->OSPEEDR &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear speed register
 80025a8:	4b74      	ldr	r3, [pc, #464]	; (800277c <init_spi_lcd+0x280>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	4a73      	ldr	r2, [pc, #460]	; (800277c <init_spi_lcd+0x280>)
 80025ae:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 80025b2:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 80025b4:	4b71      	ldr	r3, [pc, #452]	; (800277c <init_spi_lcd+0x280>)
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	4a70      	ldr	r2, [pc, #448]	; (800277c <init_spi_lcd+0x280>)
 80025ba:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 80025be:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (6)     | 0x0001     << (14));        // Clear output type register
 80025c0:	4b6e      	ldr	r3, [pc, #440]	; (800277c <init_spi_lcd+0x280>)
 80025c2:	889b      	ldrh	r3, [r3, #4]
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	4a6d      	ldr	r2, [pc, #436]	; (800277c <init_spi_lcd+0x280>)
 80025c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	8093      	strh	r3, [r2, #4]
    GPIOB->OTYPER  |=  (0x0000     << (6)     | 0x0000     << (14));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80025d4:	4a69      	ldr	r2, [pc, #420]	; (800277c <init_spi_lcd+0x280>)
 80025d6:	4b69      	ldr	r3, [pc, #420]	; (800277c <init_spi_lcd+0x280>)
 80025d8:	8892      	ldrh	r2, [r2, #4]
 80025da:	b292      	uxth	r2, r2
 80025dc:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear mode register
 80025de:	4b67      	ldr	r3, [pc, #412]	; (800277c <init_spi_lcd+0x280>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a66      	ldr	r2, [pc, #408]	; (800277c <init_spi_lcd+0x280>)
 80025e4:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 80025e8:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 80025ea:	4b64      	ldr	r3, [pc, #400]	; (800277c <init_spi_lcd+0x280>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a63      	ldr	r2, [pc, #396]	; (800277c <init_spi_lcd+0x280>)
 80025f0:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 80025f4:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear push/pull register
 80025f6:	4b61      	ldr	r3, [pc, #388]	; (800277c <init_spi_lcd+0x280>)
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	4a60      	ldr	r2, [pc, #384]	; (800277c <init_spi_lcd+0x280>)
 80025fc:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8002600:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8002602:	4b5e      	ldr	r3, [pc, #376]	; (800277c <init_spi_lcd+0x280>)
 8002604:	4a5d      	ldr	r2, [pc, #372]	; (800277c <init_spi_lcd+0x280>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	60d3      	str	r3, [r2, #12]
    // Configure pin PA8 for 10 MHz output
    GPIOA->OSPEEDR &= ~0x00000003 << (8 * 2);    // Clear speed register
 800260a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002614:	0c9b      	lsrs	r3, r3, #18
 8002616:	049b      	lsls	r3, r3, #18
 8002618:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  0x00000001 << (8 * 2);    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 800261a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002628:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~0x0001     << (8);        // Clear output type register
 800262a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800262e:	889b      	ldrh	r3, [r3, #4]
 8002630:	b29b      	uxth	r3, r3
 8002632:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002636:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800263a:	f023 0301 	bic.w	r3, r3, #1
 800263e:	b29b      	uxth	r3, r3
 8002640:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  0x0000     << (8);        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8002642:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002646:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800264a:	8892      	ldrh	r2, [r2, #4]
 800264c:	b292      	uxth	r2, r2
 800264e:	809a      	strh	r2, [r3, #4]


    GPIOA->MODER   &= ~0x00000003 << (8 * 2);    // Clear mode register
 8002650:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800265a:	0c9b      	lsrs	r3, r3, #18
 800265c:	049b      	lsls	r3, r3, #18
 800265e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  0x00000001 << (8 * 2);    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8002660:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800266a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800266e:	6013      	str	r3, [r2, #0]

    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // This is needed for UART to work. It makes no sense.
 8002670:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800267a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800267e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));
 8002680:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800268a:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800268e:	6013      	str	r3, [r2, #0]

    GPIOA->PUPDR   &= ~0x00000003 << (8 * 2);    // Clear push/pull register
 8002690:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800269a:	0c9b      	lsrs	r3, r3, #18
 800269c:	049b      	lsls	r3, r3, #18
 800269e:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  0x00000000 << (8 * 2);    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80026a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80026a4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	60d3      	str	r3, [r2, #12]

    GPIOB->ODR |=  (0x0001 << 6); // CS = 1
 80026ac:	4b33      	ldr	r3, [pc, #204]	; (800277c <init_spi_lcd+0x280>)
 80026ae:	8a9b      	ldrh	r3, [r3, #20]
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	4a32      	ldr	r2, [pc, #200]	; (800277c <init_spi_lcd+0x280>)
 80026b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	8293      	strh	r3, [r2, #20]

    // Configure SPI2
    SPI2->CR1 &= 0x3040; // Clear CR1 Register
 80026bc:	4b30      	ldr	r3, [pc, #192]	; (8002780 <init_spi_lcd+0x284>)
 80026be:	881b      	ldrh	r3, [r3, #0]
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	4a2f      	ldr	r2, [pc, #188]	; (8002780 <init_spi_lcd+0x284>)
 80026c4:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Configure direction (0x0000 - 2 Lines Full Duplex, 0x0400 - 2 Lines RX Only, 0x8000 - 1 Line RX, 0xC000 - 1 Line TX)
 80026cc:	4a2c      	ldr	r2, [pc, #176]	; (8002780 <init_spi_lcd+0x284>)
 80026ce:	4b2c      	ldr	r3, [pc, #176]	; (8002780 <init_spi_lcd+0x284>)
 80026d0:	8812      	ldrh	r2, [r2, #0]
 80026d2:	b292      	uxth	r2, r2
 80026d4:	801a      	strh	r2, [r3, #0]
    SPI2->CR1 |= 0x0104; // Configure mode (0x0000 - Slave, 0x0104 - Master)
 80026d6:	4b2a      	ldr	r3, [pc, #168]	; (8002780 <init_spi_lcd+0x284>)
 80026d8:	881b      	ldrh	r3, [r3, #0]
 80026da:	b29b      	uxth	r3, r3
 80026dc:	4a28      	ldr	r2, [pc, #160]	; (8002780 <init_spi_lcd+0x284>)
 80026de:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0002; // Configure clock polarity (0x0000 - Low, 0x0002 - High)
 80026e6:	4b26      	ldr	r3, [pc, #152]	; (8002780 <init_spi_lcd+0x284>)
 80026e8:	881b      	ldrh	r3, [r3, #0]
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	4a24      	ldr	r2, [pc, #144]	; (8002780 <init_spi_lcd+0x284>)
 80026ee:	f043 0302 	orr.w	r3, r3, #2
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0001; // Configure clock phase (0x0000 - 1 Edge, 0x0001 - 2 Edge)
 80026f6:	4b22      	ldr	r3, [pc, #136]	; (8002780 <init_spi_lcd+0x284>)
 80026f8:	881b      	ldrh	r3, [r3, #0]
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	4a20      	ldr	r2, [pc, #128]	; (8002780 <init_spi_lcd+0x284>)
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	b29b      	uxth	r3, r3
 8002704:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0200; // Configure chip select (0x0000 - Hardware based, 0x0200 - Software based)
 8002706:	4b1e      	ldr	r3, [pc, #120]	; (8002780 <init_spi_lcd+0x284>)
 8002708:	881b      	ldrh	r3, [r3, #0]
 800270a:	b29b      	uxth	r3, r3
 800270c:	4a1c      	ldr	r2, [pc, #112]	; (8002780 <init_spi_lcd+0x284>)
 800270e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002712:	b29b      	uxth	r3, r3
 8002714:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0008; // Set Baud Rate Prescaler (0x0000 - 2, 0x0008 - 4, 0x0018 - 8, 0x0020 - 16, 0x0028 - 32, 0x0028 - 64, 0x0030 - 128, 0x0038 - 128)
 8002716:	4b1a      	ldr	r3, [pc, #104]	; (8002780 <init_spi_lcd+0x284>)
 8002718:	881b      	ldrh	r3, [r3, #0]
 800271a:	b29b      	uxth	r3, r3
 800271c:	4a18      	ldr	r2, [pc, #96]	; (8002780 <init_spi_lcd+0x284>)
 800271e:	f043 0308 	orr.w	r3, r3, #8
 8002722:	b29b      	uxth	r3, r3
 8002724:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Set Bit Order (0x0000 - MSB First, 0x0080 - LSB First)
 8002726:	4a16      	ldr	r2, [pc, #88]	; (8002780 <init_spi_lcd+0x284>)
 8002728:	4b15      	ldr	r3, [pc, #84]	; (8002780 <init_spi_lcd+0x284>)
 800272a:	8812      	ldrh	r2, [r2, #0]
 800272c:	b292      	uxth	r2, r2
 800272e:	801a      	strh	r2, [r3, #0]
    SPI2->CR2 &= ~0x0F00; // Clear CR2 Register
 8002730:	4b13      	ldr	r3, [pc, #76]	; (8002780 <init_spi_lcd+0x284>)
 8002732:	889b      	ldrh	r3, [r3, #4]
 8002734:	b29b      	uxth	r3, r3
 8002736:	4a12      	ldr	r2, [pc, #72]	; (8002780 <init_spi_lcd+0x284>)
 8002738:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800273c:	b29b      	uxth	r3, r3
 800273e:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x0700; // Set Number of Bits (0x0300 - 4, 0x0400 - 5, 0x0500 - 6, ...);
 8002740:	4b0f      	ldr	r3, [pc, #60]	; (8002780 <init_spi_lcd+0x284>)
 8002742:	889b      	ldrh	r3, [r3, #4]
 8002744:	b29b      	uxth	r3, r3
 8002746:	4a0e      	ldr	r2, [pc, #56]	; (8002780 <init_spi_lcd+0x284>)
 8002748:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800274c:	b29b      	uxth	r3, r3
 800274e:	8093      	strh	r3, [r2, #4]
    SPI2->I2SCFGR &= ~0x0800; // Disable I2S
 8002750:	4b0b      	ldr	r3, [pc, #44]	; (8002780 <init_spi_lcd+0x284>)
 8002752:	8b9b      	ldrh	r3, [r3, #28]
 8002754:	b29b      	uxth	r3, r3
 8002756:	4a0a      	ldr	r2, [pc, #40]	; (8002780 <init_spi_lcd+0x284>)
 8002758:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800275c:	b29b      	uxth	r3, r3
 800275e:	8393      	strh	r3, [r2, #28]
    SPI2->CRCPR = 7; // Set CRC polynomial order
 8002760:	4b07      	ldr	r3, [pc, #28]	; (8002780 <init_spi_lcd+0x284>)
 8002762:	2207      	movs	r2, #7
 8002764:	821a      	strh	r2, [r3, #16]
    SPI2->CR2 &= ~0x1000;
 8002766:	4b06      	ldr	r3, [pc, #24]	; (8002780 <init_spi_lcd+0x284>)
 8002768:	889b      	ldrh	r3, [r3, #4]
 800276a:	b29b      	uxth	r3, r3
 800276c:	4a04      	ldr	r2, [pc, #16]	; (8002780 <init_spi_lcd+0x284>)
 800276e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002772:	b29b      	uxth	r3, r3
 8002774:	e006      	b.n	8002784 <init_spi_lcd+0x288>
 8002776:	bf00      	nop
 8002778:	40021000 	.word	0x40021000
 800277c:	48000400 	.word	0x48000400
 8002780:	40003800 	.word	0x40003800
 8002784:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x1000; // Configure RXFIFO return at (0x0000 - Half-full (16 bits), 0x1000 - Quarter-full (8 bits))
 8002786:	4b0a      	ldr	r3, [pc, #40]	; (80027b0 <init_spi_lcd+0x2b4>)
 8002788:	889b      	ldrh	r3, [r3, #4]
 800278a:	b29b      	uxth	r3, r3
 800278c:	4a08      	ldr	r2, [pc, #32]	; (80027b0 <init_spi_lcd+0x2b4>)
 800278e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002792:	b29b      	uxth	r3, r3
 8002794:	8093      	strh	r3, [r2, #4]
    SPI2->CR1 |= 0x0040; // Enable SPI2
 8002796:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <init_spi_lcd+0x2b4>)
 8002798:	881b      	ldrh	r3, [r3, #0]
 800279a:	b29b      	uxth	r3, r3
 800279c:	4a04      	ldr	r2, [pc, #16]	; (80027b0 <init_spi_lcd+0x2b4>)
 800279e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027a2:	b29b      	uxth	r3, r3
 80027a4:	8013      	strh	r3, [r2, #0]

    lcd_reset();
 80027a6:	f7ff fe39 	bl	800241c <lcd_reset>
}
 80027aa:	bf00      	nop
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	40003800 	.word	0x40003800

080027b4 <generate_line_buff>:

void generate_line_buff(uint8_t * str, uint8_t * linebuff, uint16_t bufflen){
 80027b4:	b480      	push	{r7}
 80027b6:	b087      	sub	sp, #28
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	4613      	mov	r3, r2
 80027c0:	80fb      	strh	r3, [r7, #6]
    uint8_t idx;
    //convert each character to a 5+1 (CHAR_WIDTH) slices and add it to the line buffer
    for(int i = 0; i<bufflen; i++){
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	e06d      	b.n	80028a4 <generate_line_buff+0xf0>
        if (str[i] == '\0'){
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	4413      	add	r3, r2
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d06c      	beq.n	80028ae <generate_line_buff+0xfa>
            break;
        }
        idx = CHAR_WIDTH*i;
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	461a      	mov	r2, r3
 80027da:	0052      	lsls	r2, r2, #1
 80027dc:	4413      	add	r3, r2
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	74fb      	strb	r3, [r7, #19]
        linebuff[idx] = character_data[str[i]-0x20][0];
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	4413      	add	r3, r2
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	f1a3 0220 	sub.w	r2, r3, #32
 80027ee:	7cfb      	ldrb	r3, [r7, #19]
 80027f0:	68b9      	ldr	r1, [r7, #8]
 80027f2:	4419      	add	r1, r3
 80027f4:	4831      	ldr	r0, [pc, #196]	; (80028bc <generate_line_buff+0x108>)
 80027f6:	4613      	mov	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4413      	add	r3, r2
 80027fc:	4403      	add	r3, r0
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	700b      	strb	r3, [r1, #0]
        linebuff[idx+1] = character_data[str[i]-0x20][1];
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	4413      	add	r3, r2
 8002808:	781b      	ldrb	r3, [r3, #0]
 800280a:	f1a3 0220 	sub.w	r2, r3, #32
 800280e:	7cfb      	ldrb	r3, [r7, #19]
 8002810:	3301      	adds	r3, #1
 8002812:	68b9      	ldr	r1, [r7, #8]
 8002814:	4419      	add	r1, r3
 8002816:	4829      	ldr	r0, [pc, #164]	; (80028bc <generate_line_buff+0x108>)
 8002818:	4613      	mov	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4413      	add	r3, r2
 800281e:	4403      	add	r3, r0
 8002820:	3301      	adds	r3, #1
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	700b      	strb	r3, [r1, #0]
        linebuff[idx+2] = character_data[str[i]-0x20][2];
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	4413      	add	r3, r2
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	f1a3 0220 	sub.w	r2, r3, #32
 8002832:	7cfb      	ldrb	r3, [r7, #19]
 8002834:	3302      	adds	r3, #2
 8002836:	68b9      	ldr	r1, [r7, #8]
 8002838:	4419      	add	r1, r3
 800283a:	4820      	ldr	r0, [pc, #128]	; (80028bc <generate_line_buff+0x108>)
 800283c:	4613      	mov	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	4413      	add	r3, r2
 8002842:	4403      	add	r3, r0
 8002844:	3302      	adds	r3, #2
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	700b      	strb	r3, [r1, #0]
        linebuff[idx+3] = character_data[str[i]-0x20][3];
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	4413      	add	r3, r2
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	f1a3 0220 	sub.w	r2, r3, #32
 8002856:	7cfb      	ldrb	r3, [r7, #19]
 8002858:	3303      	adds	r3, #3
 800285a:	68b9      	ldr	r1, [r7, #8]
 800285c:	4419      	add	r1, r3
 800285e:	4817      	ldr	r0, [pc, #92]	; (80028bc <generate_line_buff+0x108>)
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	4403      	add	r3, r0
 8002868:	3303      	adds	r3, #3
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	700b      	strb	r3, [r1, #0]
        linebuff[idx+4] = character_data[str[i]-0x20][4];
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	4413      	add	r3, r2
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	f1a3 0220 	sub.w	r2, r3, #32
 800287a:	7cfb      	ldrb	r3, [r7, #19]
 800287c:	3304      	adds	r3, #4
 800287e:	68b9      	ldr	r1, [r7, #8]
 8002880:	4419      	add	r1, r3
 8002882:	480e      	ldr	r0, [pc, #56]	; (80028bc <generate_line_buff+0x108>)
 8002884:	4613      	mov	r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4413      	add	r3, r2
 800288a:	4403      	add	r3, r0
 800288c:	3304      	adds	r3, #4
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	700b      	strb	r3, [r1, #0]
        linebuff[idx+5] = 0x00;
 8002892:	7cfb      	ldrb	r3, [r7, #19]
 8002894:	3305      	adds	r3, #5
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	4413      	add	r3, r2
 800289a:	2200      	movs	r2, #0
 800289c:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i<bufflen; i++){
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	3301      	adds	r3, #1
 80028a2:	617b      	str	r3, [r7, #20]
 80028a4:	88fb      	ldrh	r3, [r7, #6]
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	db8d      	blt.n	80027c8 <generate_line_buff+0x14>
    }
}
 80028ac:	e000      	b.n	80028b0 <generate_line_buff+0xfc>
            break;
 80028ae:	bf00      	nop
}
 80028b0:	bf00      	nop
 80028b2:	371c      	adds	r7, #28
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	0800627c 	.word	0x0800627c

080028c0 <write_line_buff>:

void write_line_buff(uint8_t * linebuff, uint8_t * lcdbuff, uint8_t xoffset, uint8_t yoffset, uint8_t scrollena){
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	4611      	mov	r1, r2
 80028cc:	461a      	mov	r2, r3
 80028ce:	460b      	mov	r3, r1
 80028d0:	71fb      	strb	r3, [r7, #7]
 80028d2:	4613      	mov	r3, r2
 80028d4:	71bb      	strb	r3, [r7, #6]
    //  y offset refers to the line offset
    //note:     String will be capped, if it is longer than LCD_LINE_SIZE slices (i.e. 1 line)
    //note2:    String will be capped, if it exceeds size of lcdBuffer.
    //note3:    If scrolling is enabled, the LCD line will wrap around when xoffset is large enough.
    //          Otherwise, it will be capped.
    if (scrollena > 0){
 80028d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d019      	beq.n	8002912 <write_line_buff+0x52>
        for(uint8_t idx = 0; idx<LCD_LINE_SIZE; idx++){
 80028de:	2300      	movs	r3, #0
 80028e0:	75fb      	strb	r3, [r7, #23]
 80028e2:	e011      	b.n	8002908 <write_line_buff+0x48>
            lcdbuff[idx+yoffset*LCD_LINE_SIZE] = linebuff[(idx + xoffset) & LCD_LINE_BUFF_SIZE-1];
 80028e4:	7dfa      	ldrb	r2, [r7, #23]
 80028e6:	79fb      	ldrb	r3, [r7, #7]
 80028e8:	4413      	add	r3, r2
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	441a      	add	r2, r3
 80028f0:	7df9      	ldrb	r1, [r7, #23]
 80028f2:	79bb      	ldrb	r3, [r7, #6]
 80028f4:	01db      	lsls	r3, r3, #7
 80028f6:	440b      	add	r3, r1
 80028f8:	4619      	mov	r1, r3
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	440b      	add	r3, r1
 80028fe:	7812      	ldrb	r2, [r2, #0]
 8002900:	701a      	strb	r2, [r3, #0]
        for(uint8_t idx = 0; idx<LCD_LINE_SIZE; idx++){
 8002902:	7dfb      	ldrb	r3, [r7, #23]
 8002904:	3301      	adds	r3, #1
 8002906:	75fb      	strb	r3, [r7, #23]
 8002908:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800290c:	2b00      	cmp	r3, #0
 800290e:	dae9      	bge.n	80028e4 <write_line_buff+0x24>
        }
    }else{
        memcpy(lcdbuff + xoffset+yoffset*LCD_LINE_SIZE, linebuff, sizeof(uint8_t) * LCD_LINE_SIZE-xoffset);
    }

}
 8002910:	e00c      	b.n	800292c <write_line_buff+0x6c>
        memcpy(lcdbuff + xoffset+yoffset*LCD_LINE_SIZE, linebuff, sizeof(uint8_t) * LCD_LINE_SIZE-xoffset);
 8002912:	79fb      	ldrb	r3, [r7, #7]
 8002914:	79ba      	ldrb	r2, [r7, #6]
 8002916:	01d2      	lsls	r2, r2, #7
 8002918:	4413      	add	r3, r2
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	18d0      	adds	r0, r2, r3
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002924:	461a      	mov	r2, r3
 8002926:	68f9      	ldr	r1, [r7, #12]
 8002928:	f000 fce0 	bl	80032ec <memcpy>
}
 800292c:	bf00      	nop
 800292e:	3718      	adds	r7, #24
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <lcd_write_string>:

void lcd_write_string(uint8_t * str, uint8_t * lcdBuff, uint8_t xoffset, uint8_t yoffset){
 8002934:	b590      	push	{r4, r7, lr}
 8002936:	b0c7      	sub	sp, #284	; 0x11c
 8002938:	af02      	add	r7, sp, #8
 800293a:	f507 7488 	add.w	r4, r7, #272	; 0x110
 800293e:	f5a4 7482 	sub.w	r4, r4, #260	; 0x104
 8002942:	6020      	str	r0, [r4, #0]
 8002944:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8002948:	f5a0 7084 	sub.w	r0, r0, #264	; 0x108
 800294c:	6001      	str	r1, [r0, #0]
 800294e:	4619      	mov	r1, r3
 8002950:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002954:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002958:	701a      	strb	r2, [r3, #0]
 800295a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800295e:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8002962:	460a      	mov	r2, r1
 8002964:	701a      	strb	r2, [r3, #0]
    uint8_t lineBuff[256];
    memset(lineBuff,0x00,256);
 8002966:	f107 0310 	add.w	r3, r7, #16
 800296a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800296e:	2100      	movs	r1, #0
 8002970:	4618      	mov	r0, r3
 8002972:	f000 fcc9 	bl	8003308 <memset>
    //render a string and add to the line buffer (256 slices long)
    generate_line_buff(str, lineBuff, 255);
 8002976:	f107 0110 	add.w	r1, r7, #16
 800297a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800297e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002982:	22ff      	movs	r2, #255	; 0xff
 8002984:	6818      	ldr	r0, [r3, #0]
 8002986:	f7ff ff15 	bl	80027b4 <generate_line_buff>
    //add line buffer to LCD buffer at a specific x,y position
    //  (horizontal scrolling is always disabled!)
    write_line_buff(lineBuff, lcdBuff, xoffset, yoffset, 0);
 800298a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800298e:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8002992:	781c      	ldrb	r4, [r3, #0]
 8002994:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002998:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 800299c:	781a      	ldrb	r2, [r3, #0]
 800299e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80029a2:	f5a3 7184 	sub.w	r1, r3, #264	; 0x108
 80029a6:	f107 0010 	add.w	r0, r7, #16
 80029aa:	2300      	movs	r3, #0
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	4623      	mov	r3, r4
 80029b0:	6809      	ldr	r1, [r1, #0]
 80029b2:	f7ff ff85 	bl	80028c0 <write_line_buff>
}
 80029b6:	bf00      	nop
 80029b8:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd90      	pop	{r4, r7, pc}

080029c0 <NVIC_EnableIRQ>:
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4603      	mov	r3, r0
 80029c8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80029ca:	79fb      	ldrb	r3, [r7, #7]
 80029cc:	f003 031f 	and.w	r3, r3, #31
 80029d0:	2201      	movs	r2, #1
 80029d2:	fa02 f103 	lsl.w	r1, r2, r3
 80029d6:	4a06      	ldr	r2, [pc, #24]	; (80029f0 <NVIC_EnableIRQ+0x30>)
 80029d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029dc:	095b      	lsrs	r3, r3, #5
 80029de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	e000e100 	.word	0xe000e100

080029f4 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	4603      	mov	r3, r0
 80029fc:	6039      	str	r1, [r7, #0]
 80029fe:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	da0b      	bge.n	8002a20 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	b2da      	uxtb	r2, r3
 8002a0c:	490c      	ldr	r1, [pc, #48]	; (8002a40 <NVIC_SetPriority+0x4c>)
 8002a0e:	79fb      	ldrb	r3, [r7, #7]
 8002a10:	f003 030f 	and.w	r3, r3, #15
 8002a14:	3b04      	subs	r3, #4
 8002a16:	0112      	lsls	r2, r2, #4
 8002a18:	b2d2      	uxtb	r2, r2
 8002a1a:	440b      	add	r3, r1
 8002a1c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8002a1e:	e009      	b.n	8002a34 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	4907      	ldr	r1, [pc, #28]	; (8002a44 <NVIC_SetPriority+0x50>)
 8002a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2a:	0112      	lsls	r2, r2, #4
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	440b      	add	r3, r1
 8002a30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	e000ed00 	.word	0xe000ed00
 8002a44:	e000e100 	.word	0xe000e100

08002a48 <initTimer2>:
uint8_t volatile ADCupdate=0;
uint8_t volatile maxcount=100;
uint8_t volatile count=50;


void initTimer2(void){
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE);
 8002a4e:	2101      	movs	r1, #1
 8002a50:	2001      	movs	r0, #1
 8002a52:	f7fe ff35 	bl	80018c0 <RCC_APB1PeriphClockCmd>
	NVIC_InitTypeDef NVIC_InitStructure;
	// NVIC for timer
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8002a56:	231c      	movs	r3, #28
 8002a58:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8002a62:	2300      	movs	r3, #0
 8002a64:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStructure);
 8002a66:	1d3b      	adds	r3, r7, #4
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fe fc49 	bl	8001300 <NVIC_Init>
	TIM_ITConfig(TIM2,TIM_IT_Update,ENABLE);
 8002a6e:	2201      	movs	r2, #1
 8002a70:	2101      	movs	r1, #1
 8002a72:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002a76:	f7ff f913 	bl	8001ca0 <TIM_ITConfig>
	TIM_Cmd(TIM2,ENABLE);
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002a80:	f7ff f802 	bl	8001a88 <TIM_Cmd>
	//Settings timer
	RCC->APB1ENR |= RCC_APB1Periph_TIM2; // Enable clock line to timer 2
 8002a84:	4b16      	ldr	r3, [pc, #88]	; (8002ae0 <initTimer2+0x98>)
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	4a15      	ldr	r2, [pc, #84]	; (8002ae0 <initTimer2+0x98>)
 8002a8a:	f043 0301 	orr.w	r3, r3, #1
 8002a8e:	61d3      	str	r3, [r2, #28]
	TIM2->CR1=0xB01;
 8002a90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a94:	f640 3201 	movw	r2, #2817	; 0xb01
 8002a98:	801a      	strh	r2, [r3, #0]
	TIM2->PSC=6399; //change pre-scaler frequency to 10kHz
 8002a9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a9e:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8002aa2:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM2->ARR=999; //count up to 100
 8002aa4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002aa8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002aac:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->DIER |= 0x0001; // Enable timer 2 interrupts
 8002aae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	60d3      	str	r3, [r2, #12]
    //NVIC settings
	NVIC_SetPriority(TIM2_IRQn, 1); // Set interrupt priority interrupts
 8002abe:	2101      	movs	r1, #1
 8002ac0:	201c      	movs	r0, #28
 8002ac2:	f7ff ff97 	bl	80029f4 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn); // Enable interrupt
 8002ac6:	201c      	movs	r0, #28
 8002ac8:	f7ff ff7a 	bl	80029c0 <NVIC_EnableIRQ>
	TIM_Cmd(TIM2,DISABLE);
 8002acc:	2100      	movs	r1, #0
 8002ace:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002ad2:	f7fe ffd9 	bl	8001a88 <TIM_Cmd>
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	40021000 	.word	0x40021000

08002ae4 <ADC_setup_pA>:

void ADC_setup_pA(void){
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08a      	sub	sp, #40	; 0x28
 8002ae8:	af00      	add	r7, sp, #0
	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div8); //adc clk
 8002aea:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8002aee:	f7fe fe7f 	bl	80017f0 <RCC_ADCCLKConfig>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE); //enable adc
 8002af2:	2101      	movs	r1, #1
 8002af4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002af8:	f7fe fea2 	bl	8001840 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE); //gpio clock
 8002afc:	2101      	movs	r1, #1
 8002afe:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002b02:	f7fe fe9d 	bl	8001840 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructAll; // Define typedef struct for setting pins

	GPIO_StructInit(&GPIO_InitStructAll); // Initialize GPIO struct
 8002b06:	f107 0320 	add.w	r3, r7, #32
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7fe fb94 	bl	8001238 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_AN; // Set as input
 8002b10:	2303      	movs	r3, #3
 8002b12:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN; // Set as pull down
 8002b16:	2302      	movs	r3, #2
 8002b18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_7; // Set so the configuration is on pin 4
 8002b1c:	2380      	movs	r3, #128	; 0x80
 8002b1e:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOA, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 8002b20:	f107 0320 	add.w	r3, r7, #32
 8002b24:	4619      	mov	r1, r3
 8002b26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b2a:	f7fe faef 	bl	800110c <GPIO_Init>

	GPIO_StructInit(&GPIO_InitStructAll); // Initialize GPIO struct
 8002b2e:	f107 0320 	add.w	r3, r7, #32
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7fe fb80 	bl	8001238 <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_AN; // Set as input
 8002b38:	2303      	movs	r3, #3
 8002b3a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN; // Set as pull down
 8002b3e:	2302      	movs	r3, #2
 8002b40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_1; // Set so the configuration is on pin 4
 8002b44:	2302      	movs	r3, #2
 8002b46:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOA, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 8002b48:	f107 0320 	add.w	r3, r7, #32
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b52:	f7fe fadb 	bl	800110c <GPIO_Init>

	ADC_InitTypeDef ADC_InitStructAll; //struct for adc config

	ADC_StructInit(&ADC_InitStructAll); //settings for the adc
 8002b56:	463b      	mov	r3, r7
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f7fe f8b7 	bl	8000ccc <ADC_StructInit>
	ADC_InitStructAll.ADC_ContinuousConvMode = DISABLE;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	603b      	str	r3, [r7, #0]
	ADC_InitStructAll.ADC_Resolution = ADC_Resolution_12b;
 8002b62:	2300      	movs	r3, #0
 8002b64:	607b      	str	r3, [r7, #4]
	ADC_InitStructAll.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
	ADC_InitStructAll.ADC_DataAlign = ADC_DataAlign_Right;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	613b      	str	r3, [r7, #16]
	ADC_InitStructAll.ADC_NbrOfRegChannel = 1;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	773b      	strb	r3, [r7, #28]
	ADC_Init(ADC1,&ADC_InitStructAll); // init the adc settings
 8002b72:	463b      	mov	r3, r7
 8002b74:	4619      	mov	r1, r3
 8002b76:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002b7a:	f7fe f865 	bl	8000c48 <ADC_Init>
	ADC_Cmd(ADC1,ENABLE); //enable adc
 8002b7e:	2101      	movs	r1, #1
 8002b80:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002b84:	f7fe f8c4 	bl	8000d10 <ADC_Cmd>
	// set internal reference voltage source and wait
}
 8002b88:	bf00      	nop
 8002b8a:	3728      	adds	r7, #40	; 0x28
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}

08002b90 <ADC_Calibrate>:

void ADC_Calibrate(){
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b084      	sub	sp, #16
 8002b94:	af00      	add	r7, sp, #0
	ADC_VoltageRegulatorCmd(ADC1,ENABLE);
 8002b96:	2101      	movs	r1, #1
 8002b98:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002b9c:	f7fe f929 	bl	8000df2 <ADC_VoltageRegulatorCmd>
	//Wait for at least 10uS before continuing...
	for(uint32_t i = 0; i<10000;i++);
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	e002      	b.n	8002bac <ADC_Calibrate+0x1c>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f242 720f 	movw	r2, #9999	; 0x270f
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d9f7      	bls.n	8002ba6 <ADC_Calibrate+0x16>

	ADC_Cmd(ADC1,DISABLE);
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002bbc:	f7fe f8a8 	bl	8000d10 <ADC_Cmd>
	while(ADC_GetDisableCmdStatus(ADC1)){} // wait for disable of ADC
 8002bc0:	bf00      	nop
 8002bc2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002bc6:	f7fe f8fc 	bl	8000dc2 <ADC_GetDisableCmdStatus>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1f8      	bne.n	8002bc2 <ADC_Calibrate+0x32>

	ADC_SelectCalibrationMode(ADC1,ADC_CalibrationMode_Single); //select calibration mode
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002bd6:	f7fe f8c7 	bl	8000d68 <ADC_SelectCalibrationMode>
	ADC_StartCalibration(ADC1); //calibrate adc
 8002bda:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002bde:	f7fe f8b3 	bl	8000d48 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1)){} //wait for calibration
 8002be2:	bf00      	nop
 8002be4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002be8:	f7fe f8d5 	bl	8000d96 <ADC_GetCalibrationStatus>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1f8      	bne.n	8002be4 <ADC_Calibrate+0x54>
	for(uint32_t i = 0; i<100;i++);//wait more
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60bb      	str	r3, [r7, #8]
 8002bf6:	e002      	b.n	8002bfe <ADC_Calibrate+0x6e>
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	60bb      	str	r3, [r7, #8]
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	2b63      	cmp	r3, #99	; 0x63
 8002c02:	d9f9      	bls.n	8002bf8 <ADC_Calibrate+0x68>

	ADC_VrefintCmd(ADC1,ENABLE); // setup ref voltage to channel 18
 8002c04:	2101      	movs	r1, #1
 8002c06:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002c0a:	f7fe f915 	bl	8000e38 <ADC_VrefintCmd>
	for(uint32_t i = 0; i<10000;i++); // wait for some time
 8002c0e:	2300      	movs	r3, #0
 8002c10:	607b      	str	r3, [r7, #4]
 8002c12:	e002      	b.n	8002c1a <ADC_Calibrate+0x8a>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3301      	adds	r3, #1
 8002c18:	607b      	str	r3, [r7, #4]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d9f7      	bls.n	8002c14 <ADC_Calibrate+0x84>

	ADC_Cmd(ADC1,ENABLE);// turn on ADC
 8002c24:	2101      	movs	r1, #1
 8002c26:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002c2a:	f7fe f871 	bl	8000d10 <ADC_Cmd>
	while((!ADC_GetFlagStatus(ADC1,ADC_FLAG_RDY))){	} //wait for adc to turn on
 8002c2e:	bf00      	nop
 8002c30:	2101      	movs	r1, #1
 8002c32:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002c36:	f7fe fa50 	bl	80010da <ADC_GetFlagStatus>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d0f7      	beq.n	8002c30 <ADC_Calibrate+0xa0>

	ADC_RegularChannelConfig(ADC1, ADC_Channel_18, 1, ADC_SampleTime_19Cycles5); //wait for 2.2us
 8002c40:	2304      	movs	r3, #4
 8002c42:	2201      	movs	r2, #1
 8002c44:	2112      	movs	r1, #18
 8002c46:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002c4a:	f7fe f931 	bl	8000eb0 <ADC_RegularChannelConfig>
	ADC_StartConversion(ADC1); // Start ADC read
 8002c4e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002c52:	f7fe fa25 	bl	80010a0 <ADC_StartConversion>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0); // Wait for ADC read
 8002c56:	bf00      	nop
 8002c58:	2104      	movs	r1, #4
 8002c5a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002c5e:	f7fe fa3c 	bl	80010da <ADC_GetFlagStatus>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d0f7      	beq.n	8002c58 <ADC_Calibrate+0xc8>

	uint16_t VREFINT_DATA = ADC_GetConversionValue(ADC1); // save measured data
 8002c68:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002c6c:	f7fe fa28 	bl	80010c0 <ADC_GetConversionValue>
 8002c70:	4603      	mov	r3, r0
 8002c72:	807b      	strh	r3, [r7, #2]
	V_ABS = ((3.3 * (VREFINT_CAL / VREFINT_DATA)) / 4095); // calculate the voltage/adc step
 8002c74:	4b16      	ldr	r3, [pc, #88]	; (8002cd0 <ADC_Calibrate+0x140>)
 8002c76:	881a      	ldrh	r2, [r3, #0]
 8002c78:	887b      	ldrh	r3, [r7, #2]
 8002c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7fd fc4f 	bl	8000524 <__aeabi_i2d>
 8002c86:	a30e      	add	r3, pc, #56	; (adr r3, 8002cc0 <ADC_Calibrate+0x130>)
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	f7fd fcb4 	bl	80005f8 <__aeabi_dmul>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4610      	mov	r0, r2
 8002c96:	4619      	mov	r1, r3
 8002c98:	a30b      	add	r3, pc, #44	; (adr r3, 8002cc8 <ADC_Calibrate+0x138>)
 8002c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9e:	f7fd fdd5 	bl	800084c <__aeabi_ddiv>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	4610      	mov	r0, r2
 8002ca8:	4619      	mov	r1, r3
 8002caa:	f7fd ff7d 	bl	8000ba8 <__aeabi_d2f>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	4a08      	ldr	r2, [pc, #32]	; (8002cd4 <ADC_Calibrate+0x144>)
 8002cb2:	6013      	str	r3, [r2, #0]
}
 8002cb4:	bf00      	nop
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	f3af 8000 	nop.w
 8002cc0:	66666666 	.word	0x66666666
 8002cc4:	400a6666 	.word	0x400a6666
 8002cc8:	00000000 	.word	0x00000000
 8002ccc:	40affe00 	.word	0x40affe00
 8002cd0:	1ffff7ba 	.word	0x1ffff7ba
 8002cd4:	2000031c 	.word	0x2000031c

08002cd8 <ADC_measure_PA>:

uint16_t ADC_measure_PA(uint8_t channel){
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	71fb      	strb	r3, [r7, #7]
	uint16_t x;
	ADC_RegularChannelConfig(ADC1, channel, 1, ADC_SampleTime_1Cycles5);
 8002ce2:	79f9      	ldrb	r1, [r7, #7]
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002cec:	f7fe f8e0 	bl	8000eb0 <ADC_RegularChannelConfig>
	ADC_StartConversion(ADC1); // Start ADC read
 8002cf0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002cf4:	f7fe f9d4 	bl	80010a0 <ADC_StartConversion>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0); // Wait for ADC read
 8002cf8:	bf00      	nop
 8002cfa:	2104      	movs	r1, #4
 8002cfc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002d00:	f7fe f9eb 	bl	80010da <ADC_GetFlagStatus>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d0f7      	beq.n	8002cfa <ADC_measure_PA+0x22>
	x = ADC_GetConversionValue(ADC1) ; // savemeasured data
 8002d0a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002d0e:	f7fe f9d7 	bl	80010c0 <ADC_GetConversionValue>
 8002d12:	4603      	mov	r3, r0
 8002d14:	81fb      	strh	r3, [r7, #14]
	return x;
 8002d16:	89fb      	ldrh	r3, [r7, #14]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) { //timer interrupt handler
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM2,TIM_IT_Update) != RESET){ //if interrupt occurs
 8002d24:	2101      	movs	r1, #1
 8002d26:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d2a:	f7fe ffd9 	bl	8001ce0 <TIM_GetITStatus>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d007      	beq.n	8002d44 <TIM2_IRQHandler+0x24>
		TIM_ClearITPendingBit(TIM2,TIM_IT_Update); // Clear interrupt bit
 8002d34:	2101      	movs	r1, #1
 8002d36:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d3a:	f7fe fffb 	bl	8001d34 <TIM_ClearITPendingBit>
		ADCupdate=1;
 8002d3e:	4b02      	ldr	r3, [pc, #8]	; (8002d48 <TIM2_IRQHandler+0x28>)
 8002d40:	2201      	movs	r2, #1
 8002d42:	701a      	strb	r2, [r3, #0]
	}
}
 8002d44:	bf00      	nop
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	20000532 	.word	0x20000532

08002d4c <LCD_data_print>:

void LCD_data_print(void){
 8002d4c:	b5b0      	push	{r4, r5, r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
	lcd_write_string((uint8_t*)"ADC data", fbuffer, 20, 0);
 8002d50:	2300      	movs	r3, #0
 8002d52:	2214      	movs	r2, #20
 8002d54:	4923      	ldr	r1, [pc, #140]	; (8002de4 <LCD_data_print+0x98>)
 8002d56:	4824      	ldr	r0, [pc, #144]	; (8002de8 <LCD_data_print+0x9c>)
 8002d58:	f7ff fdec 	bl	8002934 <lcd_write_string>
	sprintf(str,"V_out: %0.3f",(double)adc1* (double)V_ABS);
 8002d5c:	4b23      	ldr	r3, [pc, #140]	; (8002dec <LCD_data_print+0xa0>)
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7fd fbce 	bl	8000504 <__aeabi_ui2d>
 8002d68:	4604      	mov	r4, r0
 8002d6a:	460d      	mov	r5, r1
 8002d6c:	4b20      	ldr	r3, [pc, #128]	; (8002df0 <LCD_data_print+0xa4>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7fd fbe9 	bl	8000548 <__aeabi_f2d>
 8002d76:	4602      	mov	r2, r0
 8002d78:	460b      	mov	r3, r1
 8002d7a:	4620      	mov	r0, r4
 8002d7c:	4629      	mov	r1, r5
 8002d7e:	f7fd fc3b 	bl	80005f8 <__aeabi_dmul>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	491b      	ldr	r1, [pc, #108]	; (8002df4 <LCD_data_print+0xa8>)
 8002d88:	481b      	ldr	r0, [pc, #108]	; (8002df8 <LCD_data_print+0xac>)
 8002d8a:	f000 fffd 	bl	8003d88 <siprintf>
	lcd_write_string(str, fbuffer, 20, 2);
 8002d8e:	2302      	movs	r3, #2
 8002d90:	2214      	movs	r2, #20
 8002d92:	4914      	ldr	r1, [pc, #80]	; (8002de4 <LCD_data_print+0x98>)
 8002d94:	4818      	ldr	r0, [pc, #96]	; (8002df8 <LCD_data_print+0xac>)
 8002d96:	f7ff fdcd 	bl	8002934 <lcd_write_string>
	sprintf(str,"PWM Duty: %0.3f",(double)count/(double)maxcount);
 8002d9a:	4b18      	ldr	r3, [pc, #96]	; (8002dfc <LCD_data_print+0xb0>)
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fd fbaf 	bl	8000504 <__aeabi_ui2d>
 8002da6:	4604      	mov	r4, r0
 8002da8:	460d      	mov	r5, r1
 8002daa:	4b15      	ldr	r3, [pc, #84]	; (8002e00 <LCD_data_print+0xb4>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fd fba7 	bl	8000504 <__aeabi_ui2d>
 8002db6:	4602      	mov	r2, r0
 8002db8:	460b      	mov	r3, r1
 8002dba:	4620      	mov	r0, r4
 8002dbc:	4629      	mov	r1, r5
 8002dbe:	f7fd fd45 	bl	800084c <__aeabi_ddiv>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	490f      	ldr	r1, [pc, #60]	; (8002e04 <LCD_data_print+0xb8>)
 8002dc8:	480b      	ldr	r0, [pc, #44]	; (8002df8 <LCD_data_print+0xac>)
 8002dca:	f000 ffdd 	bl	8003d88 <siprintf>
	lcd_write_string(str, fbuffer, 20, 3);
 8002dce:	2303      	movs	r3, #3
 8002dd0:	2214      	movs	r2, #20
 8002dd2:	4904      	ldr	r1, [pc, #16]	; (8002de4 <LCD_data_print+0x98>)
 8002dd4:	4808      	ldr	r0, [pc, #32]	; (8002df8 <LCD_data_print+0xac>)
 8002dd6:	f7ff fdad 	bl	8002934 <lcd_write_string>
	lcd_push_buffer(fbuffer);
 8002dda:	4802      	ldr	r0, [pc, #8]	; (8002de4 <LCD_data_print+0x98>)
 8002ddc:	f7ff fa5a 	bl	8002294 <lcd_push_buffer>
}
 8002de0:	bf00      	nop
 8002de2:	bdb0      	pop	{r4, r5, r7, pc}
 8002de4:	20000330 	.word	0x20000330
 8002de8:	08006250 	.word	0x08006250
 8002dec:	20000530 	.word	0x20000530
 8002df0:	2000031c 	.word	0x2000031c
 8002df4:	0800625c 	.word	0x0800625c
 8002df8:	20000320 	.word	0x20000320
 8002dfc:	2000002b 	.word	0x2000002b
 8002e00:	2000002a 	.word	0x2000002a
 8002e04:	0800626c 	.word	0x0800626c

08002e08 <timer16_pwm_init>:

void timer16_pwm_init(void){
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b088      	sub	sp, #32
 8002e0c:	af00      	add	r7, sp, #0
	//step1
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16, ENABLE);
 8002e0e:	2101      	movs	r1, #1
 8002e10:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e14:	f7fe fd34 	bl	8001880 <RCC_APB2PeriphClockCmd>
	//step3
	TIM_TimeBaseInitTypeDef TIM_InitStructure;
	TIM_TimeBaseStructInit(&TIM_InitStructure);
 8002e18:	f107 0314 	add.w	r3, r7, #20
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fe fe19 	bl	8001a54 <TIM_TimeBaseStructInit>
	TIM_InitStructure.TIM_ClockDivision = 0;
 8002e22:	2300      	movs	r3, #0
 8002e24:	83bb      	strh	r3, [r7, #28]
	TIM_InitStructure.TIM_Period = maxcount; //set the maximum period
 8002e26:	4b17      	ldr	r3, [pc, #92]	; (8002e84 <timer16_pwm_init+0x7c>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	61bb      	str	r3, [r7, #24]
	TIM_InitStructure.TIM_Prescaler = 64; //for 1MHz counting frequency
 8002e2e:	2340      	movs	r3, #64	; 0x40
 8002e30:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseInit(TIM16,&TIM_InitStructure);
 8002e32:	f107 0314 	add.w	r3, r7, #20
 8002e36:	4619      	mov	r1, r3
 8002e38:	4813      	ldr	r0, [pc, #76]	; (8002e88 <timer16_pwm_init+0x80>)
 8002e3a:	f7fe fd93 	bl	8001964 <TIM_TimeBaseInit>
	//step4
	TIM_OCInitTypeDef TIM_OCInitStruct;
	TIM_OCStructInit(&TIM_OCInitStruct);
 8002e3e:	463b      	mov	r3, r7
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fe fed3 	bl	8001bec <TIM_OCStructInit>
	TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 8002e46:	2360      	movs	r3, #96	; 0x60
 8002e48:	603b      	str	r3, [r7, #0]
	TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	80bb      	strh	r3, [r7, #4]
	TIM_OCInitStruct.TIM_Pulse = count;
 8002e4e:	4b0f      	ldr	r3, [pc, #60]	; (8002e8c <timer16_pwm_init+0x84>)
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	60bb      	str	r3, [r7, #8]
	TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 8002e56:	2300      	movs	r3, #0
 8002e58:	81bb      	strh	r3, [r7, #12]
	//step5
	TIM_OC1Init(TIM16,&TIM_OCInitStruct);
 8002e5a:	463b      	mov	r3, r7
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	480a      	ldr	r0, [pc, #40]	; (8002e88 <timer16_pwm_init+0x80>)
 8002e60:	f7fe fe32 	bl	8001ac8 <TIM_OC1Init>
	//step6
	TIM_OC1PreloadConfig(TIM16,TIM_OCPreload_Enable);
 8002e64:	2108      	movs	r1, #8
 8002e66:	4808      	ldr	r0, [pc, #32]	; (8002e88 <timer16_pwm_init+0x80>)
 8002e68:	f7fe fee2 	bl	8001c30 <TIM_OC1PreloadConfig>
	//step7
	TIM_CtrlPWMOutputs(TIM16, ENABLE);
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	4806      	ldr	r0, [pc, #24]	; (8002e88 <timer16_pwm_init+0x80>)
 8002e70:	f7fe fefa 	bl	8001c68 <TIM_CtrlPWMOutputs>
	TIM_Cmd(TIM16,ENABLE);
 8002e74:	2101      	movs	r1, #1
 8002e76:	4804      	ldr	r0, [pc, #16]	; (8002e88 <timer16_pwm_init+0x80>)
 8002e78:	f7fe fe06 	bl	8001a88 <TIM_Cmd>
}
 8002e7c:	bf00      	nop
 8002e7e:	3720      	adds	r7, #32
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	2000002a 	.word	0x2000002a
 8002e88:	40014400 	.word	0x40014400
 8002e8c:	2000002b 	.word	0x2000002b

08002e90 <GPIO_set_AF1_PA6>:

void GPIO_set_AF1_PA6(void){
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
	//step2
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE); // Enable clock for GPIO Port B
 8002e96:	2101      	movs	r1, #1
 8002e98:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002e9c:	f7fe fcd0 	bl	8001840 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructAll; // Define typedef struct for setting pins
	GPIO_StructInit(&GPIO_InitStructAll);
 8002ea0:	463b      	mov	r3, r7
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fe f9c8 	bl	8001238 <GPIO_StructInit>
	// Then set things that are not default.
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_AF;
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_6;
 8002eac:	2340      	movs	r3, #64	; 0x40
 8002eae:	603b      	str	r3, [r7, #0]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_50MHz;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 8002eb8:	463b      	mov	r3, r7
 8002eba:	4619      	mov	r1, r3
 8002ebc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ec0:	f7fe f924 	bl	800110c <GPIO_Init>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_1);
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	2106      	movs	r1, #6
 8002ec8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ecc:	f7fe f9ce 	bl	800126c <GPIO_PinAFConfig>
}
 8002ed0:	bf00      	nop
 8002ed2:	3708      	adds	r7, #8
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <main>:

int main(void)
{
 8002ed8:	b5b0      	push	{r4, r5, r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
	uart_init(9600);
 8002ede:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8002ee2:	f7ff f88b 	bl	8001ffc <uart_init>
	init_spi_lcd();
 8002ee6:	f7ff fb09 	bl	80024fc <init_spi_lcd>
	memset(fbuffer,0x00,512); // Sets each element of the buffer to 0xAA
 8002eea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002eee:	2100      	movs	r1, #0
 8002ef0:	4833      	ldr	r0, [pc, #204]	; (8002fc0 <main+0xe8>)
 8002ef2:	f000 fa09 	bl	8003308 <memset>
	lcd_push_buffer(fbuffer);
 8002ef6:	4832      	ldr	r0, [pc, #200]	; (8002fc0 <main+0xe8>)
 8002ef8:	f7ff f9cc 	bl	8002294 <lcd_push_buffer>
	ADC_setup_pA();
 8002efc:	f7ff fdf2 	bl	8002ae4 <ADC_setup_pA>
	ADC_Calibrate();
 8002f00:	f7ff fe46 	bl	8002b90 <ADC_Calibrate>
	initTimer2();
 8002f04:	f7ff fda0 	bl	8002a48 <initTimer2>
	GPIO_set_AF1_PA6();
 8002f08:	f7ff ffc2 	bl	8002e90 <GPIO_set_AF1_PA6>
	timer16_pwm_init();
 8002f0c:	f7ff ff7c 	bl	8002e08 <timer16_pwm_init>
	TIM_Cmd(TIM2,ENABLE);
 8002f10:	2101      	movs	r1, #1
 8002f12:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002f16:	f7fe fdb7 	bl	8001a88 <TIM_Cmd>
	TIM_OCInitTypeDef TIM_OCInitStruct;
	TIM_OCStructInit(&TIM_OCInitStruct);
 8002f1a:	1d3b      	adds	r3, r7, #4
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7fe fe65 	bl	8001bec <TIM_OCStructInit>

	while(1){
		if(ADCupdate == 1){
 8002f22:	4b28      	ldr	r3, [pc, #160]	; (8002fc4 <main+0xec>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d1fa      	bne.n	8002f22 <main+0x4a>
			adc1 = ADC_measure_PA(15);
 8002f2c:	200f      	movs	r0, #15
 8002f2e:	f7ff fed3 	bl	8002cd8 <ADC_measure_PA>
 8002f32:	4603      	mov	r3, r0
 8002f34:	461a      	mov	r2, r3
 8002f36:	4b24      	ldr	r3, [pc, #144]	; (8002fc8 <main+0xf0>)
 8002f38:	801a      	strh	r2, [r3, #0]
			//adc2 = ADC_measure_PA(2);
			if( ((double)adc1* (double)V_ABS) < 1){count++;}
 8002f3a:	4b23      	ldr	r3, [pc, #140]	; (8002fc8 <main+0xf0>)
 8002f3c:	881b      	ldrh	r3, [r3, #0]
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7fd fadf 	bl	8000504 <__aeabi_ui2d>
 8002f46:	4604      	mov	r4, r0
 8002f48:	460d      	mov	r5, r1
 8002f4a:	4b20      	ldr	r3, [pc, #128]	; (8002fcc <main+0xf4>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fd fafa 	bl	8000548 <__aeabi_f2d>
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4620      	mov	r0, r4
 8002f5a:	4629      	mov	r1, r5
 8002f5c:	f7fd fb4c 	bl	80005f8 <__aeabi_dmul>
 8002f60:	4602      	mov	r2, r0
 8002f62:	460b      	mov	r3, r1
 8002f64:	4610      	mov	r0, r2
 8002f66:	4619      	mov	r1, r3
 8002f68:	f04f 0200 	mov.w	r2, #0
 8002f6c:	4b18      	ldr	r3, [pc, #96]	; (8002fd0 <main+0xf8>)
 8002f6e:	f7fd fdb5 	bl	8000adc <__aeabi_dcmplt>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d007      	beq.n	8002f88 <main+0xb0>
 8002f78:	4b16      	ldr	r3, [pc, #88]	; (8002fd4 <main+0xfc>)
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	3301      	adds	r3, #1
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	4b14      	ldr	r3, [pc, #80]	; (8002fd4 <main+0xfc>)
 8002f84:	701a      	strb	r2, [r3, #0]
 8002f86:	e006      	b.n	8002f96 <main+0xbe>
			else count--;
 8002f88:	4b12      	ldr	r3, [pc, #72]	; (8002fd4 <main+0xfc>)
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	3b01      	subs	r3, #1
 8002f90:	b2da      	uxtb	r2, r3
 8002f92:	4b10      	ldr	r3, [pc, #64]	; (8002fd4 <main+0xfc>)
 8002f94:	701a      	strb	r2, [r3, #0]
			TIM_OCInitStruct.TIM_OCMode = TIM_OCMode_PWM1;
 8002f96:	2360      	movs	r3, #96	; 0x60
 8002f98:	607b      	str	r3, [r7, #4]
			TIM_OCInitStruct.TIM_OutputState = TIM_OutputState_Enable;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	813b      	strh	r3, [r7, #8]
			TIM_OCInitStruct.TIM_Pulse = count;
 8002f9e:	4b0d      	ldr	r3, [pc, #52]	; (8002fd4 <main+0xfc>)
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	60fb      	str	r3, [r7, #12]
			TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	823b      	strh	r3, [r7, #16]
			TIM_OC1Init(TIM16,&TIM_OCInitStruct);
 8002faa:	1d3b      	adds	r3, r7, #4
 8002fac:	4619      	mov	r1, r3
 8002fae:	480a      	ldr	r0, [pc, #40]	; (8002fd8 <main+0x100>)
 8002fb0:	f7fe fd8a 	bl	8001ac8 <TIM_OC1Init>
			LCD_data_print();
 8002fb4:	f7ff feca 	bl	8002d4c <LCD_data_print>
			ADCupdate=0;
 8002fb8:	4b02      	ldr	r3, [pc, #8]	; (8002fc4 <main+0xec>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	701a      	strb	r2, [r3, #0]
		if(ADCupdate == 1){
 8002fbe:	e7b0      	b.n	8002f22 <main+0x4a>
 8002fc0:	20000330 	.word	0x20000330
 8002fc4:	20000532 	.word	0x20000532
 8002fc8:	20000530 	.word	0x20000530
 8002fcc:	2000031c 	.word	0x2000031c
 8002fd0:	3ff00000 	.word	0x3ff00000
 8002fd4:	2000002b 	.word	0x2000002b
 8002fd8:	40014400 	.word	0x40014400

08002fdc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
	return 1;
 8002fe0:	2301      	movs	r3, #1
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <_kill>:

int _kill(int pid, int sig)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ff6:	f000 f94f 	bl	8003298 <__errno>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2216      	movs	r2, #22
 8002ffe:	601a      	str	r2, [r3, #0]
	return -1;
 8003000:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003004:	4618      	mov	r0, r3
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <_exit>:

void _exit (int status)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003014:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7ff ffe7 	bl	8002fec <_kill>
	while (1) {}		/* Make sure we hang here */
 800301e:	e7fe      	b.n	800301e <_exit+0x12>

08003020 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800302c:	2300      	movs	r3, #0
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	e00a      	b.n	8003048 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003032:	f3af 8000 	nop.w
 8003036:	4601      	mov	r1, r0
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	1c5a      	adds	r2, r3, #1
 800303c:	60ba      	str	r2, [r7, #8]
 800303e:	b2ca      	uxtb	r2, r1
 8003040:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	3301      	adds	r3, #1
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	429a      	cmp	r2, r3
 800304e:	dbf0      	blt.n	8003032 <_read+0x12>
	}

return len;
 8003050:	687b      	ldr	r3, [r7, #4]
}
 8003052:	4618      	mov	r0, r3
 8003054:	3718      	adds	r7, #24
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <_close>:
	}
	return len;
}

int _close(int file)
{
 800305a:	b480      	push	{r7}
 800305c:	b083      	sub	sp, #12
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
	return -1;
 8003062:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003066:	4618      	mov	r0, r3
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003072:	b480      	push	{r7}
 8003074:	b083      	sub	sp, #12
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
 800307a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003082:	605a      	str	r2, [r3, #4]
	return 0;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <_isatty>:

int _isatty(int file)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
	return 1;
 800309a:	2301      	movs	r3, #1
}
 800309c:	4618      	mov	r0, r3
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr

080030a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]
	return 0;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3714      	adds	r7, #20
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
	...

080030c4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80030cc:	4b11      	ldr	r3, [pc, #68]	; (8003114 <_sbrk+0x50>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d102      	bne.n	80030da <_sbrk+0x16>
		heap_end = &end;
 80030d4:	4b0f      	ldr	r3, [pc, #60]	; (8003114 <_sbrk+0x50>)
 80030d6:	4a10      	ldr	r2, [pc, #64]	; (8003118 <_sbrk+0x54>)
 80030d8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80030da:	4b0e      	ldr	r3, [pc, #56]	; (8003114 <_sbrk+0x50>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80030e0:	4b0c      	ldr	r3, [pc, #48]	; (8003114 <_sbrk+0x50>)
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4413      	add	r3, r2
 80030e8:	466a      	mov	r2, sp
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d907      	bls.n	80030fe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80030ee:	f000 f8d3 	bl	8003298 <__errno>
 80030f2:	4603      	mov	r3, r0
 80030f4:	220c      	movs	r2, #12
 80030f6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80030f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80030fc:	e006      	b.n	800310c <_sbrk+0x48>
	}

	heap_end += incr;
 80030fe:	4b05      	ldr	r3, [pc, #20]	; (8003114 <_sbrk+0x50>)
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4413      	add	r3, r2
 8003106:	4a03      	ldr	r2, [pc, #12]	; (8003114 <_sbrk+0x50>)
 8003108:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800310a:	68fb      	ldr	r3, [r7, #12]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3710      	adds	r7, #16
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	20000534 	.word	0x20000534
 8003118:	20000548 	.word	0x20000548

0800311c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003120:	4b1f      	ldr	r3, [pc, #124]	; (80031a0 <SystemInit+0x84>)
 8003122:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003126:	4a1e      	ldr	r2, [pc, #120]	; (80031a0 <SystemInit+0x84>)
 8003128:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800312c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003130:	4b1c      	ldr	r3, [pc, #112]	; (80031a4 <SystemInit+0x88>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a1b      	ldr	r2, [pc, #108]	; (80031a4 <SystemInit+0x88>)
 8003136:	f043 0301 	orr.w	r3, r3, #1
 800313a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 800313c:	4b19      	ldr	r3, [pc, #100]	; (80031a4 <SystemInit+0x88>)
 800313e:	685a      	ldr	r2, [r3, #4]
 8003140:	4918      	ldr	r1, [pc, #96]	; (80031a4 <SystemInit+0x88>)
 8003142:	4b19      	ldr	r3, [pc, #100]	; (80031a8 <SystemInit+0x8c>)
 8003144:	4013      	ands	r3, r2
 8003146:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003148:	4b16      	ldr	r3, [pc, #88]	; (80031a4 <SystemInit+0x88>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a15      	ldr	r2, [pc, #84]	; (80031a4 <SystemInit+0x88>)
 800314e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003152:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003156:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003158:	4b12      	ldr	r3, [pc, #72]	; (80031a4 <SystemInit+0x88>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a11      	ldr	r2, [pc, #68]	; (80031a4 <SystemInit+0x88>)
 800315e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003162:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8003164:	4b0f      	ldr	r3, [pc, #60]	; (80031a4 <SystemInit+0x88>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	4a0e      	ldr	r2, [pc, #56]	; (80031a4 <SystemInit+0x88>)
 800316a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800316e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8003170:	4b0c      	ldr	r3, [pc, #48]	; (80031a4 <SystemInit+0x88>)
 8003172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003174:	4a0b      	ldr	r2, [pc, #44]	; (80031a4 <SystemInit+0x88>)
 8003176:	f023 030f 	bic.w	r3, r3, #15
 800317a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 800317c:	4b09      	ldr	r3, [pc, #36]	; (80031a4 <SystemInit+0x88>)
 800317e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003180:	4908      	ldr	r1, [pc, #32]	; (80031a4 <SystemInit+0x88>)
 8003182:	4b0a      	ldr	r3, [pc, #40]	; (80031ac <SystemInit+0x90>)
 8003184:	4013      	ands	r3, r2
 8003186:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003188:	4b06      	ldr	r3, [pc, #24]	; (80031a4 <SystemInit+0x88>)
 800318a:	2200      	movs	r2, #0
 800318c:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800318e:	f000 f80f 	bl	80031b0 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003192:	4b03      	ldr	r3, [pc, #12]	; (80031a0 <SystemInit+0x84>)
 8003194:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003198:	609a      	str	r2, [r3, #8]
#endif  
}
 800319a:	bf00      	nop
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	e000ed00 	.word	0xe000ed00
 80031a4:	40021000 	.word	0x40021000
 80031a8:	f87fc00c 	.word	0xf87fc00c
 80031ac:	ff00fccc 	.word	0xff00fccc

080031b0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 80031b4:	4b21      	ldr	r3, [pc, #132]	; (800323c <SetSysClock+0x8c>)
 80031b6:	2212      	movs	r2, #18
 80031b8:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80031ba:	4b21      	ldr	r3, [pc, #132]	; (8003240 <SetSysClock+0x90>)
 80031bc:	4a20      	ldr	r2, [pc, #128]	; (8003240 <SetSysClock+0x90>)
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80031c2:	4b1f      	ldr	r3, [pc, #124]	; (8003240 <SetSysClock+0x90>)
 80031c4:	4a1e      	ldr	r2, [pc, #120]	; (8003240 <SetSysClock+0x90>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80031ca:	4b1d      	ldr	r3, [pc, #116]	; (8003240 <SetSysClock+0x90>)
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	4a1c      	ldr	r2, [pc, #112]	; (8003240 <SetSysClock+0x90>)
 80031d0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031d4:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80031d6:	4b1a      	ldr	r3, [pc, #104]	; (8003240 <SetSysClock+0x90>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	4a19      	ldr	r2, [pc, #100]	; (8003240 <SetSysClock+0x90>)
 80031dc:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80031e0:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 80031e2:	4b17      	ldr	r3, [pc, #92]	; (8003240 <SetSysClock+0x90>)
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	4a16      	ldr	r2, [pc, #88]	; (8003240 <SetSysClock+0x90>)
 80031e8:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 80031ec:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 80031ee:	4b14      	ldr	r3, [pc, #80]	; (8003240 <SetSysClock+0x90>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a13      	ldr	r2, [pc, #76]	; (8003240 <SetSysClock+0x90>)
 80031f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031f8:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80031fa:	bf00      	nop
 80031fc:	4b10      	ldr	r3, [pc, #64]	; (8003240 <SetSysClock+0x90>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d0f9      	beq.n	80031fc <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003208:	4b0d      	ldr	r3, [pc, #52]	; (8003240 <SetSysClock+0x90>)
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	4a0c      	ldr	r2, [pc, #48]	; (8003240 <SetSysClock+0x90>)
 800320e:	f023 0303 	bic.w	r3, r3, #3
 8003212:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8003214:	4b0a      	ldr	r3, [pc, #40]	; (8003240 <SetSysClock+0x90>)
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	4a09      	ldr	r2, [pc, #36]	; (8003240 <SetSysClock+0x90>)
 800321a:	f043 0302 	orr.w	r3, r3, #2
 800321e:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8003220:	bf00      	nop
 8003222:	4b07      	ldr	r3, [pc, #28]	; (8003240 <SetSysClock+0x90>)
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f003 030c 	and.w	r3, r3, #12
 800322a:	2b08      	cmp	r3, #8
 800322c:	d1f9      	bne.n	8003222 <SetSysClock+0x72>
  {
  }
}
 800322e:	bf00      	nop
 8003230:	bf00      	nop
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	40022000 	.word	0x40022000
 8003240:	40021000 	.word	0x40021000

08003244 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003244:	480d      	ldr	r0, [pc, #52]	; (800327c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003246:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003248:	480d      	ldr	r0, [pc, #52]	; (8003280 <LoopForever+0x6>)
  ldr r1, =_edata
 800324a:	490e      	ldr	r1, [pc, #56]	; (8003284 <LoopForever+0xa>)
  ldr r2, =_sidata
 800324c:	4a0e      	ldr	r2, [pc, #56]	; (8003288 <LoopForever+0xe>)
  movs r3, #0
 800324e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003250:	e002      	b.n	8003258 <LoopCopyDataInit>

08003252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003256:	3304      	adds	r3, #4

08003258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800325a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800325c:	d3f9      	bcc.n	8003252 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800325e:	4a0b      	ldr	r2, [pc, #44]	; (800328c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003260:	4c0b      	ldr	r4, [pc, #44]	; (8003290 <LoopForever+0x16>)
  movs r3, #0
 8003262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003264:	e001      	b.n	800326a <LoopFillZerobss>

08003266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003268:	3204      	adds	r2, #4

0800326a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800326a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800326c:	d3fb      	bcc.n	8003266 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800326e:	f7ff ff55 	bl	800311c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003272:	f000 f817 	bl	80032a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003276:	f7ff fe2f 	bl	8002ed8 <main>

0800327a <LoopForever>:

LoopForever:
    b LoopForever
 800327a:	e7fe      	b.n	800327a <LoopForever>
  ldr   r0, =_estack
 800327c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003280:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003284:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8003288:	0800683c 	.word	0x0800683c
  ldr r2, =_sbss
 800328c:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8003290:	20000548 	.word	0x20000548

08003294 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003294:	e7fe      	b.n	8003294 <ADC1_2_IRQHandler>
	...

08003298 <__errno>:
 8003298:	4b01      	ldr	r3, [pc, #4]	; (80032a0 <__errno+0x8>)
 800329a:	6818      	ldr	r0, [r3, #0]
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	2000002c 	.word	0x2000002c

080032a4 <__libc_init_array>:
 80032a4:	b570      	push	{r4, r5, r6, lr}
 80032a6:	4d0d      	ldr	r5, [pc, #52]	; (80032dc <__libc_init_array+0x38>)
 80032a8:	4c0d      	ldr	r4, [pc, #52]	; (80032e0 <__libc_init_array+0x3c>)
 80032aa:	1b64      	subs	r4, r4, r5
 80032ac:	10a4      	asrs	r4, r4, #2
 80032ae:	2600      	movs	r6, #0
 80032b0:	42a6      	cmp	r6, r4
 80032b2:	d109      	bne.n	80032c8 <__libc_init_array+0x24>
 80032b4:	4d0b      	ldr	r5, [pc, #44]	; (80032e4 <__libc_init_array+0x40>)
 80032b6:	4c0c      	ldr	r4, [pc, #48]	; (80032e8 <__libc_init_array+0x44>)
 80032b8:	f002 ffbe 	bl	8006238 <_init>
 80032bc:	1b64      	subs	r4, r4, r5
 80032be:	10a4      	asrs	r4, r4, #2
 80032c0:	2600      	movs	r6, #0
 80032c2:	42a6      	cmp	r6, r4
 80032c4:	d105      	bne.n	80032d2 <__libc_init_array+0x2e>
 80032c6:	bd70      	pop	{r4, r5, r6, pc}
 80032c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80032cc:	4798      	blx	r3
 80032ce:	3601      	adds	r6, #1
 80032d0:	e7ee      	b.n	80032b0 <__libc_init_array+0xc>
 80032d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80032d6:	4798      	blx	r3
 80032d8:	3601      	adds	r6, #1
 80032da:	e7f2      	b.n	80032c2 <__libc_init_array+0x1e>
 80032dc:	08006834 	.word	0x08006834
 80032e0:	08006834 	.word	0x08006834
 80032e4:	08006834 	.word	0x08006834
 80032e8:	08006838 	.word	0x08006838

080032ec <memcpy>:
 80032ec:	440a      	add	r2, r1
 80032ee:	4291      	cmp	r1, r2
 80032f0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80032f4:	d100      	bne.n	80032f8 <memcpy+0xc>
 80032f6:	4770      	bx	lr
 80032f8:	b510      	push	{r4, lr}
 80032fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80032fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003302:	4291      	cmp	r1, r2
 8003304:	d1f9      	bne.n	80032fa <memcpy+0xe>
 8003306:	bd10      	pop	{r4, pc}

08003308 <memset>:
 8003308:	4402      	add	r2, r0
 800330a:	4603      	mov	r3, r0
 800330c:	4293      	cmp	r3, r2
 800330e:	d100      	bne.n	8003312 <memset+0xa>
 8003310:	4770      	bx	lr
 8003312:	f803 1b01 	strb.w	r1, [r3], #1
 8003316:	e7f9      	b.n	800330c <memset+0x4>

08003318 <__cvt>:
 8003318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800331c:	ec55 4b10 	vmov	r4, r5, d0
 8003320:	2d00      	cmp	r5, #0
 8003322:	460e      	mov	r6, r1
 8003324:	4619      	mov	r1, r3
 8003326:	462b      	mov	r3, r5
 8003328:	bfbb      	ittet	lt
 800332a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800332e:	461d      	movlt	r5, r3
 8003330:	2300      	movge	r3, #0
 8003332:	232d      	movlt	r3, #45	; 0x2d
 8003334:	700b      	strb	r3, [r1, #0]
 8003336:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003338:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800333c:	4691      	mov	r9, r2
 800333e:	f023 0820 	bic.w	r8, r3, #32
 8003342:	bfbc      	itt	lt
 8003344:	4622      	movlt	r2, r4
 8003346:	4614      	movlt	r4, r2
 8003348:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800334c:	d005      	beq.n	800335a <__cvt+0x42>
 800334e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003352:	d100      	bne.n	8003356 <__cvt+0x3e>
 8003354:	3601      	adds	r6, #1
 8003356:	2102      	movs	r1, #2
 8003358:	e000      	b.n	800335c <__cvt+0x44>
 800335a:	2103      	movs	r1, #3
 800335c:	ab03      	add	r3, sp, #12
 800335e:	9301      	str	r3, [sp, #4]
 8003360:	ab02      	add	r3, sp, #8
 8003362:	9300      	str	r3, [sp, #0]
 8003364:	ec45 4b10 	vmov	d0, r4, r5
 8003368:	4653      	mov	r3, sl
 800336a:	4632      	mov	r2, r6
 800336c:	f000 fdb8 	bl	8003ee0 <_dtoa_r>
 8003370:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003374:	4607      	mov	r7, r0
 8003376:	d102      	bne.n	800337e <__cvt+0x66>
 8003378:	f019 0f01 	tst.w	r9, #1
 800337c:	d022      	beq.n	80033c4 <__cvt+0xac>
 800337e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003382:	eb07 0906 	add.w	r9, r7, r6
 8003386:	d110      	bne.n	80033aa <__cvt+0x92>
 8003388:	783b      	ldrb	r3, [r7, #0]
 800338a:	2b30      	cmp	r3, #48	; 0x30
 800338c:	d10a      	bne.n	80033a4 <__cvt+0x8c>
 800338e:	2200      	movs	r2, #0
 8003390:	2300      	movs	r3, #0
 8003392:	4620      	mov	r0, r4
 8003394:	4629      	mov	r1, r5
 8003396:	f7fd fb97 	bl	8000ac8 <__aeabi_dcmpeq>
 800339a:	b918      	cbnz	r0, 80033a4 <__cvt+0x8c>
 800339c:	f1c6 0601 	rsb	r6, r6, #1
 80033a0:	f8ca 6000 	str.w	r6, [sl]
 80033a4:	f8da 3000 	ldr.w	r3, [sl]
 80033a8:	4499      	add	r9, r3
 80033aa:	2200      	movs	r2, #0
 80033ac:	2300      	movs	r3, #0
 80033ae:	4620      	mov	r0, r4
 80033b0:	4629      	mov	r1, r5
 80033b2:	f7fd fb89 	bl	8000ac8 <__aeabi_dcmpeq>
 80033b6:	b108      	cbz	r0, 80033bc <__cvt+0xa4>
 80033b8:	f8cd 900c 	str.w	r9, [sp, #12]
 80033bc:	2230      	movs	r2, #48	; 0x30
 80033be:	9b03      	ldr	r3, [sp, #12]
 80033c0:	454b      	cmp	r3, r9
 80033c2:	d307      	bcc.n	80033d4 <__cvt+0xbc>
 80033c4:	9b03      	ldr	r3, [sp, #12]
 80033c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80033c8:	1bdb      	subs	r3, r3, r7
 80033ca:	4638      	mov	r0, r7
 80033cc:	6013      	str	r3, [r2, #0]
 80033ce:	b004      	add	sp, #16
 80033d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033d4:	1c59      	adds	r1, r3, #1
 80033d6:	9103      	str	r1, [sp, #12]
 80033d8:	701a      	strb	r2, [r3, #0]
 80033da:	e7f0      	b.n	80033be <__cvt+0xa6>

080033dc <__exponent>:
 80033dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80033de:	4603      	mov	r3, r0
 80033e0:	2900      	cmp	r1, #0
 80033e2:	bfb8      	it	lt
 80033e4:	4249      	neglt	r1, r1
 80033e6:	f803 2b02 	strb.w	r2, [r3], #2
 80033ea:	bfb4      	ite	lt
 80033ec:	222d      	movlt	r2, #45	; 0x2d
 80033ee:	222b      	movge	r2, #43	; 0x2b
 80033f0:	2909      	cmp	r1, #9
 80033f2:	7042      	strb	r2, [r0, #1]
 80033f4:	dd2a      	ble.n	800344c <__exponent+0x70>
 80033f6:	f10d 0407 	add.w	r4, sp, #7
 80033fa:	46a4      	mov	ip, r4
 80033fc:	270a      	movs	r7, #10
 80033fe:	46a6      	mov	lr, r4
 8003400:	460a      	mov	r2, r1
 8003402:	fb91 f6f7 	sdiv	r6, r1, r7
 8003406:	fb07 1516 	mls	r5, r7, r6, r1
 800340a:	3530      	adds	r5, #48	; 0x30
 800340c:	2a63      	cmp	r2, #99	; 0x63
 800340e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8003412:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003416:	4631      	mov	r1, r6
 8003418:	dcf1      	bgt.n	80033fe <__exponent+0x22>
 800341a:	3130      	adds	r1, #48	; 0x30
 800341c:	f1ae 0502 	sub.w	r5, lr, #2
 8003420:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003424:	1c44      	adds	r4, r0, #1
 8003426:	4629      	mov	r1, r5
 8003428:	4561      	cmp	r1, ip
 800342a:	d30a      	bcc.n	8003442 <__exponent+0x66>
 800342c:	f10d 0209 	add.w	r2, sp, #9
 8003430:	eba2 020e 	sub.w	r2, r2, lr
 8003434:	4565      	cmp	r5, ip
 8003436:	bf88      	it	hi
 8003438:	2200      	movhi	r2, #0
 800343a:	4413      	add	r3, r2
 800343c:	1a18      	subs	r0, r3, r0
 800343e:	b003      	add	sp, #12
 8003440:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003442:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003446:	f804 2f01 	strb.w	r2, [r4, #1]!
 800344a:	e7ed      	b.n	8003428 <__exponent+0x4c>
 800344c:	2330      	movs	r3, #48	; 0x30
 800344e:	3130      	adds	r1, #48	; 0x30
 8003450:	7083      	strb	r3, [r0, #2]
 8003452:	70c1      	strb	r1, [r0, #3]
 8003454:	1d03      	adds	r3, r0, #4
 8003456:	e7f1      	b.n	800343c <__exponent+0x60>

08003458 <_printf_float>:
 8003458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800345c:	ed2d 8b02 	vpush	{d8}
 8003460:	b08d      	sub	sp, #52	; 0x34
 8003462:	460c      	mov	r4, r1
 8003464:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003468:	4616      	mov	r6, r2
 800346a:	461f      	mov	r7, r3
 800346c:	4605      	mov	r5, r0
 800346e:	f001 fcdd 	bl	8004e2c <_localeconv_r>
 8003472:	f8d0 a000 	ldr.w	sl, [r0]
 8003476:	4650      	mov	r0, sl
 8003478:	f7fc feaa 	bl	80001d0 <strlen>
 800347c:	2300      	movs	r3, #0
 800347e:	930a      	str	r3, [sp, #40]	; 0x28
 8003480:	6823      	ldr	r3, [r4, #0]
 8003482:	9305      	str	r3, [sp, #20]
 8003484:	f8d8 3000 	ldr.w	r3, [r8]
 8003488:	f894 b018 	ldrb.w	fp, [r4, #24]
 800348c:	3307      	adds	r3, #7
 800348e:	f023 0307 	bic.w	r3, r3, #7
 8003492:	f103 0208 	add.w	r2, r3, #8
 8003496:	f8c8 2000 	str.w	r2, [r8]
 800349a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80034a2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80034a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80034aa:	9307      	str	r3, [sp, #28]
 80034ac:	f8cd 8018 	str.w	r8, [sp, #24]
 80034b0:	ee08 0a10 	vmov	s16, r0
 80034b4:	4b9f      	ldr	r3, [pc, #636]	; (8003734 <_printf_float+0x2dc>)
 80034b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80034ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034be:	f7fd fb35 	bl	8000b2c <__aeabi_dcmpun>
 80034c2:	bb88      	cbnz	r0, 8003528 <_printf_float+0xd0>
 80034c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80034c8:	4b9a      	ldr	r3, [pc, #616]	; (8003734 <_printf_float+0x2dc>)
 80034ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034ce:	f7fd fb0f 	bl	8000af0 <__aeabi_dcmple>
 80034d2:	bb48      	cbnz	r0, 8003528 <_printf_float+0xd0>
 80034d4:	2200      	movs	r2, #0
 80034d6:	2300      	movs	r3, #0
 80034d8:	4640      	mov	r0, r8
 80034da:	4649      	mov	r1, r9
 80034dc:	f7fd fafe 	bl	8000adc <__aeabi_dcmplt>
 80034e0:	b110      	cbz	r0, 80034e8 <_printf_float+0x90>
 80034e2:	232d      	movs	r3, #45	; 0x2d
 80034e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034e8:	4b93      	ldr	r3, [pc, #588]	; (8003738 <_printf_float+0x2e0>)
 80034ea:	4894      	ldr	r0, [pc, #592]	; (800373c <_printf_float+0x2e4>)
 80034ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80034f0:	bf94      	ite	ls
 80034f2:	4698      	movls	r8, r3
 80034f4:	4680      	movhi	r8, r0
 80034f6:	2303      	movs	r3, #3
 80034f8:	6123      	str	r3, [r4, #16]
 80034fa:	9b05      	ldr	r3, [sp, #20]
 80034fc:	f023 0204 	bic.w	r2, r3, #4
 8003500:	6022      	str	r2, [r4, #0]
 8003502:	f04f 0900 	mov.w	r9, #0
 8003506:	9700      	str	r7, [sp, #0]
 8003508:	4633      	mov	r3, r6
 800350a:	aa0b      	add	r2, sp, #44	; 0x2c
 800350c:	4621      	mov	r1, r4
 800350e:	4628      	mov	r0, r5
 8003510:	f000 f9d8 	bl	80038c4 <_printf_common>
 8003514:	3001      	adds	r0, #1
 8003516:	f040 8090 	bne.w	800363a <_printf_float+0x1e2>
 800351a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800351e:	b00d      	add	sp, #52	; 0x34
 8003520:	ecbd 8b02 	vpop	{d8}
 8003524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003528:	4642      	mov	r2, r8
 800352a:	464b      	mov	r3, r9
 800352c:	4640      	mov	r0, r8
 800352e:	4649      	mov	r1, r9
 8003530:	f7fd fafc 	bl	8000b2c <__aeabi_dcmpun>
 8003534:	b140      	cbz	r0, 8003548 <_printf_float+0xf0>
 8003536:	464b      	mov	r3, r9
 8003538:	2b00      	cmp	r3, #0
 800353a:	bfbc      	itt	lt
 800353c:	232d      	movlt	r3, #45	; 0x2d
 800353e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003542:	487f      	ldr	r0, [pc, #508]	; (8003740 <_printf_float+0x2e8>)
 8003544:	4b7f      	ldr	r3, [pc, #508]	; (8003744 <_printf_float+0x2ec>)
 8003546:	e7d1      	b.n	80034ec <_printf_float+0x94>
 8003548:	6863      	ldr	r3, [r4, #4]
 800354a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800354e:	9206      	str	r2, [sp, #24]
 8003550:	1c5a      	adds	r2, r3, #1
 8003552:	d13f      	bne.n	80035d4 <_printf_float+0x17c>
 8003554:	2306      	movs	r3, #6
 8003556:	6063      	str	r3, [r4, #4]
 8003558:	9b05      	ldr	r3, [sp, #20]
 800355a:	6861      	ldr	r1, [r4, #4]
 800355c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003560:	2300      	movs	r3, #0
 8003562:	9303      	str	r3, [sp, #12]
 8003564:	ab0a      	add	r3, sp, #40	; 0x28
 8003566:	e9cd b301 	strd	fp, r3, [sp, #4]
 800356a:	ab09      	add	r3, sp, #36	; 0x24
 800356c:	ec49 8b10 	vmov	d0, r8, r9
 8003570:	9300      	str	r3, [sp, #0]
 8003572:	6022      	str	r2, [r4, #0]
 8003574:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003578:	4628      	mov	r0, r5
 800357a:	f7ff fecd 	bl	8003318 <__cvt>
 800357e:	9b06      	ldr	r3, [sp, #24]
 8003580:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003582:	2b47      	cmp	r3, #71	; 0x47
 8003584:	4680      	mov	r8, r0
 8003586:	d108      	bne.n	800359a <_printf_float+0x142>
 8003588:	1cc8      	adds	r0, r1, #3
 800358a:	db02      	blt.n	8003592 <_printf_float+0x13a>
 800358c:	6863      	ldr	r3, [r4, #4]
 800358e:	4299      	cmp	r1, r3
 8003590:	dd41      	ble.n	8003616 <_printf_float+0x1be>
 8003592:	f1ab 0b02 	sub.w	fp, fp, #2
 8003596:	fa5f fb8b 	uxtb.w	fp, fp
 800359a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800359e:	d820      	bhi.n	80035e2 <_printf_float+0x18a>
 80035a0:	3901      	subs	r1, #1
 80035a2:	465a      	mov	r2, fp
 80035a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80035a8:	9109      	str	r1, [sp, #36]	; 0x24
 80035aa:	f7ff ff17 	bl	80033dc <__exponent>
 80035ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80035b0:	1813      	adds	r3, r2, r0
 80035b2:	2a01      	cmp	r2, #1
 80035b4:	4681      	mov	r9, r0
 80035b6:	6123      	str	r3, [r4, #16]
 80035b8:	dc02      	bgt.n	80035c0 <_printf_float+0x168>
 80035ba:	6822      	ldr	r2, [r4, #0]
 80035bc:	07d2      	lsls	r2, r2, #31
 80035be:	d501      	bpl.n	80035c4 <_printf_float+0x16c>
 80035c0:	3301      	adds	r3, #1
 80035c2:	6123      	str	r3, [r4, #16]
 80035c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d09c      	beq.n	8003506 <_printf_float+0xae>
 80035cc:	232d      	movs	r3, #45	; 0x2d
 80035ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035d2:	e798      	b.n	8003506 <_printf_float+0xae>
 80035d4:	9a06      	ldr	r2, [sp, #24]
 80035d6:	2a47      	cmp	r2, #71	; 0x47
 80035d8:	d1be      	bne.n	8003558 <_printf_float+0x100>
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1bc      	bne.n	8003558 <_printf_float+0x100>
 80035de:	2301      	movs	r3, #1
 80035e0:	e7b9      	b.n	8003556 <_printf_float+0xfe>
 80035e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80035e6:	d118      	bne.n	800361a <_printf_float+0x1c2>
 80035e8:	2900      	cmp	r1, #0
 80035ea:	6863      	ldr	r3, [r4, #4]
 80035ec:	dd0b      	ble.n	8003606 <_printf_float+0x1ae>
 80035ee:	6121      	str	r1, [r4, #16]
 80035f0:	b913      	cbnz	r3, 80035f8 <_printf_float+0x1a0>
 80035f2:	6822      	ldr	r2, [r4, #0]
 80035f4:	07d0      	lsls	r0, r2, #31
 80035f6:	d502      	bpl.n	80035fe <_printf_float+0x1a6>
 80035f8:	3301      	adds	r3, #1
 80035fa:	440b      	add	r3, r1
 80035fc:	6123      	str	r3, [r4, #16]
 80035fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8003600:	f04f 0900 	mov.w	r9, #0
 8003604:	e7de      	b.n	80035c4 <_printf_float+0x16c>
 8003606:	b913      	cbnz	r3, 800360e <_printf_float+0x1b6>
 8003608:	6822      	ldr	r2, [r4, #0]
 800360a:	07d2      	lsls	r2, r2, #31
 800360c:	d501      	bpl.n	8003612 <_printf_float+0x1ba>
 800360e:	3302      	adds	r3, #2
 8003610:	e7f4      	b.n	80035fc <_printf_float+0x1a4>
 8003612:	2301      	movs	r3, #1
 8003614:	e7f2      	b.n	80035fc <_printf_float+0x1a4>
 8003616:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800361a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800361c:	4299      	cmp	r1, r3
 800361e:	db05      	blt.n	800362c <_printf_float+0x1d4>
 8003620:	6823      	ldr	r3, [r4, #0]
 8003622:	6121      	str	r1, [r4, #16]
 8003624:	07d8      	lsls	r0, r3, #31
 8003626:	d5ea      	bpl.n	80035fe <_printf_float+0x1a6>
 8003628:	1c4b      	adds	r3, r1, #1
 800362a:	e7e7      	b.n	80035fc <_printf_float+0x1a4>
 800362c:	2900      	cmp	r1, #0
 800362e:	bfd4      	ite	le
 8003630:	f1c1 0202 	rsble	r2, r1, #2
 8003634:	2201      	movgt	r2, #1
 8003636:	4413      	add	r3, r2
 8003638:	e7e0      	b.n	80035fc <_printf_float+0x1a4>
 800363a:	6823      	ldr	r3, [r4, #0]
 800363c:	055a      	lsls	r2, r3, #21
 800363e:	d407      	bmi.n	8003650 <_printf_float+0x1f8>
 8003640:	6923      	ldr	r3, [r4, #16]
 8003642:	4642      	mov	r2, r8
 8003644:	4631      	mov	r1, r6
 8003646:	4628      	mov	r0, r5
 8003648:	47b8      	blx	r7
 800364a:	3001      	adds	r0, #1
 800364c:	d12c      	bne.n	80036a8 <_printf_float+0x250>
 800364e:	e764      	b.n	800351a <_printf_float+0xc2>
 8003650:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003654:	f240 80e0 	bls.w	8003818 <_printf_float+0x3c0>
 8003658:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800365c:	2200      	movs	r2, #0
 800365e:	2300      	movs	r3, #0
 8003660:	f7fd fa32 	bl	8000ac8 <__aeabi_dcmpeq>
 8003664:	2800      	cmp	r0, #0
 8003666:	d034      	beq.n	80036d2 <_printf_float+0x27a>
 8003668:	4a37      	ldr	r2, [pc, #220]	; (8003748 <_printf_float+0x2f0>)
 800366a:	2301      	movs	r3, #1
 800366c:	4631      	mov	r1, r6
 800366e:	4628      	mov	r0, r5
 8003670:	47b8      	blx	r7
 8003672:	3001      	adds	r0, #1
 8003674:	f43f af51 	beq.w	800351a <_printf_float+0xc2>
 8003678:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800367c:	429a      	cmp	r2, r3
 800367e:	db02      	blt.n	8003686 <_printf_float+0x22e>
 8003680:	6823      	ldr	r3, [r4, #0]
 8003682:	07d8      	lsls	r0, r3, #31
 8003684:	d510      	bpl.n	80036a8 <_printf_float+0x250>
 8003686:	ee18 3a10 	vmov	r3, s16
 800368a:	4652      	mov	r2, sl
 800368c:	4631      	mov	r1, r6
 800368e:	4628      	mov	r0, r5
 8003690:	47b8      	blx	r7
 8003692:	3001      	adds	r0, #1
 8003694:	f43f af41 	beq.w	800351a <_printf_float+0xc2>
 8003698:	f04f 0800 	mov.w	r8, #0
 800369c:	f104 091a 	add.w	r9, r4, #26
 80036a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036a2:	3b01      	subs	r3, #1
 80036a4:	4543      	cmp	r3, r8
 80036a6:	dc09      	bgt.n	80036bc <_printf_float+0x264>
 80036a8:	6823      	ldr	r3, [r4, #0]
 80036aa:	079b      	lsls	r3, r3, #30
 80036ac:	f100 8105 	bmi.w	80038ba <_printf_float+0x462>
 80036b0:	68e0      	ldr	r0, [r4, #12]
 80036b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80036b4:	4298      	cmp	r0, r3
 80036b6:	bfb8      	it	lt
 80036b8:	4618      	movlt	r0, r3
 80036ba:	e730      	b.n	800351e <_printf_float+0xc6>
 80036bc:	2301      	movs	r3, #1
 80036be:	464a      	mov	r2, r9
 80036c0:	4631      	mov	r1, r6
 80036c2:	4628      	mov	r0, r5
 80036c4:	47b8      	blx	r7
 80036c6:	3001      	adds	r0, #1
 80036c8:	f43f af27 	beq.w	800351a <_printf_float+0xc2>
 80036cc:	f108 0801 	add.w	r8, r8, #1
 80036d0:	e7e6      	b.n	80036a0 <_printf_float+0x248>
 80036d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	dc39      	bgt.n	800374c <_printf_float+0x2f4>
 80036d8:	4a1b      	ldr	r2, [pc, #108]	; (8003748 <_printf_float+0x2f0>)
 80036da:	2301      	movs	r3, #1
 80036dc:	4631      	mov	r1, r6
 80036de:	4628      	mov	r0, r5
 80036e0:	47b8      	blx	r7
 80036e2:	3001      	adds	r0, #1
 80036e4:	f43f af19 	beq.w	800351a <_printf_float+0xc2>
 80036e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80036ec:	4313      	orrs	r3, r2
 80036ee:	d102      	bne.n	80036f6 <_printf_float+0x29e>
 80036f0:	6823      	ldr	r3, [r4, #0]
 80036f2:	07d9      	lsls	r1, r3, #31
 80036f4:	d5d8      	bpl.n	80036a8 <_printf_float+0x250>
 80036f6:	ee18 3a10 	vmov	r3, s16
 80036fa:	4652      	mov	r2, sl
 80036fc:	4631      	mov	r1, r6
 80036fe:	4628      	mov	r0, r5
 8003700:	47b8      	blx	r7
 8003702:	3001      	adds	r0, #1
 8003704:	f43f af09 	beq.w	800351a <_printf_float+0xc2>
 8003708:	f04f 0900 	mov.w	r9, #0
 800370c:	f104 0a1a 	add.w	sl, r4, #26
 8003710:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003712:	425b      	negs	r3, r3
 8003714:	454b      	cmp	r3, r9
 8003716:	dc01      	bgt.n	800371c <_printf_float+0x2c4>
 8003718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800371a:	e792      	b.n	8003642 <_printf_float+0x1ea>
 800371c:	2301      	movs	r3, #1
 800371e:	4652      	mov	r2, sl
 8003720:	4631      	mov	r1, r6
 8003722:	4628      	mov	r0, r5
 8003724:	47b8      	blx	r7
 8003726:	3001      	adds	r0, #1
 8003728:	f43f aef7 	beq.w	800351a <_printf_float+0xc2>
 800372c:	f109 0901 	add.w	r9, r9, #1
 8003730:	e7ee      	b.n	8003710 <_printf_float+0x2b8>
 8003732:	bf00      	nop
 8003734:	7fefffff 	.word	0x7fefffff
 8003738:	0800645c 	.word	0x0800645c
 800373c:	08006460 	.word	0x08006460
 8003740:	08006468 	.word	0x08006468
 8003744:	08006464 	.word	0x08006464
 8003748:	0800646c 	.word	0x0800646c
 800374c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800374e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003750:	429a      	cmp	r2, r3
 8003752:	bfa8      	it	ge
 8003754:	461a      	movge	r2, r3
 8003756:	2a00      	cmp	r2, #0
 8003758:	4691      	mov	r9, r2
 800375a:	dc37      	bgt.n	80037cc <_printf_float+0x374>
 800375c:	f04f 0b00 	mov.w	fp, #0
 8003760:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003764:	f104 021a 	add.w	r2, r4, #26
 8003768:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800376a:	9305      	str	r3, [sp, #20]
 800376c:	eba3 0309 	sub.w	r3, r3, r9
 8003770:	455b      	cmp	r3, fp
 8003772:	dc33      	bgt.n	80037dc <_printf_float+0x384>
 8003774:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003778:	429a      	cmp	r2, r3
 800377a:	db3b      	blt.n	80037f4 <_printf_float+0x39c>
 800377c:	6823      	ldr	r3, [r4, #0]
 800377e:	07da      	lsls	r2, r3, #31
 8003780:	d438      	bmi.n	80037f4 <_printf_float+0x39c>
 8003782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003784:	9a05      	ldr	r2, [sp, #20]
 8003786:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003788:	1a9a      	subs	r2, r3, r2
 800378a:	eba3 0901 	sub.w	r9, r3, r1
 800378e:	4591      	cmp	r9, r2
 8003790:	bfa8      	it	ge
 8003792:	4691      	movge	r9, r2
 8003794:	f1b9 0f00 	cmp.w	r9, #0
 8003798:	dc35      	bgt.n	8003806 <_printf_float+0x3ae>
 800379a:	f04f 0800 	mov.w	r8, #0
 800379e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80037a2:	f104 0a1a 	add.w	sl, r4, #26
 80037a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80037aa:	1a9b      	subs	r3, r3, r2
 80037ac:	eba3 0309 	sub.w	r3, r3, r9
 80037b0:	4543      	cmp	r3, r8
 80037b2:	f77f af79 	ble.w	80036a8 <_printf_float+0x250>
 80037b6:	2301      	movs	r3, #1
 80037b8:	4652      	mov	r2, sl
 80037ba:	4631      	mov	r1, r6
 80037bc:	4628      	mov	r0, r5
 80037be:	47b8      	blx	r7
 80037c0:	3001      	adds	r0, #1
 80037c2:	f43f aeaa 	beq.w	800351a <_printf_float+0xc2>
 80037c6:	f108 0801 	add.w	r8, r8, #1
 80037ca:	e7ec      	b.n	80037a6 <_printf_float+0x34e>
 80037cc:	4613      	mov	r3, r2
 80037ce:	4631      	mov	r1, r6
 80037d0:	4642      	mov	r2, r8
 80037d2:	4628      	mov	r0, r5
 80037d4:	47b8      	blx	r7
 80037d6:	3001      	adds	r0, #1
 80037d8:	d1c0      	bne.n	800375c <_printf_float+0x304>
 80037da:	e69e      	b.n	800351a <_printf_float+0xc2>
 80037dc:	2301      	movs	r3, #1
 80037de:	4631      	mov	r1, r6
 80037e0:	4628      	mov	r0, r5
 80037e2:	9205      	str	r2, [sp, #20]
 80037e4:	47b8      	blx	r7
 80037e6:	3001      	adds	r0, #1
 80037e8:	f43f ae97 	beq.w	800351a <_printf_float+0xc2>
 80037ec:	9a05      	ldr	r2, [sp, #20]
 80037ee:	f10b 0b01 	add.w	fp, fp, #1
 80037f2:	e7b9      	b.n	8003768 <_printf_float+0x310>
 80037f4:	ee18 3a10 	vmov	r3, s16
 80037f8:	4652      	mov	r2, sl
 80037fa:	4631      	mov	r1, r6
 80037fc:	4628      	mov	r0, r5
 80037fe:	47b8      	blx	r7
 8003800:	3001      	adds	r0, #1
 8003802:	d1be      	bne.n	8003782 <_printf_float+0x32a>
 8003804:	e689      	b.n	800351a <_printf_float+0xc2>
 8003806:	9a05      	ldr	r2, [sp, #20]
 8003808:	464b      	mov	r3, r9
 800380a:	4442      	add	r2, r8
 800380c:	4631      	mov	r1, r6
 800380e:	4628      	mov	r0, r5
 8003810:	47b8      	blx	r7
 8003812:	3001      	adds	r0, #1
 8003814:	d1c1      	bne.n	800379a <_printf_float+0x342>
 8003816:	e680      	b.n	800351a <_printf_float+0xc2>
 8003818:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800381a:	2a01      	cmp	r2, #1
 800381c:	dc01      	bgt.n	8003822 <_printf_float+0x3ca>
 800381e:	07db      	lsls	r3, r3, #31
 8003820:	d538      	bpl.n	8003894 <_printf_float+0x43c>
 8003822:	2301      	movs	r3, #1
 8003824:	4642      	mov	r2, r8
 8003826:	4631      	mov	r1, r6
 8003828:	4628      	mov	r0, r5
 800382a:	47b8      	blx	r7
 800382c:	3001      	adds	r0, #1
 800382e:	f43f ae74 	beq.w	800351a <_printf_float+0xc2>
 8003832:	ee18 3a10 	vmov	r3, s16
 8003836:	4652      	mov	r2, sl
 8003838:	4631      	mov	r1, r6
 800383a:	4628      	mov	r0, r5
 800383c:	47b8      	blx	r7
 800383e:	3001      	adds	r0, #1
 8003840:	f43f ae6b 	beq.w	800351a <_printf_float+0xc2>
 8003844:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003848:	2200      	movs	r2, #0
 800384a:	2300      	movs	r3, #0
 800384c:	f7fd f93c 	bl	8000ac8 <__aeabi_dcmpeq>
 8003850:	b9d8      	cbnz	r0, 800388a <_printf_float+0x432>
 8003852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003854:	f108 0201 	add.w	r2, r8, #1
 8003858:	3b01      	subs	r3, #1
 800385a:	4631      	mov	r1, r6
 800385c:	4628      	mov	r0, r5
 800385e:	47b8      	blx	r7
 8003860:	3001      	adds	r0, #1
 8003862:	d10e      	bne.n	8003882 <_printf_float+0x42a>
 8003864:	e659      	b.n	800351a <_printf_float+0xc2>
 8003866:	2301      	movs	r3, #1
 8003868:	4652      	mov	r2, sl
 800386a:	4631      	mov	r1, r6
 800386c:	4628      	mov	r0, r5
 800386e:	47b8      	blx	r7
 8003870:	3001      	adds	r0, #1
 8003872:	f43f ae52 	beq.w	800351a <_printf_float+0xc2>
 8003876:	f108 0801 	add.w	r8, r8, #1
 800387a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800387c:	3b01      	subs	r3, #1
 800387e:	4543      	cmp	r3, r8
 8003880:	dcf1      	bgt.n	8003866 <_printf_float+0x40e>
 8003882:	464b      	mov	r3, r9
 8003884:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003888:	e6dc      	b.n	8003644 <_printf_float+0x1ec>
 800388a:	f04f 0800 	mov.w	r8, #0
 800388e:	f104 0a1a 	add.w	sl, r4, #26
 8003892:	e7f2      	b.n	800387a <_printf_float+0x422>
 8003894:	2301      	movs	r3, #1
 8003896:	4642      	mov	r2, r8
 8003898:	e7df      	b.n	800385a <_printf_float+0x402>
 800389a:	2301      	movs	r3, #1
 800389c:	464a      	mov	r2, r9
 800389e:	4631      	mov	r1, r6
 80038a0:	4628      	mov	r0, r5
 80038a2:	47b8      	blx	r7
 80038a4:	3001      	adds	r0, #1
 80038a6:	f43f ae38 	beq.w	800351a <_printf_float+0xc2>
 80038aa:	f108 0801 	add.w	r8, r8, #1
 80038ae:	68e3      	ldr	r3, [r4, #12]
 80038b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80038b2:	1a5b      	subs	r3, r3, r1
 80038b4:	4543      	cmp	r3, r8
 80038b6:	dcf0      	bgt.n	800389a <_printf_float+0x442>
 80038b8:	e6fa      	b.n	80036b0 <_printf_float+0x258>
 80038ba:	f04f 0800 	mov.w	r8, #0
 80038be:	f104 0919 	add.w	r9, r4, #25
 80038c2:	e7f4      	b.n	80038ae <_printf_float+0x456>

080038c4 <_printf_common>:
 80038c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038c8:	4616      	mov	r6, r2
 80038ca:	4699      	mov	r9, r3
 80038cc:	688a      	ldr	r2, [r1, #8]
 80038ce:	690b      	ldr	r3, [r1, #16]
 80038d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80038d4:	4293      	cmp	r3, r2
 80038d6:	bfb8      	it	lt
 80038d8:	4613      	movlt	r3, r2
 80038da:	6033      	str	r3, [r6, #0]
 80038dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80038e0:	4607      	mov	r7, r0
 80038e2:	460c      	mov	r4, r1
 80038e4:	b10a      	cbz	r2, 80038ea <_printf_common+0x26>
 80038e6:	3301      	adds	r3, #1
 80038e8:	6033      	str	r3, [r6, #0]
 80038ea:	6823      	ldr	r3, [r4, #0]
 80038ec:	0699      	lsls	r1, r3, #26
 80038ee:	bf42      	ittt	mi
 80038f0:	6833      	ldrmi	r3, [r6, #0]
 80038f2:	3302      	addmi	r3, #2
 80038f4:	6033      	strmi	r3, [r6, #0]
 80038f6:	6825      	ldr	r5, [r4, #0]
 80038f8:	f015 0506 	ands.w	r5, r5, #6
 80038fc:	d106      	bne.n	800390c <_printf_common+0x48>
 80038fe:	f104 0a19 	add.w	sl, r4, #25
 8003902:	68e3      	ldr	r3, [r4, #12]
 8003904:	6832      	ldr	r2, [r6, #0]
 8003906:	1a9b      	subs	r3, r3, r2
 8003908:	42ab      	cmp	r3, r5
 800390a:	dc26      	bgt.n	800395a <_printf_common+0x96>
 800390c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003910:	1e13      	subs	r3, r2, #0
 8003912:	6822      	ldr	r2, [r4, #0]
 8003914:	bf18      	it	ne
 8003916:	2301      	movne	r3, #1
 8003918:	0692      	lsls	r2, r2, #26
 800391a:	d42b      	bmi.n	8003974 <_printf_common+0xb0>
 800391c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003920:	4649      	mov	r1, r9
 8003922:	4638      	mov	r0, r7
 8003924:	47c0      	blx	r8
 8003926:	3001      	adds	r0, #1
 8003928:	d01e      	beq.n	8003968 <_printf_common+0xa4>
 800392a:	6823      	ldr	r3, [r4, #0]
 800392c:	68e5      	ldr	r5, [r4, #12]
 800392e:	6832      	ldr	r2, [r6, #0]
 8003930:	f003 0306 	and.w	r3, r3, #6
 8003934:	2b04      	cmp	r3, #4
 8003936:	bf08      	it	eq
 8003938:	1aad      	subeq	r5, r5, r2
 800393a:	68a3      	ldr	r3, [r4, #8]
 800393c:	6922      	ldr	r2, [r4, #16]
 800393e:	bf0c      	ite	eq
 8003940:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003944:	2500      	movne	r5, #0
 8003946:	4293      	cmp	r3, r2
 8003948:	bfc4      	itt	gt
 800394a:	1a9b      	subgt	r3, r3, r2
 800394c:	18ed      	addgt	r5, r5, r3
 800394e:	2600      	movs	r6, #0
 8003950:	341a      	adds	r4, #26
 8003952:	42b5      	cmp	r5, r6
 8003954:	d11a      	bne.n	800398c <_printf_common+0xc8>
 8003956:	2000      	movs	r0, #0
 8003958:	e008      	b.n	800396c <_printf_common+0xa8>
 800395a:	2301      	movs	r3, #1
 800395c:	4652      	mov	r2, sl
 800395e:	4649      	mov	r1, r9
 8003960:	4638      	mov	r0, r7
 8003962:	47c0      	blx	r8
 8003964:	3001      	adds	r0, #1
 8003966:	d103      	bne.n	8003970 <_printf_common+0xac>
 8003968:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800396c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003970:	3501      	adds	r5, #1
 8003972:	e7c6      	b.n	8003902 <_printf_common+0x3e>
 8003974:	18e1      	adds	r1, r4, r3
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	2030      	movs	r0, #48	; 0x30
 800397a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800397e:	4422      	add	r2, r4
 8003980:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003984:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003988:	3302      	adds	r3, #2
 800398a:	e7c7      	b.n	800391c <_printf_common+0x58>
 800398c:	2301      	movs	r3, #1
 800398e:	4622      	mov	r2, r4
 8003990:	4649      	mov	r1, r9
 8003992:	4638      	mov	r0, r7
 8003994:	47c0      	blx	r8
 8003996:	3001      	adds	r0, #1
 8003998:	d0e6      	beq.n	8003968 <_printf_common+0xa4>
 800399a:	3601      	adds	r6, #1
 800399c:	e7d9      	b.n	8003952 <_printf_common+0x8e>
	...

080039a0 <_printf_i>:
 80039a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039a4:	7e0f      	ldrb	r7, [r1, #24]
 80039a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80039a8:	2f78      	cmp	r7, #120	; 0x78
 80039aa:	4691      	mov	r9, r2
 80039ac:	4680      	mov	r8, r0
 80039ae:	460c      	mov	r4, r1
 80039b0:	469a      	mov	sl, r3
 80039b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80039b6:	d807      	bhi.n	80039c8 <_printf_i+0x28>
 80039b8:	2f62      	cmp	r7, #98	; 0x62
 80039ba:	d80a      	bhi.n	80039d2 <_printf_i+0x32>
 80039bc:	2f00      	cmp	r7, #0
 80039be:	f000 80d8 	beq.w	8003b72 <_printf_i+0x1d2>
 80039c2:	2f58      	cmp	r7, #88	; 0x58
 80039c4:	f000 80a3 	beq.w	8003b0e <_printf_i+0x16e>
 80039c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80039cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80039d0:	e03a      	b.n	8003a48 <_printf_i+0xa8>
 80039d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80039d6:	2b15      	cmp	r3, #21
 80039d8:	d8f6      	bhi.n	80039c8 <_printf_i+0x28>
 80039da:	a101      	add	r1, pc, #4	; (adr r1, 80039e0 <_printf_i+0x40>)
 80039dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80039e0:	08003a39 	.word	0x08003a39
 80039e4:	08003a4d 	.word	0x08003a4d
 80039e8:	080039c9 	.word	0x080039c9
 80039ec:	080039c9 	.word	0x080039c9
 80039f0:	080039c9 	.word	0x080039c9
 80039f4:	080039c9 	.word	0x080039c9
 80039f8:	08003a4d 	.word	0x08003a4d
 80039fc:	080039c9 	.word	0x080039c9
 8003a00:	080039c9 	.word	0x080039c9
 8003a04:	080039c9 	.word	0x080039c9
 8003a08:	080039c9 	.word	0x080039c9
 8003a0c:	08003b59 	.word	0x08003b59
 8003a10:	08003a7d 	.word	0x08003a7d
 8003a14:	08003b3b 	.word	0x08003b3b
 8003a18:	080039c9 	.word	0x080039c9
 8003a1c:	080039c9 	.word	0x080039c9
 8003a20:	08003b7b 	.word	0x08003b7b
 8003a24:	080039c9 	.word	0x080039c9
 8003a28:	08003a7d 	.word	0x08003a7d
 8003a2c:	080039c9 	.word	0x080039c9
 8003a30:	080039c9 	.word	0x080039c9
 8003a34:	08003b43 	.word	0x08003b43
 8003a38:	682b      	ldr	r3, [r5, #0]
 8003a3a:	1d1a      	adds	r2, r3, #4
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	602a      	str	r2, [r5, #0]
 8003a40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e0a3      	b.n	8003b94 <_printf_i+0x1f4>
 8003a4c:	6820      	ldr	r0, [r4, #0]
 8003a4e:	6829      	ldr	r1, [r5, #0]
 8003a50:	0606      	lsls	r6, r0, #24
 8003a52:	f101 0304 	add.w	r3, r1, #4
 8003a56:	d50a      	bpl.n	8003a6e <_printf_i+0xce>
 8003a58:	680e      	ldr	r6, [r1, #0]
 8003a5a:	602b      	str	r3, [r5, #0]
 8003a5c:	2e00      	cmp	r6, #0
 8003a5e:	da03      	bge.n	8003a68 <_printf_i+0xc8>
 8003a60:	232d      	movs	r3, #45	; 0x2d
 8003a62:	4276      	negs	r6, r6
 8003a64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a68:	485e      	ldr	r0, [pc, #376]	; (8003be4 <_printf_i+0x244>)
 8003a6a:	230a      	movs	r3, #10
 8003a6c:	e019      	b.n	8003aa2 <_printf_i+0x102>
 8003a6e:	680e      	ldr	r6, [r1, #0]
 8003a70:	602b      	str	r3, [r5, #0]
 8003a72:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003a76:	bf18      	it	ne
 8003a78:	b236      	sxthne	r6, r6
 8003a7a:	e7ef      	b.n	8003a5c <_printf_i+0xbc>
 8003a7c:	682b      	ldr	r3, [r5, #0]
 8003a7e:	6820      	ldr	r0, [r4, #0]
 8003a80:	1d19      	adds	r1, r3, #4
 8003a82:	6029      	str	r1, [r5, #0]
 8003a84:	0601      	lsls	r1, r0, #24
 8003a86:	d501      	bpl.n	8003a8c <_printf_i+0xec>
 8003a88:	681e      	ldr	r6, [r3, #0]
 8003a8a:	e002      	b.n	8003a92 <_printf_i+0xf2>
 8003a8c:	0646      	lsls	r6, r0, #25
 8003a8e:	d5fb      	bpl.n	8003a88 <_printf_i+0xe8>
 8003a90:	881e      	ldrh	r6, [r3, #0]
 8003a92:	4854      	ldr	r0, [pc, #336]	; (8003be4 <_printf_i+0x244>)
 8003a94:	2f6f      	cmp	r7, #111	; 0x6f
 8003a96:	bf0c      	ite	eq
 8003a98:	2308      	moveq	r3, #8
 8003a9a:	230a      	movne	r3, #10
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003aa2:	6865      	ldr	r5, [r4, #4]
 8003aa4:	60a5      	str	r5, [r4, #8]
 8003aa6:	2d00      	cmp	r5, #0
 8003aa8:	bfa2      	ittt	ge
 8003aaa:	6821      	ldrge	r1, [r4, #0]
 8003aac:	f021 0104 	bicge.w	r1, r1, #4
 8003ab0:	6021      	strge	r1, [r4, #0]
 8003ab2:	b90e      	cbnz	r6, 8003ab8 <_printf_i+0x118>
 8003ab4:	2d00      	cmp	r5, #0
 8003ab6:	d04d      	beq.n	8003b54 <_printf_i+0x1b4>
 8003ab8:	4615      	mov	r5, r2
 8003aba:	fbb6 f1f3 	udiv	r1, r6, r3
 8003abe:	fb03 6711 	mls	r7, r3, r1, r6
 8003ac2:	5dc7      	ldrb	r7, [r0, r7]
 8003ac4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003ac8:	4637      	mov	r7, r6
 8003aca:	42bb      	cmp	r3, r7
 8003acc:	460e      	mov	r6, r1
 8003ace:	d9f4      	bls.n	8003aba <_printf_i+0x11a>
 8003ad0:	2b08      	cmp	r3, #8
 8003ad2:	d10b      	bne.n	8003aec <_printf_i+0x14c>
 8003ad4:	6823      	ldr	r3, [r4, #0]
 8003ad6:	07de      	lsls	r6, r3, #31
 8003ad8:	d508      	bpl.n	8003aec <_printf_i+0x14c>
 8003ada:	6923      	ldr	r3, [r4, #16]
 8003adc:	6861      	ldr	r1, [r4, #4]
 8003ade:	4299      	cmp	r1, r3
 8003ae0:	bfde      	ittt	le
 8003ae2:	2330      	movle	r3, #48	; 0x30
 8003ae4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ae8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003aec:	1b52      	subs	r2, r2, r5
 8003aee:	6122      	str	r2, [r4, #16]
 8003af0:	f8cd a000 	str.w	sl, [sp]
 8003af4:	464b      	mov	r3, r9
 8003af6:	aa03      	add	r2, sp, #12
 8003af8:	4621      	mov	r1, r4
 8003afa:	4640      	mov	r0, r8
 8003afc:	f7ff fee2 	bl	80038c4 <_printf_common>
 8003b00:	3001      	adds	r0, #1
 8003b02:	d14c      	bne.n	8003b9e <_printf_i+0x1fe>
 8003b04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b08:	b004      	add	sp, #16
 8003b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b0e:	4835      	ldr	r0, [pc, #212]	; (8003be4 <_printf_i+0x244>)
 8003b10:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003b14:	6829      	ldr	r1, [r5, #0]
 8003b16:	6823      	ldr	r3, [r4, #0]
 8003b18:	f851 6b04 	ldr.w	r6, [r1], #4
 8003b1c:	6029      	str	r1, [r5, #0]
 8003b1e:	061d      	lsls	r5, r3, #24
 8003b20:	d514      	bpl.n	8003b4c <_printf_i+0x1ac>
 8003b22:	07df      	lsls	r7, r3, #31
 8003b24:	bf44      	itt	mi
 8003b26:	f043 0320 	orrmi.w	r3, r3, #32
 8003b2a:	6023      	strmi	r3, [r4, #0]
 8003b2c:	b91e      	cbnz	r6, 8003b36 <_printf_i+0x196>
 8003b2e:	6823      	ldr	r3, [r4, #0]
 8003b30:	f023 0320 	bic.w	r3, r3, #32
 8003b34:	6023      	str	r3, [r4, #0]
 8003b36:	2310      	movs	r3, #16
 8003b38:	e7b0      	b.n	8003a9c <_printf_i+0xfc>
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	f043 0320 	orr.w	r3, r3, #32
 8003b40:	6023      	str	r3, [r4, #0]
 8003b42:	2378      	movs	r3, #120	; 0x78
 8003b44:	4828      	ldr	r0, [pc, #160]	; (8003be8 <_printf_i+0x248>)
 8003b46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003b4a:	e7e3      	b.n	8003b14 <_printf_i+0x174>
 8003b4c:	0659      	lsls	r1, r3, #25
 8003b4e:	bf48      	it	mi
 8003b50:	b2b6      	uxthmi	r6, r6
 8003b52:	e7e6      	b.n	8003b22 <_printf_i+0x182>
 8003b54:	4615      	mov	r5, r2
 8003b56:	e7bb      	b.n	8003ad0 <_printf_i+0x130>
 8003b58:	682b      	ldr	r3, [r5, #0]
 8003b5a:	6826      	ldr	r6, [r4, #0]
 8003b5c:	6961      	ldr	r1, [r4, #20]
 8003b5e:	1d18      	adds	r0, r3, #4
 8003b60:	6028      	str	r0, [r5, #0]
 8003b62:	0635      	lsls	r5, r6, #24
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	d501      	bpl.n	8003b6c <_printf_i+0x1cc>
 8003b68:	6019      	str	r1, [r3, #0]
 8003b6a:	e002      	b.n	8003b72 <_printf_i+0x1d2>
 8003b6c:	0670      	lsls	r0, r6, #25
 8003b6e:	d5fb      	bpl.n	8003b68 <_printf_i+0x1c8>
 8003b70:	8019      	strh	r1, [r3, #0]
 8003b72:	2300      	movs	r3, #0
 8003b74:	6123      	str	r3, [r4, #16]
 8003b76:	4615      	mov	r5, r2
 8003b78:	e7ba      	b.n	8003af0 <_printf_i+0x150>
 8003b7a:	682b      	ldr	r3, [r5, #0]
 8003b7c:	1d1a      	adds	r2, r3, #4
 8003b7e:	602a      	str	r2, [r5, #0]
 8003b80:	681d      	ldr	r5, [r3, #0]
 8003b82:	6862      	ldr	r2, [r4, #4]
 8003b84:	2100      	movs	r1, #0
 8003b86:	4628      	mov	r0, r5
 8003b88:	f7fc fb2a 	bl	80001e0 <memchr>
 8003b8c:	b108      	cbz	r0, 8003b92 <_printf_i+0x1f2>
 8003b8e:	1b40      	subs	r0, r0, r5
 8003b90:	6060      	str	r0, [r4, #4]
 8003b92:	6863      	ldr	r3, [r4, #4]
 8003b94:	6123      	str	r3, [r4, #16]
 8003b96:	2300      	movs	r3, #0
 8003b98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b9c:	e7a8      	b.n	8003af0 <_printf_i+0x150>
 8003b9e:	6923      	ldr	r3, [r4, #16]
 8003ba0:	462a      	mov	r2, r5
 8003ba2:	4649      	mov	r1, r9
 8003ba4:	4640      	mov	r0, r8
 8003ba6:	47d0      	blx	sl
 8003ba8:	3001      	adds	r0, #1
 8003baa:	d0ab      	beq.n	8003b04 <_printf_i+0x164>
 8003bac:	6823      	ldr	r3, [r4, #0]
 8003bae:	079b      	lsls	r3, r3, #30
 8003bb0:	d413      	bmi.n	8003bda <_printf_i+0x23a>
 8003bb2:	68e0      	ldr	r0, [r4, #12]
 8003bb4:	9b03      	ldr	r3, [sp, #12]
 8003bb6:	4298      	cmp	r0, r3
 8003bb8:	bfb8      	it	lt
 8003bba:	4618      	movlt	r0, r3
 8003bbc:	e7a4      	b.n	8003b08 <_printf_i+0x168>
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	4632      	mov	r2, r6
 8003bc2:	4649      	mov	r1, r9
 8003bc4:	4640      	mov	r0, r8
 8003bc6:	47d0      	blx	sl
 8003bc8:	3001      	adds	r0, #1
 8003bca:	d09b      	beq.n	8003b04 <_printf_i+0x164>
 8003bcc:	3501      	adds	r5, #1
 8003bce:	68e3      	ldr	r3, [r4, #12]
 8003bd0:	9903      	ldr	r1, [sp, #12]
 8003bd2:	1a5b      	subs	r3, r3, r1
 8003bd4:	42ab      	cmp	r3, r5
 8003bd6:	dcf2      	bgt.n	8003bbe <_printf_i+0x21e>
 8003bd8:	e7eb      	b.n	8003bb2 <_printf_i+0x212>
 8003bda:	2500      	movs	r5, #0
 8003bdc:	f104 0619 	add.w	r6, r4, #25
 8003be0:	e7f5      	b.n	8003bce <_printf_i+0x22e>
 8003be2:	bf00      	nop
 8003be4:	0800646e 	.word	0x0800646e
 8003be8:	0800647f 	.word	0x0800647f

08003bec <setbuf>:
 8003bec:	2900      	cmp	r1, #0
 8003bee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bf2:	bf0c      	ite	eq
 8003bf4:	2202      	moveq	r2, #2
 8003bf6:	2200      	movne	r2, #0
 8003bf8:	f000 b800 	b.w	8003bfc <setvbuf>

08003bfc <setvbuf>:
 8003bfc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003c00:	461d      	mov	r5, r3
 8003c02:	4b5d      	ldr	r3, [pc, #372]	; (8003d78 <setvbuf+0x17c>)
 8003c04:	681f      	ldr	r7, [r3, #0]
 8003c06:	4604      	mov	r4, r0
 8003c08:	460e      	mov	r6, r1
 8003c0a:	4690      	mov	r8, r2
 8003c0c:	b127      	cbz	r7, 8003c18 <setvbuf+0x1c>
 8003c0e:	69bb      	ldr	r3, [r7, #24]
 8003c10:	b913      	cbnz	r3, 8003c18 <setvbuf+0x1c>
 8003c12:	4638      	mov	r0, r7
 8003c14:	f001 f86c 	bl	8004cf0 <__sinit>
 8003c18:	4b58      	ldr	r3, [pc, #352]	; (8003d7c <setvbuf+0x180>)
 8003c1a:	429c      	cmp	r4, r3
 8003c1c:	d167      	bne.n	8003cee <setvbuf+0xf2>
 8003c1e:	687c      	ldr	r4, [r7, #4]
 8003c20:	f1b8 0f02 	cmp.w	r8, #2
 8003c24:	d006      	beq.n	8003c34 <setvbuf+0x38>
 8003c26:	f1b8 0f01 	cmp.w	r8, #1
 8003c2a:	f200 809f 	bhi.w	8003d6c <setvbuf+0x170>
 8003c2e:	2d00      	cmp	r5, #0
 8003c30:	f2c0 809c 	blt.w	8003d6c <setvbuf+0x170>
 8003c34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003c36:	07db      	lsls	r3, r3, #31
 8003c38:	d405      	bmi.n	8003c46 <setvbuf+0x4a>
 8003c3a:	89a3      	ldrh	r3, [r4, #12]
 8003c3c:	0598      	lsls	r0, r3, #22
 8003c3e:	d402      	bmi.n	8003c46 <setvbuf+0x4a>
 8003c40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003c42:	f001 f8f8 	bl	8004e36 <__retarget_lock_acquire_recursive>
 8003c46:	4621      	mov	r1, r4
 8003c48:	4638      	mov	r0, r7
 8003c4a:	f000 ffbd 	bl	8004bc8 <_fflush_r>
 8003c4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c50:	b141      	cbz	r1, 8003c64 <setvbuf+0x68>
 8003c52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c56:	4299      	cmp	r1, r3
 8003c58:	d002      	beq.n	8003c60 <setvbuf+0x64>
 8003c5a:	4638      	mov	r0, r7
 8003c5c:	f001 fcf4 	bl	8005648 <_free_r>
 8003c60:	2300      	movs	r3, #0
 8003c62:	6363      	str	r3, [r4, #52]	; 0x34
 8003c64:	2300      	movs	r3, #0
 8003c66:	61a3      	str	r3, [r4, #24]
 8003c68:	6063      	str	r3, [r4, #4]
 8003c6a:	89a3      	ldrh	r3, [r4, #12]
 8003c6c:	0619      	lsls	r1, r3, #24
 8003c6e:	d503      	bpl.n	8003c78 <setvbuf+0x7c>
 8003c70:	6921      	ldr	r1, [r4, #16]
 8003c72:	4638      	mov	r0, r7
 8003c74:	f001 fce8 	bl	8005648 <_free_r>
 8003c78:	89a3      	ldrh	r3, [r4, #12]
 8003c7a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003c7e:	f023 0303 	bic.w	r3, r3, #3
 8003c82:	f1b8 0f02 	cmp.w	r8, #2
 8003c86:	81a3      	strh	r3, [r4, #12]
 8003c88:	d06c      	beq.n	8003d64 <setvbuf+0x168>
 8003c8a:	ab01      	add	r3, sp, #4
 8003c8c:	466a      	mov	r2, sp
 8003c8e:	4621      	mov	r1, r4
 8003c90:	4638      	mov	r0, r7
 8003c92:	f001 f8d2 	bl	8004e3a <__swhatbuf_r>
 8003c96:	89a3      	ldrh	r3, [r4, #12]
 8003c98:	4318      	orrs	r0, r3
 8003c9a:	81a0      	strh	r0, [r4, #12]
 8003c9c:	2d00      	cmp	r5, #0
 8003c9e:	d130      	bne.n	8003d02 <setvbuf+0x106>
 8003ca0:	9d00      	ldr	r5, [sp, #0]
 8003ca2:	4628      	mov	r0, r5
 8003ca4:	f001 f92e 	bl	8004f04 <malloc>
 8003ca8:	4606      	mov	r6, r0
 8003caa:	2800      	cmp	r0, #0
 8003cac:	d155      	bne.n	8003d5a <setvbuf+0x15e>
 8003cae:	f8dd 9000 	ldr.w	r9, [sp]
 8003cb2:	45a9      	cmp	r9, r5
 8003cb4:	d14a      	bne.n	8003d4c <setvbuf+0x150>
 8003cb6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003cba:	2200      	movs	r2, #0
 8003cbc:	60a2      	str	r2, [r4, #8]
 8003cbe:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003cc2:	6022      	str	r2, [r4, #0]
 8003cc4:	6122      	str	r2, [r4, #16]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ccc:	6162      	str	r2, [r4, #20]
 8003cce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003cd0:	f043 0302 	orr.w	r3, r3, #2
 8003cd4:	07d2      	lsls	r2, r2, #31
 8003cd6:	81a3      	strh	r3, [r4, #12]
 8003cd8:	d405      	bmi.n	8003ce6 <setvbuf+0xea>
 8003cda:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003cde:	d102      	bne.n	8003ce6 <setvbuf+0xea>
 8003ce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ce2:	f001 f8a9 	bl	8004e38 <__retarget_lock_release_recursive>
 8003ce6:	4628      	mov	r0, r5
 8003ce8:	b003      	add	sp, #12
 8003cea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003cee:	4b24      	ldr	r3, [pc, #144]	; (8003d80 <setvbuf+0x184>)
 8003cf0:	429c      	cmp	r4, r3
 8003cf2:	d101      	bne.n	8003cf8 <setvbuf+0xfc>
 8003cf4:	68bc      	ldr	r4, [r7, #8]
 8003cf6:	e793      	b.n	8003c20 <setvbuf+0x24>
 8003cf8:	4b22      	ldr	r3, [pc, #136]	; (8003d84 <setvbuf+0x188>)
 8003cfa:	429c      	cmp	r4, r3
 8003cfc:	bf08      	it	eq
 8003cfe:	68fc      	ldreq	r4, [r7, #12]
 8003d00:	e78e      	b.n	8003c20 <setvbuf+0x24>
 8003d02:	2e00      	cmp	r6, #0
 8003d04:	d0cd      	beq.n	8003ca2 <setvbuf+0xa6>
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	b913      	cbnz	r3, 8003d10 <setvbuf+0x114>
 8003d0a:	4638      	mov	r0, r7
 8003d0c:	f000 fff0 	bl	8004cf0 <__sinit>
 8003d10:	f1b8 0f01 	cmp.w	r8, #1
 8003d14:	bf08      	it	eq
 8003d16:	89a3      	ldrheq	r3, [r4, #12]
 8003d18:	6026      	str	r6, [r4, #0]
 8003d1a:	bf04      	itt	eq
 8003d1c:	f043 0301 	orreq.w	r3, r3, #1
 8003d20:	81a3      	strheq	r3, [r4, #12]
 8003d22:	89a2      	ldrh	r2, [r4, #12]
 8003d24:	f012 0308 	ands.w	r3, r2, #8
 8003d28:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003d2c:	d01c      	beq.n	8003d68 <setvbuf+0x16c>
 8003d2e:	07d3      	lsls	r3, r2, #31
 8003d30:	bf41      	itttt	mi
 8003d32:	2300      	movmi	r3, #0
 8003d34:	426d      	negmi	r5, r5
 8003d36:	60a3      	strmi	r3, [r4, #8]
 8003d38:	61a5      	strmi	r5, [r4, #24]
 8003d3a:	bf58      	it	pl
 8003d3c:	60a5      	strpl	r5, [r4, #8]
 8003d3e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003d40:	f015 0501 	ands.w	r5, r5, #1
 8003d44:	d115      	bne.n	8003d72 <setvbuf+0x176>
 8003d46:	f412 7f00 	tst.w	r2, #512	; 0x200
 8003d4a:	e7c8      	b.n	8003cde <setvbuf+0xe2>
 8003d4c:	4648      	mov	r0, r9
 8003d4e:	f001 f8d9 	bl	8004f04 <malloc>
 8003d52:	4606      	mov	r6, r0
 8003d54:	2800      	cmp	r0, #0
 8003d56:	d0ae      	beq.n	8003cb6 <setvbuf+0xba>
 8003d58:	464d      	mov	r5, r9
 8003d5a:	89a3      	ldrh	r3, [r4, #12]
 8003d5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d60:	81a3      	strh	r3, [r4, #12]
 8003d62:	e7d0      	b.n	8003d06 <setvbuf+0x10a>
 8003d64:	2500      	movs	r5, #0
 8003d66:	e7a8      	b.n	8003cba <setvbuf+0xbe>
 8003d68:	60a3      	str	r3, [r4, #8]
 8003d6a:	e7e8      	b.n	8003d3e <setvbuf+0x142>
 8003d6c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003d70:	e7b9      	b.n	8003ce6 <setvbuf+0xea>
 8003d72:	2500      	movs	r5, #0
 8003d74:	e7b7      	b.n	8003ce6 <setvbuf+0xea>
 8003d76:	bf00      	nop
 8003d78:	2000002c 	.word	0x2000002c
 8003d7c:	08006540 	.word	0x08006540
 8003d80:	08006560 	.word	0x08006560
 8003d84:	08006520 	.word	0x08006520

08003d88 <siprintf>:
 8003d88:	b40e      	push	{r1, r2, r3}
 8003d8a:	b500      	push	{lr}
 8003d8c:	b09c      	sub	sp, #112	; 0x70
 8003d8e:	ab1d      	add	r3, sp, #116	; 0x74
 8003d90:	9002      	str	r0, [sp, #8]
 8003d92:	9006      	str	r0, [sp, #24]
 8003d94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d98:	4809      	ldr	r0, [pc, #36]	; (8003dc0 <siprintf+0x38>)
 8003d9a:	9107      	str	r1, [sp, #28]
 8003d9c:	9104      	str	r1, [sp, #16]
 8003d9e:	4909      	ldr	r1, [pc, #36]	; (8003dc4 <siprintf+0x3c>)
 8003da0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003da4:	9105      	str	r1, [sp, #20]
 8003da6:	6800      	ldr	r0, [r0, #0]
 8003da8:	9301      	str	r3, [sp, #4]
 8003daa:	a902      	add	r1, sp, #8
 8003dac:	f001 fd88 	bl	80058c0 <_svfiprintf_r>
 8003db0:	9b02      	ldr	r3, [sp, #8]
 8003db2:	2200      	movs	r2, #0
 8003db4:	701a      	strb	r2, [r3, #0]
 8003db6:	b01c      	add	sp, #112	; 0x70
 8003db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dbc:	b003      	add	sp, #12
 8003dbe:	4770      	bx	lr
 8003dc0:	2000002c 	.word	0x2000002c
 8003dc4:	ffff0208 	.word	0xffff0208

08003dc8 <quorem>:
 8003dc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dcc:	6903      	ldr	r3, [r0, #16]
 8003dce:	690c      	ldr	r4, [r1, #16]
 8003dd0:	42a3      	cmp	r3, r4
 8003dd2:	4607      	mov	r7, r0
 8003dd4:	f2c0 8081 	blt.w	8003eda <quorem+0x112>
 8003dd8:	3c01      	subs	r4, #1
 8003dda:	f101 0814 	add.w	r8, r1, #20
 8003dde:	f100 0514 	add.w	r5, r0, #20
 8003de2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003de6:	9301      	str	r3, [sp, #4]
 8003de8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003dec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003df0:	3301      	adds	r3, #1
 8003df2:	429a      	cmp	r2, r3
 8003df4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003df8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003dfc:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e00:	d331      	bcc.n	8003e66 <quorem+0x9e>
 8003e02:	f04f 0e00 	mov.w	lr, #0
 8003e06:	4640      	mov	r0, r8
 8003e08:	46ac      	mov	ip, r5
 8003e0a:	46f2      	mov	sl, lr
 8003e0c:	f850 2b04 	ldr.w	r2, [r0], #4
 8003e10:	b293      	uxth	r3, r2
 8003e12:	fb06 e303 	mla	r3, r6, r3, lr
 8003e16:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	ebaa 0303 	sub.w	r3, sl, r3
 8003e20:	f8dc a000 	ldr.w	sl, [ip]
 8003e24:	0c12      	lsrs	r2, r2, #16
 8003e26:	fa13 f38a 	uxtah	r3, r3, sl
 8003e2a:	fb06 e202 	mla	r2, r6, r2, lr
 8003e2e:	9300      	str	r3, [sp, #0]
 8003e30:	9b00      	ldr	r3, [sp, #0]
 8003e32:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003e36:	b292      	uxth	r2, r2
 8003e38:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003e3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e40:	f8bd 3000 	ldrh.w	r3, [sp]
 8003e44:	4581      	cmp	r9, r0
 8003e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e4a:	f84c 3b04 	str.w	r3, [ip], #4
 8003e4e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003e52:	d2db      	bcs.n	8003e0c <quorem+0x44>
 8003e54:	f855 300b 	ldr.w	r3, [r5, fp]
 8003e58:	b92b      	cbnz	r3, 8003e66 <quorem+0x9e>
 8003e5a:	9b01      	ldr	r3, [sp, #4]
 8003e5c:	3b04      	subs	r3, #4
 8003e5e:	429d      	cmp	r5, r3
 8003e60:	461a      	mov	r2, r3
 8003e62:	d32e      	bcc.n	8003ec2 <quorem+0xfa>
 8003e64:	613c      	str	r4, [r7, #16]
 8003e66:	4638      	mov	r0, r7
 8003e68:	f001 fad6 	bl	8005418 <__mcmp>
 8003e6c:	2800      	cmp	r0, #0
 8003e6e:	db24      	blt.n	8003eba <quorem+0xf2>
 8003e70:	3601      	adds	r6, #1
 8003e72:	4628      	mov	r0, r5
 8003e74:	f04f 0c00 	mov.w	ip, #0
 8003e78:	f858 2b04 	ldr.w	r2, [r8], #4
 8003e7c:	f8d0 e000 	ldr.w	lr, [r0]
 8003e80:	b293      	uxth	r3, r2
 8003e82:	ebac 0303 	sub.w	r3, ip, r3
 8003e86:	0c12      	lsrs	r2, r2, #16
 8003e88:	fa13 f38e 	uxtah	r3, r3, lr
 8003e8c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003e90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e9a:	45c1      	cmp	r9, r8
 8003e9c:	f840 3b04 	str.w	r3, [r0], #4
 8003ea0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003ea4:	d2e8      	bcs.n	8003e78 <quorem+0xb0>
 8003ea6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003eaa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003eae:	b922      	cbnz	r2, 8003eba <quorem+0xf2>
 8003eb0:	3b04      	subs	r3, #4
 8003eb2:	429d      	cmp	r5, r3
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	d30a      	bcc.n	8003ece <quorem+0x106>
 8003eb8:	613c      	str	r4, [r7, #16]
 8003eba:	4630      	mov	r0, r6
 8003ebc:	b003      	add	sp, #12
 8003ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ec2:	6812      	ldr	r2, [r2, #0]
 8003ec4:	3b04      	subs	r3, #4
 8003ec6:	2a00      	cmp	r2, #0
 8003ec8:	d1cc      	bne.n	8003e64 <quorem+0x9c>
 8003eca:	3c01      	subs	r4, #1
 8003ecc:	e7c7      	b.n	8003e5e <quorem+0x96>
 8003ece:	6812      	ldr	r2, [r2, #0]
 8003ed0:	3b04      	subs	r3, #4
 8003ed2:	2a00      	cmp	r2, #0
 8003ed4:	d1f0      	bne.n	8003eb8 <quorem+0xf0>
 8003ed6:	3c01      	subs	r4, #1
 8003ed8:	e7eb      	b.n	8003eb2 <quorem+0xea>
 8003eda:	2000      	movs	r0, #0
 8003edc:	e7ee      	b.n	8003ebc <quorem+0xf4>
	...

08003ee0 <_dtoa_r>:
 8003ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ee4:	ed2d 8b04 	vpush	{d8-d9}
 8003ee8:	ec57 6b10 	vmov	r6, r7, d0
 8003eec:	b093      	sub	sp, #76	; 0x4c
 8003eee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003ef0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003ef4:	9106      	str	r1, [sp, #24]
 8003ef6:	ee10 aa10 	vmov	sl, s0
 8003efa:	4604      	mov	r4, r0
 8003efc:	9209      	str	r2, [sp, #36]	; 0x24
 8003efe:	930c      	str	r3, [sp, #48]	; 0x30
 8003f00:	46bb      	mov	fp, r7
 8003f02:	b975      	cbnz	r5, 8003f22 <_dtoa_r+0x42>
 8003f04:	2010      	movs	r0, #16
 8003f06:	f000 fffd 	bl	8004f04 <malloc>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	6260      	str	r0, [r4, #36]	; 0x24
 8003f0e:	b920      	cbnz	r0, 8003f1a <_dtoa_r+0x3a>
 8003f10:	4ba7      	ldr	r3, [pc, #668]	; (80041b0 <_dtoa_r+0x2d0>)
 8003f12:	21ea      	movs	r1, #234	; 0xea
 8003f14:	48a7      	ldr	r0, [pc, #668]	; (80041b4 <_dtoa_r+0x2d4>)
 8003f16:	f001 fe27 	bl	8005b68 <__assert_func>
 8003f1a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003f1e:	6005      	str	r5, [r0, #0]
 8003f20:	60c5      	str	r5, [r0, #12]
 8003f22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f24:	6819      	ldr	r1, [r3, #0]
 8003f26:	b151      	cbz	r1, 8003f3e <_dtoa_r+0x5e>
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	604a      	str	r2, [r1, #4]
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	4093      	lsls	r3, r2
 8003f30:	608b      	str	r3, [r1, #8]
 8003f32:	4620      	mov	r0, r4
 8003f34:	f001 f82e 	bl	8004f94 <_Bfree>
 8003f38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	601a      	str	r2, [r3, #0]
 8003f3e:	1e3b      	subs	r3, r7, #0
 8003f40:	bfaa      	itet	ge
 8003f42:	2300      	movge	r3, #0
 8003f44:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8003f48:	f8c8 3000 	strge.w	r3, [r8]
 8003f4c:	4b9a      	ldr	r3, [pc, #616]	; (80041b8 <_dtoa_r+0x2d8>)
 8003f4e:	bfbc      	itt	lt
 8003f50:	2201      	movlt	r2, #1
 8003f52:	f8c8 2000 	strlt.w	r2, [r8]
 8003f56:	ea33 030b 	bics.w	r3, r3, fp
 8003f5a:	d11b      	bne.n	8003f94 <_dtoa_r+0xb4>
 8003f5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003f5e:	f242 730f 	movw	r3, #9999	; 0x270f
 8003f62:	6013      	str	r3, [r2, #0]
 8003f64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003f68:	4333      	orrs	r3, r6
 8003f6a:	f000 8592 	beq.w	8004a92 <_dtoa_r+0xbb2>
 8003f6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f70:	b963      	cbnz	r3, 8003f8c <_dtoa_r+0xac>
 8003f72:	4b92      	ldr	r3, [pc, #584]	; (80041bc <_dtoa_r+0x2dc>)
 8003f74:	e022      	b.n	8003fbc <_dtoa_r+0xdc>
 8003f76:	4b92      	ldr	r3, [pc, #584]	; (80041c0 <_dtoa_r+0x2e0>)
 8003f78:	9301      	str	r3, [sp, #4]
 8003f7a:	3308      	adds	r3, #8
 8003f7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f7e:	6013      	str	r3, [r2, #0]
 8003f80:	9801      	ldr	r0, [sp, #4]
 8003f82:	b013      	add	sp, #76	; 0x4c
 8003f84:	ecbd 8b04 	vpop	{d8-d9}
 8003f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f8c:	4b8b      	ldr	r3, [pc, #556]	; (80041bc <_dtoa_r+0x2dc>)
 8003f8e:	9301      	str	r3, [sp, #4]
 8003f90:	3303      	adds	r3, #3
 8003f92:	e7f3      	b.n	8003f7c <_dtoa_r+0x9c>
 8003f94:	2200      	movs	r2, #0
 8003f96:	2300      	movs	r3, #0
 8003f98:	4650      	mov	r0, sl
 8003f9a:	4659      	mov	r1, fp
 8003f9c:	f7fc fd94 	bl	8000ac8 <__aeabi_dcmpeq>
 8003fa0:	ec4b ab19 	vmov	d9, sl, fp
 8003fa4:	4680      	mov	r8, r0
 8003fa6:	b158      	cbz	r0, 8003fc0 <_dtoa_r+0xe0>
 8003fa8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003faa:	2301      	movs	r3, #1
 8003fac:	6013      	str	r3, [r2, #0]
 8003fae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f000 856b 	beq.w	8004a8c <_dtoa_r+0xbac>
 8003fb6:	4883      	ldr	r0, [pc, #524]	; (80041c4 <_dtoa_r+0x2e4>)
 8003fb8:	6018      	str	r0, [r3, #0]
 8003fba:	1e43      	subs	r3, r0, #1
 8003fbc:	9301      	str	r3, [sp, #4]
 8003fbe:	e7df      	b.n	8003f80 <_dtoa_r+0xa0>
 8003fc0:	ec4b ab10 	vmov	d0, sl, fp
 8003fc4:	aa10      	add	r2, sp, #64	; 0x40
 8003fc6:	a911      	add	r1, sp, #68	; 0x44
 8003fc8:	4620      	mov	r0, r4
 8003fca:	f001 facb 	bl	8005564 <__d2b>
 8003fce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8003fd2:	ee08 0a10 	vmov	s16, r0
 8003fd6:	2d00      	cmp	r5, #0
 8003fd8:	f000 8084 	beq.w	80040e4 <_dtoa_r+0x204>
 8003fdc:	ee19 3a90 	vmov	r3, s19
 8003fe0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fe4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8003fe8:	4656      	mov	r6, sl
 8003fea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8003fee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003ff2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8003ff6:	4b74      	ldr	r3, [pc, #464]	; (80041c8 <_dtoa_r+0x2e8>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	4630      	mov	r0, r6
 8003ffc:	4639      	mov	r1, r7
 8003ffe:	f7fc f943 	bl	8000288 <__aeabi_dsub>
 8004002:	a365      	add	r3, pc, #404	; (adr r3, 8004198 <_dtoa_r+0x2b8>)
 8004004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004008:	f7fc faf6 	bl	80005f8 <__aeabi_dmul>
 800400c:	a364      	add	r3, pc, #400	; (adr r3, 80041a0 <_dtoa_r+0x2c0>)
 800400e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004012:	f7fc f93b 	bl	800028c <__adddf3>
 8004016:	4606      	mov	r6, r0
 8004018:	4628      	mov	r0, r5
 800401a:	460f      	mov	r7, r1
 800401c:	f7fc fa82 	bl	8000524 <__aeabi_i2d>
 8004020:	a361      	add	r3, pc, #388	; (adr r3, 80041a8 <_dtoa_r+0x2c8>)
 8004022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004026:	f7fc fae7 	bl	80005f8 <__aeabi_dmul>
 800402a:	4602      	mov	r2, r0
 800402c:	460b      	mov	r3, r1
 800402e:	4630      	mov	r0, r6
 8004030:	4639      	mov	r1, r7
 8004032:	f7fc f92b 	bl	800028c <__adddf3>
 8004036:	4606      	mov	r6, r0
 8004038:	460f      	mov	r7, r1
 800403a:	f7fc fd8d 	bl	8000b58 <__aeabi_d2iz>
 800403e:	2200      	movs	r2, #0
 8004040:	9000      	str	r0, [sp, #0]
 8004042:	2300      	movs	r3, #0
 8004044:	4630      	mov	r0, r6
 8004046:	4639      	mov	r1, r7
 8004048:	f7fc fd48 	bl	8000adc <__aeabi_dcmplt>
 800404c:	b150      	cbz	r0, 8004064 <_dtoa_r+0x184>
 800404e:	9800      	ldr	r0, [sp, #0]
 8004050:	f7fc fa68 	bl	8000524 <__aeabi_i2d>
 8004054:	4632      	mov	r2, r6
 8004056:	463b      	mov	r3, r7
 8004058:	f7fc fd36 	bl	8000ac8 <__aeabi_dcmpeq>
 800405c:	b910      	cbnz	r0, 8004064 <_dtoa_r+0x184>
 800405e:	9b00      	ldr	r3, [sp, #0]
 8004060:	3b01      	subs	r3, #1
 8004062:	9300      	str	r3, [sp, #0]
 8004064:	9b00      	ldr	r3, [sp, #0]
 8004066:	2b16      	cmp	r3, #22
 8004068:	d85a      	bhi.n	8004120 <_dtoa_r+0x240>
 800406a:	9a00      	ldr	r2, [sp, #0]
 800406c:	4b57      	ldr	r3, [pc, #348]	; (80041cc <_dtoa_r+0x2ec>)
 800406e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004076:	ec51 0b19 	vmov	r0, r1, d9
 800407a:	f7fc fd2f 	bl	8000adc <__aeabi_dcmplt>
 800407e:	2800      	cmp	r0, #0
 8004080:	d050      	beq.n	8004124 <_dtoa_r+0x244>
 8004082:	9b00      	ldr	r3, [sp, #0]
 8004084:	3b01      	subs	r3, #1
 8004086:	9300      	str	r3, [sp, #0]
 8004088:	2300      	movs	r3, #0
 800408a:	930b      	str	r3, [sp, #44]	; 0x2c
 800408c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800408e:	1b5d      	subs	r5, r3, r5
 8004090:	1e6b      	subs	r3, r5, #1
 8004092:	9305      	str	r3, [sp, #20]
 8004094:	bf45      	ittet	mi
 8004096:	f1c5 0301 	rsbmi	r3, r5, #1
 800409a:	9304      	strmi	r3, [sp, #16]
 800409c:	2300      	movpl	r3, #0
 800409e:	2300      	movmi	r3, #0
 80040a0:	bf4c      	ite	mi
 80040a2:	9305      	strmi	r3, [sp, #20]
 80040a4:	9304      	strpl	r3, [sp, #16]
 80040a6:	9b00      	ldr	r3, [sp, #0]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	db3d      	blt.n	8004128 <_dtoa_r+0x248>
 80040ac:	9b05      	ldr	r3, [sp, #20]
 80040ae:	9a00      	ldr	r2, [sp, #0]
 80040b0:	920a      	str	r2, [sp, #40]	; 0x28
 80040b2:	4413      	add	r3, r2
 80040b4:	9305      	str	r3, [sp, #20]
 80040b6:	2300      	movs	r3, #0
 80040b8:	9307      	str	r3, [sp, #28]
 80040ba:	9b06      	ldr	r3, [sp, #24]
 80040bc:	2b09      	cmp	r3, #9
 80040be:	f200 8089 	bhi.w	80041d4 <_dtoa_r+0x2f4>
 80040c2:	2b05      	cmp	r3, #5
 80040c4:	bfc4      	itt	gt
 80040c6:	3b04      	subgt	r3, #4
 80040c8:	9306      	strgt	r3, [sp, #24]
 80040ca:	9b06      	ldr	r3, [sp, #24]
 80040cc:	f1a3 0302 	sub.w	r3, r3, #2
 80040d0:	bfcc      	ite	gt
 80040d2:	2500      	movgt	r5, #0
 80040d4:	2501      	movle	r5, #1
 80040d6:	2b03      	cmp	r3, #3
 80040d8:	f200 8087 	bhi.w	80041ea <_dtoa_r+0x30a>
 80040dc:	e8df f003 	tbb	[pc, r3]
 80040e0:	59383a2d 	.word	0x59383a2d
 80040e4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80040e8:	441d      	add	r5, r3
 80040ea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80040ee:	2b20      	cmp	r3, #32
 80040f0:	bfc1      	itttt	gt
 80040f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80040f6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80040fa:	fa0b f303 	lslgt.w	r3, fp, r3
 80040fe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004102:	bfda      	itte	le
 8004104:	f1c3 0320 	rsble	r3, r3, #32
 8004108:	fa06 f003 	lslle.w	r0, r6, r3
 800410c:	4318      	orrgt	r0, r3
 800410e:	f7fc f9f9 	bl	8000504 <__aeabi_ui2d>
 8004112:	2301      	movs	r3, #1
 8004114:	4606      	mov	r6, r0
 8004116:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800411a:	3d01      	subs	r5, #1
 800411c:	930e      	str	r3, [sp, #56]	; 0x38
 800411e:	e76a      	b.n	8003ff6 <_dtoa_r+0x116>
 8004120:	2301      	movs	r3, #1
 8004122:	e7b2      	b.n	800408a <_dtoa_r+0x1aa>
 8004124:	900b      	str	r0, [sp, #44]	; 0x2c
 8004126:	e7b1      	b.n	800408c <_dtoa_r+0x1ac>
 8004128:	9b04      	ldr	r3, [sp, #16]
 800412a:	9a00      	ldr	r2, [sp, #0]
 800412c:	1a9b      	subs	r3, r3, r2
 800412e:	9304      	str	r3, [sp, #16]
 8004130:	4253      	negs	r3, r2
 8004132:	9307      	str	r3, [sp, #28]
 8004134:	2300      	movs	r3, #0
 8004136:	930a      	str	r3, [sp, #40]	; 0x28
 8004138:	e7bf      	b.n	80040ba <_dtoa_r+0x1da>
 800413a:	2300      	movs	r3, #0
 800413c:	9308      	str	r3, [sp, #32]
 800413e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004140:	2b00      	cmp	r3, #0
 8004142:	dc55      	bgt.n	80041f0 <_dtoa_r+0x310>
 8004144:	2301      	movs	r3, #1
 8004146:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800414a:	461a      	mov	r2, r3
 800414c:	9209      	str	r2, [sp, #36]	; 0x24
 800414e:	e00c      	b.n	800416a <_dtoa_r+0x28a>
 8004150:	2301      	movs	r3, #1
 8004152:	e7f3      	b.n	800413c <_dtoa_r+0x25c>
 8004154:	2300      	movs	r3, #0
 8004156:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004158:	9308      	str	r3, [sp, #32]
 800415a:	9b00      	ldr	r3, [sp, #0]
 800415c:	4413      	add	r3, r2
 800415e:	9302      	str	r3, [sp, #8]
 8004160:	3301      	adds	r3, #1
 8004162:	2b01      	cmp	r3, #1
 8004164:	9303      	str	r3, [sp, #12]
 8004166:	bfb8      	it	lt
 8004168:	2301      	movlt	r3, #1
 800416a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800416c:	2200      	movs	r2, #0
 800416e:	6042      	str	r2, [r0, #4]
 8004170:	2204      	movs	r2, #4
 8004172:	f102 0614 	add.w	r6, r2, #20
 8004176:	429e      	cmp	r6, r3
 8004178:	6841      	ldr	r1, [r0, #4]
 800417a:	d93d      	bls.n	80041f8 <_dtoa_r+0x318>
 800417c:	4620      	mov	r0, r4
 800417e:	f000 fec9 	bl	8004f14 <_Balloc>
 8004182:	9001      	str	r0, [sp, #4]
 8004184:	2800      	cmp	r0, #0
 8004186:	d13b      	bne.n	8004200 <_dtoa_r+0x320>
 8004188:	4b11      	ldr	r3, [pc, #68]	; (80041d0 <_dtoa_r+0x2f0>)
 800418a:	4602      	mov	r2, r0
 800418c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004190:	e6c0      	b.n	8003f14 <_dtoa_r+0x34>
 8004192:	2301      	movs	r3, #1
 8004194:	e7df      	b.n	8004156 <_dtoa_r+0x276>
 8004196:	bf00      	nop
 8004198:	636f4361 	.word	0x636f4361
 800419c:	3fd287a7 	.word	0x3fd287a7
 80041a0:	8b60c8b3 	.word	0x8b60c8b3
 80041a4:	3fc68a28 	.word	0x3fc68a28
 80041a8:	509f79fb 	.word	0x509f79fb
 80041ac:	3fd34413 	.word	0x3fd34413
 80041b0:	0800649d 	.word	0x0800649d
 80041b4:	080064b4 	.word	0x080064b4
 80041b8:	7ff00000 	.word	0x7ff00000
 80041bc:	08006499 	.word	0x08006499
 80041c0:	08006490 	.word	0x08006490
 80041c4:	0800646d 	.word	0x0800646d
 80041c8:	3ff80000 	.word	0x3ff80000
 80041cc:	08006608 	.word	0x08006608
 80041d0:	0800650f 	.word	0x0800650f
 80041d4:	2501      	movs	r5, #1
 80041d6:	2300      	movs	r3, #0
 80041d8:	9306      	str	r3, [sp, #24]
 80041da:	9508      	str	r5, [sp, #32]
 80041dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80041e0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80041e4:	2200      	movs	r2, #0
 80041e6:	2312      	movs	r3, #18
 80041e8:	e7b0      	b.n	800414c <_dtoa_r+0x26c>
 80041ea:	2301      	movs	r3, #1
 80041ec:	9308      	str	r3, [sp, #32]
 80041ee:	e7f5      	b.n	80041dc <_dtoa_r+0x2fc>
 80041f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041f2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80041f6:	e7b8      	b.n	800416a <_dtoa_r+0x28a>
 80041f8:	3101      	adds	r1, #1
 80041fa:	6041      	str	r1, [r0, #4]
 80041fc:	0052      	lsls	r2, r2, #1
 80041fe:	e7b8      	b.n	8004172 <_dtoa_r+0x292>
 8004200:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004202:	9a01      	ldr	r2, [sp, #4]
 8004204:	601a      	str	r2, [r3, #0]
 8004206:	9b03      	ldr	r3, [sp, #12]
 8004208:	2b0e      	cmp	r3, #14
 800420a:	f200 809d 	bhi.w	8004348 <_dtoa_r+0x468>
 800420e:	2d00      	cmp	r5, #0
 8004210:	f000 809a 	beq.w	8004348 <_dtoa_r+0x468>
 8004214:	9b00      	ldr	r3, [sp, #0]
 8004216:	2b00      	cmp	r3, #0
 8004218:	dd32      	ble.n	8004280 <_dtoa_r+0x3a0>
 800421a:	4ab7      	ldr	r2, [pc, #732]	; (80044f8 <_dtoa_r+0x618>)
 800421c:	f003 030f 	and.w	r3, r3, #15
 8004220:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004224:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004228:	9b00      	ldr	r3, [sp, #0]
 800422a:	05d8      	lsls	r0, r3, #23
 800422c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004230:	d516      	bpl.n	8004260 <_dtoa_r+0x380>
 8004232:	4bb2      	ldr	r3, [pc, #712]	; (80044fc <_dtoa_r+0x61c>)
 8004234:	ec51 0b19 	vmov	r0, r1, d9
 8004238:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800423c:	f7fc fb06 	bl	800084c <__aeabi_ddiv>
 8004240:	f007 070f 	and.w	r7, r7, #15
 8004244:	4682      	mov	sl, r0
 8004246:	468b      	mov	fp, r1
 8004248:	2503      	movs	r5, #3
 800424a:	4eac      	ldr	r6, [pc, #688]	; (80044fc <_dtoa_r+0x61c>)
 800424c:	b957      	cbnz	r7, 8004264 <_dtoa_r+0x384>
 800424e:	4642      	mov	r2, r8
 8004250:	464b      	mov	r3, r9
 8004252:	4650      	mov	r0, sl
 8004254:	4659      	mov	r1, fp
 8004256:	f7fc faf9 	bl	800084c <__aeabi_ddiv>
 800425a:	4682      	mov	sl, r0
 800425c:	468b      	mov	fp, r1
 800425e:	e028      	b.n	80042b2 <_dtoa_r+0x3d2>
 8004260:	2502      	movs	r5, #2
 8004262:	e7f2      	b.n	800424a <_dtoa_r+0x36a>
 8004264:	07f9      	lsls	r1, r7, #31
 8004266:	d508      	bpl.n	800427a <_dtoa_r+0x39a>
 8004268:	4640      	mov	r0, r8
 800426a:	4649      	mov	r1, r9
 800426c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004270:	f7fc f9c2 	bl	80005f8 <__aeabi_dmul>
 8004274:	3501      	adds	r5, #1
 8004276:	4680      	mov	r8, r0
 8004278:	4689      	mov	r9, r1
 800427a:	107f      	asrs	r7, r7, #1
 800427c:	3608      	adds	r6, #8
 800427e:	e7e5      	b.n	800424c <_dtoa_r+0x36c>
 8004280:	f000 809b 	beq.w	80043ba <_dtoa_r+0x4da>
 8004284:	9b00      	ldr	r3, [sp, #0]
 8004286:	4f9d      	ldr	r7, [pc, #628]	; (80044fc <_dtoa_r+0x61c>)
 8004288:	425e      	negs	r6, r3
 800428a:	4b9b      	ldr	r3, [pc, #620]	; (80044f8 <_dtoa_r+0x618>)
 800428c:	f006 020f 	and.w	r2, r6, #15
 8004290:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004298:	ec51 0b19 	vmov	r0, r1, d9
 800429c:	f7fc f9ac 	bl	80005f8 <__aeabi_dmul>
 80042a0:	1136      	asrs	r6, r6, #4
 80042a2:	4682      	mov	sl, r0
 80042a4:	468b      	mov	fp, r1
 80042a6:	2300      	movs	r3, #0
 80042a8:	2502      	movs	r5, #2
 80042aa:	2e00      	cmp	r6, #0
 80042ac:	d17a      	bne.n	80043a4 <_dtoa_r+0x4c4>
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1d3      	bne.n	800425a <_dtoa_r+0x37a>
 80042b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 8082 	beq.w	80043be <_dtoa_r+0x4de>
 80042ba:	4b91      	ldr	r3, [pc, #580]	; (8004500 <_dtoa_r+0x620>)
 80042bc:	2200      	movs	r2, #0
 80042be:	4650      	mov	r0, sl
 80042c0:	4659      	mov	r1, fp
 80042c2:	f7fc fc0b 	bl	8000adc <__aeabi_dcmplt>
 80042c6:	2800      	cmp	r0, #0
 80042c8:	d079      	beq.n	80043be <_dtoa_r+0x4de>
 80042ca:	9b03      	ldr	r3, [sp, #12]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d076      	beq.n	80043be <_dtoa_r+0x4de>
 80042d0:	9b02      	ldr	r3, [sp, #8]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	dd36      	ble.n	8004344 <_dtoa_r+0x464>
 80042d6:	9b00      	ldr	r3, [sp, #0]
 80042d8:	4650      	mov	r0, sl
 80042da:	4659      	mov	r1, fp
 80042dc:	1e5f      	subs	r7, r3, #1
 80042de:	2200      	movs	r2, #0
 80042e0:	4b88      	ldr	r3, [pc, #544]	; (8004504 <_dtoa_r+0x624>)
 80042e2:	f7fc f989 	bl	80005f8 <__aeabi_dmul>
 80042e6:	9e02      	ldr	r6, [sp, #8]
 80042e8:	4682      	mov	sl, r0
 80042ea:	468b      	mov	fp, r1
 80042ec:	3501      	adds	r5, #1
 80042ee:	4628      	mov	r0, r5
 80042f0:	f7fc f918 	bl	8000524 <__aeabi_i2d>
 80042f4:	4652      	mov	r2, sl
 80042f6:	465b      	mov	r3, fp
 80042f8:	f7fc f97e 	bl	80005f8 <__aeabi_dmul>
 80042fc:	4b82      	ldr	r3, [pc, #520]	; (8004508 <_dtoa_r+0x628>)
 80042fe:	2200      	movs	r2, #0
 8004300:	f7fb ffc4 	bl	800028c <__adddf3>
 8004304:	46d0      	mov	r8, sl
 8004306:	46d9      	mov	r9, fp
 8004308:	4682      	mov	sl, r0
 800430a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800430e:	2e00      	cmp	r6, #0
 8004310:	d158      	bne.n	80043c4 <_dtoa_r+0x4e4>
 8004312:	4b7e      	ldr	r3, [pc, #504]	; (800450c <_dtoa_r+0x62c>)
 8004314:	2200      	movs	r2, #0
 8004316:	4640      	mov	r0, r8
 8004318:	4649      	mov	r1, r9
 800431a:	f7fb ffb5 	bl	8000288 <__aeabi_dsub>
 800431e:	4652      	mov	r2, sl
 8004320:	465b      	mov	r3, fp
 8004322:	4680      	mov	r8, r0
 8004324:	4689      	mov	r9, r1
 8004326:	f7fc fbf7 	bl	8000b18 <__aeabi_dcmpgt>
 800432a:	2800      	cmp	r0, #0
 800432c:	f040 8295 	bne.w	800485a <_dtoa_r+0x97a>
 8004330:	4652      	mov	r2, sl
 8004332:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004336:	4640      	mov	r0, r8
 8004338:	4649      	mov	r1, r9
 800433a:	f7fc fbcf 	bl	8000adc <__aeabi_dcmplt>
 800433e:	2800      	cmp	r0, #0
 8004340:	f040 8289 	bne.w	8004856 <_dtoa_r+0x976>
 8004344:	ec5b ab19 	vmov	sl, fp, d9
 8004348:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800434a:	2b00      	cmp	r3, #0
 800434c:	f2c0 8148 	blt.w	80045e0 <_dtoa_r+0x700>
 8004350:	9a00      	ldr	r2, [sp, #0]
 8004352:	2a0e      	cmp	r2, #14
 8004354:	f300 8144 	bgt.w	80045e0 <_dtoa_r+0x700>
 8004358:	4b67      	ldr	r3, [pc, #412]	; (80044f8 <_dtoa_r+0x618>)
 800435a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800435e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004362:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004364:	2b00      	cmp	r3, #0
 8004366:	f280 80d5 	bge.w	8004514 <_dtoa_r+0x634>
 800436a:	9b03      	ldr	r3, [sp, #12]
 800436c:	2b00      	cmp	r3, #0
 800436e:	f300 80d1 	bgt.w	8004514 <_dtoa_r+0x634>
 8004372:	f040 826f 	bne.w	8004854 <_dtoa_r+0x974>
 8004376:	4b65      	ldr	r3, [pc, #404]	; (800450c <_dtoa_r+0x62c>)
 8004378:	2200      	movs	r2, #0
 800437a:	4640      	mov	r0, r8
 800437c:	4649      	mov	r1, r9
 800437e:	f7fc f93b 	bl	80005f8 <__aeabi_dmul>
 8004382:	4652      	mov	r2, sl
 8004384:	465b      	mov	r3, fp
 8004386:	f7fc fbbd 	bl	8000b04 <__aeabi_dcmpge>
 800438a:	9e03      	ldr	r6, [sp, #12]
 800438c:	4637      	mov	r7, r6
 800438e:	2800      	cmp	r0, #0
 8004390:	f040 8245 	bne.w	800481e <_dtoa_r+0x93e>
 8004394:	9d01      	ldr	r5, [sp, #4]
 8004396:	2331      	movs	r3, #49	; 0x31
 8004398:	f805 3b01 	strb.w	r3, [r5], #1
 800439c:	9b00      	ldr	r3, [sp, #0]
 800439e:	3301      	adds	r3, #1
 80043a0:	9300      	str	r3, [sp, #0]
 80043a2:	e240      	b.n	8004826 <_dtoa_r+0x946>
 80043a4:	07f2      	lsls	r2, r6, #31
 80043a6:	d505      	bpl.n	80043b4 <_dtoa_r+0x4d4>
 80043a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043ac:	f7fc f924 	bl	80005f8 <__aeabi_dmul>
 80043b0:	3501      	adds	r5, #1
 80043b2:	2301      	movs	r3, #1
 80043b4:	1076      	asrs	r6, r6, #1
 80043b6:	3708      	adds	r7, #8
 80043b8:	e777      	b.n	80042aa <_dtoa_r+0x3ca>
 80043ba:	2502      	movs	r5, #2
 80043bc:	e779      	b.n	80042b2 <_dtoa_r+0x3d2>
 80043be:	9f00      	ldr	r7, [sp, #0]
 80043c0:	9e03      	ldr	r6, [sp, #12]
 80043c2:	e794      	b.n	80042ee <_dtoa_r+0x40e>
 80043c4:	9901      	ldr	r1, [sp, #4]
 80043c6:	4b4c      	ldr	r3, [pc, #304]	; (80044f8 <_dtoa_r+0x618>)
 80043c8:	4431      	add	r1, r6
 80043ca:	910d      	str	r1, [sp, #52]	; 0x34
 80043cc:	9908      	ldr	r1, [sp, #32]
 80043ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80043d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80043d6:	2900      	cmp	r1, #0
 80043d8:	d043      	beq.n	8004462 <_dtoa_r+0x582>
 80043da:	494d      	ldr	r1, [pc, #308]	; (8004510 <_dtoa_r+0x630>)
 80043dc:	2000      	movs	r0, #0
 80043de:	f7fc fa35 	bl	800084c <__aeabi_ddiv>
 80043e2:	4652      	mov	r2, sl
 80043e4:	465b      	mov	r3, fp
 80043e6:	f7fb ff4f 	bl	8000288 <__aeabi_dsub>
 80043ea:	9d01      	ldr	r5, [sp, #4]
 80043ec:	4682      	mov	sl, r0
 80043ee:	468b      	mov	fp, r1
 80043f0:	4649      	mov	r1, r9
 80043f2:	4640      	mov	r0, r8
 80043f4:	f7fc fbb0 	bl	8000b58 <__aeabi_d2iz>
 80043f8:	4606      	mov	r6, r0
 80043fa:	f7fc f893 	bl	8000524 <__aeabi_i2d>
 80043fe:	4602      	mov	r2, r0
 8004400:	460b      	mov	r3, r1
 8004402:	4640      	mov	r0, r8
 8004404:	4649      	mov	r1, r9
 8004406:	f7fb ff3f 	bl	8000288 <__aeabi_dsub>
 800440a:	3630      	adds	r6, #48	; 0x30
 800440c:	f805 6b01 	strb.w	r6, [r5], #1
 8004410:	4652      	mov	r2, sl
 8004412:	465b      	mov	r3, fp
 8004414:	4680      	mov	r8, r0
 8004416:	4689      	mov	r9, r1
 8004418:	f7fc fb60 	bl	8000adc <__aeabi_dcmplt>
 800441c:	2800      	cmp	r0, #0
 800441e:	d163      	bne.n	80044e8 <_dtoa_r+0x608>
 8004420:	4642      	mov	r2, r8
 8004422:	464b      	mov	r3, r9
 8004424:	4936      	ldr	r1, [pc, #216]	; (8004500 <_dtoa_r+0x620>)
 8004426:	2000      	movs	r0, #0
 8004428:	f7fb ff2e 	bl	8000288 <__aeabi_dsub>
 800442c:	4652      	mov	r2, sl
 800442e:	465b      	mov	r3, fp
 8004430:	f7fc fb54 	bl	8000adc <__aeabi_dcmplt>
 8004434:	2800      	cmp	r0, #0
 8004436:	f040 80b5 	bne.w	80045a4 <_dtoa_r+0x6c4>
 800443a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800443c:	429d      	cmp	r5, r3
 800443e:	d081      	beq.n	8004344 <_dtoa_r+0x464>
 8004440:	4b30      	ldr	r3, [pc, #192]	; (8004504 <_dtoa_r+0x624>)
 8004442:	2200      	movs	r2, #0
 8004444:	4650      	mov	r0, sl
 8004446:	4659      	mov	r1, fp
 8004448:	f7fc f8d6 	bl	80005f8 <__aeabi_dmul>
 800444c:	4b2d      	ldr	r3, [pc, #180]	; (8004504 <_dtoa_r+0x624>)
 800444e:	4682      	mov	sl, r0
 8004450:	468b      	mov	fp, r1
 8004452:	4640      	mov	r0, r8
 8004454:	4649      	mov	r1, r9
 8004456:	2200      	movs	r2, #0
 8004458:	f7fc f8ce 	bl	80005f8 <__aeabi_dmul>
 800445c:	4680      	mov	r8, r0
 800445e:	4689      	mov	r9, r1
 8004460:	e7c6      	b.n	80043f0 <_dtoa_r+0x510>
 8004462:	4650      	mov	r0, sl
 8004464:	4659      	mov	r1, fp
 8004466:	f7fc f8c7 	bl	80005f8 <__aeabi_dmul>
 800446a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800446c:	9d01      	ldr	r5, [sp, #4]
 800446e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004470:	4682      	mov	sl, r0
 8004472:	468b      	mov	fp, r1
 8004474:	4649      	mov	r1, r9
 8004476:	4640      	mov	r0, r8
 8004478:	f7fc fb6e 	bl	8000b58 <__aeabi_d2iz>
 800447c:	4606      	mov	r6, r0
 800447e:	f7fc f851 	bl	8000524 <__aeabi_i2d>
 8004482:	3630      	adds	r6, #48	; 0x30
 8004484:	4602      	mov	r2, r0
 8004486:	460b      	mov	r3, r1
 8004488:	4640      	mov	r0, r8
 800448a:	4649      	mov	r1, r9
 800448c:	f7fb fefc 	bl	8000288 <__aeabi_dsub>
 8004490:	f805 6b01 	strb.w	r6, [r5], #1
 8004494:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004496:	429d      	cmp	r5, r3
 8004498:	4680      	mov	r8, r0
 800449a:	4689      	mov	r9, r1
 800449c:	f04f 0200 	mov.w	r2, #0
 80044a0:	d124      	bne.n	80044ec <_dtoa_r+0x60c>
 80044a2:	4b1b      	ldr	r3, [pc, #108]	; (8004510 <_dtoa_r+0x630>)
 80044a4:	4650      	mov	r0, sl
 80044a6:	4659      	mov	r1, fp
 80044a8:	f7fb fef0 	bl	800028c <__adddf3>
 80044ac:	4602      	mov	r2, r0
 80044ae:	460b      	mov	r3, r1
 80044b0:	4640      	mov	r0, r8
 80044b2:	4649      	mov	r1, r9
 80044b4:	f7fc fb30 	bl	8000b18 <__aeabi_dcmpgt>
 80044b8:	2800      	cmp	r0, #0
 80044ba:	d173      	bne.n	80045a4 <_dtoa_r+0x6c4>
 80044bc:	4652      	mov	r2, sl
 80044be:	465b      	mov	r3, fp
 80044c0:	4913      	ldr	r1, [pc, #76]	; (8004510 <_dtoa_r+0x630>)
 80044c2:	2000      	movs	r0, #0
 80044c4:	f7fb fee0 	bl	8000288 <__aeabi_dsub>
 80044c8:	4602      	mov	r2, r0
 80044ca:	460b      	mov	r3, r1
 80044cc:	4640      	mov	r0, r8
 80044ce:	4649      	mov	r1, r9
 80044d0:	f7fc fb04 	bl	8000adc <__aeabi_dcmplt>
 80044d4:	2800      	cmp	r0, #0
 80044d6:	f43f af35 	beq.w	8004344 <_dtoa_r+0x464>
 80044da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80044dc:	1e6b      	subs	r3, r5, #1
 80044de:	930f      	str	r3, [sp, #60]	; 0x3c
 80044e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80044e4:	2b30      	cmp	r3, #48	; 0x30
 80044e6:	d0f8      	beq.n	80044da <_dtoa_r+0x5fa>
 80044e8:	9700      	str	r7, [sp, #0]
 80044ea:	e049      	b.n	8004580 <_dtoa_r+0x6a0>
 80044ec:	4b05      	ldr	r3, [pc, #20]	; (8004504 <_dtoa_r+0x624>)
 80044ee:	f7fc f883 	bl	80005f8 <__aeabi_dmul>
 80044f2:	4680      	mov	r8, r0
 80044f4:	4689      	mov	r9, r1
 80044f6:	e7bd      	b.n	8004474 <_dtoa_r+0x594>
 80044f8:	08006608 	.word	0x08006608
 80044fc:	080065e0 	.word	0x080065e0
 8004500:	3ff00000 	.word	0x3ff00000
 8004504:	40240000 	.word	0x40240000
 8004508:	401c0000 	.word	0x401c0000
 800450c:	40140000 	.word	0x40140000
 8004510:	3fe00000 	.word	0x3fe00000
 8004514:	9d01      	ldr	r5, [sp, #4]
 8004516:	4656      	mov	r6, sl
 8004518:	465f      	mov	r7, fp
 800451a:	4642      	mov	r2, r8
 800451c:	464b      	mov	r3, r9
 800451e:	4630      	mov	r0, r6
 8004520:	4639      	mov	r1, r7
 8004522:	f7fc f993 	bl	800084c <__aeabi_ddiv>
 8004526:	f7fc fb17 	bl	8000b58 <__aeabi_d2iz>
 800452a:	4682      	mov	sl, r0
 800452c:	f7fb fffa 	bl	8000524 <__aeabi_i2d>
 8004530:	4642      	mov	r2, r8
 8004532:	464b      	mov	r3, r9
 8004534:	f7fc f860 	bl	80005f8 <__aeabi_dmul>
 8004538:	4602      	mov	r2, r0
 800453a:	460b      	mov	r3, r1
 800453c:	4630      	mov	r0, r6
 800453e:	4639      	mov	r1, r7
 8004540:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004544:	f7fb fea0 	bl	8000288 <__aeabi_dsub>
 8004548:	f805 6b01 	strb.w	r6, [r5], #1
 800454c:	9e01      	ldr	r6, [sp, #4]
 800454e:	9f03      	ldr	r7, [sp, #12]
 8004550:	1bae      	subs	r6, r5, r6
 8004552:	42b7      	cmp	r7, r6
 8004554:	4602      	mov	r2, r0
 8004556:	460b      	mov	r3, r1
 8004558:	d135      	bne.n	80045c6 <_dtoa_r+0x6e6>
 800455a:	f7fb fe97 	bl	800028c <__adddf3>
 800455e:	4642      	mov	r2, r8
 8004560:	464b      	mov	r3, r9
 8004562:	4606      	mov	r6, r0
 8004564:	460f      	mov	r7, r1
 8004566:	f7fc fad7 	bl	8000b18 <__aeabi_dcmpgt>
 800456a:	b9d0      	cbnz	r0, 80045a2 <_dtoa_r+0x6c2>
 800456c:	4642      	mov	r2, r8
 800456e:	464b      	mov	r3, r9
 8004570:	4630      	mov	r0, r6
 8004572:	4639      	mov	r1, r7
 8004574:	f7fc faa8 	bl	8000ac8 <__aeabi_dcmpeq>
 8004578:	b110      	cbz	r0, 8004580 <_dtoa_r+0x6a0>
 800457a:	f01a 0f01 	tst.w	sl, #1
 800457e:	d110      	bne.n	80045a2 <_dtoa_r+0x6c2>
 8004580:	4620      	mov	r0, r4
 8004582:	ee18 1a10 	vmov	r1, s16
 8004586:	f000 fd05 	bl	8004f94 <_Bfree>
 800458a:	2300      	movs	r3, #0
 800458c:	9800      	ldr	r0, [sp, #0]
 800458e:	702b      	strb	r3, [r5, #0]
 8004590:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004592:	3001      	adds	r0, #1
 8004594:	6018      	str	r0, [r3, #0]
 8004596:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004598:	2b00      	cmp	r3, #0
 800459a:	f43f acf1 	beq.w	8003f80 <_dtoa_r+0xa0>
 800459e:	601d      	str	r5, [r3, #0]
 80045a0:	e4ee      	b.n	8003f80 <_dtoa_r+0xa0>
 80045a2:	9f00      	ldr	r7, [sp, #0]
 80045a4:	462b      	mov	r3, r5
 80045a6:	461d      	mov	r5, r3
 80045a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80045ac:	2a39      	cmp	r2, #57	; 0x39
 80045ae:	d106      	bne.n	80045be <_dtoa_r+0x6de>
 80045b0:	9a01      	ldr	r2, [sp, #4]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d1f7      	bne.n	80045a6 <_dtoa_r+0x6c6>
 80045b6:	9901      	ldr	r1, [sp, #4]
 80045b8:	2230      	movs	r2, #48	; 0x30
 80045ba:	3701      	adds	r7, #1
 80045bc:	700a      	strb	r2, [r1, #0]
 80045be:	781a      	ldrb	r2, [r3, #0]
 80045c0:	3201      	adds	r2, #1
 80045c2:	701a      	strb	r2, [r3, #0]
 80045c4:	e790      	b.n	80044e8 <_dtoa_r+0x608>
 80045c6:	4ba6      	ldr	r3, [pc, #664]	; (8004860 <_dtoa_r+0x980>)
 80045c8:	2200      	movs	r2, #0
 80045ca:	f7fc f815 	bl	80005f8 <__aeabi_dmul>
 80045ce:	2200      	movs	r2, #0
 80045d0:	2300      	movs	r3, #0
 80045d2:	4606      	mov	r6, r0
 80045d4:	460f      	mov	r7, r1
 80045d6:	f7fc fa77 	bl	8000ac8 <__aeabi_dcmpeq>
 80045da:	2800      	cmp	r0, #0
 80045dc:	d09d      	beq.n	800451a <_dtoa_r+0x63a>
 80045de:	e7cf      	b.n	8004580 <_dtoa_r+0x6a0>
 80045e0:	9a08      	ldr	r2, [sp, #32]
 80045e2:	2a00      	cmp	r2, #0
 80045e4:	f000 80d7 	beq.w	8004796 <_dtoa_r+0x8b6>
 80045e8:	9a06      	ldr	r2, [sp, #24]
 80045ea:	2a01      	cmp	r2, #1
 80045ec:	f300 80ba 	bgt.w	8004764 <_dtoa_r+0x884>
 80045f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045f2:	2a00      	cmp	r2, #0
 80045f4:	f000 80b2 	beq.w	800475c <_dtoa_r+0x87c>
 80045f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80045fc:	9e07      	ldr	r6, [sp, #28]
 80045fe:	9d04      	ldr	r5, [sp, #16]
 8004600:	9a04      	ldr	r2, [sp, #16]
 8004602:	441a      	add	r2, r3
 8004604:	9204      	str	r2, [sp, #16]
 8004606:	9a05      	ldr	r2, [sp, #20]
 8004608:	2101      	movs	r1, #1
 800460a:	441a      	add	r2, r3
 800460c:	4620      	mov	r0, r4
 800460e:	9205      	str	r2, [sp, #20]
 8004610:	f000 fd78 	bl	8005104 <__i2b>
 8004614:	4607      	mov	r7, r0
 8004616:	2d00      	cmp	r5, #0
 8004618:	dd0c      	ble.n	8004634 <_dtoa_r+0x754>
 800461a:	9b05      	ldr	r3, [sp, #20]
 800461c:	2b00      	cmp	r3, #0
 800461e:	dd09      	ble.n	8004634 <_dtoa_r+0x754>
 8004620:	42ab      	cmp	r3, r5
 8004622:	9a04      	ldr	r2, [sp, #16]
 8004624:	bfa8      	it	ge
 8004626:	462b      	movge	r3, r5
 8004628:	1ad2      	subs	r2, r2, r3
 800462a:	9204      	str	r2, [sp, #16]
 800462c:	9a05      	ldr	r2, [sp, #20]
 800462e:	1aed      	subs	r5, r5, r3
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	9305      	str	r3, [sp, #20]
 8004634:	9b07      	ldr	r3, [sp, #28]
 8004636:	b31b      	cbz	r3, 8004680 <_dtoa_r+0x7a0>
 8004638:	9b08      	ldr	r3, [sp, #32]
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 80af 	beq.w	800479e <_dtoa_r+0x8be>
 8004640:	2e00      	cmp	r6, #0
 8004642:	dd13      	ble.n	800466c <_dtoa_r+0x78c>
 8004644:	4639      	mov	r1, r7
 8004646:	4632      	mov	r2, r6
 8004648:	4620      	mov	r0, r4
 800464a:	f000 fe1b 	bl	8005284 <__pow5mult>
 800464e:	ee18 2a10 	vmov	r2, s16
 8004652:	4601      	mov	r1, r0
 8004654:	4607      	mov	r7, r0
 8004656:	4620      	mov	r0, r4
 8004658:	f000 fd6a 	bl	8005130 <__multiply>
 800465c:	ee18 1a10 	vmov	r1, s16
 8004660:	4680      	mov	r8, r0
 8004662:	4620      	mov	r0, r4
 8004664:	f000 fc96 	bl	8004f94 <_Bfree>
 8004668:	ee08 8a10 	vmov	s16, r8
 800466c:	9b07      	ldr	r3, [sp, #28]
 800466e:	1b9a      	subs	r2, r3, r6
 8004670:	d006      	beq.n	8004680 <_dtoa_r+0x7a0>
 8004672:	ee18 1a10 	vmov	r1, s16
 8004676:	4620      	mov	r0, r4
 8004678:	f000 fe04 	bl	8005284 <__pow5mult>
 800467c:	ee08 0a10 	vmov	s16, r0
 8004680:	2101      	movs	r1, #1
 8004682:	4620      	mov	r0, r4
 8004684:	f000 fd3e 	bl	8005104 <__i2b>
 8004688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800468a:	2b00      	cmp	r3, #0
 800468c:	4606      	mov	r6, r0
 800468e:	f340 8088 	ble.w	80047a2 <_dtoa_r+0x8c2>
 8004692:	461a      	mov	r2, r3
 8004694:	4601      	mov	r1, r0
 8004696:	4620      	mov	r0, r4
 8004698:	f000 fdf4 	bl	8005284 <__pow5mult>
 800469c:	9b06      	ldr	r3, [sp, #24]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	4606      	mov	r6, r0
 80046a2:	f340 8081 	ble.w	80047a8 <_dtoa_r+0x8c8>
 80046a6:	f04f 0800 	mov.w	r8, #0
 80046aa:	6933      	ldr	r3, [r6, #16]
 80046ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80046b0:	6918      	ldr	r0, [r3, #16]
 80046b2:	f000 fcd7 	bl	8005064 <__hi0bits>
 80046b6:	f1c0 0020 	rsb	r0, r0, #32
 80046ba:	9b05      	ldr	r3, [sp, #20]
 80046bc:	4418      	add	r0, r3
 80046be:	f010 001f 	ands.w	r0, r0, #31
 80046c2:	f000 8092 	beq.w	80047ea <_dtoa_r+0x90a>
 80046c6:	f1c0 0320 	rsb	r3, r0, #32
 80046ca:	2b04      	cmp	r3, #4
 80046cc:	f340 808a 	ble.w	80047e4 <_dtoa_r+0x904>
 80046d0:	f1c0 001c 	rsb	r0, r0, #28
 80046d4:	9b04      	ldr	r3, [sp, #16]
 80046d6:	4403      	add	r3, r0
 80046d8:	9304      	str	r3, [sp, #16]
 80046da:	9b05      	ldr	r3, [sp, #20]
 80046dc:	4403      	add	r3, r0
 80046de:	4405      	add	r5, r0
 80046e0:	9305      	str	r3, [sp, #20]
 80046e2:	9b04      	ldr	r3, [sp, #16]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	dd07      	ble.n	80046f8 <_dtoa_r+0x818>
 80046e8:	ee18 1a10 	vmov	r1, s16
 80046ec:	461a      	mov	r2, r3
 80046ee:	4620      	mov	r0, r4
 80046f0:	f000 fe22 	bl	8005338 <__lshift>
 80046f4:	ee08 0a10 	vmov	s16, r0
 80046f8:	9b05      	ldr	r3, [sp, #20]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	dd05      	ble.n	800470a <_dtoa_r+0x82a>
 80046fe:	4631      	mov	r1, r6
 8004700:	461a      	mov	r2, r3
 8004702:	4620      	mov	r0, r4
 8004704:	f000 fe18 	bl	8005338 <__lshift>
 8004708:	4606      	mov	r6, r0
 800470a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800470c:	2b00      	cmp	r3, #0
 800470e:	d06e      	beq.n	80047ee <_dtoa_r+0x90e>
 8004710:	ee18 0a10 	vmov	r0, s16
 8004714:	4631      	mov	r1, r6
 8004716:	f000 fe7f 	bl	8005418 <__mcmp>
 800471a:	2800      	cmp	r0, #0
 800471c:	da67      	bge.n	80047ee <_dtoa_r+0x90e>
 800471e:	9b00      	ldr	r3, [sp, #0]
 8004720:	3b01      	subs	r3, #1
 8004722:	ee18 1a10 	vmov	r1, s16
 8004726:	9300      	str	r3, [sp, #0]
 8004728:	220a      	movs	r2, #10
 800472a:	2300      	movs	r3, #0
 800472c:	4620      	mov	r0, r4
 800472e:	f000 fc53 	bl	8004fd8 <__multadd>
 8004732:	9b08      	ldr	r3, [sp, #32]
 8004734:	ee08 0a10 	vmov	s16, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 81b1 	beq.w	8004aa0 <_dtoa_r+0xbc0>
 800473e:	2300      	movs	r3, #0
 8004740:	4639      	mov	r1, r7
 8004742:	220a      	movs	r2, #10
 8004744:	4620      	mov	r0, r4
 8004746:	f000 fc47 	bl	8004fd8 <__multadd>
 800474a:	9b02      	ldr	r3, [sp, #8]
 800474c:	2b00      	cmp	r3, #0
 800474e:	4607      	mov	r7, r0
 8004750:	f300 808e 	bgt.w	8004870 <_dtoa_r+0x990>
 8004754:	9b06      	ldr	r3, [sp, #24]
 8004756:	2b02      	cmp	r3, #2
 8004758:	dc51      	bgt.n	80047fe <_dtoa_r+0x91e>
 800475a:	e089      	b.n	8004870 <_dtoa_r+0x990>
 800475c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800475e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004762:	e74b      	b.n	80045fc <_dtoa_r+0x71c>
 8004764:	9b03      	ldr	r3, [sp, #12]
 8004766:	1e5e      	subs	r6, r3, #1
 8004768:	9b07      	ldr	r3, [sp, #28]
 800476a:	42b3      	cmp	r3, r6
 800476c:	bfbf      	itttt	lt
 800476e:	9b07      	ldrlt	r3, [sp, #28]
 8004770:	9607      	strlt	r6, [sp, #28]
 8004772:	1af2      	sublt	r2, r6, r3
 8004774:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004776:	bfb6      	itet	lt
 8004778:	189b      	addlt	r3, r3, r2
 800477a:	1b9e      	subge	r6, r3, r6
 800477c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800477e:	9b03      	ldr	r3, [sp, #12]
 8004780:	bfb8      	it	lt
 8004782:	2600      	movlt	r6, #0
 8004784:	2b00      	cmp	r3, #0
 8004786:	bfb7      	itett	lt
 8004788:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800478c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8004790:	1a9d      	sublt	r5, r3, r2
 8004792:	2300      	movlt	r3, #0
 8004794:	e734      	b.n	8004600 <_dtoa_r+0x720>
 8004796:	9e07      	ldr	r6, [sp, #28]
 8004798:	9d04      	ldr	r5, [sp, #16]
 800479a:	9f08      	ldr	r7, [sp, #32]
 800479c:	e73b      	b.n	8004616 <_dtoa_r+0x736>
 800479e:	9a07      	ldr	r2, [sp, #28]
 80047a0:	e767      	b.n	8004672 <_dtoa_r+0x792>
 80047a2:	9b06      	ldr	r3, [sp, #24]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	dc18      	bgt.n	80047da <_dtoa_r+0x8fa>
 80047a8:	f1ba 0f00 	cmp.w	sl, #0
 80047ac:	d115      	bne.n	80047da <_dtoa_r+0x8fa>
 80047ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80047b2:	b993      	cbnz	r3, 80047da <_dtoa_r+0x8fa>
 80047b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80047b8:	0d1b      	lsrs	r3, r3, #20
 80047ba:	051b      	lsls	r3, r3, #20
 80047bc:	b183      	cbz	r3, 80047e0 <_dtoa_r+0x900>
 80047be:	9b04      	ldr	r3, [sp, #16]
 80047c0:	3301      	adds	r3, #1
 80047c2:	9304      	str	r3, [sp, #16]
 80047c4:	9b05      	ldr	r3, [sp, #20]
 80047c6:	3301      	adds	r3, #1
 80047c8:	9305      	str	r3, [sp, #20]
 80047ca:	f04f 0801 	mov.w	r8, #1
 80047ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f47f af6a 	bne.w	80046aa <_dtoa_r+0x7ca>
 80047d6:	2001      	movs	r0, #1
 80047d8:	e76f      	b.n	80046ba <_dtoa_r+0x7da>
 80047da:	f04f 0800 	mov.w	r8, #0
 80047de:	e7f6      	b.n	80047ce <_dtoa_r+0x8ee>
 80047e0:	4698      	mov	r8, r3
 80047e2:	e7f4      	b.n	80047ce <_dtoa_r+0x8ee>
 80047e4:	f43f af7d 	beq.w	80046e2 <_dtoa_r+0x802>
 80047e8:	4618      	mov	r0, r3
 80047ea:	301c      	adds	r0, #28
 80047ec:	e772      	b.n	80046d4 <_dtoa_r+0x7f4>
 80047ee:	9b03      	ldr	r3, [sp, #12]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	dc37      	bgt.n	8004864 <_dtoa_r+0x984>
 80047f4:	9b06      	ldr	r3, [sp, #24]
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	dd34      	ble.n	8004864 <_dtoa_r+0x984>
 80047fa:	9b03      	ldr	r3, [sp, #12]
 80047fc:	9302      	str	r3, [sp, #8]
 80047fe:	9b02      	ldr	r3, [sp, #8]
 8004800:	b96b      	cbnz	r3, 800481e <_dtoa_r+0x93e>
 8004802:	4631      	mov	r1, r6
 8004804:	2205      	movs	r2, #5
 8004806:	4620      	mov	r0, r4
 8004808:	f000 fbe6 	bl	8004fd8 <__multadd>
 800480c:	4601      	mov	r1, r0
 800480e:	4606      	mov	r6, r0
 8004810:	ee18 0a10 	vmov	r0, s16
 8004814:	f000 fe00 	bl	8005418 <__mcmp>
 8004818:	2800      	cmp	r0, #0
 800481a:	f73f adbb 	bgt.w	8004394 <_dtoa_r+0x4b4>
 800481e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004820:	9d01      	ldr	r5, [sp, #4]
 8004822:	43db      	mvns	r3, r3
 8004824:	9300      	str	r3, [sp, #0]
 8004826:	f04f 0800 	mov.w	r8, #0
 800482a:	4631      	mov	r1, r6
 800482c:	4620      	mov	r0, r4
 800482e:	f000 fbb1 	bl	8004f94 <_Bfree>
 8004832:	2f00      	cmp	r7, #0
 8004834:	f43f aea4 	beq.w	8004580 <_dtoa_r+0x6a0>
 8004838:	f1b8 0f00 	cmp.w	r8, #0
 800483c:	d005      	beq.n	800484a <_dtoa_r+0x96a>
 800483e:	45b8      	cmp	r8, r7
 8004840:	d003      	beq.n	800484a <_dtoa_r+0x96a>
 8004842:	4641      	mov	r1, r8
 8004844:	4620      	mov	r0, r4
 8004846:	f000 fba5 	bl	8004f94 <_Bfree>
 800484a:	4639      	mov	r1, r7
 800484c:	4620      	mov	r0, r4
 800484e:	f000 fba1 	bl	8004f94 <_Bfree>
 8004852:	e695      	b.n	8004580 <_dtoa_r+0x6a0>
 8004854:	2600      	movs	r6, #0
 8004856:	4637      	mov	r7, r6
 8004858:	e7e1      	b.n	800481e <_dtoa_r+0x93e>
 800485a:	9700      	str	r7, [sp, #0]
 800485c:	4637      	mov	r7, r6
 800485e:	e599      	b.n	8004394 <_dtoa_r+0x4b4>
 8004860:	40240000 	.word	0x40240000
 8004864:	9b08      	ldr	r3, [sp, #32]
 8004866:	2b00      	cmp	r3, #0
 8004868:	f000 80ca 	beq.w	8004a00 <_dtoa_r+0xb20>
 800486c:	9b03      	ldr	r3, [sp, #12]
 800486e:	9302      	str	r3, [sp, #8]
 8004870:	2d00      	cmp	r5, #0
 8004872:	dd05      	ble.n	8004880 <_dtoa_r+0x9a0>
 8004874:	4639      	mov	r1, r7
 8004876:	462a      	mov	r2, r5
 8004878:	4620      	mov	r0, r4
 800487a:	f000 fd5d 	bl	8005338 <__lshift>
 800487e:	4607      	mov	r7, r0
 8004880:	f1b8 0f00 	cmp.w	r8, #0
 8004884:	d05b      	beq.n	800493e <_dtoa_r+0xa5e>
 8004886:	6879      	ldr	r1, [r7, #4]
 8004888:	4620      	mov	r0, r4
 800488a:	f000 fb43 	bl	8004f14 <_Balloc>
 800488e:	4605      	mov	r5, r0
 8004890:	b928      	cbnz	r0, 800489e <_dtoa_r+0x9be>
 8004892:	4b87      	ldr	r3, [pc, #540]	; (8004ab0 <_dtoa_r+0xbd0>)
 8004894:	4602      	mov	r2, r0
 8004896:	f240 21ea 	movw	r1, #746	; 0x2ea
 800489a:	f7ff bb3b 	b.w	8003f14 <_dtoa_r+0x34>
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	3202      	adds	r2, #2
 80048a2:	0092      	lsls	r2, r2, #2
 80048a4:	f107 010c 	add.w	r1, r7, #12
 80048a8:	300c      	adds	r0, #12
 80048aa:	f7fe fd1f 	bl	80032ec <memcpy>
 80048ae:	2201      	movs	r2, #1
 80048b0:	4629      	mov	r1, r5
 80048b2:	4620      	mov	r0, r4
 80048b4:	f000 fd40 	bl	8005338 <__lshift>
 80048b8:	9b01      	ldr	r3, [sp, #4]
 80048ba:	f103 0901 	add.w	r9, r3, #1
 80048be:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80048c2:	4413      	add	r3, r2
 80048c4:	9305      	str	r3, [sp, #20]
 80048c6:	f00a 0301 	and.w	r3, sl, #1
 80048ca:	46b8      	mov	r8, r7
 80048cc:	9304      	str	r3, [sp, #16]
 80048ce:	4607      	mov	r7, r0
 80048d0:	4631      	mov	r1, r6
 80048d2:	ee18 0a10 	vmov	r0, s16
 80048d6:	f7ff fa77 	bl	8003dc8 <quorem>
 80048da:	4641      	mov	r1, r8
 80048dc:	9002      	str	r0, [sp, #8]
 80048de:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80048e2:	ee18 0a10 	vmov	r0, s16
 80048e6:	f000 fd97 	bl	8005418 <__mcmp>
 80048ea:	463a      	mov	r2, r7
 80048ec:	9003      	str	r0, [sp, #12]
 80048ee:	4631      	mov	r1, r6
 80048f0:	4620      	mov	r0, r4
 80048f2:	f000 fdad 	bl	8005450 <__mdiff>
 80048f6:	68c2      	ldr	r2, [r0, #12]
 80048f8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80048fc:	4605      	mov	r5, r0
 80048fe:	bb02      	cbnz	r2, 8004942 <_dtoa_r+0xa62>
 8004900:	4601      	mov	r1, r0
 8004902:	ee18 0a10 	vmov	r0, s16
 8004906:	f000 fd87 	bl	8005418 <__mcmp>
 800490a:	4602      	mov	r2, r0
 800490c:	4629      	mov	r1, r5
 800490e:	4620      	mov	r0, r4
 8004910:	9207      	str	r2, [sp, #28]
 8004912:	f000 fb3f 	bl	8004f94 <_Bfree>
 8004916:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800491a:	ea43 0102 	orr.w	r1, r3, r2
 800491e:	9b04      	ldr	r3, [sp, #16]
 8004920:	430b      	orrs	r3, r1
 8004922:	464d      	mov	r5, r9
 8004924:	d10f      	bne.n	8004946 <_dtoa_r+0xa66>
 8004926:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800492a:	d02a      	beq.n	8004982 <_dtoa_r+0xaa2>
 800492c:	9b03      	ldr	r3, [sp, #12]
 800492e:	2b00      	cmp	r3, #0
 8004930:	dd02      	ble.n	8004938 <_dtoa_r+0xa58>
 8004932:	9b02      	ldr	r3, [sp, #8]
 8004934:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8004938:	f88b a000 	strb.w	sl, [fp]
 800493c:	e775      	b.n	800482a <_dtoa_r+0x94a>
 800493e:	4638      	mov	r0, r7
 8004940:	e7ba      	b.n	80048b8 <_dtoa_r+0x9d8>
 8004942:	2201      	movs	r2, #1
 8004944:	e7e2      	b.n	800490c <_dtoa_r+0xa2c>
 8004946:	9b03      	ldr	r3, [sp, #12]
 8004948:	2b00      	cmp	r3, #0
 800494a:	db04      	blt.n	8004956 <_dtoa_r+0xa76>
 800494c:	9906      	ldr	r1, [sp, #24]
 800494e:	430b      	orrs	r3, r1
 8004950:	9904      	ldr	r1, [sp, #16]
 8004952:	430b      	orrs	r3, r1
 8004954:	d122      	bne.n	800499c <_dtoa_r+0xabc>
 8004956:	2a00      	cmp	r2, #0
 8004958:	ddee      	ble.n	8004938 <_dtoa_r+0xa58>
 800495a:	ee18 1a10 	vmov	r1, s16
 800495e:	2201      	movs	r2, #1
 8004960:	4620      	mov	r0, r4
 8004962:	f000 fce9 	bl	8005338 <__lshift>
 8004966:	4631      	mov	r1, r6
 8004968:	ee08 0a10 	vmov	s16, r0
 800496c:	f000 fd54 	bl	8005418 <__mcmp>
 8004970:	2800      	cmp	r0, #0
 8004972:	dc03      	bgt.n	800497c <_dtoa_r+0xa9c>
 8004974:	d1e0      	bne.n	8004938 <_dtoa_r+0xa58>
 8004976:	f01a 0f01 	tst.w	sl, #1
 800497a:	d0dd      	beq.n	8004938 <_dtoa_r+0xa58>
 800497c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004980:	d1d7      	bne.n	8004932 <_dtoa_r+0xa52>
 8004982:	2339      	movs	r3, #57	; 0x39
 8004984:	f88b 3000 	strb.w	r3, [fp]
 8004988:	462b      	mov	r3, r5
 800498a:	461d      	mov	r5, r3
 800498c:	3b01      	subs	r3, #1
 800498e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004992:	2a39      	cmp	r2, #57	; 0x39
 8004994:	d071      	beq.n	8004a7a <_dtoa_r+0xb9a>
 8004996:	3201      	adds	r2, #1
 8004998:	701a      	strb	r2, [r3, #0]
 800499a:	e746      	b.n	800482a <_dtoa_r+0x94a>
 800499c:	2a00      	cmp	r2, #0
 800499e:	dd07      	ble.n	80049b0 <_dtoa_r+0xad0>
 80049a0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80049a4:	d0ed      	beq.n	8004982 <_dtoa_r+0xaa2>
 80049a6:	f10a 0301 	add.w	r3, sl, #1
 80049aa:	f88b 3000 	strb.w	r3, [fp]
 80049ae:	e73c      	b.n	800482a <_dtoa_r+0x94a>
 80049b0:	9b05      	ldr	r3, [sp, #20]
 80049b2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80049b6:	4599      	cmp	r9, r3
 80049b8:	d047      	beq.n	8004a4a <_dtoa_r+0xb6a>
 80049ba:	ee18 1a10 	vmov	r1, s16
 80049be:	2300      	movs	r3, #0
 80049c0:	220a      	movs	r2, #10
 80049c2:	4620      	mov	r0, r4
 80049c4:	f000 fb08 	bl	8004fd8 <__multadd>
 80049c8:	45b8      	cmp	r8, r7
 80049ca:	ee08 0a10 	vmov	s16, r0
 80049ce:	f04f 0300 	mov.w	r3, #0
 80049d2:	f04f 020a 	mov.w	r2, #10
 80049d6:	4641      	mov	r1, r8
 80049d8:	4620      	mov	r0, r4
 80049da:	d106      	bne.n	80049ea <_dtoa_r+0xb0a>
 80049dc:	f000 fafc 	bl	8004fd8 <__multadd>
 80049e0:	4680      	mov	r8, r0
 80049e2:	4607      	mov	r7, r0
 80049e4:	f109 0901 	add.w	r9, r9, #1
 80049e8:	e772      	b.n	80048d0 <_dtoa_r+0x9f0>
 80049ea:	f000 faf5 	bl	8004fd8 <__multadd>
 80049ee:	4639      	mov	r1, r7
 80049f0:	4680      	mov	r8, r0
 80049f2:	2300      	movs	r3, #0
 80049f4:	220a      	movs	r2, #10
 80049f6:	4620      	mov	r0, r4
 80049f8:	f000 faee 	bl	8004fd8 <__multadd>
 80049fc:	4607      	mov	r7, r0
 80049fe:	e7f1      	b.n	80049e4 <_dtoa_r+0xb04>
 8004a00:	9b03      	ldr	r3, [sp, #12]
 8004a02:	9302      	str	r3, [sp, #8]
 8004a04:	9d01      	ldr	r5, [sp, #4]
 8004a06:	ee18 0a10 	vmov	r0, s16
 8004a0a:	4631      	mov	r1, r6
 8004a0c:	f7ff f9dc 	bl	8003dc8 <quorem>
 8004a10:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004a14:	9b01      	ldr	r3, [sp, #4]
 8004a16:	f805 ab01 	strb.w	sl, [r5], #1
 8004a1a:	1aea      	subs	r2, r5, r3
 8004a1c:	9b02      	ldr	r3, [sp, #8]
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	dd09      	ble.n	8004a36 <_dtoa_r+0xb56>
 8004a22:	ee18 1a10 	vmov	r1, s16
 8004a26:	2300      	movs	r3, #0
 8004a28:	220a      	movs	r2, #10
 8004a2a:	4620      	mov	r0, r4
 8004a2c:	f000 fad4 	bl	8004fd8 <__multadd>
 8004a30:	ee08 0a10 	vmov	s16, r0
 8004a34:	e7e7      	b.n	8004a06 <_dtoa_r+0xb26>
 8004a36:	9b02      	ldr	r3, [sp, #8]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	bfc8      	it	gt
 8004a3c:	461d      	movgt	r5, r3
 8004a3e:	9b01      	ldr	r3, [sp, #4]
 8004a40:	bfd8      	it	le
 8004a42:	2501      	movle	r5, #1
 8004a44:	441d      	add	r5, r3
 8004a46:	f04f 0800 	mov.w	r8, #0
 8004a4a:	ee18 1a10 	vmov	r1, s16
 8004a4e:	2201      	movs	r2, #1
 8004a50:	4620      	mov	r0, r4
 8004a52:	f000 fc71 	bl	8005338 <__lshift>
 8004a56:	4631      	mov	r1, r6
 8004a58:	ee08 0a10 	vmov	s16, r0
 8004a5c:	f000 fcdc 	bl	8005418 <__mcmp>
 8004a60:	2800      	cmp	r0, #0
 8004a62:	dc91      	bgt.n	8004988 <_dtoa_r+0xaa8>
 8004a64:	d102      	bne.n	8004a6c <_dtoa_r+0xb8c>
 8004a66:	f01a 0f01 	tst.w	sl, #1
 8004a6a:	d18d      	bne.n	8004988 <_dtoa_r+0xaa8>
 8004a6c:	462b      	mov	r3, r5
 8004a6e:	461d      	mov	r5, r3
 8004a70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a74:	2a30      	cmp	r2, #48	; 0x30
 8004a76:	d0fa      	beq.n	8004a6e <_dtoa_r+0xb8e>
 8004a78:	e6d7      	b.n	800482a <_dtoa_r+0x94a>
 8004a7a:	9a01      	ldr	r2, [sp, #4]
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d184      	bne.n	800498a <_dtoa_r+0xaaa>
 8004a80:	9b00      	ldr	r3, [sp, #0]
 8004a82:	3301      	adds	r3, #1
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	2331      	movs	r3, #49	; 0x31
 8004a88:	7013      	strb	r3, [r2, #0]
 8004a8a:	e6ce      	b.n	800482a <_dtoa_r+0x94a>
 8004a8c:	4b09      	ldr	r3, [pc, #36]	; (8004ab4 <_dtoa_r+0xbd4>)
 8004a8e:	f7ff ba95 	b.w	8003fbc <_dtoa_r+0xdc>
 8004a92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	f47f aa6e 	bne.w	8003f76 <_dtoa_r+0x96>
 8004a9a:	4b07      	ldr	r3, [pc, #28]	; (8004ab8 <_dtoa_r+0xbd8>)
 8004a9c:	f7ff ba8e 	b.w	8003fbc <_dtoa_r+0xdc>
 8004aa0:	9b02      	ldr	r3, [sp, #8]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	dcae      	bgt.n	8004a04 <_dtoa_r+0xb24>
 8004aa6:	9b06      	ldr	r3, [sp, #24]
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	f73f aea8 	bgt.w	80047fe <_dtoa_r+0x91e>
 8004aae:	e7a9      	b.n	8004a04 <_dtoa_r+0xb24>
 8004ab0:	0800650f 	.word	0x0800650f
 8004ab4:	0800646c 	.word	0x0800646c
 8004ab8:	08006490 	.word	0x08006490

08004abc <__sflush_r>:
 8004abc:	898a      	ldrh	r2, [r1, #12]
 8004abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ac2:	4605      	mov	r5, r0
 8004ac4:	0710      	lsls	r0, r2, #28
 8004ac6:	460c      	mov	r4, r1
 8004ac8:	d458      	bmi.n	8004b7c <__sflush_r+0xc0>
 8004aca:	684b      	ldr	r3, [r1, #4]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	dc05      	bgt.n	8004adc <__sflush_r+0x20>
 8004ad0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	dc02      	bgt.n	8004adc <__sflush_r+0x20>
 8004ad6:	2000      	movs	r0, #0
 8004ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004adc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004ade:	2e00      	cmp	r6, #0
 8004ae0:	d0f9      	beq.n	8004ad6 <__sflush_r+0x1a>
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004ae8:	682f      	ldr	r7, [r5, #0]
 8004aea:	602b      	str	r3, [r5, #0]
 8004aec:	d032      	beq.n	8004b54 <__sflush_r+0x98>
 8004aee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004af0:	89a3      	ldrh	r3, [r4, #12]
 8004af2:	075a      	lsls	r2, r3, #29
 8004af4:	d505      	bpl.n	8004b02 <__sflush_r+0x46>
 8004af6:	6863      	ldr	r3, [r4, #4]
 8004af8:	1ac0      	subs	r0, r0, r3
 8004afa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004afc:	b10b      	cbz	r3, 8004b02 <__sflush_r+0x46>
 8004afe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004b00:	1ac0      	subs	r0, r0, r3
 8004b02:	2300      	movs	r3, #0
 8004b04:	4602      	mov	r2, r0
 8004b06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004b08:	6a21      	ldr	r1, [r4, #32]
 8004b0a:	4628      	mov	r0, r5
 8004b0c:	47b0      	blx	r6
 8004b0e:	1c43      	adds	r3, r0, #1
 8004b10:	89a3      	ldrh	r3, [r4, #12]
 8004b12:	d106      	bne.n	8004b22 <__sflush_r+0x66>
 8004b14:	6829      	ldr	r1, [r5, #0]
 8004b16:	291d      	cmp	r1, #29
 8004b18:	d82c      	bhi.n	8004b74 <__sflush_r+0xb8>
 8004b1a:	4a2a      	ldr	r2, [pc, #168]	; (8004bc4 <__sflush_r+0x108>)
 8004b1c:	40ca      	lsrs	r2, r1
 8004b1e:	07d6      	lsls	r6, r2, #31
 8004b20:	d528      	bpl.n	8004b74 <__sflush_r+0xb8>
 8004b22:	2200      	movs	r2, #0
 8004b24:	6062      	str	r2, [r4, #4]
 8004b26:	04d9      	lsls	r1, r3, #19
 8004b28:	6922      	ldr	r2, [r4, #16]
 8004b2a:	6022      	str	r2, [r4, #0]
 8004b2c:	d504      	bpl.n	8004b38 <__sflush_r+0x7c>
 8004b2e:	1c42      	adds	r2, r0, #1
 8004b30:	d101      	bne.n	8004b36 <__sflush_r+0x7a>
 8004b32:	682b      	ldr	r3, [r5, #0]
 8004b34:	b903      	cbnz	r3, 8004b38 <__sflush_r+0x7c>
 8004b36:	6560      	str	r0, [r4, #84]	; 0x54
 8004b38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b3a:	602f      	str	r7, [r5, #0]
 8004b3c:	2900      	cmp	r1, #0
 8004b3e:	d0ca      	beq.n	8004ad6 <__sflush_r+0x1a>
 8004b40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b44:	4299      	cmp	r1, r3
 8004b46:	d002      	beq.n	8004b4e <__sflush_r+0x92>
 8004b48:	4628      	mov	r0, r5
 8004b4a:	f000 fd7d 	bl	8005648 <_free_r>
 8004b4e:	2000      	movs	r0, #0
 8004b50:	6360      	str	r0, [r4, #52]	; 0x34
 8004b52:	e7c1      	b.n	8004ad8 <__sflush_r+0x1c>
 8004b54:	6a21      	ldr	r1, [r4, #32]
 8004b56:	2301      	movs	r3, #1
 8004b58:	4628      	mov	r0, r5
 8004b5a:	47b0      	blx	r6
 8004b5c:	1c41      	adds	r1, r0, #1
 8004b5e:	d1c7      	bne.n	8004af0 <__sflush_r+0x34>
 8004b60:	682b      	ldr	r3, [r5, #0]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d0c4      	beq.n	8004af0 <__sflush_r+0x34>
 8004b66:	2b1d      	cmp	r3, #29
 8004b68:	d001      	beq.n	8004b6e <__sflush_r+0xb2>
 8004b6a:	2b16      	cmp	r3, #22
 8004b6c:	d101      	bne.n	8004b72 <__sflush_r+0xb6>
 8004b6e:	602f      	str	r7, [r5, #0]
 8004b70:	e7b1      	b.n	8004ad6 <__sflush_r+0x1a>
 8004b72:	89a3      	ldrh	r3, [r4, #12]
 8004b74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b78:	81a3      	strh	r3, [r4, #12]
 8004b7a:	e7ad      	b.n	8004ad8 <__sflush_r+0x1c>
 8004b7c:	690f      	ldr	r7, [r1, #16]
 8004b7e:	2f00      	cmp	r7, #0
 8004b80:	d0a9      	beq.n	8004ad6 <__sflush_r+0x1a>
 8004b82:	0793      	lsls	r3, r2, #30
 8004b84:	680e      	ldr	r6, [r1, #0]
 8004b86:	bf08      	it	eq
 8004b88:	694b      	ldreq	r3, [r1, #20]
 8004b8a:	600f      	str	r7, [r1, #0]
 8004b8c:	bf18      	it	ne
 8004b8e:	2300      	movne	r3, #0
 8004b90:	eba6 0807 	sub.w	r8, r6, r7
 8004b94:	608b      	str	r3, [r1, #8]
 8004b96:	f1b8 0f00 	cmp.w	r8, #0
 8004b9a:	dd9c      	ble.n	8004ad6 <__sflush_r+0x1a>
 8004b9c:	6a21      	ldr	r1, [r4, #32]
 8004b9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004ba0:	4643      	mov	r3, r8
 8004ba2:	463a      	mov	r2, r7
 8004ba4:	4628      	mov	r0, r5
 8004ba6:	47b0      	blx	r6
 8004ba8:	2800      	cmp	r0, #0
 8004baa:	dc06      	bgt.n	8004bba <__sflush_r+0xfe>
 8004bac:	89a3      	ldrh	r3, [r4, #12]
 8004bae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004bb2:	81a3      	strh	r3, [r4, #12]
 8004bb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004bb8:	e78e      	b.n	8004ad8 <__sflush_r+0x1c>
 8004bba:	4407      	add	r7, r0
 8004bbc:	eba8 0800 	sub.w	r8, r8, r0
 8004bc0:	e7e9      	b.n	8004b96 <__sflush_r+0xda>
 8004bc2:	bf00      	nop
 8004bc4:	20400001 	.word	0x20400001

08004bc8 <_fflush_r>:
 8004bc8:	b538      	push	{r3, r4, r5, lr}
 8004bca:	690b      	ldr	r3, [r1, #16]
 8004bcc:	4605      	mov	r5, r0
 8004bce:	460c      	mov	r4, r1
 8004bd0:	b913      	cbnz	r3, 8004bd8 <_fflush_r+0x10>
 8004bd2:	2500      	movs	r5, #0
 8004bd4:	4628      	mov	r0, r5
 8004bd6:	bd38      	pop	{r3, r4, r5, pc}
 8004bd8:	b118      	cbz	r0, 8004be2 <_fflush_r+0x1a>
 8004bda:	6983      	ldr	r3, [r0, #24]
 8004bdc:	b90b      	cbnz	r3, 8004be2 <_fflush_r+0x1a>
 8004bde:	f000 f887 	bl	8004cf0 <__sinit>
 8004be2:	4b14      	ldr	r3, [pc, #80]	; (8004c34 <_fflush_r+0x6c>)
 8004be4:	429c      	cmp	r4, r3
 8004be6:	d11b      	bne.n	8004c20 <_fflush_r+0x58>
 8004be8:	686c      	ldr	r4, [r5, #4]
 8004bea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d0ef      	beq.n	8004bd2 <_fflush_r+0xa>
 8004bf2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004bf4:	07d0      	lsls	r0, r2, #31
 8004bf6:	d404      	bmi.n	8004c02 <_fflush_r+0x3a>
 8004bf8:	0599      	lsls	r1, r3, #22
 8004bfa:	d402      	bmi.n	8004c02 <_fflush_r+0x3a>
 8004bfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004bfe:	f000 f91a 	bl	8004e36 <__retarget_lock_acquire_recursive>
 8004c02:	4628      	mov	r0, r5
 8004c04:	4621      	mov	r1, r4
 8004c06:	f7ff ff59 	bl	8004abc <__sflush_r>
 8004c0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c0c:	07da      	lsls	r2, r3, #31
 8004c0e:	4605      	mov	r5, r0
 8004c10:	d4e0      	bmi.n	8004bd4 <_fflush_r+0xc>
 8004c12:	89a3      	ldrh	r3, [r4, #12]
 8004c14:	059b      	lsls	r3, r3, #22
 8004c16:	d4dd      	bmi.n	8004bd4 <_fflush_r+0xc>
 8004c18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c1a:	f000 f90d 	bl	8004e38 <__retarget_lock_release_recursive>
 8004c1e:	e7d9      	b.n	8004bd4 <_fflush_r+0xc>
 8004c20:	4b05      	ldr	r3, [pc, #20]	; (8004c38 <_fflush_r+0x70>)
 8004c22:	429c      	cmp	r4, r3
 8004c24:	d101      	bne.n	8004c2a <_fflush_r+0x62>
 8004c26:	68ac      	ldr	r4, [r5, #8]
 8004c28:	e7df      	b.n	8004bea <_fflush_r+0x22>
 8004c2a:	4b04      	ldr	r3, [pc, #16]	; (8004c3c <_fflush_r+0x74>)
 8004c2c:	429c      	cmp	r4, r3
 8004c2e:	bf08      	it	eq
 8004c30:	68ec      	ldreq	r4, [r5, #12]
 8004c32:	e7da      	b.n	8004bea <_fflush_r+0x22>
 8004c34:	08006540 	.word	0x08006540
 8004c38:	08006560 	.word	0x08006560
 8004c3c:	08006520 	.word	0x08006520

08004c40 <std>:
 8004c40:	2300      	movs	r3, #0
 8004c42:	b510      	push	{r4, lr}
 8004c44:	4604      	mov	r4, r0
 8004c46:	e9c0 3300 	strd	r3, r3, [r0]
 8004c4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c4e:	6083      	str	r3, [r0, #8]
 8004c50:	8181      	strh	r1, [r0, #12]
 8004c52:	6643      	str	r3, [r0, #100]	; 0x64
 8004c54:	81c2      	strh	r2, [r0, #14]
 8004c56:	6183      	str	r3, [r0, #24]
 8004c58:	4619      	mov	r1, r3
 8004c5a:	2208      	movs	r2, #8
 8004c5c:	305c      	adds	r0, #92	; 0x5c
 8004c5e:	f7fe fb53 	bl	8003308 <memset>
 8004c62:	4b05      	ldr	r3, [pc, #20]	; (8004c78 <std+0x38>)
 8004c64:	6263      	str	r3, [r4, #36]	; 0x24
 8004c66:	4b05      	ldr	r3, [pc, #20]	; (8004c7c <std+0x3c>)
 8004c68:	62a3      	str	r3, [r4, #40]	; 0x28
 8004c6a:	4b05      	ldr	r3, [pc, #20]	; (8004c80 <std+0x40>)
 8004c6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004c6e:	4b05      	ldr	r3, [pc, #20]	; (8004c84 <std+0x44>)
 8004c70:	6224      	str	r4, [r4, #32]
 8004c72:	6323      	str	r3, [r4, #48]	; 0x30
 8004c74:	bd10      	pop	{r4, pc}
 8004c76:	bf00      	nop
 8004c78:	08005ae1 	.word	0x08005ae1
 8004c7c:	08005b03 	.word	0x08005b03
 8004c80:	08005b3b 	.word	0x08005b3b
 8004c84:	08005b5f 	.word	0x08005b5f

08004c88 <_cleanup_r>:
 8004c88:	4901      	ldr	r1, [pc, #4]	; (8004c90 <_cleanup_r+0x8>)
 8004c8a:	f000 b8af 	b.w	8004dec <_fwalk_reent>
 8004c8e:	bf00      	nop
 8004c90:	08004bc9 	.word	0x08004bc9

08004c94 <__sfmoreglue>:
 8004c94:	b570      	push	{r4, r5, r6, lr}
 8004c96:	2268      	movs	r2, #104	; 0x68
 8004c98:	1e4d      	subs	r5, r1, #1
 8004c9a:	4355      	muls	r5, r2
 8004c9c:	460e      	mov	r6, r1
 8004c9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004ca2:	f000 fd3d 	bl	8005720 <_malloc_r>
 8004ca6:	4604      	mov	r4, r0
 8004ca8:	b140      	cbz	r0, 8004cbc <__sfmoreglue+0x28>
 8004caa:	2100      	movs	r1, #0
 8004cac:	e9c0 1600 	strd	r1, r6, [r0]
 8004cb0:	300c      	adds	r0, #12
 8004cb2:	60a0      	str	r0, [r4, #8]
 8004cb4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004cb8:	f7fe fb26 	bl	8003308 <memset>
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	bd70      	pop	{r4, r5, r6, pc}

08004cc0 <__sfp_lock_acquire>:
 8004cc0:	4801      	ldr	r0, [pc, #4]	; (8004cc8 <__sfp_lock_acquire+0x8>)
 8004cc2:	f000 b8b8 	b.w	8004e36 <__retarget_lock_acquire_recursive>
 8004cc6:	bf00      	nop
 8004cc8:	20000539 	.word	0x20000539

08004ccc <__sfp_lock_release>:
 8004ccc:	4801      	ldr	r0, [pc, #4]	; (8004cd4 <__sfp_lock_release+0x8>)
 8004cce:	f000 b8b3 	b.w	8004e38 <__retarget_lock_release_recursive>
 8004cd2:	bf00      	nop
 8004cd4:	20000539 	.word	0x20000539

08004cd8 <__sinit_lock_acquire>:
 8004cd8:	4801      	ldr	r0, [pc, #4]	; (8004ce0 <__sinit_lock_acquire+0x8>)
 8004cda:	f000 b8ac 	b.w	8004e36 <__retarget_lock_acquire_recursive>
 8004cde:	bf00      	nop
 8004ce0:	2000053a 	.word	0x2000053a

08004ce4 <__sinit_lock_release>:
 8004ce4:	4801      	ldr	r0, [pc, #4]	; (8004cec <__sinit_lock_release+0x8>)
 8004ce6:	f000 b8a7 	b.w	8004e38 <__retarget_lock_release_recursive>
 8004cea:	bf00      	nop
 8004cec:	2000053a 	.word	0x2000053a

08004cf0 <__sinit>:
 8004cf0:	b510      	push	{r4, lr}
 8004cf2:	4604      	mov	r4, r0
 8004cf4:	f7ff fff0 	bl	8004cd8 <__sinit_lock_acquire>
 8004cf8:	69a3      	ldr	r3, [r4, #24]
 8004cfa:	b11b      	cbz	r3, 8004d04 <__sinit+0x14>
 8004cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d00:	f7ff bff0 	b.w	8004ce4 <__sinit_lock_release>
 8004d04:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004d08:	6523      	str	r3, [r4, #80]	; 0x50
 8004d0a:	4b13      	ldr	r3, [pc, #76]	; (8004d58 <__sinit+0x68>)
 8004d0c:	4a13      	ldr	r2, [pc, #76]	; (8004d5c <__sinit+0x6c>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	62a2      	str	r2, [r4, #40]	; 0x28
 8004d12:	42a3      	cmp	r3, r4
 8004d14:	bf04      	itt	eq
 8004d16:	2301      	moveq	r3, #1
 8004d18:	61a3      	streq	r3, [r4, #24]
 8004d1a:	4620      	mov	r0, r4
 8004d1c:	f000 f820 	bl	8004d60 <__sfp>
 8004d20:	6060      	str	r0, [r4, #4]
 8004d22:	4620      	mov	r0, r4
 8004d24:	f000 f81c 	bl	8004d60 <__sfp>
 8004d28:	60a0      	str	r0, [r4, #8]
 8004d2a:	4620      	mov	r0, r4
 8004d2c:	f000 f818 	bl	8004d60 <__sfp>
 8004d30:	2200      	movs	r2, #0
 8004d32:	60e0      	str	r0, [r4, #12]
 8004d34:	2104      	movs	r1, #4
 8004d36:	6860      	ldr	r0, [r4, #4]
 8004d38:	f7ff ff82 	bl	8004c40 <std>
 8004d3c:	68a0      	ldr	r0, [r4, #8]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	2109      	movs	r1, #9
 8004d42:	f7ff ff7d 	bl	8004c40 <std>
 8004d46:	68e0      	ldr	r0, [r4, #12]
 8004d48:	2202      	movs	r2, #2
 8004d4a:	2112      	movs	r1, #18
 8004d4c:	f7ff ff78 	bl	8004c40 <std>
 8004d50:	2301      	movs	r3, #1
 8004d52:	61a3      	str	r3, [r4, #24]
 8004d54:	e7d2      	b.n	8004cfc <__sinit+0xc>
 8004d56:	bf00      	nop
 8004d58:	08006458 	.word	0x08006458
 8004d5c:	08004c89 	.word	0x08004c89

08004d60 <__sfp>:
 8004d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d62:	4607      	mov	r7, r0
 8004d64:	f7ff ffac 	bl	8004cc0 <__sfp_lock_acquire>
 8004d68:	4b1e      	ldr	r3, [pc, #120]	; (8004de4 <__sfp+0x84>)
 8004d6a:	681e      	ldr	r6, [r3, #0]
 8004d6c:	69b3      	ldr	r3, [r6, #24]
 8004d6e:	b913      	cbnz	r3, 8004d76 <__sfp+0x16>
 8004d70:	4630      	mov	r0, r6
 8004d72:	f7ff ffbd 	bl	8004cf0 <__sinit>
 8004d76:	3648      	adds	r6, #72	; 0x48
 8004d78:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	d503      	bpl.n	8004d88 <__sfp+0x28>
 8004d80:	6833      	ldr	r3, [r6, #0]
 8004d82:	b30b      	cbz	r3, 8004dc8 <__sfp+0x68>
 8004d84:	6836      	ldr	r6, [r6, #0]
 8004d86:	e7f7      	b.n	8004d78 <__sfp+0x18>
 8004d88:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004d8c:	b9d5      	cbnz	r5, 8004dc4 <__sfp+0x64>
 8004d8e:	4b16      	ldr	r3, [pc, #88]	; (8004de8 <__sfp+0x88>)
 8004d90:	60e3      	str	r3, [r4, #12]
 8004d92:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004d96:	6665      	str	r5, [r4, #100]	; 0x64
 8004d98:	f000 f84c 	bl	8004e34 <__retarget_lock_init_recursive>
 8004d9c:	f7ff ff96 	bl	8004ccc <__sfp_lock_release>
 8004da0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004da4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004da8:	6025      	str	r5, [r4, #0]
 8004daa:	61a5      	str	r5, [r4, #24]
 8004dac:	2208      	movs	r2, #8
 8004dae:	4629      	mov	r1, r5
 8004db0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004db4:	f7fe faa8 	bl	8003308 <memset>
 8004db8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004dbc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004dc0:	4620      	mov	r0, r4
 8004dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dc4:	3468      	adds	r4, #104	; 0x68
 8004dc6:	e7d9      	b.n	8004d7c <__sfp+0x1c>
 8004dc8:	2104      	movs	r1, #4
 8004dca:	4638      	mov	r0, r7
 8004dcc:	f7ff ff62 	bl	8004c94 <__sfmoreglue>
 8004dd0:	4604      	mov	r4, r0
 8004dd2:	6030      	str	r0, [r6, #0]
 8004dd4:	2800      	cmp	r0, #0
 8004dd6:	d1d5      	bne.n	8004d84 <__sfp+0x24>
 8004dd8:	f7ff ff78 	bl	8004ccc <__sfp_lock_release>
 8004ddc:	230c      	movs	r3, #12
 8004dde:	603b      	str	r3, [r7, #0]
 8004de0:	e7ee      	b.n	8004dc0 <__sfp+0x60>
 8004de2:	bf00      	nop
 8004de4:	08006458 	.word	0x08006458
 8004de8:	ffff0001 	.word	0xffff0001

08004dec <_fwalk_reent>:
 8004dec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004df0:	4606      	mov	r6, r0
 8004df2:	4688      	mov	r8, r1
 8004df4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004df8:	2700      	movs	r7, #0
 8004dfa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004dfe:	f1b9 0901 	subs.w	r9, r9, #1
 8004e02:	d505      	bpl.n	8004e10 <_fwalk_reent+0x24>
 8004e04:	6824      	ldr	r4, [r4, #0]
 8004e06:	2c00      	cmp	r4, #0
 8004e08:	d1f7      	bne.n	8004dfa <_fwalk_reent+0xe>
 8004e0a:	4638      	mov	r0, r7
 8004e0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e10:	89ab      	ldrh	r3, [r5, #12]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d907      	bls.n	8004e26 <_fwalk_reent+0x3a>
 8004e16:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	d003      	beq.n	8004e26 <_fwalk_reent+0x3a>
 8004e1e:	4629      	mov	r1, r5
 8004e20:	4630      	mov	r0, r6
 8004e22:	47c0      	blx	r8
 8004e24:	4307      	orrs	r7, r0
 8004e26:	3568      	adds	r5, #104	; 0x68
 8004e28:	e7e9      	b.n	8004dfe <_fwalk_reent+0x12>
	...

08004e2c <_localeconv_r>:
 8004e2c:	4800      	ldr	r0, [pc, #0]	; (8004e30 <_localeconv_r+0x4>)
 8004e2e:	4770      	bx	lr
 8004e30:	20000180 	.word	0x20000180

08004e34 <__retarget_lock_init_recursive>:
 8004e34:	4770      	bx	lr

08004e36 <__retarget_lock_acquire_recursive>:
 8004e36:	4770      	bx	lr

08004e38 <__retarget_lock_release_recursive>:
 8004e38:	4770      	bx	lr

08004e3a <__swhatbuf_r>:
 8004e3a:	b570      	push	{r4, r5, r6, lr}
 8004e3c:	460e      	mov	r6, r1
 8004e3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e42:	2900      	cmp	r1, #0
 8004e44:	b096      	sub	sp, #88	; 0x58
 8004e46:	4614      	mov	r4, r2
 8004e48:	461d      	mov	r5, r3
 8004e4a:	da08      	bge.n	8004e5e <__swhatbuf_r+0x24>
 8004e4c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	602a      	str	r2, [r5, #0]
 8004e54:	061a      	lsls	r2, r3, #24
 8004e56:	d410      	bmi.n	8004e7a <__swhatbuf_r+0x40>
 8004e58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e5c:	e00e      	b.n	8004e7c <__swhatbuf_r+0x42>
 8004e5e:	466a      	mov	r2, sp
 8004e60:	f000 fec2 	bl	8005be8 <_fstat_r>
 8004e64:	2800      	cmp	r0, #0
 8004e66:	dbf1      	blt.n	8004e4c <__swhatbuf_r+0x12>
 8004e68:	9a01      	ldr	r2, [sp, #4]
 8004e6a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004e6e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004e72:	425a      	negs	r2, r3
 8004e74:	415a      	adcs	r2, r3
 8004e76:	602a      	str	r2, [r5, #0]
 8004e78:	e7ee      	b.n	8004e58 <__swhatbuf_r+0x1e>
 8004e7a:	2340      	movs	r3, #64	; 0x40
 8004e7c:	2000      	movs	r0, #0
 8004e7e:	6023      	str	r3, [r4, #0]
 8004e80:	b016      	add	sp, #88	; 0x58
 8004e82:	bd70      	pop	{r4, r5, r6, pc}

08004e84 <__smakebuf_r>:
 8004e84:	898b      	ldrh	r3, [r1, #12]
 8004e86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004e88:	079d      	lsls	r5, r3, #30
 8004e8a:	4606      	mov	r6, r0
 8004e8c:	460c      	mov	r4, r1
 8004e8e:	d507      	bpl.n	8004ea0 <__smakebuf_r+0x1c>
 8004e90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004e94:	6023      	str	r3, [r4, #0]
 8004e96:	6123      	str	r3, [r4, #16]
 8004e98:	2301      	movs	r3, #1
 8004e9a:	6163      	str	r3, [r4, #20]
 8004e9c:	b002      	add	sp, #8
 8004e9e:	bd70      	pop	{r4, r5, r6, pc}
 8004ea0:	ab01      	add	r3, sp, #4
 8004ea2:	466a      	mov	r2, sp
 8004ea4:	f7ff ffc9 	bl	8004e3a <__swhatbuf_r>
 8004ea8:	9900      	ldr	r1, [sp, #0]
 8004eaa:	4605      	mov	r5, r0
 8004eac:	4630      	mov	r0, r6
 8004eae:	f000 fc37 	bl	8005720 <_malloc_r>
 8004eb2:	b948      	cbnz	r0, 8004ec8 <__smakebuf_r+0x44>
 8004eb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004eb8:	059a      	lsls	r2, r3, #22
 8004eba:	d4ef      	bmi.n	8004e9c <__smakebuf_r+0x18>
 8004ebc:	f023 0303 	bic.w	r3, r3, #3
 8004ec0:	f043 0302 	orr.w	r3, r3, #2
 8004ec4:	81a3      	strh	r3, [r4, #12]
 8004ec6:	e7e3      	b.n	8004e90 <__smakebuf_r+0xc>
 8004ec8:	4b0d      	ldr	r3, [pc, #52]	; (8004f00 <__smakebuf_r+0x7c>)
 8004eca:	62b3      	str	r3, [r6, #40]	; 0x28
 8004ecc:	89a3      	ldrh	r3, [r4, #12]
 8004ece:	6020      	str	r0, [r4, #0]
 8004ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ed4:	81a3      	strh	r3, [r4, #12]
 8004ed6:	9b00      	ldr	r3, [sp, #0]
 8004ed8:	6163      	str	r3, [r4, #20]
 8004eda:	9b01      	ldr	r3, [sp, #4]
 8004edc:	6120      	str	r0, [r4, #16]
 8004ede:	b15b      	cbz	r3, 8004ef8 <__smakebuf_r+0x74>
 8004ee0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ee4:	4630      	mov	r0, r6
 8004ee6:	f000 fe91 	bl	8005c0c <_isatty_r>
 8004eea:	b128      	cbz	r0, 8004ef8 <__smakebuf_r+0x74>
 8004eec:	89a3      	ldrh	r3, [r4, #12]
 8004eee:	f023 0303 	bic.w	r3, r3, #3
 8004ef2:	f043 0301 	orr.w	r3, r3, #1
 8004ef6:	81a3      	strh	r3, [r4, #12]
 8004ef8:	89a0      	ldrh	r0, [r4, #12]
 8004efa:	4305      	orrs	r5, r0
 8004efc:	81a5      	strh	r5, [r4, #12]
 8004efe:	e7cd      	b.n	8004e9c <__smakebuf_r+0x18>
 8004f00:	08004c89 	.word	0x08004c89

08004f04 <malloc>:
 8004f04:	4b02      	ldr	r3, [pc, #8]	; (8004f10 <malloc+0xc>)
 8004f06:	4601      	mov	r1, r0
 8004f08:	6818      	ldr	r0, [r3, #0]
 8004f0a:	f000 bc09 	b.w	8005720 <_malloc_r>
 8004f0e:	bf00      	nop
 8004f10:	2000002c 	.word	0x2000002c

08004f14 <_Balloc>:
 8004f14:	b570      	push	{r4, r5, r6, lr}
 8004f16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004f18:	4604      	mov	r4, r0
 8004f1a:	460d      	mov	r5, r1
 8004f1c:	b976      	cbnz	r6, 8004f3c <_Balloc+0x28>
 8004f1e:	2010      	movs	r0, #16
 8004f20:	f7ff fff0 	bl	8004f04 <malloc>
 8004f24:	4602      	mov	r2, r0
 8004f26:	6260      	str	r0, [r4, #36]	; 0x24
 8004f28:	b920      	cbnz	r0, 8004f34 <_Balloc+0x20>
 8004f2a:	4b18      	ldr	r3, [pc, #96]	; (8004f8c <_Balloc+0x78>)
 8004f2c:	4818      	ldr	r0, [pc, #96]	; (8004f90 <_Balloc+0x7c>)
 8004f2e:	2166      	movs	r1, #102	; 0x66
 8004f30:	f000 fe1a 	bl	8005b68 <__assert_func>
 8004f34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004f38:	6006      	str	r6, [r0, #0]
 8004f3a:	60c6      	str	r6, [r0, #12]
 8004f3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004f3e:	68f3      	ldr	r3, [r6, #12]
 8004f40:	b183      	cbz	r3, 8004f64 <_Balloc+0x50>
 8004f42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004f4a:	b9b8      	cbnz	r0, 8004f7c <_Balloc+0x68>
 8004f4c:	2101      	movs	r1, #1
 8004f4e:	fa01 f605 	lsl.w	r6, r1, r5
 8004f52:	1d72      	adds	r2, r6, #5
 8004f54:	0092      	lsls	r2, r2, #2
 8004f56:	4620      	mov	r0, r4
 8004f58:	f000 fb60 	bl	800561c <_calloc_r>
 8004f5c:	b160      	cbz	r0, 8004f78 <_Balloc+0x64>
 8004f5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004f62:	e00e      	b.n	8004f82 <_Balloc+0x6e>
 8004f64:	2221      	movs	r2, #33	; 0x21
 8004f66:	2104      	movs	r1, #4
 8004f68:	4620      	mov	r0, r4
 8004f6a:	f000 fb57 	bl	800561c <_calloc_r>
 8004f6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f70:	60f0      	str	r0, [r6, #12]
 8004f72:	68db      	ldr	r3, [r3, #12]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1e4      	bne.n	8004f42 <_Balloc+0x2e>
 8004f78:	2000      	movs	r0, #0
 8004f7a:	bd70      	pop	{r4, r5, r6, pc}
 8004f7c:	6802      	ldr	r2, [r0, #0]
 8004f7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004f82:	2300      	movs	r3, #0
 8004f84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004f88:	e7f7      	b.n	8004f7a <_Balloc+0x66>
 8004f8a:	bf00      	nop
 8004f8c:	0800649d 	.word	0x0800649d
 8004f90:	08006580 	.word	0x08006580

08004f94 <_Bfree>:
 8004f94:	b570      	push	{r4, r5, r6, lr}
 8004f96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004f98:	4605      	mov	r5, r0
 8004f9a:	460c      	mov	r4, r1
 8004f9c:	b976      	cbnz	r6, 8004fbc <_Bfree+0x28>
 8004f9e:	2010      	movs	r0, #16
 8004fa0:	f7ff ffb0 	bl	8004f04 <malloc>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	6268      	str	r0, [r5, #36]	; 0x24
 8004fa8:	b920      	cbnz	r0, 8004fb4 <_Bfree+0x20>
 8004faa:	4b09      	ldr	r3, [pc, #36]	; (8004fd0 <_Bfree+0x3c>)
 8004fac:	4809      	ldr	r0, [pc, #36]	; (8004fd4 <_Bfree+0x40>)
 8004fae:	218a      	movs	r1, #138	; 0x8a
 8004fb0:	f000 fdda 	bl	8005b68 <__assert_func>
 8004fb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004fb8:	6006      	str	r6, [r0, #0]
 8004fba:	60c6      	str	r6, [r0, #12]
 8004fbc:	b13c      	cbz	r4, 8004fce <_Bfree+0x3a>
 8004fbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004fc0:	6862      	ldr	r2, [r4, #4]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004fc8:	6021      	str	r1, [r4, #0]
 8004fca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004fce:	bd70      	pop	{r4, r5, r6, pc}
 8004fd0:	0800649d 	.word	0x0800649d
 8004fd4:	08006580 	.word	0x08006580

08004fd8 <__multadd>:
 8004fd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fdc:	690d      	ldr	r5, [r1, #16]
 8004fde:	4607      	mov	r7, r0
 8004fe0:	460c      	mov	r4, r1
 8004fe2:	461e      	mov	r6, r3
 8004fe4:	f101 0c14 	add.w	ip, r1, #20
 8004fe8:	2000      	movs	r0, #0
 8004fea:	f8dc 3000 	ldr.w	r3, [ip]
 8004fee:	b299      	uxth	r1, r3
 8004ff0:	fb02 6101 	mla	r1, r2, r1, r6
 8004ff4:	0c1e      	lsrs	r6, r3, #16
 8004ff6:	0c0b      	lsrs	r3, r1, #16
 8004ff8:	fb02 3306 	mla	r3, r2, r6, r3
 8004ffc:	b289      	uxth	r1, r1
 8004ffe:	3001      	adds	r0, #1
 8005000:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005004:	4285      	cmp	r5, r0
 8005006:	f84c 1b04 	str.w	r1, [ip], #4
 800500a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800500e:	dcec      	bgt.n	8004fea <__multadd+0x12>
 8005010:	b30e      	cbz	r6, 8005056 <__multadd+0x7e>
 8005012:	68a3      	ldr	r3, [r4, #8]
 8005014:	42ab      	cmp	r3, r5
 8005016:	dc19      	bgt.n	800504c <__multadd+0x74>
 8005018:	6861      	ldr	r1, [r4, #4]
 800501a:	4638      	mov	r0, r7
 800501c:	3101      	adds	r1, #1
 800501e:	f7ff ff79 	bl	8004f14 <_Balloc>
 8005022:	4680      	mov	r8, r0
 8005024:	b928      	cbnz	r0, 8005032 <__multadd+0x5a>
 8005026:	4602      	mov	r2, r0
 8005028:	4b0c      	ldr	r3, [pc, #48]	; (800505c <__multadd+0x84>)
 800502a:	480d      	ldr	r0, [pc, #52]	; (8005060 <__multadd+0x88>)
 800502c:	21b5      	movs	r1, #181	; 0xb5
 800502e:	f000 fd9b 	bl	8005b68 <__assert_func>
 8005032:	6922      	ldr	r2, [r4, #16]
 8005034:	3202      	adds	r2, #2
 8005036:	f104 010c 	add.w	r1, r4, #12
 800503a:	0092      	lsls	r2, r2, #2
 800503c:	300c      	adds	r0, #12
 800503e:	f7fe f955 	bl	80032ec <memcpy>
 8005042:	4621      	mov	r1, r4
 8005044:	4638      	mov	r0, r7
 8005046:	f7ff ffa5 	bl	8004f94 <_Bfree>
 800504a:	4644      	mov	r4, r8
 800504c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005050:	3501      	adds	r5, #1
 8005052:	615e      	str	r6, [r3, #20]
 8005054:	6125      	str	r5, [r4, #16]
 8005056:	4620      	mov	r0, r4
 8005058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800505c:	0800650f 	.word	0x0800650f
 8005060:	08006580 	.word	0x08006580

08005064 <__hi0bits>:
 8005064:	0c03      	lsrs	r3, r0, #16
 8005066:	041b      	lsls	r3, r3, #16
 8005068:	b9d3      	cbnz	r3, 80050a0 <__hi0bits+0x3c>
 800506a:	0400      	lsls	r0, r0, #16
 800506c:	2310      	movs	r3, #16
 800506e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005072:	bf04      	itt	eq
 8005074:	0200      	lsleq	r0, r0, #8
 8005076:	3308      	addeq	r3, #8
 8005078:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800507c:	bf04      	itt	eq
 800507e:	0100      	lsleq	r0, r0, #4
 8005080:	3304      	addeq	r3, #4
 8005082:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005086:	bf04      	itt	eq
 8005088:	0080      	lsleq	r0, r0, #2
 800508a:	3302      	addeq	r3, #2
 800508c:	2800      	cmp	r0, #0
 800508e:	db05      	blt.n	800509c <__hi0bits+0x38>
 8005090:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005094:	f103 0301 	add.w	r3, r3, #1
 8005098:	bf08      	it	eq
 800509a:	2320      	moveq	r3, #32
 800509c:	4618      	mov	r0, r3
 800509e:	4770      	bx	lr
 80050a0:	2300      	movs	r3, #0
 80050a2:	e7e4      	b.n	800506e <__hi0bits+0xa>

080050a4 <__lo0bits>:
 80050a4:	6803      	ldr	r3, [r0, #0]
 80050a6:	f013 0207 	ands.w	r2, r3, #7
 80050aa:	4601      	mov	r1, r0
 80050ac:	d00b      	beq.n	80050c6 <__lo0bits+0x22>
 80050ae:	07da      	lsls	r2, r3, #31
 80050b0:	d423      	bmi.n	80050fa <__lo0bits+0x56>
 80050b2:	0798      	lsls	r0, r3, #30
 80050b4:	bf49      	itett	mi
 80050b6:	085b      	lsrmi	r3, r3, #1
 80050b8:	089b      	lsrpl	r3, r3, #2
 80050ba:	2001      	movmi	r0, #1
 80050bc:	600b      	strmi	r3, [r1, #0]
 80050be:	bf5c      	itt	pl
 80050c0:	600b      	strpl	r3, [r1, #0]
 80050c2:	2002      	movpl	r0, #2
 80050c4:	4770      	bx	lr
 80050c6:	b298      	uxth	r0, r3
 80050c8:	b9a8      	cbnz	r0, 80050f6 <__lo0bits+0x52>
 80050ca:	0c1b      	lsrs	r3, r3, #16
 80050cc:	2010      	movs	r0, #16
 80050ce:	b2da      	uxtb	r2, r3
 80050d0:	b90a      	cbnz	r2, 80050d6 <__lo0bits+0x32>
 80050d2:	3008      	adds	r0, #8
 80050d4:	0a1b      	lsrs	r3, r3, #8
 80050d6:	071a      	lsls	r2, r3, #28
 80050d8:	bf04      	itt	eq
 80050da:	091b      	lsreq	r3, r3, #4
 80050dc:	3004      	addeq	r0, #4
 80050de:	079a      	lsls	r2, r3, #30
 80050e0:	bf04      	itt	eq
 80050e2:	089b      	lsreq	r3, r3, #2
 80050e4:	3002      	addeq	r0, #2
 80050e6:	07da      	lsls	r2, r3, #31
 80050e8:	d403      	bmi.n	80050f2 <__lo0bits+0x4e>
 80050ea:	085b      	lsrs	r3, r3, #1
 80050ec:	f100 0001 	add.w	r0, r0, #1
 80050f0:	d005      	beq.n	80050fe <__lo0bits+0x5a>
 80050f2:	600b      	str	r3, [r1, #0]
 80050f4:	4770      	bx	lr
 80050f6:	4610      	mov	r0, r2
 80050f8:	e7e9      	b.n	80050ce <__lo0bits+0x2a>
 80050fa:	2000      	movs	r0, #0
 80050fc:	4770      	bx	lr
 80050fe:	2020      	movs	r0, #32
 8005100:	4770      	bx	lr
	...

08005104 <__i2b>:
 8005104:	b510      	push	{r4, lr}
 8005106:	460c      	mov	r4, r1
 8005108:	2101      	movs	r1, #1
 800510a:	f7ff ff03 	bl	8004f14 <_Balloc>
 800510e:	4602      	mov	r2, r0
 8005110:	b928      	cbnz	r0, 800511e <__i2b+0x1a>
 8005112:	4b05      	ldr	r3, [pc, #20]	; (8005128 <__i2b+0x24>)
 8005114:	4805      	ldr	r0, [pc, #20]	; (800512c <__i2b+0x28>)
 8005116:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800511a:	f000 fd25 	bl	8005b68 <__assert_func>
 800511e:	2301      	movs	r3, #1
 8005120:	6144      	str	r4, [r0, #20]
 8005122:	6103      	str	r3, [r0, #16]
 8005124:	bd10      	pop	{r4, pc}
 8005126:	bf00      	nop
 8005128:	0800650f 	.word	0x0800650f
 800512c:	08006580 	.word	0x08006580

08005130 <__multiply>:
 8005130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005134:	4691      	mov	r9, r2
 8005136:	690a      	ldr	r2, [r1, #16]
 8005138:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800513c:	429a      	cmp	r2, r3
 800513e:	bfb8      	it	lt
 8005140:	460b      	movlt	r3, r1
 8005142:	460c      	mov	r4, r1
 8005144:	bfbc      	itt	lt
 8005146:	464c      	movlt	r4, r9
 8005148:	4699      	movlt	r9, r3
 800514a:	6927      	ldr	r7, [r4, #16]
 800514c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005150:	68a3      	ldr	r3, [r4, #8]
 8005152:	6861      	ldr	r1, [r4, #4]
 8005154:	eb07 060a 	add.w	r6, r7, sl
 8005158:	42b3      	cmp	r3, r6
 800515a:	b085      	sub	sp, #20
 800515c:	bfb8      	it	lt
 800515e:	3101      	addlt	r1, #1
 8005160:	f7ff fed8 	bl	8004f14 <_Balloc>
 8005164:	b930      	cbnz	r0, 8005174 <__multiply+0x44>
 8005166:	4602      	mov	r2, r0
 8005168:	4b44      	ldr	r3, [pc, #272]	; (800527c <__multiply+0x14c>)
 800516a:	4845      	ldr	r0, [pc, #276]	; (8005280 <__multiply+0x150>)
 800516c:	f240 115d 	movw	r1, #349	; 0x15d
 8005170:	f000 fcfa 	bl	8005b68 <__assert_func>
 8005174:	f100 0514 	add.w	r5, r0, #20
 8005178:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800517c:	462b      	mov	r3, r5
 800517e:	2200      	movs	r2, #0
 8005180:	4543      	cmp	r3, r8
 8005182:	d321      	bcc.n	80051c8 <__multiply+0x98>
 8005184:	f104 0314 	add.w	r3, r4, #20
 8005188:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800518c:	f109 0314 	add.w	r3, r9, #20
 8005190:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005194:	9202      	str	r2, [sp, #8]
 8005196:	1b3a      	subs	r2, r7, r4
 8005198:	3a15      	subs	r2, #21
 800519a:	f022 0203 	bic.w	r2, r2, #3
 800519e:	3204      	adds	r2, #4
 80051a0:	f104 0115 	add.w	r1, r4, #21
 80051a4:	428f      	cmp	r7, r1
 80051a6:	bf38      	it	cc
 80051a8:	2204      	movcc	r2, #4
 80051aa:	9201      	str	r2, [sp, #4]
 80051ac:	9a02      	ldr	r2, [sp, #8]
 80051ae:	9303      	str	r3, [sp, #12]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d80c      	bhi.n	80051ce <__multiply+0x9e>
 80051b4:	2e00      	cmp	r6, #0
 80051b6:	dd03      	ble.n	80051c0 <__multiply+0x90>
 80051b8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d05a      	beq.n	8005276 <__multiply+0x146>
 80051c0:	6106      	str	r6, [r0, #16]
 80051c2:	b005      	add	sp, #20
 80051c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051c8:	f843 2b04 	str.w	r2, [r3], #4
 80051cc:	e7d8      	b.n	8005180 <__multiply+0x50>
 80051ce:	f8b3 a000 	ldrh.w	sl, [r3]
 80051d2:	f1ba 0f00 	cmp.w	sl, #0
 80051d6:	d024      	beq.n	8005222 <__multiply+0xf2>
 80051d8:	f104 0e14 	add.w	lr, r4, #20
 80051dc:	46a9      	mov	r9, r5
 80051de:	f04f 0c00 	mov.w	ip, #0
 80051e2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80051e6:	f8d9 1000 	ldr.w	r1, [r9]
 80051ea:	fa1f fb82 	uxth.w	fp, r2
 80051ee:	b289      	uxth	r1, r1
 80051f0:	fb0a 110b 	mla	r1, sl, fp, r1
 80051f4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80051f8:	f8d9 2000 	ldr.w	r2, [r9]
 80051fc:	4461      	add	r1, ip
 80051fe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005202:	fb0a c20b 	mla	r2, sl, fp, ip
 8005206:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800520a:	b289      	uxth	r1, r1
 800520c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005210:	4577      	cmp	r7, lr
 8005212:	f849 1b04 	str.w	r1, [r9], #4
 8005216:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800521a:	d8e2      	bhi.n	80051e2 <__multiply+0xb2>
 800521c:	9a01      	ldr	r2, [sp, #4]
 800521e:	f845 c002 	str.w	ip, [r5, r2]
 8005222:	9a03      	ldr	r2, [sp, #12]
 8005224:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005228:	3304      	adds	r3, #4
 800522a:	f1b9 0f00 	cmp.w	r9, #0
 800522e:	d020      	beq.n	8005272 <__multiply+0x142>
 8005230:	6829      	ldr	r1, [r5, #0]
 8005232:	f104 0c14 	add.w	ip, r4, #20
 8005236:	46ae      	mov	lr, r5
 8005238:	f04f 0a00 	mov.w	sl, #0
 800523c:	f8bc b000 	ldrh.w	fp, [ip]
 8005240:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005244:	fb09 220b 	mla	r2, r9, fp, r2
 8005248:	4492      	add	sl, r2
 800524a:	b289      	uxth	r1, r1
 800524c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005250:	f84e 1b04 	str.w	r1, [lr], #4
 8005254:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005258:	f8be 1000 	ldrh.w	r1, [lr]
 800525c:	0c12      	lsrs	r2, r2, #16
 800525e:	fb09 1102 	mla	r1, r9, r2, r1
 8005262:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005266:	4567      	cmp	r7, ip
 8005268:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800526c:	d8e6      	bhi.n	800523c <__multiply+0x10c>
 800526e:	9a01      	ldr	r2, [sp, #4]
 8005270:	50a9      	str	r1, [r5, r2]
 8005272:	3504      	adds	r5, #4
 8005274:	e79a      	b.n	80051ac <__multiply+0x7c>
 8005276:	3e01      	subs	r6, #1
 8005278:	e79c      	b.n	80051b4 <__multiply+0x84>
 800527a:	bf00      	nop
 800527c:	0800650f 	.word	0x0800650f
 8005280:	08006580 	.word	0x08006580

08005284 <__pow5mult>:
 8005284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005288:	4615      	mov	r5, r2
 800528a:	f012 0203 	ands.w	r2, r2, #3
 800528e:	4606      	mov	r6, r0
 8005290:	460f      	mov	r7, r1
 8005292:	d007      	beq.n	80052a4 <__pow5mult+0x20>
 8005294:	4c25      	ldr	r4, [pc, #148]	; (800532c <__pow5mult+0xa8>)
 8005296:	3a01      	subs	r2, #1
 8005298:	2300      	movs	r3, #0
 800529a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800529e:	f7ff fe9b 	bl	8004fd8 <__multadd>
 80052a2:	4607      	mov	r7, r0
 80052a4:	10ad      	asrs	r5, r5, #2
 80052a6:	d03d      	beq.n	8005324 <__pow5mult+0xa0>
 80052a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80052aa:	b97c      	cbnz	r4, 80052cc <__pow5mult+0x48>
 80052ac:	2010      	movs	r0, #16
 80052ae:	f7ff fe29 	bl	8004f04 <malloc>
 80052b2:	4602      	mov	r2, r0
 80052b4:	6270      	str	r0, [r6, #36]	; 0x24
 80052b6:	b928      	cbnz	r0, 80052c4 <__pow5mult+0x40>
 80052b8:	4b1d      	ldr	r3, [pc, #116]	; (8005330 <__pow5mult+0xac>)
 80052ba:	481e      	ldr	r0, [pc, #120]	; (8005334 <__pow5mult+0xb0>)
 80052bc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80052c0:	f000 fc52 	bl	8005b68 <__assert_func>
 80052c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80052c8:	6004      	str	r4, [r0, #0]
 80052ca:	60c4      	str	r4, [r0, #12]
 80052cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80052d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80052d4:	b94c      	cbnz	r4, 80052ea <__pow5mult+0x66>
 80052d6:	f240 2171 	movw	r1, #625	; 0x271
 80052da:	4630      	mov	r0, r6
 80052dc:	f7ff ff12 	bl	8005104 <__i2b>
 80052e0:	2300      	movs	r3, #0
 80052e2:	f8c8 0008 	str.w	r0, [r8, #8]
 80052e6:	4604      	mov	r4, r0
 80052e8:	6003      	str	r3, [r0, #0]
 80052ea:	f04f 0900 	mov.w	r9, #0
 80052ee:	07eb      	lsls	r3, r5, #31
 80052f0:	d50a      	bpl.n	8005308 <__pow5mult+0x84>
 80052f2:	4639      	mov	r1, r7
 80052f4:	4622      	mov	r2, r4
 80052f6:	4630      	mov	r0, r6
 80052f8:	f7ff ff1a 	bl	8005130 <__multiply>
 80052fc:	4639      	mov	r1, r7
 80052fe:	4680      	mov	r8, r0
 8005300:	4630      	mov	r0, r6
 8005302:	f7ff fe47 	bl	8004f94 <_Bfree>
 8005306:	4647      	mov	r7, r8
 8005308:	106d      	asrs	r5, r5, #1
 800530a:	d00b      	beq.n	8005324 <__pow5mult+0xa0>
 800530c:	6820      	ldr	r0, [r4, #0]
 800530e:	b938      	cbnz	r0, 8005320 <__pow5mult+0x9c>
 8005310:	4622      	mov	r2, r4
 8005312:	4621      	mov	r1, r4
 8005314:	4630      	mov	r0, r6
 8005316:	f7ff ff0b 	bl	8005130 <__multiply>
 800531a:	6020      	str	r0, [r4, #0]
 800531c:	f8c0 9000 	str.w	r9, [r0]
 8005320:	4604      	mov	r4, r0
 8005322:	e7e4      	b.n	80052ee <__pow5mult+0x6a>
 8005324:	4638      	mov	r0, r7
 8005326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800532a:	bf00      	nop
 800532c:	080066d0 	.word	0x080066d0
 8005330:	0800649d 	.word	0x0800649d
 8005334:	08006580 	.word	0x08006580

08005338 <__lshift>:
 8005338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800533c:	460c      	mov	r4, r1
 800533e:	6849      	ldr	r1, [r1, #4]
 8005340:	6923      	ldr	r3, [r4, #16]
 8005342:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005346:	68a3      	ldr	r3, [r4, #8]
 8005348:	4607      	mov	r7, r0
 800534a:	4691      	mov	r9, r2
 800534c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005350:	f108 0601 	add.w	r6, r8, #1
 8005354:	42b3      	cmp	r3, r6
 8005356:	db0b      	blt.n	8005370 <__lshift+0x38>
 8005358:	4638      	mov	r0, r7
 800535a:	f7ff fddb 	bl	8004f14 <_Balloc>
 800535e:	4605      	mov	r5, r0
 8005360:	b948      	cbnz	r0, 8005376 <__lshift+0x3e>
 8005362:	4602      	mov	r2, r0
 8005364:	4b2a      	ldr	r3, [pc, #168]	; (8005410 <__lshift+0xd8>)
 8005366:	482b      	ldr	r0, [pc, #172]	; (8005414 <__lshift+0xdc>)
 8005368:	f240 11d9 	movw	r1, #473	; 0x1d9
 800536c:	f000 fbfc 	bl	8005b68 <__assert_func>
 8005370:	3101      	adds	r1, #1
 8005372:	005b      	lsls	r3, r3, #1
 8005374:	e7ee      	b.n	8005354 <__lshift+0x1c>
 8005376:	2300      	movs	r3, #0
 8005378:	f100 0114 	add.w	r1, r0, #20
 800537c:	f100 0210 	add.w	r2, r0, #16
 8005380:	4618      	mov	r0, r3
 8005382:	4553      	cmp	r3, sl
 8005384:	db37      	blt.n	80053f6 <__lshift+0xbe>
 8005386:	6920      	ldr	r0, [r4, #16]
 8005388:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800538c:	f104 0314 	add.w	r3, r4, #20
 8005390:	f019 091f 	ands.w	r9, r9, #31
 8005394:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005398:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800539c:	d02f      	beq.n	80053fe <__lshift+0xc6>
 800539e:	f1c9 0e20 	rsb	lr, r9, #32
 80053a2:	468a      	mov	sl, r1
 80053a4:	f04f 0c00 	mov.w	ip, #0
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	fa02 f209 	lsl.w	r2, r2, r9
 80053ae:	ea42 020c 	orr.w	r2, r2, ip
 80053b2:	f84a 2b04 	str.w	r2, [sl], #4
 80053b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80053ba:	4298      	cmp	r0, r3
 80053bc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80053c0:	d8f2      	bhi.n	80053a8 <__lshift+0x70>
 80053c2:	1b03      	subs	r3, r0, r4
 80053c4:	3b15      	subs	r3, #21
 80053c6:	f023 0303 	bic.w	r3, r3, #3
 80053ca:	3304      	adds	r3, #4
 80053cc:	f104 0215 	add.w	r2, r4, #21
 80053d0:	4290      	cmp	r0, r2
 80053d2:	bf38      	it	cc
 80053d4:	2304      	movcc	r3, #4
 80053d6:	f841 c003 	str.w	ip, [r1, r3]
 80053da:	f1bc 0f00 	cmp.w	ip, #0
 80053de:	d001      	beq.n	80053e4 <__lshift+0xac>
 80053e0:	f108 0602 	add.w	r6, r8, #2
 80053e4:	3e01      	subs	r6, #1
 80053e6:	4638      	mov	r0, r7
 80053e8:	612e      	str	r6, [r5, #16]
 80053ea:	4621      	mov	r1, r4
 80053ec:	f7ff fdd2 	bl	8004f94 <_Bfree>
 80053f0:	4628      	mov	r0, r5
 80053f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80053fa:	3301      	adds	r3, #1
 80053fc:	e7c1      	b.n	8005382 <__lshift+0x4a>
 80053fe:	3904      	subs	r1, #4
 8005400:	f853 2b04 	ldr.w	r2, [r3], #4
 8005404:	f841 2f04 	str.w	r2, [r1, #4]!
 8005408:	4298      	cmp	r0, r3
 800540a:	d8f9      	bhi.n	8005400 <__lshift+0xc8>
 800540c:	e7ea      	b.n	80053e4 <__lshift+0xac>
 800540e:	bf00      	nop
 8005410:	0800650f 	.word	0x0800650f
 8005414:	08006580 	.word	0x08006580

08005418 <__mcmp>:
 8005418:	b530      	push	{r4, r5, lr}
 800541a:	6902      	ldr	r2, [r0, #16]
 800541c:	690c      	ldr	r4, [r1, #16]
 800541e:	1b12      	subs	r2, r2, r4
 8005420:	d10e      	bne.n	8005440 <__mcmp+0x28>
 8005422:	f100 0314 	add.w	r3, r0, #20
 8005426:	3114      	adds	r1, #20
 8005428:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800542c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005430:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005434:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005438:	42a5      	cmp	r5, r4
 800543a:	d003      	beq.n	8005444 <__mcmp+0x2c>
 800543c:	d305      	bcc.n	800544a <__mcmp+0x32>
 800543e:	2201      	movs	r2, #1
 8005440:	4610      	mov	r0, r2
 8005442:	bd30      	pop	{r4, r5, pc}
 8005444:	4283      	cmp	r3, r0
 8005446:	d3f3      	bcc.n	8005430 <__mcmp+0x18>
 8005448:	e7fa      	b.n	8005440 <__mcmp+0x28>
 800544a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800544e:	e7f7      	b.n	8005440 <__mcmp+0x28>

08005450 <__mdiff>:
 8005450:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005454:	460c      	mov	r4, r1
 8005456:	4606      	mov	r6, r0
 8005458:	4611      	mov	r1, r2
 800545a:	4620      	mov	r0, r4
 800545c:	4690      	mov	r8, r2
 800545e:	f7ff ffdb 	bl	8005418 <__mcmp>
 8005462:	1e05      	subs	r5, r0, #0
 8005464:	d110      	bne.n	8005488 <__mdiff+0x38>
 8005466:	4629      	mov	r1, r5
 8005468:	4630      	mov	r0, r6
 800546a:	f7ff fd53 	bl	8004f14 <_Balloc>
 800546e:	b930      	cbnz	r0, 800547e <__mdiff+0x2e>
 8005470:	4b3a      	ldr	r3, [pc, #232]	; (800555c <__mdiff+0x10c>)
 8005472:	4602      	mov	r2, r0
 8005474:	f240 2132 	movw	r1, #562	; 0x232
 8005478:	4839      	ldr	r0, [pc, #228]	; (8005560 <__mdiff+0x110>)
 800547a:	f000 fb75 	bl	8005b68 <__assert_func>
 800547e:	2301      	movs	r3, #1
 8005480:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005484:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005488:	bfa4      	itt	ge
 800548a:	4643      	movge	r3, r8
 800548c:	46a0      	movge	r8, r4
 800548e:	4630      	mov	r0, r6
 8005490:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005494:	bfa6      	itte	ge
 8005496:	461c      	movge	r4, r3
 8005498:	2500      	movge	r5, #0
 800549a:	2501      	movlt	r5, #1
 800549c:	f7ff fd3a 	bl	8004f14 <_Balloc>
 80054a0:	b920      	cbnz	r0, 80054ac <__mdiff+0x5c>
 80054a2:	4b2e      	ldr	r3, [pc, #184]	; (800555c <__mdiff+0x10c>)
 80054a4:	4602      	mov	r2, r0
 80054a6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80054aa:	e7e5      	b.n	8005478 <__mdiff+0x28>
 80054ac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80054b0:	6926      	ldr	r6, [r4, #16]
 80054b2:	60c5      	str	r5, [r0, #12]
 80054b4:	f104 0914 	add.w	r9, r4, #20
 80054b8:	f108 0514 	add.w	r5, r8, #20
 80054bc:	f100 0e14 	add.w	lr, r0, #20
 80054c0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80054c4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80054c8:	f108 0210 	add.w	r2, r8, #16
 80054cc:	46f2      	mov	sl, lr
 80054ce:	2100      	movs	r1, #0
 80054d0:	f859 3b04 	ldr.w	r3, [r9], #4
 80054d4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80054d8:	fa1f f883 	uxth.w	r8, r3
 80054dc:	fa11 f18b 	uxtah	r1, r1, fp
 80054e0:	0c1b      	lsrs	r3, r3, #16
 80054e2:	eba1 0808 	sub.w	r8, r1, r8
 80054e6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80054ea:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80054ee:	fa1f f888 	uxth.w	r8, r8
 80054f2:	1419      	asrs	r1, r3, #16
 80054f4:	454e      	cmp	r6, r9
 80054f6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80054fa:	f84a 3b04 	str.w	r3, [sl], #4
 80054fe:	d8e7      	bhi.n	80054d0 <__mdiff+0x80>
 8005500:	1b33      	subs	r3, r6, r4
 8005502:	3b15      	subs	r3, #21
 8005504:	f023 0303 	bic.w	r3, r3, #3
 8005508:	3304      	adds	r3, #4
 800550a:	3415      	adds	r4, #21
 800550c:	42a6      	cmp	r6, r4
 800550e:	bf38      	it	cc
 8005510:	2304      	movcc	r3, #4
 8005512:	441d      	add	r5, r3
 8005514:	4473      	add	r3, lr
 8005516:	469e      	mov	lr, r3
 8005518:	462e      	mov	r6, r5
 800551a:	4566      	cmp	r6, ip
 800551c:	d30e      	bcc.n	800553c <__mdiff+0xec>
 800551e:	f10c 0203 	add.w	r2, ip, #3
 8005522:	1b52      	subs	r2, r2, r5
 8005524:	f022 0203 	bic.w	r2, r2, #3
 8005528:	3d03      	subs	r5, #3
 800552a:	45ac      	cmp	ip, r5
 800552c:	bf38      	it	cc
 800552e:	2200      	movcc	r2, #0
 8005530:	441a      	add	r2, r3
 8005532:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005536:	b17b      	cbz	r3, 8005558 <__mdiff+0x108>
 8005538:	6107      	str	r7, [r0, #16]
 800553a:	e7a3      	b.n	8005484 <__mdiff+0x34>
 800553c:	f856 8b04 	ldr.w	r8, [r6], #4
 8005540:	fa11 f288 	uxtah	r2, r1, r8
 8005544:	1414      	asrs	r4, r2, #16
 8005546:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800554a:	b292      	uxth	r2, r2
 800554c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005550:	f84e 2b04 	str.w	r2, [lr], #4
 8005554:	1421      	asrs	r1, r4, #16
 8005556:	e7e0      	b.n	800551a <__mdiff+0xca>
 8005558:	3f01      	subs	r7, #1
 800555a:	e7ea      	b.n	8005532 <__mdiff+0xe2>
 800555c:	0800650f 	.word	0x0800650f
 8005560:	08006580 	.word	0x08006580

08005564 <__d2b>:
 8005564:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005568:	4689      	mov	r9, r1
 800556a:	2101      	movs	r1, #1
 800556c:	ec57 6b10 	vmov	r6, r7, d0
 8005570:	4690      	mov	r8, r2
 8005572:	f7ff fccf 	bl	8004f14 <_Balloc>
 8005576:	4604      	mov	r4, r0
 8005578:	b930      	cbnz	r0, 8005588 <__d2b+0x24>
 800557a:	4602      	mov	r2, r0
 800557c:	4b25      	ldr	r3, [pc, #148]	; (8005614 <__d2b+0xb0>)
 800557e:	4826      	ldr	r0, [pc, #152]	; (8005618 <__d2b+0xb4>)
 8005580:	f240 310a 	movw	r1, #778	; 0x30a
 8005584:	f000 faf0 	bl	8005b68 <__assert_func>
 8005588:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800558c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005590:	bb35      	cbnz	r5, 80055e0 <__d2b+0x7c>
 8005592:	2e00      	cmp	r6, #0
 8005594:	9301      	str	r3, [sp, #4]
 8005596:	d028      	beq.n	80055ea <__d2b+0x86>
 8005598:	4668      	mov	r0, sp
 800559a:	9600      	str	r6, [sp, #0]
 800559c:	f7ff fd82 	bl	80050a4 <__lo0bits>
 80055a0:	9900      	ldr	r1, [sp, #0]
 80055a2:	b300      	cbz	r0, 80055e6 <__d2b+0x82>
 80055a4:	9a01      	ldr	r2, [sp, #4]
 80055a6:	f1c0 0320 	rsb	r3, r0, #32
 80055aa:	fa02 f303 	lsl.w	r3, r2, r3
 80055ae:	430b      	orrs	r3, r1
 80055b0:	40c2      	lsrs	r2, r0
 80055b2:	6163      	str	r3, [r4, #20]
 80055b4:	9201      	str	r2, [sp, #4]
 80055b6:	9b01      	ldr	r3, [sp, #4]
 80055b8:	61a3      	str	r3, [r4, #24]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	bf14      	ite	ne
 80055be:	2202      	movne	r2, #2
 80055c0:	2201      	moveq	r2, #1
 80055c2:	6122      	str	r2, [r4, #16]
 80055c4:	b1d5      	cbz	r5, 80055fc <__d2b+0x98>
 80055c6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80055ca:	4405      	add	r5, r0
 80055cc:	f8c9 5000 	str.w	r5, [r9]
 80055d0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80055d4:	f8c8 0000 	str.w	r0, [r8]
 80055d8:	4620      	mov	r0, r4
 80055da:	b003      	add	sp, #12
 80055dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80055e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055e4:	e7d5      	b.n	8005592 <__d2b+0x2e>
 80055e6:	6161      	str	r1, [r4, #20]
 80055e8:	e7e5      	b.n	80055b6 <__d2b+0x52>
 80055ea:	a801      	add	r0, sp, #4
 80055ec:	f7ff fd5a 	bl	80050a4 <__lo0bits>
 80055f0:	9b01      	ldr	r3, [sp, #4]
 80055f2:	6163      	str	r3, [r4, #20]
 80055f4:	2201      	movs	r2, #1
 80055f6:	6122      	str	r2, [r4, #16]
 80055f8:	3020      	adds	r0, #32
 80055fa:	e7e3      	b.n	80055c4 <__d2b+0x60>
 80055fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005600:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005604:	f8c9 0000 	str.w	r0, [r9]
 8005608:	6918      	ldr	r0, [r3, #16]
 800560a:	f7ff fd2b 	bl	8005064 <__hi0bits>
 800560e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005612:	e7df      	b.n	80055d4 <__d2b+0x70>
 8005614:	0800650f 	.word	0x0800650f
 8005618:	08006580 	.word	0x08006580

0800561c <_calloc_r>:
 800561c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800561e:	fba1 2402 	umull	r2, r4, r1, r2
 8005622:	b94c      	cbnz	r4, 8005638 <_calloc_r+0x1c>
 8005624:	4611      	mov	r1, r2
 8005626:	9201      	str	r2, [sp, #4]
 8005628:	f000 f87a 	bl	8005720 <_malloc_r>
 800562c:	9a01      	ldr	r2, [sp, #4]
 800562e:	4605      	mov	r5, r0
 8005630:	b930      	cbnz	r0, 8005640 <_calloc_r+0x24>
 8005632:	4628      	mov	r0, r5
 8005634:	b003      	add	sp, #12
 8005636:	bd30      	pop	{r4, r5, pc}
 8005638:	220c      	movs	r2, #12
 800563a:	6002      	str	r2, [r0, #0]
 800563c:	2500      	movs	r5, #0
 800563e:	e7f8      	b.n	8005632 <_calloc_r+0x16>
 8005640:	4621      	mov	r1, r4
 8005642:	f7fd fe61 	bl	8003308 <memset>
 8005646:	e7f4      	b.n	8005632 <_calloc_r+0x16>

08005648 <_free_r>:
 8005648:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800564a:	2900      	cmp	r1, #0
 800564c:	d044      	beq.n	80056d8 <_free_r+0x90>
 800564e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005652:	9001      	str	r0, [sp, #4]
 8005654:	2b00      	cmp	r3, #0
 8005656:	f1a1 0404 	sub.w	r4, r1, #4
 800565a:	bfb8      	it	lt
 800565c:	18e4      	addlt	r4, r4, r3
 800565e:	f000 fb23 	bl	8005ca8 <__malloc_lock>
 8005662:	4a1e      	ldr	r2, [pc, #120]	; (80056dc <_free_r+0x94>)
 8005664:	9801      	ldr	r0, [sp, #4]
 8005666:	6813      	ldr	r3, [r2, #0]
 8005668:	b933      	cbnz	r3, 8005678 <_free_r+0x30>
 800566a:	6063      	str	r3, [r4, #4]
 800566c:	6014      	str	r4, [r2, #0]
 800566e:	b003      	add	sp, #12
 8005670:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005674:	f000 bb1e 	b.w	8005cb4 <__malloc_unlock>
 8005678:	42a3      	cmp	r3, r4
 800567a:	d908      	bls.n	800568e <_free_r+0x46>
 800567c:	6825      	ldr	r5, [r4, #0]
 800567e:	1961      	adds	r1, r4, r5
 8005680:	428b      	cmp	r3, r1
 8005682:	bf01      	itttt	eq
 8005684:	6819      	ldreq	r1, [r3, #0]
 8005686:	685b      	ldreq	r3, [r3, #4]
 8005688:	1949      	addeq	r1, r1, r5
 800568a:	6021      	streq	r1, [r4, #0]
 800568c:	e7ed      	b.n	800566a <_free_r+0x22>
 800568e:	461a      	mov	r2, r3
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	b10b      	cbz	r3, 8005698 <_free_r+0x50>
 8005694:	42a3      	cmp	r3, r4
 8005696:	d9fa      	bls.n	800568e <_free_r+0x46>
 8005698:	6811      	ldr	r1, [r2, #0]
 800569a:	1855      	adds	r5, r2, r1
 800569c:	42a5      	cmp	r5, r4
 800569e:	d10b      	bne.n	80056b8 <_free_r+0x70>
 80056a0:	6824      	ldr	r4, [r4, #0]
 80056a2:	4421      	add	r1, r4
 80056a4:	1854      	adds	r4, r2, r1
 80056a6:	42a3      	cmp	r3, r4
 80056a8:	6011      	str	r1, [r2, #0]
 80056aa:	d1e0      	bne.n	800566e <_free_r+0x26>
 80056ac:	681c      	ldr	r4, [r3, #0]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	6053      	str	r3, [r2, #4]
 80056b2:	4421      	add	r1, r4
 80056b4:	6011      	str	r1, [r2, #0]
 80056b6:	e7da      	b.n	800566e <_free_r+0x26>
 80056b8:	d902      	bls.n	80056c0 <_free_r+0x78>
 80056ba:	230c      	movs	r3, #12
 80056bc:	6003      	str	r3, [r0, #0]
 80056be:	e7d6      	b.n	800566e <_free_r+0x26>
 80056c0:	6825      	ldr	r5, [r4, #0]
 80056c2:	1961      	adds	r1, r4, r5
 80056c4:	428b      	cmp	r3, r1
 80056c6:	bf04      	itt	eq
 80056c8:	6819      	ldreq	r1, [r3, #0]
 80056ca:	685b      	ldreq	r3, [r3, #4]
 80056cc:	6063      	str	r3, [r4, #4]
 80056ce:	bf04      	itt	eq
 80056d0:	1949      	addeq	r1, r1, r5
 80056d2:	6021      	streq	r1, [r4, #0]
 80056d4:	6054      	str	r4, [r2, #4]
 80056d6:	e7ca      	b.n	800566e <_free_r+0x26>
 80056d8:	b003      	add	sp, #12
 80056da:	bd30      	pop	{r4, r5, pc}
 80056dc:	2000053c 	.word	0x2000053c

080056e0 <sbrk_aligned>:
 80056e0:	b570      	push	{r4, r5, r6, lr}
 80056e2:	4e0e      	ldr	r6, [pc, #56]	; (800571c <sbrk_aligned+0x3c>)
 80056e4:	460c      	mov	r4, r1
 80056e6:	6831      	ldr	r1, [r6, #0]
 80056e8:	4605      	mov	r5, r0
 80056ea:	b911      	cbnz	r1, 80056f2 <sbrk_aligned+0x12>
 80056ec:	f000 f9e8 	bl	8005ac0 <_sbrk_r>
 80056f0:	6030      	str	r0, [r6, #0]
 80056f2:	4621      	mov	r1, r4
 80056f4:	4628      	mov	r0, r5
 80056f6:	f000 f9e3 	bl	8005ac0 <_sbrk_r>
 80056fa:	1c43      	adds	r3, r0, #1
 80056fc:	d00a      	beq.n	8005714 <sbrk_aligned+0x34>
 80056fe:	1cc4      	adds	r4, r0, #3
 8005700:	f024 0403 	bic.w	r4, r4, #3
 8005704:	42a0      	cmp	r0, r4
 8005706:	d007      	beq.n	8005718 <sbrk_aligned+0x38>
 8005708:	1a21      	subs	r1, r4, r0
 800570a:	4628      	mov	r0, r5
 800570c:	f000 f9d8 	bl	8005ac0 <_sbrk_r>
 8005710:	3001      	adds	r0, #1
 8005712:	d101      	bne.n	8005718 <sbrk_aligned+0x38>
 8005714:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005718:	4620      	mov	r0, r4
 800571a:	bd70      	pop	{r4, r5, r6, pc}
 800571c:	20000540 	.word	0x20000540

08005720 <_malloc_r>:
 8005720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005724:	1ccd      	adds	r5, r1, #3
 8005726:	f025 0503 	bic.w	r5, r5, #3
 800572a:	3508      	adds	r5, #8
 800572c:	2d0c      	cmp	r5, #12
 800572e:	bf38      	it	cc
 8005730:	250c      	movcc	r5, #12
 8005732:	2d00      	cmp	r5, #0
 8005734:	4607      	mov	r7, r0
 8005736:	db01      	blt.n	800573c <_malloc_r+0x1c>
 8005738:	42a9      	cmp	r1, r5
 800573a:	d905      	bls.n	8005748 <_malloc_r+0x28>
 800573c:	230c      	movs	r3, #12
 800573e:	603b      	str	r3, [r7, #0]
 8005740:	2600      	movs	r6, #0
 8005742:	4630      	mov	r0, r6
 8005744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005748:	4e2e      	ldr	r6, [pc, #184]	; (8005804 <_malloc_r+0xe4>)
 800574a:	f000 faad 	bl	8005ca8 <__malloc_lock>
 800574e:	6833      	ldr	r3, [r6, #0]
 8005750:	461c      	mov	r4, r3
 8005752:	bb34      	cbnz	r4, 80057a2 <_malloc_r+0x82>
 8005754:	4629      	mov	r1, r5
 8005756:	4638      	mov	r0, r7
 8005758:	f7ff ffc2 	bl	80056e0 <sbrk_aligned>
 800575c:	1c43      	adds	r3, r0, #1
 800575e:	4604      	mov	r4, r0
 8005760:	d14d      	bne.n	80057fe <_malloc_r+0xde>
 8005762:	6834      	ldr	r4, [r6, #0]
 8005764:	4626      	mov	r6, r4
 8005766:	2e00      	cmp	r6, #0
 8005768:	d140      	bne.n	80057ec <_malloc_r+0xcc>
 800576a:	6823      	ldr	r3, [r4, #0]
 800576c:	4631      	mov	r1, r6
 800576e:	4638      	mov	r0, r7
 8005770:	eb04 0803 	add.w	r8, r4, r3
 8005774:	f000 f9a4 	bl	8005ac0 <_sbrk_r>
 8005778:	4580      	cmp	r8, r0
 800577a:	d13a      	bne.n	80057f2 <_malloc_r+0xd2>
 800577c:	6821      	ldr	r1, [r4, #0]
 800577e:	3503      	adds	r5, #3
 8005780:	1a6d      	subs	r5, r5, r1
 8005782:	f025 0503 	bic.w	r5, r5, #3
 8005786:	3508      	adds	r5, #8
 8005788:	2d0c      	cmp	r5, #12
 800578a:	bf38      	it	cc
 800578c:	250c      	movcc	r5, #12
 800578e:	4629      	mov	r1, r5
 8005790:	4638      	mov	r0, r7
 8005792:	f7ff ffa5 	bl	80056e0 <sbrk_aligned>
 8005796:	3001      	adds	r0, #1
 8005798:	d02b      	beq.n	80057f2 <_malloc_r+0xd2>
 800579a:	6823      	ldr	r3, [r4, #0]
 800579c:	442b      	add	r3, r5
 800579e:	6023      	str	r3, [r4, #0]
 80057a0:	e00e      	b.n	80057c0 <_malloc_r+0xa0>
 80057a2:	6822      	ldr	r2, [r4, #0]
 80057a4:	1b52      	subs	r2, r2, r5
 80057a6:	d41e      	bmi.n	80057e6 <_malloc_r+0xc6>
 80057a8:	2a0b      	cmp	r2, #11
 80057aa:	d916      	bls.n	80057da <_malloc_r+0xba>
 80057ac:	1961      	adds	r1, r4, r5
 80057ae:	42a3      	cmp	r3, r4
 80057b0:	6025      	str	r5, [r4, #0]
 80057b2:	bf18      	it	ne
 80057b4:	6059      	strne	r1, [r3, #4]
 80057b6:	6863      	ldr	r3, [r4, #4]
 80057b8:	bf08      	it	eq
 80057ba:	6031      	streq	r1, [r6, #0]
 80057bc:	5162      	str	r2, [r4, r5]
 80057be:	604b      	str	r3, [r1, #4]
 80057c0:	4638      	mov	r0, r7
 80057c2:	f104 060b 	add.w	r6, r4, #11
 80057c6:	f000 fa75 	bl	8005cb4 <__malloc_unlock>
 80057ca:	f026 0607 	bic.w	r6, r6, #7
 80057ce:	1d23      	adds	r3, r4, #4
 80057d0:	1af2      	subs	r2, r6, r3
 80057d2:	d0b6      	beq.n	8005742 <_malloc_r+0x22>
 80057d4:	1b9b      	subs	r3, r3, r6
 80057d6:	50a3      	str	r3, [r4, r2]
 80057d8:	e7b3      	b.n	8005742 <_malloc_r+0x22>
 80057da:	6862      	ldr	r2, [r4, #4]
 80057dc:	42a3      	cmp	r3, r4
 80057de:	bf0c      	ite	eq
 80057e0:	6032      	streq	r2, [r6, #0]
 80057e2:	605a      	strne	r2, [r3, #4]
 80057e4:	e7ec      	b.n	80057c0 <_malloc_r+0xa0>
 80057e6:	4623      	mov	r3, r4
 80057e8:	6864      	ldr	r4, [r4, #4]
 80057ea:	e7b2      	b.n	8005752 <_malloc_r+0x32>
 80057ec:	4634      	mov	r4, r6
 80057ee:	6876      	ldr	r6, [r6, #4]
 80057f0:	e7b9      	b.n	8005766 <_malloc_r+0x46>
 80057f2:	230c      	movs	r3, #12
 80057f4:	603b      	str	r3, [r7, #0]
 80057f6:	4638      	mov	r0, r7
 80057f8:	f000 fa5c 	bl	8005cb4 <__malloc_unlock>
 80057fc:	e7a1      	b.n	8005742 <_malloc_r+0x22>
 80057fe:	6025      	str	r5, [r4, #0]
 8005800:	e7de      	b.n	80057c0 <_malloc_r+0xa0>
 8005802:	bf00      	nop
 8005804:	2000053c 	.word	0x2000053c

08005808 <__ssputs_r>:
 8005808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800580c:	688e      	ldr	r6, [r1, #8]
 800580e:	429e      	cmp	r6, r3
 8005810:	4682      	mov	sl, r0
 8005812:	460c      	mov	r4, r1
 8005814:	4690      	mov	r8, r2
 8005816:	461f      	mov	r7, r3
 8005818:	d838      	bhi.n	800588c <__ssputs_r+0x84>
 800581a:	898a      	ldrh	r2, [r1, #12]
 800581c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005820:	d032      	beq.n	8005888 <__ssputs_r+0x80>
 8005822:	6825      	ldr	r5, [r4, #0]
 8005824:	6909      	ldr	r1, [r1, #16]
 8005826:	eba5 0901 	sub.w	r9, r5, r1
 800582a:	6965      	ldr	r5, [r4, #20]
 800582c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005830:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005834:	3301      	adds	r3, #1
 8005836:	444b      	add	r3, r9
 8005838:	106d      	asrs	r5, r5, #1
 800583a:	429d      	cmp	r5, r3
 800583c:	bf38      	it	cc
 800583e:	461d      	movcc	r5, r3
 8005840:	0553      	lsls	r3, r2, #21
 8005842:	d531      	bpl.n	80058a8 <__ssputs_r+0xa0>
 8005844:	4629      	mov	r1, r5
 8005846:	f7ff ff6b 	bl	8005720 <_malloc_r>
 800584a:	4606      	mov	r6, r0
 800584c:	b950      	cbnz	r0, 8005864 <__ssputs_r+0x5c>
 800584e:	230c      	movs	r3, #12
 8005850:	f8ca 3000 	str.w	r3, [sl]
 8005854:	89a3      	ldrh	r3, [r4, #12]
 8005856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800585a:	81a3      	strh	r3, [r4, #12]
 800585c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005864:	6921      	ldr	r1, [r4, #16]
 8005866:	464a      	mov	r2, r9
 8005868:	f7fd fd40 	bl	80032ec <memcpy>
 800586c:	89a3      	ldrh	r3, [r4, #12]
 800586e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005872:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005876:	81a3      	strh	r3, [r4, #12]
 8005878:	6126      	str	r6, [r4, #16]
 800587a:	6165      	str	r5, [r4, #20]
 800587c:	444e      	add	r6, r9
 800587e:	eba5 0509 	sub.w	r5, r5, r9
 8005882:	6026      	str	r6, [r4, #0]
 8005884:	60a5      	str	r5, [r4, #8]
 8005886:	463e      	mov	r6, r7
 8005888:	42be      	cmp	r6, r7
 800588a:	d900      	bls.n	800588e <__ssputs_r+0x86>
 800588c:	463e      	mov	r6, r7
 800588e:	6820      	ldr	r0, [r4, #0]
 8005890:	4632      	mov	r2, r6
 8005892:	4641      	mov	r1, r8
 8005894:	f000 f9ee 	bl	8005c74 <memmove>
 8005898:	68a3      	ldr	r3, [r4, #8]
 800589a:	1b9b      	subs	r3, r3, r6
 800589c:	60a3      	str	r3, [r4, #8]
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	4433      	add	r3, r6
 80058a2:	6023      	str	r3, [r4, #0]
 80058a4:	2000      	movs	r0, #0
 80058a6:	e7db      	b.n	8005860 <__ssputs_r+0x58>
 80058a8:	462a      	mov	r2, r5
 80058aa:	f000 fa09 	bl	8005cc0 <_realloc_r>
 80058ae:	4606      	mov	r6, r0
 80058b0:	2800      	cmp	r0, #0
 80058b2:	d1e1      	bne.n	8005878 <__ssputs_r+0x70>
 80058b4:	6921      	ldr	r1, [r4, #16]
 80058b6:	4650      	mov	r0, sl
 80058b8:	f7ff fec6 	bl	8005648 <_free_r>
 80058bc:	e7c7      	b.n	800584e <__ssputs_r+0x46>
	...

080058c0 <_svfiprintf_r>:
 80058c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058c4:	4698      	mov	r8, r3
 80058c6:	898b      	ldrh	r3, [r1, #12]
 80058c8:	061b      	lsls	r3, r3, #24
 80058ca:	b09d      	sub	sp, #116	; 0x74
 80058cc:	4607      	mov	r7, r0
 80058ce:	460d      	mov	r5, r1
 80058d0:	4614      	mov	r4, r2
 80058d2:	d50e      	bpl.n	80058f2 <_svfiprintf_r+0x32>
 80058d4:	690b      	ldr	r3, [r1, #16]
 80058d6:	b963      	cbnz	r3, 80058f2 <_svfiprintf_r+0x32>
 80058d8:	2140      	movs	r1, #64	; 0x40
 80058da:	f7ff ff21 	bl	8005720 <_malloc_r>
 80058de:	6028      	str	r0, [r5, #0]
 80058e0:	6128      	str	r0, [r5, #16]
 80058e2:	b920      	cbnz	r0, 80058ee <_svfiprintf_r+0x2e>
 80058e4:	230c      	movs	r3, #12
 80058e6:	603b      	str	r3, [r7, #0]
 80058e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058ec:	e0d1      	b.n	8005a92 <_svfiprintf_r+0x1d2>
 80058ee:	2340      	movs	r3, #64	; 0x40
 80058f0:	616b      	str	r3, [r5, #20]
 80058f2:	2300      	movs	r3, #0
 80058f4:	9309      	str	r3, [sp, #36]	; 0x24
 80058f6:	2320      	movs	r3, #32
 80058f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80058fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8005900:	2330      	movs	r3, #48	; 0x30
 8005902:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005aac <_svfiprintf_r+0x1ec>
 8005906:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800590a:	f04f 0901 	mov.w	r9, #1
 800590e:	4623      	mov	r3, r4
 8005910:	469a      	mov	sl, r3
 8005912:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005916:	b10a      	cbz	r2, 800591c <_svfiprintf_r+0x5c>
 8005918:	2a25      	cmp	r2, #37	; 0x25
 800591a:	d1f9      	bne.n	8005910 <_svfiprintf_r+0x50>
 800591c:	ebba 0b04 	subs.w	fp, sl, r4
 8005920:	d00b      	beq.n	800593a <_svfiprintf_r+0x7a>
 8005922:	465b      	mov	r3, fp
 8005924:	4622      	mov	r2, r4
 8005926:	4629      	mov	r1, r5
 8005928:	4638      	mov	r0, r7
 800592a:	f7ff ff6d 	bl	8005808 <__ssputs_r>
 800592e:	3001      	adds	r0, #1
 8005930:	f000 80aa 	beq.w	8005a88 <_svfiprintf_r+0x1c8>
 8005934:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005936:	445a      	add	r2, fp
 8005938:	9209      	str	r2, [sp, #36]	; 0x24
 800593a:	f89a 3000 	ldrb.w	r3, [sl]
 800593e:	2b00      	cmp	r3, #0
 8005940:	f000 80a2 	beq.w	8005a88 <_svfiprintf_r+0x1c8>
 8005944:	2300      	movs	r3, #0
 8005946:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800594a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800594e:	f10a 0a01 	add.w	sl, sl, #1
 8005952:	9304      	str	r3, [sp, #16]
 8005954:	9307      	str	r3, [sp, #28]
 8005956:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800595a:	931a      	str	r3, [sp, #104]	; 0x68
 800595c:	4654      	mov	r4, sl
 800595e:	2205      	movs	r2, #5
 8005960:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005964:	4851      	ldr	r0, [pc, #324]	; (8005aac <_svfiprintf_r+0x1ec>)
 8005966:	f7fa fc3b 	bl	80001e0 <memchr>
 800596a:	9a04      	ldr	r2, [sp, #16]
 800596c:	b9d8      	cbnz	r0, 80059a6 <_svfiprintf_r+0xe6>
 800596e:	06d0      	lsls	r0, r2, #27
 8005970:	bf44      	itt	mi
 8005972:	2320      	movmi	r3, #32
 8005974:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005978:	0711      	lsls	r1, r2, #28
 800597a:	bf44      	itt	mi
 800597c:	232b      	movmi	r3, #43	; 0x2b
 800597e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005982:	f89a 3000 	ldrb.w	r3, [sl]
 8005986:	2b2a      	cmp	r3, #42	; 0x2a
 8005988:	d015      	beq.n	80059b6 <_svfiprintf_r+0xf6>
 800598a:	9a07      	ldr	r2, [sp, #28]
 800598c:	4654      	mov	r4, sl
 800598e:	2000      	movs	r0, #0
 8005990:	f04f 0c0a 	mov.w	ip, #10
 8005994:	4621      	mov	r1, r4
 8005996:	f811 3b01 	ldrb.w	r3, [r1], #1
 800599a:	3b30      	subs	r3, #48	; 0x30
 800599c:	2b09      	cmp	r3, #9
 800599e:	d94e      	bls.n	8005a3e <_svfiprintf_r+0x17e>
 80059a0:	b1b0      	cbz	r0, 80059d0 <_svfiprintf_r+0x110>
 80059a2:	9207      	str	r2, [sp, #28]
 80059a4:	e014      	b.n	80059d0 <_svfiprintf_r+0x110>
 80059a6:	eba0 0308 	sub.w	r3, r0, r8
 80059aa:	fa09 f303 	lsl.w	r3, r9, r3
 80059ae:	4313      	orrs	r3, r2
 80059b0:	9304      	str	r3, [sp, #16]
 80059b2:	46a2      	mov	sl, r4
 80059b4:	e7d2      	b.n	800595c <_svfiprintf_r+0x9c>
 80059b6:	9b03      	ldr	r3, [sp, #12]
 80059b8:	1d19      	adds	r1, r3, #4
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	9103      	str	r1, [sp, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	bfbb      	ittet	lt
 80059c2:	425b      	neglt	r3, r3
 80059c4:	f042 0202 	orrlt.w	r2, r2, #2
 80059c8:	9307      	strge	r3, [sp, #28]
 80059ca:	9307      	strlt	r3, [sp, #28]
 80059cc:	bfb8      	it	lt
 80059ce:	9204      	strlt	r2, [sp, #16]
 80059d0:	7823      	ldrb	r3, [r4, #0]
 80059d2:	2b2e      	cmp	r3, #46	; 0x2e
 80059d4:	d10c      	bne.n	80059f0 <_svfiprintf_r+0x130>
 80059d6:	7863      	ldrb	r3, [r4, #1]
 80059d8:	2b2a      	cmp	r3, #42	; 0x2a
 80059da:	d135      	bne.n	8005a48 <_svfiprintf_r+0x188>
 80059dc:	9b03      	ldr	r3, [sp, #12]
 80059de:	1d1a      	adds	r2, r3, #4
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	9203      	str	r2, [sp, #12]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	bfb8      	it	lt
 80059e8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80059ec:	3402      	adds	r4, #2
 80059ee:	9305      	str	r3, [sp, #20]
 80059f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005abc <_svfiprintf_r+0x1fc>
 80059f4:	7821      	ldrb	r1, [r4, #0]
 80059f6:	2203      	movs	r2, #3
 80059f8:	4650      	mov	r0, sl
 80059fa:	f7fa fbf1 	bl	80001e0 <memchr>
 80059fe:	b140      	cbz	r0, 8005a12 <_svfiprintf_r+0x152>
 8005a00:	2340      	movs	r3, #64	; 0x40
 8005a02:	eba0 000a 	sub.w	r0, r0, sl
 8005a06:	fa03 f000 	lsl.w	r0, r3, r0
 8005a0a:	9b04      	ldr	r3, [sp, #16]
 8005a0c:	4303      	orrs	r3, r0
 8005a0e:	3401      	adds	r4, #1
 8005a10:	9304      	str	r3, [sp, #16]
 8005a12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a16:	4826      	ldr	r0, [pc, #152]	; (8005ab0 <_svfiprintf_r+0x1f0>)
 8005a18:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a1c:	2206      	movs	r2, #6
 8005a1e:	f7fa fbdf 	bl	80001e0 <memchr>
 8005a22:	2800      	cmp	r0, #0
 8005a24:	d038      	beq.n	8005a98 <_svfiprintf_r+0x1d8>
 8005a26:	4b23      	ldr	r3, [pc, #140]	; (8005ab4 <_svfiprintf_r+0x1f4>)
 8005a28:	bb1b      	cbnz	r3, 8005a72 <_svfiprintf_r+0x1b2>
 8005a2a:	9b03      	ldr	r3, [sp, #12]
 8005a2c:	3307      	adds	r3, #7
 8005a2e:	f023 0307 	bic.w	r3, r3, #7
 8005a32:	3308      	adds	r3, #8
 8005a34:	9303      	str	r3, [sp, #12]
 8005a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a38:	4433      	add	r3, r6
 8005a3a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a3c:	e767      	b.n	800590e <_svfiprintf_r+0x4e>
 8005a3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a42:	460c      	mov	r4, r1
 8005a44:	2001      	movs	r0, #1
 8005a46:	e7a5      	b.n	8005994 <_svfiprintf_r+0xd4>
 8005a48:	2300      	movs	r3, #0
 8005a4a:	3401      	adds	r4, #1
 8005a4c:	9305      	str	r3, [sp, #20]
 8005a4e:	4619      	mov	r1, r3
 8005a50:	f04f 0c0a 	mov.w	ip, #10
 8005a54:	4620      	mov	r0, r4
 8005a56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a5a:	3a30      	subs	r2, #48	; 0x30
 8005a5c:	2a09      	cmp	r2, #9
 8005a5e:	d903      	bls.n	8005a68 <_svfiprintf_r+0x1a8>
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d0c5      	beq.n	80059f0 <_svfiprintf_r+0x130>
 8005a64:	9105      	str	r1, [sp, #20]
 8005a66:	e7c3      	b.n	80059f0 <_svfiprintf_r+0x130>
 8005a68:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a6c:	4604      	mov	r4, r0
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e7f0      	b.n	8005a54 <_svfiprintf_r+0x194>
 8005a72:	ab03      	add	r3, sp, #12
 8005a74:	9300      	str	r3, [sp, #0]
 8005a76:	462a      	mov	r2, r5
 8005a78:	4b0f      	ldr	r3, [pc, #60]	; (8005ab8 <_svfiprintf_r+0x1f8>)
 8005a7a:	a904      	add	r1, sp, #16
 8005a7c:	4638      	mov	r0, r7
 8005a7e:	f7fd fceb 	bl	8003458 <_printf_float>
 8005a82:	1c42      	adds	r2, r0, #1
 8005a84:	4606      	mov	r6, r0
 8005a86:	d1d6      	bne.n	8005a36 <_svfiprintf_r+0x176>
 8005a88:	89ab      	ldrh	r3, [r5, #12]
 8005a8a:	065b      	lsls	r3, r3, #25
 8005a8c:	f53f af2c 	bmi.w	80058e8 <_svfiprintf_r+0x28>
 8005a90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a92:	b01d      	add	sp, #116	; 0x74
 8005a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a98:	ab03      	add	r3, sp, #12
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	462a      	mov	r2, r5
 8005a9e:	4b06      	ldr	r3, [pc, #24]	; (8005ab8 <_svfiprintf_r+0x1f8>)
 8005aa0:	a904      	add	r1, sp, #16
 8005aa2:	4638      	mov	r0, r7
 8005aa4:	f7fd ff7c 	bl	80039a0 <_printf_i>
 8005aa8:	e7eb      	b.n	8005a82 <_svfiprintf_r+0x1c2>
 8005aaa:	bf00      	nop
 8005aac:	080066dc 	.word	0x080066dc
 8005ab0:	080066e6 	.word	0x080066e6
 8005ab4:	08003459 	.word	0x08003459
 8005ab8:	08005809 	.word	0x08005809
 8005abc:	080066e2 	.word	0x080066e2

08005ac0 <_sbrk_r>:
 8005ac0:	b538      	push	{r3, r4, r5, lr}
 8005ac2:	4d06      	ldr	r5, [pc, #24]	; (8005adc <_sbrk_r+0x1c>)
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	4608      	mov	r0, r1
 8005aca:	602b      	str	r3, [r5, #0]
 8005acc:	f7fd fafa 	bl	80030c4 <_sbrk>
 8005ad0:	1c43      	adds	r3, r0, #1
 8005ad2:	d102      	bne.n	8005ada <_sbrk_r+0x1a>
 8005ad4:	682b      	ldr	r3, [r5, #0]
 8005ad6:	b103      	cbz	r3, 8005ada <_sbrk_r+0x1a>
 8005ad8:	6023      	str	r3, [r4, #0]
 8005ada:	bd38      	pop	{r3, r4, r5, pc}
 8005adc:	20000544 	.word	0x20000544

08005ae0 <__sread>:
 8005ae0:	b510      	push	{r4, lr}
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ae8:	f000 fa72 	bl	8005fd0 <_read_r>
 8005aec:	2800      	cmp	r0, #0
 8005aee:	bfab      	itete	ge
 8005af0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005af2:	89a3      	ldrhlt	r3, [r4, #12]
 8005af4:	181b      	addge	r3, r3, r0
 8005af6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005afa:	bfac      	ite	ge
 8005afc:	6563      	strge	r3, [r4, #84]	; 0x54
 8005afe:	81a3      	strhlt	r3, [r4, #12]
 8005b00:	bd10      	pop	{r4, pc}

08005b02 <__swrite>:
 8005b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b06:	461f      	mov	r7, r3
 8005b08:	898b      	ldrh	r3, [r1, #12]
 8005b0a:	05db      	lsls	r3, r3, #23
 8005b0c:	4605      	mov	r5, r0
 8005b0e:	460c      	mov	r4, r1
 8005b10:	4616      	mov	r6, r2
 8005b12:	d505      	bpl.n	8005b20 <__swrite+0x1e>
 8005b14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b18:	2302      	movs	r3, #2
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f000 f886 	bl	8005c2c <_lseek_r>
 8005b20:	89a3      	ldrh	r3, [r4, #12]
 8005b22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b2a:	81a3      	strh	r3, [r4, #12]
 8005b2c:	4632      	mov	r2, r6
 8005b2e:	463b      	mov	r3, r7
 8005b30:	4628      	mov	r0, r5
 8005b32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b36:	f7fc ba01 	b.w	8001f3c <_write_r>

08005b3a <__sseek>:
 8005b3a:	b510      	push	{r4, lr}
 8005b3c:	460c      	mov	r4, r1
 8005b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b42:	f000 f873 	bl	8005c2c <_lseek_r>
 8005b46:	1c43      	adds	r3, r0, #1
 8005b48:	89a3      	ldrh	r3, [r4, #12]
 8005b4a:	bf15      	itete	ne
 8005b4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005b4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b56:	81a3      	strheq	r3, [r4, #12]
 8005b58:	bf18      	it	ne
 8005b5a:	81a3      	strhne	r3, [r4, #12]
 8005b5c:	bd10      	pop	{r4, pc}

08005b5e <__sclose>:
 8005b5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b62:	f000 b81f 	b.w	8005ba4 <_close_r>
	...

08005b68 <__assert_func>:
 8005b68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b6a:	4614      	mov	r4, r2
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	4b09      	ldr	r3, [pc, #36]	; (8005b94 <__assert_func+0x2c>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4605      	mov	r5, r0
 8005b74:	68d8      	ldr	r0, [r3, #12]
 8005b76:	b14c      	cbz	r4, 8005b8c <__assert_func+0x24>
 8005b78:	4b07      	ldr	r3, [pc, #28]	; (8005b98 <__assert_func+0x30>)
 8005b7a:	9100      	str	r1, [sp, #0]
 8005b7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b80:	4906      	ldr	r1, [pc, #24]	; (8005b9c <__assert_func+0x34>)
 8005b82:	462b      	mov	r3, r5
 8005b84:	f000 f81e 	bl	8005bc4 <fiprintf>
 8005b88:	f000 fb02 	bl	8006190 <abort>
 8005b8c:	4b04      	ldr	r3, [pc, #16]	; (8005ba0 <__assert_func+0x38>)
 8005b8e:	461c      	mov	r4, r3
 8005b90:	e7f3      	b.n	8005b7a <__assert_func+0x12>
 8005b92:	bf00      	nop
 8005b94:	2000002c 	.word	0x2000002c
 8005b98:	080066ed 	.word	0x080066ed
 8005b9c:	080066fa 	.word	0x080066fa
 8005ba0:	08006728 	.word	0x08006728

08005ba4 <_close_r>:
 8005ba4:	b538      	push	{r3, r4, r5, lr}
 8005ba6:	4d06      	ldr	r5, [pc, #24]	; (8005bc0 <_close_r+0x1c>)
 8005ba8:	2300      	movs	r3, #0
 8005baa:	4604      	mov	r4, r0
 8005bac:	4608      	mov	r0, r1
 8005bae:	602b      	str	r3, [r5, #0]
 8005bb0:	f7fd fa53 	bl	800305a <_close>
 8005bb4:	1c43      	adds	r3, r0, #1
 8005bb6:	d102      	bne.n	8005bbe <_close_r+0x1a>
 8005bb8:	682b      	ldr	r3, [r5, #0]
 8005bba:	b103      	cbz	r3, 8005bbe <_close_r+0x1a>
 8005bbc:	6023      	str	r3, [r4, #0]
 8005bbe:	bd38      	pop	{r3, r4, r5, pc}
 8005bc0:	20000544 	.word	0x20000544

08005bc4 <fiprintf>:
 8005bc4:	b40e      	push	{r1, r2, r3}
 8005bc6:	b503      	push	{r0, r1, lr}
 8005bc8:	4601      	mov	r1, r0
 8005bca:	ab03      	add	r3, sp, #12
 8005bcc:	4805      	ldr	r0, [pc, #20]	; (8005be4 <fiprintf+0x20>)
 8005bce:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bd2:	6800      	ldr	r0, [r0, #0]
 8005bd4:	9301      	str	r3, [sp, #4]
 8005bd6:	f000 f8cb 	bl	8005d70 <_vfiprintf_r>
 8005bda:	b002      	add	sp, #8
 8005bdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005be0:	b003      	add	sp, #12
 8005be2:	4770      	bx	lr
 8005be4:	2000002c 	.word	0x2000002c

08005be8 <_fstat_r>:
 8005be8:	b538      	push	{r3, r4, r5, lr}
 8005bea:	4d07      	ldr	r5, [pc, #28]	; (8005c08 <_fstat_r+0x20>)
 8005bec:	2300      	movs	r3, #0
 8005bee:	4604      	mov	r4, r0
 8005bf0:	4608      	mov	r0, r1
 8005bf2:	4611      	mov	r1, r2
 8005bf4:	602b      	str	r3, [r5, #0]
 8005bf6:	f7fd fa3c 	bl	8003072 <_fstat>
 8005bfa:	1c43      	adds	r3, r0, #1
 8005bfc:	d102      	bne.n	8005c04 <_fstat_r+0x1c>
 8005bfe:	682b      	ldr	r3, [r5, #0]
 8005c00:	b103      	cbz	r3, 8005c04 <_fstat_r+0x1c>
 8005c02:	6023      	str	r3, [r4, #0]
 8005c04:	bd38      	pop	{r3, r4, r5, pc}
 8005c06:	bf00      	nop
 8005c08:	20000544 	.word	0x20000544

08005c0c <_isatty_r>:
 8005c0c:	b538      	push	{r3, r4, r5, lr}
 8005c0e:	4d06      	ldr	r5, [pc, #24]	; (8005c28 <_isatty_r+0x1c>)
 8005c10:	2300      	movs	r3, #0
 8005c12:	4604      	mov	r4, r0
 8005c14:	4608      	mov	r0, r1
 8005c16:	602b      	str	r3, [r5, #0]
 8005c18:	f7fd fa3b 	bl	8003092 <_isatty>
 8005c1c:	1c43      	adds	r3, r0, #1
 8005c1e:	d102      	bne.n	8005c26 <_isatty_r+0x1a>
 8005c20:	682b      	ldr	r3, [r5, #0]
 8005c22:	b103      	cbz	r3, 8005c26 <_isatty_r+0x1a>
 8005c24:	6023      	str	r3, [r4, #0]
 8005c26:	bd38      	pop	{r3, r4, r5, pc}
 8005c28:	20000544 	.word	0x20000544

08005c2c <_lseek_r>:
 8005c2c:	b538      	push	{r3, r4, r5, lr}
 8005c2e:	4d07      	ldr	r5, [pc, #28]	; (8005c4c <_lseek_r+0x20>)
 8005c30:	4604      	mov	r4, r0
 8005c32:	4608      	mov	r0, r1
 8005c34:	4611      	mov	r1, r2
 8005c36:	2200      	movs	r2, #0
 8005c38:	602a      	str	r2, [r5, #0]
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	f7fd fa34 	bl	80030a8 <_lseek>
 8005c40:	1c43      	adds	r3, r0, #1
 8005c42:	d102      	bne.n	8005c4a <_lseek_r+0x1e>
 8005c44:	682b      	ldr	r3, [r5, #0]
 8005c46:	b103      	cbz	r3, 8005c4a <_lseek_r+0x1e>
 8005c48:	6023      	str	r3, [r4, #0]
 8005c4a:	bd38      	pop	{r3, r4, r5, pc}
 8005c4c:	20000544 	.word	0x20000544

08005c50 <__ascii_mbtowc>:
 8005c50:	b082      	sub	sp, #8
 8005c52:	b901      	cbnz	r1, 8005c56 <__ascii_mbtowc+0x6>
 8005c54:	a901      	add	r1, sp, #4
 8005c56:	b142      	cbz	r2, 8005c6a <__ascii_mbtowc+0x1a>
 8005c58:	b14b      	cbz	r3, 8005c6e <__ascii_mbtowc+0x1e>
 8005c5a:	7813      	ldrb	r3, [r2, #0]
 8005c5c:	600b      	str	r3, [r1, #0]
 8005c5e:	7812      	ldrb	r2, [r2, #0]
 8005c60:	1e10      	subs	r0, r2, #0
 8005c62:	bf18      	it	ne
 8005c64:	2001      	movne	r0, #1
 8005c66:	b002      	add	sp, #8
 8005c68:	4770      	bx	lr
 8005c6a:	4610      	mov	r0, r2
 8005c6c:	e7fb      	b.n	8005c66 <__ascii_mbtowc+0x16>
 8005c6e:	f06f 0001 	mvn.w	r0, #1
 8005c72:	e7f8      	b.n	8005c66 <__ascii_mbtowc+0x16>

08005c74 <memmove>:
 8005c74:	4288      	cmp	r0, r1
 8005c76:	b510      	push	{r4, lr}
 8005c78:	eb01 0402 	add.w	r4, r1, r2
 8005c7c:	d902      	bls.n	8005c84 <memmove+0x10>
 8005c7e:	4284      	cmp	r4, r0
 8005c80:	4623      	mov	r3, r4
 8005c82:	d807      	bhi.n	8005c94 <memmove+0x20>
 8005c84:	1e43      	subs	r3, r0, #1
 8005c86:	42a1      	cmp	r1, r4
 8005c88:	d008      	beq.n	8005c9c <memmove+0x28>
 8005c8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005c92:	e7f8      	b.n	8005c86 <memmove+0x12>
 8005c94:	4402      	add	r2, r0
 8005c96:	4601      	mov	r1, r0
 8005c98:	428a      	cmp	r2, r1
 8005c9a:	d100      	bne.n	8005c9e <memmove+0x2a>
 8005c9c:	bd10      	pop	{r4, pc}
 8005c9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ca2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ca6:	e7f7      	b.n	8005c98 <memmove+0x24>

08005ca8 <__malloc_lock>:
 8005ca8:	4801      	ldr	r0, [pc, #4]	; (8005cb0 <__malloc_lock+0x8>)
 8005caa:	f7ff b8c4 	b.w	8004e36 <__retarget_lock_acquire_recursive>
 8005cae:	bf00      	nop
 8005cb0:	20000538 	.word	0x20000538

08005cb4 <__malloc_unlock>:
 8005cb4:	4801      	ldr	r0, [pc, #4]	; (8005cbc <__malloc_unlock+0x8>)
 8005cb6:	f7ff b8bf 	b.w	8004e38 <__retarget_lock_release_recursive>
 8005cba:	bf00      	nop
 8005cbc:	20000538 	.word	0x20000538

08005cc0 <_realloc_r>:
 8005cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc4:	4680      	mov	r8, r0
 8005cc6:	4614      	mov	r4, r2
 8005cc8:	460e      	mov	r6, r1
 8005cca:	b921      	cbnz	r1, 8005cd6 <_realloc_r+0x16>
 8005ccc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cd0:	4611      	mov	r1, r2
 8005cd2:	f7ff bd25 	b.w	8005720 <_malloc_r>
 8005cd6:	b92a      	cbnz	r2, 8005ce4 <_realloc_r+0x24>
 8005cd8:	f7ff fcb6 	bl	8005648 <_free_r>
 8005cdc:	4625      	mov	r5, r4
 8005cde:	4628      	mov	r0, r5
 8005ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ce4:	f000 fa5b 	bl	800619e <_malloc_usable_size_r>
 8005ce8:	4284      	cmp	r4, r0
 8005cea:	4607      	mov	r7, r0
 8005cec:	d802      	bhi.n	8005cf4 <_realloc_r+0x34>
 8005cee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005cf2:	d812      	bhi.n	8005d1a <_realloc_r+0x5a>
 8005cf4:	4621      	mov	r1, r4
 8005cf6:	4640      	mov	r0, r8
 8005cf8:	f7ff fd12 	bl	8005720 <_malloc_r>
 8005cfc:	4605      	mov	r5, r0
 8005cfe:	2800      	cmp	r0, #0
 8005d00:	d0ed      	beq.n	8005cde <_realloc_r+0x1e>
 8005d02:	42bc      	cmp	r4, r7
 8005d04:	4622      	mov	r2, r4
 8005d06:	4631      	mov	r1, r6
 8005d08:	bf28      	it	cs
 8005d0a:	463a      	movcs	r2, r7
 8005d0c:	f7fd faee 	bl	80032ec <memcpy>
 8005d10:	4631      	mov	r1, r6
 8005d12:	4640      	mov	r0, r8
 8005d14:	f7ff fc98 	bl	8005648 <_free_r>
 8005d18:	e7e1      	b.n	8005cde <_realloc_r+0x1e>
 8005d1a:	4635      	mov	r5, r6
 8005d1c:	e7df      	b.n	8005cde <_realloc_r+0x1e>

08005d1e <__sfputc_r>:
 8005d1e:	6893      	ldr	r3, [r2, #8]
 8005d20:	3b01      	subs	r3, #1
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	b410      	push	{r4}
 8005d26:	6093      	str	r3, [r2, #8]
 8005d28:	da08      	bge.n	8005d3c <__sfputc_r+0x1e>
 8005d2a:	6994      	ldr	r4, [r2, #24]
 8005d2c:	42a3      	cmp	r3, r4
 8005d2e:	db01      	blt.n	8005d34 <__sfputc_r+0x16>
 8005d30:	290a      	cmp	r1, #10
 8005d32:	d103      	bne.n	8005d3c <__sfputc_r+0x1e>
 8005d34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d38:	f000 b95c 	b.w	8005ff4 <__swbuf_r>
 8005d3c:	6813      	ldr	r3, [r2, #0]
 8005d3e:	1c58      	adds	r0, r3, #1
 8005d40:	6010      	str	r0, [r2, #0]
 8005d42:	7019      	strb	r1, [r3, #0]
 8005d44:	4608      	mov	r0, r1
 8005d46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <__sfputs_r>:
 8005d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d4e:	4606      	mov	r6, r0
 8005d50:	460f      	mov	r7, r1
 8005d52:	4614      	mov	r4, r2
 8005d54:	18d5      	adds	r5, r2, r3
 8005d56:	42ac      	cmp	r4, r5
 8005d58:	d101      	bne.n	8005d5e <__sfputs_r+0x12>
 8005d5a:	2000      	movs	r0, #0
 8005d5c:	e007      	b.n	8005d6e <__sfputs_r+0x22>
 8005d5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d62:	463a      	mov	r2, r7
 8005d64:	4630      	mov	r0, r6
 8005d66:	f7ff ffda 	bl	8005d1e <__sfputc_r>
 8005d6a:	1c43      	adds	r3, r0, #1
 8005d6c:	d1f3      	bne.n	8005d56 <__sfputs_r+0xa>
 8005d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005d70 <_vfiprintf_r>:
 8005d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d74:	460d      	mov	r5, r1
 8005d76:	b09d      	sub	sp, #116	; 0x74
 8005d78:	4614      	mov	r4, r2
 8005d7a:	4698      	mov	r8, r3
 8005d7c:	4606      	mov	r6, r0
 8005d7e:	b118      	cbz	r0, 8005d88 <_vfiprintf_r+0x18>
 8005d80:	6983      	ldr	r3, [r0, #24]
 8005d82:	b90b      	cbnz	r3, 8005d88 <_vfiprintf_r+0x18>
 8005d84:	f7fe ffb4 	bl	8004cf0 <__sinit>
 8005d88:	4b89      	ldr	r3, [pc, #548]	; (8005fb0 <_vfiprintf_r+0x240>)
 8005d8a:	429d      	cmp	r5, r3
 8005d8c:	d11b      	bne.n	8005dc6 <_vfiprintf_r+0x56>
 8005d8e:	6875      	ldr	r5, [r6, #4]
 8005d90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d92:	07d9      	lsls	r1, r3, #31
 8005d94:	d405      	bmi.n	8005da2 <_vfiprintf_r+0x32>
 8005d96:	89ab      	ldrh	r3, [r5, #12]
 8005d98:	059a      	lsls	r2, r3, #22
 8005d9a:	d402      	bmi.n	8005da2 <_vfiprintf_r+0x32>
 8005d9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d9e:	f7ff f84a 	bl	8004e36 <__retarget_lock_acquire_recursive>
 8005da2:	89ab      	ldrh	r3, [r5, #12]
 8005da4:	071b      	lsls	r3, r3, #28
 8005da6:	d501      	bpl.n	8005dac <_vfiprintf_r+0x3c>
 8005da8:	692b      	ldr	r3, [r5, #16]
 8005daa:	b9eb      	cbnz	r3, 8005de8 <_vfiprintf_r+0x78>
 8005dac:	4629      	mov	r1, r5
 8005dae:	4630      	mov	r0, r6
 8005db0:	f000 f980 	bl	80060b4 <__swsetup_r>
 8005db4:	b1c0      	cbz	r0, 8005de8 <_vfiprintf_r+0x78>
 8005db6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005db8:	07dc      	lsls	r4, r3, #31
 8005dba:	d50e      	bpl.n	8005dda <_vfiprintf_r+0x6a>
 8005dbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005dc0:	b01d      	add	sp, #116	; 0x74
 8005dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dc6:	4b7b      	ldr	r3, [pc, #492]	; (8005fb4 <_vfiprintf_r+0x244>)
 8005dc8:	429d      	cmp	r5, r3
 8005dca:	d101      	bne.n	8005dd0 <_vfiprintf_r+0x60>
 8005dcc:	68b5      	ldr	r5, [r6, #8]
 8005dce:	e7df      	b.n	8005d90 <_vfiprintf_r+0x20>
 8005dd0:	4b79      	ldr	r3, [pc, #484]	; (8005fb8 <_vfiprintf_r+0x248>)
 8005dd2:	429d      	cmp	r5, r3
 8005dd4:	bf08      	it	eq
 8005dd6:	68f5      	ldreq	r5, [r6, #12]
 8005dd8:	e7da      	b.n	8005d90 <_vfiprintf_r+0x20>
 8005dda:	89ab      	ldrh	r3, [r5, #12]
 8005ddc:	0598      	lsls	r0, r3, #22
 8005dde:	d4ed      	bmi.n	8005dbc <_vfiprintf_r+0x4c>
 8005de0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005de2:	f7ff f829 	bl	8004e38 <__retarget_lock_release_recursive>
 8005de6:	e7e9      	b.n	8005dbc <_vfiprintf_r+0x4c>
 8005de8:	2300      	movs	r3, #0
 8005dea:	9309      	str	r3, [sp, #36]	; 0x24
 8005dec:	2320      	movs	r3, #32
 8005dee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005df2:	f8cd 800c 	str.w	r8, [sp, #12]
 8005df6:	2330      	movs	r3, #48	; 0x30
 8005df8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005fbc <_vfiprintf_r+0x24c>
 8005dfc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005e00:	f04f 0901 	mov.w	r9, #1
 8005e04:	4623      	mov	r3, r4
 8005e06:	469a      	mov	sl, r3
 8005e08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e0c:	b10a      	cbz	r2, 8005e12 <_vfiprintf_r+0xa2>
 8005e0e:	2a25      	cmp	r2, #37	; 0x25
 8005e10:	d1f9      	bne.n	8005e06 <_vfiprintf_r+0x96>
 8005e12:	ebba 0b04 	subs.w	fp, sl, r4
 8005e16:	d00b      	beq.n	8005e30 <_vfiprintf_r+0xc0>
 8005e18:	465b      	mov	r3, fp
 8005e1a:	4622      	mov	r2, r4
 8005e1c:	4629      	mov	r1, r5
 8005e1e:	4630      	mov	r0, r6
 8005e20:	f7ff ff94 	bl	8005d4c <__sfputs_r>
 8005e24:	3001      	adds	r0, #1
 8005e26:	f000 80aa 	beq.w	8005f7e <_vfiprintf_r+0x20e>
 8005e2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e2c:	445a      	add	r2, fp
 8005e2e:	9209      	str	r2, [sp, #36]	; 0x24
 8005e30:	f89a 3000 	ldrb.w	r3, [sl]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	f000 80a2 	beq.w	8005f7e <_vfiprintf_r+0x20e>
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e44:	f10a 0a01 	add.w	sl, sl, #1
 8005e48:	9304      	str	r3, [sp, #16]
 8005e4a:	9307      	str	r3, [sp, #28]
 8005e4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005e50:	931a      	str	r3, [sp, #104]	; 0x68
 8005e52:	4654      	mov	r4, sl
 8005e54:	2205      	movs	r2, #5
 8005e56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e5a:	4858      	ldr	r0, [pc, #352]	; (8005fbc <_vfiprintf_r+0x24c>)
 8005e5c:	f7fa f9c0 	bl	80001e0 <memchr>
 8005e60:	9a04      	ldr	r2, [sp, #16]
 8005e62:	b9d8      	cbnz	r0, 8005e9c <_vfiprintf_r+0x12c>
 8005e64:	06d1      	lsls	r1, r2, #27
 8005e66:	bf44      	itt	mi
 8005e68:	2320      	movmi	r3, #32
 8005e6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e6e:	0713      	lsls	r3, r2, #28
 8005e70:	bf44      	itt	mi
 8005e72:	232b      	movmi	r3, #43	; 0x2b
 8005e74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005e78:	f89a 3000 	ldrb.w	r3, [sl]
 8005e7c:	2b2a      	cmp	r3, #42	; 0x2a
 8005e7e:	d015      	beq.n	8005eac <_vfiprintf_r+0x13c>
 8005e80:	9a07      	ldr	r2, [sp, #28]
 8005e82:	4654      	mov	r4, sl
 8005e84:	2000      	movs	r0, #0
 8005e86:	f04f 0c0a 	mov.w	ip, #10
 8005e8a:	4621      	mov	r1, r4
 8005e8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e90:	3b30      	subs	r3, #48	; 0x30
 8005e92:	2b09      	cmp	r3, #9
 8005e94:	d94e      	bls.n	8005f34 <_vfiprintf_r+0x1c4>
 8005e96:	b1b0      	cbz	r0, 8005ec6 <_vfiprintf_r+0x156>
 8005e98:	9207      	str	r2, [sp, #28]
 8005e9a:	e014      	b.n	8005ec6 <_vfiprintf_r+0x156>
 8005e9c:	eba0 0308 	sub.w	r3, r0, r8
 8005ea0:	fa09 f303 	lsl.w	r3, r9, r3
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	9304      	str	r3, [sp, #16]
 8005ea8:	46a2      	mov	sl, r4
 8005eaa:	e7d2      	b.n	8005e52 <_vfiprintf_r+0xe2>
 8005eac:	9b03      	ldr	r3, [sp, #12]
 8005eae:	1d19      	adds	r1, r3, #4
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	9103      	str	r1, [sp, #12]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	bfbb      	ittet	lt
 8005eb8:	425b      	neglt	r3, r3
 8005eba:	f042 0202 	orrlt.w	r2, r2, #2
 8005ebe:	9307      	strge	r3, [sp, #28]
 8005ec0:	9307      	strlt	r3, [sp, #28]
 8005ec2:	bfb8      	it	lt
 8005ec4:	9204      	strlt	r2, [sp, #16]
 8005ec6:	7823      	ldrb	r3, [r4, #0]
 8005ec8:	2b2e      	cmp	r3, #46	; 0x2e
 8005eca:	d10c      	bne.n	8005ee6 <_vfiprintf_r+0x176>
 8005ecc:	7863      	ldrb	r3, [r4, #1]
 8005ece:	2b2a      	cmp	r3, #42	; 0x2a
 8005ed0:	d135      	bne.n	8005f3e <_vfiprintf_r+0x1ce>
 8005ed2:	9b03      	ldr	r3, [sp, #12]
 8005ed4:	1d1a      	adds	r2, r3, #4
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	9203      	str	r2, [sp, #12]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	bfb8      	it	lt
 8005ede:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005ee2:	3402      	adds	r4, #2
 8005ee4:	9305      	str	r3, [sp, #20]
 8005ee6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005fcc <_vfiprintf_r+0x25c>
 8005eea:	7821      	ldrb	r1, [r4, #0]
 8005eec:	2203      	movs	r2, #3
 8005eee:	4650      	mov	r0, sl
 8005ef0:	f7fa f976 	bl	80001e0 <memchr>
 8005ef4:	b140      	cbz	r0, 8005f08 <_vfiprintf_r+0x198>
 8005ef6:	2340      	movs	r3, #64	; 0x40
 8005ef8:	eba0 000a 	sub.w	r0, r0, sl
 8005efc:	fa03 f000 	lsl.w	r0, r3, r0
 8005f00:	9b04      	ldr	r3, [sp, #16]
 8005f02:	4303      	orrs	r3, r0
 8005f04:	3401      	adds	r4, #1
 8005f06:	9304      	str	r3, [sp, #16]
 8005f08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f0c:	482c      	ldr	r0, [pc, #176]	; (8005fc0 <_vfiprintf_r+0x250>)
 8005f0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005f12:	2206      	movs	r2, #6
 8005f14:	f7fa f964 	bl	80001e0 <memchr>
 8005f18:	2800      	cmp	r0, #0
 8005f1a:	d03f      	beq.n	8005f9c <_vfiprintf_r+0x22c>
 8005f1c:	4b29      	ldr	r3, [pc, #164]	; (8005fc4 <_vfiprintf_r+0x254>)
 8005f1e:	bb1b      	cbnz	r3, 8005f68 <_vfiprintf_r+0x1f8>
 8005f20:	9b03      	ldr	r3, [sp, #12]
 8005f22:	3307      	adds	r3, #7
 8005f24:	f023 0307 	bic.w	r3, r3, #7
 8005f28:	3308      	adds	r3, #8
 8005f2a:	9303      	str	r3, [sp, #12]
 8005f2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f2e:	443b      	add	r3, r7
 8005f30:	9309      	str	r3, [sp, #36]	; 0x24
 8005f32:	e767      	b.n	8005e04 <_vfiprintf_r+0x94>
 8005f34:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f38:	460c      	mov	r4, r1
 8005f3a:	2001      	movs	r0, #1
 8005f3c:	e7a5      	b.n	8005e8a <_vfiprintf_r+0x11a>
 8005f3e:	2300      	movs	r3, #0
 8005f40:	3401      	adds	r4, #1
 8005f42:	9305      	str	r3, [sp, #20]
 8005f44:	4619      	mov	r1, r3
 8005f46:	f04f 0c0a 	mov.w	ip, #10
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f50:	3a30      	subs	r2, #48	; 0x30
 8005f52:	2a09      	cmp	r2, #9
 8005f54:	d903      	bls.n	8005f5e <_vfiprintf_r+0x1ee>
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d0c5      	beq.n	8005ee6 <_vfiprintf_r+0x176>
 8005f5a:	9105      	str	r1, [sp, #20]
 8005f5c:	e7c3      	b.n	8005ee6 <_vfiprintf_r+0x176>
 8005f5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f62:	4604      	mov	r4, r0
 8005f64:	2301      	movs	r3, #1
 8005f66:	e7f0      	b.n	8005f4a <_vfiprintf_r+0x1da>
 8005f68:	ab03      	add	r3, sp, #12
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	462a      	mov	r2, r5
 8005f6e:	4b16      	ldr	r3, [pc, #88]	; (8005fc8 <_vfiprintf_r+0x258>)
 8005f70:	a904      	add	r1, sp, #16
 8005f72:	4630      	mov	r0, r6
 8005f74:	f7fd fa70 	bl	8003458 <_printf_float>
 8005f78:	4607      	mov	r7, r0
 8005f7a:	1c78      	adds	r0, r7, #1
 8005f7c:	d1d6      	bne.n	8005f2c <_vfiprintf_r+0x1bc>
 8005f7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f80:	07d9      	lsls	r1, r3, #31
 8005f82:	d405      	bmi.n	8005f90 <_vfiprintf_r+0x220>
 8005f84:	89ab      	ldrh	r3, [r5, #12]
 8005f86:	059a      	lsls	r2, r3, #22
 8005f88:	d402      	bmi.n	8005f90 <_vfiprintf_r+0x220>
 8005f8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f8c:	f7fe ff54 	bl	8004e38 <__retarget_lock_release_recursive>
 8005f90:	89ab      	ldrh	r3, [r5, #12]
 8005f92:	065b      	lsls	r3, r3, #25
 8005f94:	f53f af12 	bmi.w	8005dbc <_vfiprintf_r+0x4c>
 8005f98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f9a:	e711      	b.n	8005dc0 <_vfiprintf_r+0x50>
 8005f9c:	ab03      	add	r3, sp, #12
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	462a      	mov	r2, r5
 8005fa2:	4b09      	ldr	r3, [pc, #36]	; (8005fc8 <_vfiprintf_r+0x258>)
 8005fa4:	a904      	add	r1, sp, #16
 8005fa6:	4630      	mov	r0, r6
 8005fa8:	f7fd fcfa 	bl	80039a0 <_printf_i>
 8005fac:	e7e4      	b.n	8005f78 <_vfiprintf_r+0x208>
 8005fae:	bf00      	nop
 8005fb0:	08006540 	.word	0x08006540
 8005fb4:	08006560 	.word	0x08006560
 8005fb8:	08006520 	.word	0x08006520
 8005fbc:	080066dc 	.word	0x080066dc
 8005fc0:	080066e6 	.word	0x080066e6
 8005fc4:	08003459 	.word	0x08003459
 8005fc8:	08005d4d 	.word	0x08005d4d
 8005fcc:	080066e2 	.word	0x080066e2

08005fd0 <_read_r>:
 8005fd0:	b538      	push	{r3, r4, r5, lr}
 8005fd2:	4d07      	ldr	r5, [pc, #28]	; (8005ff0 <_read_r+0x20>)
 8005fd4:	4604      	mov	r4, r0
 8005fd6:	4608      	mov	r0, r1
 8005fd8:	4611      	mov	r1, r2
 8005fda:	2200      	movs	r2, #0
 8005fdc:	602a      	str	r2, [r5, #0]
 8005fde:	461a      	mov	r2, r3
 8005fe0:	f7fd f81e 	bl	8003020 <_read>
 8005fe4:	1c43      	adds	r3, r0, #1
 8005fe6:	d102      	bne.n	8005fee <_read_r+0x1e>
 8005fe8:	682b      	ldr	r3, [r5, #0]
 8005fea:	b103      	cbz	r3, 8005fee <_read_r+0x1e>
 8005fec:	6023      	str	r3, [r4, #0]
 8005fee:	bd38      	pop	{r3, r4, r5, pc}
 8005ff0:	20000544 	.word	0x20000544

08005ff4 <__swbuf_r>:
 8005ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ff6:	460e      	mov	r6, r1
 8005ff8:	4614      	mov	r4, r2
 8005ffa:	4605      	mov	r5, r0
 8005ffc:	b118      	cbz	r0, 8006006 <__swbuf_r+0x12>
 8005ffe:	6983      	ldr	r3, [r0, #24]
 8006000:	b90b      	cbnz	r3, 8006006 <__swbuf_r+0x12>
 8006002:	f7fe fe75 	bl	8004cf0 <__sinit>
 8006006:	4b21      	ldr	r3, [pc, #132]	; (800608c <__swbuf_r+0x98>)
 8006008:	429c      	cmp	r4, r3
 800600a:	d12b      	bne.n	8006064 <__swbuf_r+0x70>
 800600c:	686c      	ldr	r4, [r5, #4]
 800600e:	69a3      	ldr	r3, [r4, #24]
 8006010:	60a3      	str	r3, [r4, #8]
 8006012:	89a3      	ldrh	r3, [r4, #12]
 8006014:	071a      	lsls	r2, r3, #28
 8006016:	d52f      	bpl.n	8006078 <__swbuf_r+0x84>
 8006018:	6923      	ldr	r3, [r4, #16]
 800601a:	b36b      	cbz	r3, 8006078 <__swbuf_r+0x84>
 800601c:	6923      	ldr	r3, [r4, #16]
 800601e:	6820      	ldr	r0, [r4, #0]
 8006020:	1ac0      	subs	r0, r0, r3
 8006022:	6963      	ldr	r3, [r4, #20]
 8006024:	b2f6      	uxtb	r6, r6
 8006026:	4283      	cmp	r3, r0
 8006028:	4637      	mov	r7, r6
 800602a:	dc04      	bgt.n	8006036 <__swbuf_r+0x42>
 800602c:	4621      	mov	r1, r4
 800602e:	4628      	mov	r0, r5
 8006030:	f7fe fdca 	bl	8004bc8 <_fflush_r>
 8006034:	bb30      	cbnz	r0, 8006084 <__swbuf_r+0x90>
 8006036:	68a3      	ldr	r3, [r4, #8]
 8006038:	3b01      	subs	r3, #1
 800603a:	60a3      	str	r3, [r4, #8]
 800603c:	6823      	ldr	r3, [r4, #0]
 800603e:	1c5a      	adds	r2, r3, #1
 8006040:	6022      	str	r2, [r4, #0]
 8006042:	701e      	strb	r6, [r3, #0]
 8006044:	6963      	ldr	r3, [r4, #20]
 8006046:	3001      	adds	r0, #1
 8006048:	4283      	cmp	r3, r0
 800604a:	d004      	beq.n	8006056 <__swbuf_r+0x62>
 800604c:	89a3      	ldrh	r3, [r4, #12]
 800604e:	07db      	lsls	r3, r3, #31
 8006050:	d506      	bpl.n	8006060 <__swbuf_r+0x6c>
 8006052:	2e0a      	cmp	r6, #10
 8006054:	d104      	bne.n	8006060 <__swbuf_r+0x6c>
 8006056:	4621      	mov	r1, r4
 8006058:	4628      	mov	r0, r5
 800605a:	f7fe fdb5 	bl	8004bc8 <_fflush_r>
 800605e:	b988      	cbnz	r0, 8006084 <__swbuf_r+0x90>
 8006060:	4638      	mov	r0, r7
 8006062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006064:	4b0a      	ldr	r3, [pc, #40]	; (8006090 <__swbuf_r+0x9c>)
 8006066:	429c      	cmp	r4, r3
 8006068:	d101      	bne.n	800606e <__swbuf_r+0x7a>
 800606a:	68ac      	ldr	r4, [r5, #8]
 800606c:	e7cf      	b.n	800600e <__swbuf_r+0x1a>
 800606e:	4b09      	ldr	r3, [pc, #36]	; (8006094 <__swbuf_r+0xa0>)
 8006070:	429c      	cmp	r4, r3
 8006072:	bf08      	it	eq
 8006074:	68ec      	ldreq	r4, [r5, #12]
 8006076:	e7ca      	b.n	800600e <__swbuf_r+0x1a>
 8006078:	4621      	mov	r1, r4
 800607a:	4628      	mov	r0, r5
 800607c:	f000 f81a 	bl	80060b4 <__swsetup_r>
 8006080:	2800      	cmp	r0, #0
 8006082:	d0cb      	beq.n	800601c <__swbuf_r+0x28>
 8006084:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006088:	e7ea      	b.n	8006060 <__swbuf_r+0x6c>
 800608a:	bf00      	nop
 800608c:	08006540 	.word	0x08006540
 8006090:	08006560 	.word	0x08006560
 8006094:	08006520 	.word	0x08006520

08006098 <__ascii_wctomb>:
 8006098:	b149      	cbz	r1, 80060ae <__ascii_wctomb+0x16>
 800609a:	2aff      	cmp	r2, #255	; 0xff
 800609c:	bf85      	ittet	hi
 800609e:	238a      	movhi	r3, #138	; 0x8a
 80060a0:	6003      	strhi	r3, [r0, #0]
 80060a2:	700a      	strbls	r2, [r1, #0]
 80060a4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80060a8:	bf98      	it	ls
 80060aa:	2001      	movls	r0, #1
 80060ac:	4770      	bx	lr
 80060ae:	4608      	mov	r0, r1
 80060b0:	4770      	bx	lr
	...

080060b4 <__swsetup_r>:
 80060b4:	4b32      	ldr	r3, [pc, #200]	; (8006180 <__swsetup_r+0xcc>)
 80060b6:	b570      	push	{r4, r5, r6, lr}
 80060b8:	681d      	ldr	r5, [r3, #0]
 80060ba:	4606      	mov	r6, r0
 80060bc:	460c      	mov	r4, r1
 80060be:	b125      	cbz	r5, 80060ca <__swsetup_r+0x16>
 80060c0:	69ab      	ldr	r3, [r5, #24]
 80060c2:	b913      	cbnz	r3, 80060ca <__swsetup_r+0x16>
 80060c4:	4628      	mov	r0, r5
 80060c6:	f7fe fe13 	bl	8004cf0 <__sinit>
 80060ca:	4b2e      	ldr	r3, [pc, #184]	; (8006184 <__swsetup_r+0xd0>)
 80060cc:	429c      	cmp	r4, r3
 80060ce:	d10f      	bne.n	80060f0 <__swsetup_r+0x3c>
 80060d0:	686c      	ldr	r4, [r5, #4]
 80060d2:	89a3      	ldrh	r3, [r4, #12]
 80060d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060d8:	0719      	lsls	r1, r3, #28
 80060da:	d42c      	bmi.n	8006136 <__swsetup_r+0x82>
 80060dc:	06dd      	lsls	r5, r3, #27
 80060de:	d411      	bmi.n	8006104 <__swsetup_r+0x50>
 80060e0:	2309      	movs	r3, #9
 80060e2:	6033      	str	r3, [r6, #0]
 80060e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060e8:	81a3      	strh	r3, [r4, #12]
 80060ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060ee:	e03e      	b.n	800616e <__swsetup_r+0xba>
 80060f0:	4b25      	ldr	r3, [pc, #148]	; (8006188 <__swsetup_r+0xd4>)
 80060f2:	429c      	cmp	r4, r3
 80060f4:	d101      	bne.n	80060fa <__swsetup_r+0x46>
 80060f6:	68ac      	ldr	r4, [r5, #8]
 80060f8:	e7eb      	b.n	80060d2 <__swsetup_r+0x1e>
 80060fa:	4b24      	ldr	r3, [pc, #144]	; (800618c <__swsetup_r+0xd8>)
 80060fc:	429c      	cmp	r4, r3
 80060fe:	bf08      	it	eq
 8006100:	68ec      	ldreq	r4, [r5, #12]
 8006102:	e7e6      	b.n	80060d2 <__swsetup_r+0x1e>
 8006104:	0758      	lsls	r0, r3, #29
 8006106:	d512      	bpl.n	800612e <__swsetup_r+0x7a>
 8006108:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800610a:	b141      	cbz	r1, 800611e <__swsetup_r+0x6a>
 800610c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006110:	4299      	cmp	r1, r3
 8006112:	d002      	beq.n	800611a <__swsetup_r+0x66>
 8006114:	4630      	mov	r0, r6
 8006116:	f7ff fa97 	bl	8005648 <_free_r>
 800611a:	2300      	movs	r3, #0
 800611c:	6363      	str	r3, [r4, #52]	; 0x34
 800611e:	89a3      	ldrh	r3, [r4, #12]
 8006120:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006124:	81a3      	strh	r3, [r4, #12]
 8006126:	2300      	movs	r3, #0
 8006128:	6063      	str	r3, [r4, #4]
 800612a:	6923      	ldr	r3, [r4, #16]
 800612c:	6023      	str	r3, [r4, #0]
 800612e:	89a3      	ldrh	r3, [r4, #12]
 8006130:	f043 0308 	orr.w	r3, r3, #8
 8006134:	81a3      	strh	r3, [r4, #12]
 8006136:	6923      	ldr	r3, [r4, #16]
 8006138:	b94b      	cbnz	r3, 800614e <__swsetup_r+0x9a>
 800613a:	89a3      	ldrh	r3, [r4, #12]
 800613c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006140:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006144:	d003      	beq.n	800614e <__swsetup_r+0x9a>
 8006146:	4621      	mov	r1, r4
 8006148:	4630      	mov	r0, r6
 800614a:	f7fe fe9b 	bl	8004e84 <__smakebuf_r>
 800614e:	89a0      	ldrh	r0, [r4, #12]
 8006150:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006154:	f010 0301 	ands.w	r3, r0, #1
 8006158:	d00a      	beq.n	8006170 <__swsetup_r+0xbc>
 800615a:	2300      	movs	r3, #0
 800615c:	60a3      	str	r3, [r4, #8]
 800615e:	6963      	ldr	r3, [r4, #20]
 8006160:	425b      	negs	r3, r3
 8006162:	61a3      	str	r3, [r4, #24]
 8006164:	6923      	ldr	r3, [r4, #16]
 8006166:	b943      	cbnz	r3, 800617a <__swsetup_r+0xc6>
 8006168:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800616c:	d1ba      	bne.n	80060e4 <__swsetup_r+0x30>
 800616e:	bd70      	pop	{r4, r5, r6, pc}
 8006170:	0781      	lsls	r1, r0, #30
 8006172:	bf58      	it	pl
 8006174:	6963      	ldrpl	r3, [r4, #20]
 8006176:	60a3      	str	r3, [r4, #8]
 8006178:	e7f4      	b.n	8006164 <__swsetup_r+0xb0>
 800617a:	2000      	movs	r0, #0
 800617c:	e7f7      	b.n	800616e <__swsetup_r+0xba>
 800617e:	bf00      	nop
 8006180:	2000002c 	.word	0x2000002c
 8006184:	08006540 	.word	0x08006540
 8006188:	08006560 	.word	0x08006560
 800618c:	08006520 	.word	0x08006520

08006190 <abort>:
 8006190:	b508      	push	{r3, lr}
 8006192:	2006      	movs	r0, #6
 8006194:	f000 f834 	bl	8006200 <raise>
 8006198:	2001      	movs	r0, #1
 800619a:	f7fc ff37 	bl	800300c <_exit>

0800619e <_malloc_usable_size_r>:
 800619e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061a2:	1f18      	subs	r0, r3, #4
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	bfbc      	itt	lt
 80061a8:	580b      	ldrlt	r3, [r1, r0]
 80061aa:	18c0      	addlt	r0, r0, r3
 80061ac:	4770      	bx	lr

080061ae <_raise_r>:
 80061ae:	291f      	cmp	r1, #31
 80061b0:	b538      	push	{r3, r4, r5, lr}
 80061b2:	4604      	mov	r4, r0
 80061b4:	460d      	mov	r5, r1
 80061b6:	d904      	bls.n	80061c2 <_raise_r+0x14>
 80061b8:	2316      	movs	r3, #22
 80061ba:	6003      	str	r3, [r0, #0]
 80061bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80061c0:	bd38      	pop	{r3, r4, r5, pc}
 80061c2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80061c4:	b112      	cbz	r2, 80061cc <_raise_r+0x1e>
 80061c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80061ca:	b94b      	cbnz	r3, 80061e0 <_raise_r+0x32>
 80061cc:	4620      	mov	r0, r4
 80061ce:	f000 f831 	bl	8006234 <_getpid_r>
 80061d2:	462a      	mov	r2, r5
 80061d4:	4601      	mov	r1, r0
 80061d6:	4620      	mov	r0, r4
 80061d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061dc:	f000 b818 	b.w	8006210 <_kill_r>
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d00a      	beq.n	80061fa <_raise_r+0x4c>
 80061e4:	1c59      	adds	r1, r3, #1
 80061e6:	d103      	bne.n	80061f0 <_raise_r+0x42>
 80061e8:	2316      	movs	r3, #22
 80061ea:	6003      	str	r3, [r0, #0]
 80061ec:	2001      	movs	r0, #1
 80061ee:	e7e7      	b.n	80061c0 <_raise_r+0x12>
 80061f0:	2400      	movs	r4, #0
 80061f2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80061f6:	4628      	mov	r0, r5
 80061f8:	4798      	blx	r3
 80061fa:	2000      	movs	r0, #0
 80061fc:	e7e0      	b.n	80061c0 <_raise_r+0x12>
	...

08006200 <raise>:
 8006200:	4b02      	ldr	r3, [pc, #8]	; (800620c <raise+0xc>)
 8006202:	4601      	mov	r1, r0
 8006204:	6818      	ldr	r0, [r3, #0]
 8006206:	f7ff bfd2 	b.w	80061ae <_raise_r>
 800620a:	bf00      	nop
 800620c:	2000002c 	.word	0x2000002c

08006210 <_kill_r>:
 8006210:	b538      	push	{r3, r4, r5, lr}
 8006212:	4d07      	ldr	r5, [pc, #28]	; (8006230 <_kill_r+0x20>)
 8006214:	2300      	movs	r3, #0
 8006216:	4604      	mov	r4, r0
 8006218:	4608      	mov	r0, r1
 800621a:	4611      	mov	r1, r2
 800621c:	602b      	str	r3, [r5, #0]
 800621e:	f7fc fee5 	bl	8002fec <_kill>
 8006222:	1c43      	adds	r3, r0, #1
 8006224:	d102      	bne.n	800622c <_kill_r+0x1c>
 8006226:	682b      	ldr	r3, [r5, #0]
 8006228:	b103      	cbz	r3, 800622c <_kill_r+0x1c>
 800622a:	6023      	str	r3, [r4, #0]
 800622c:	bd38      	pop	{r3, r4, r5, pc}
 800622e:	bf00      	nop
 8006230:	20000544 	.word	0x20000544

08006234 <_getpid_r>:
 8006234:	f7fc bed2 	b.w	8002fdc <_getpid>

08006238 <_init>:
 8006238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800623a:	bf00      	nop
 800623c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800623e:	bc08      	pop	{r3}
 8006240:	469e      	mov	lr, r3
 8006242:	4770      	bx	lr

08006244 <_fini>:
 8006244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006246:	bf00      	nop
 8006248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800624a:	bc08      	pop	{r3}
 800624c:	469e      	mov	lr, r3
 800624e:	4770      	bx	lr
