ISim log file
Running: C:\Users\CS152B\Desktop\cs152b\Lab2\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/CS152B/Desktop/cs152b/Lab2/tb_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Initializing Simulation
Finished circuit initialization process.
# run all
TIME           0: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME           1: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME           2: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME           3: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME           4: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME           5: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME           6: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME           7: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME           8: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME           9: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          10: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          11: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          12: MAIN ST(0 1 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          13: MAIN ST(0 1 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          14: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          15: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          16: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          17: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          18: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          19: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          20: MAIN ST(0 0 1) SIDE ST (0 1 0) WALK (0) STATE (z)
TIME          21: MAIN ST(0 0 1) SIDE ST (0 1 0) WALK (0) STATE (z)
TIME          22: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          23: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          24: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          25: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          26: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          27: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          28: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          29: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          30: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          31: MAIN ST(0 1 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          32: MAIN ST(0 1 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          33: MAIN ST(0 0 1) SIDE ST (0 0 1) WALK (1) STATE (z)
TIME          34: MAIN ST(0 0 1) SIDE ST (0 0 1) WALK (1) STATE (z)
TIME          35: MAIN ST(0 0 1) SIDE ST (0 0 1) WALK (1) STATE (z)
TIME          36: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          37: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          38: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          39: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          40: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          41: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          42: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          43: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          44: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          45: MAIN ST(0 0 1) SIDE ST (0 1 0) WALK (0) STATE (z)
TIME          46: MAIN ST(0 0 1) SIDE ST (0 1 0) WALK (0) STATE (z)
TIME          47: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          48: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          49: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          50: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          51: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          52: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          53: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          54: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          55: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          56: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          57: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          58: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          59: MAIN ST(0 1 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          60: MAIN ST(0 1 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          61: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          62: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          63: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          64: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          65: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          66: MAIN ST(0 0 1) SIDE ST (1 0 0) WALK (0) STATE (z)
TIME          67: MAIN ST(0 0 1) SIDE ST (0 1 0) WALK (0) STATE (z)
TIME          68: MAIN ST(0 0 1) SIDE ST (0 1 0) WALK (0) STATE (z)
TIME          69: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          70: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          71: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          72: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          73: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          74: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
TIME          75: MAIN ST(1 0 0) SIDE ST (0 0 1) WALK (0) STATE (z)
Stopped at time : 2006647725850624 ps : File "C:/Users/CS152B/Desktop/cs152b/Lab2/Lab2/verilog src/tb.v" Line 21
