
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117924                       # Number of seconds simulated
sim_ticks                                117924300571                       # Number of ticks simulated
final_tick                               1170593318636                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67187                       # Simulator instruction rate (inst/s)
host_op_rate                                    84776                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3602926                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891208                       # Number of bytes of host memory used
host_seconds                                 32730.15                       # Real time elapsed on the host
sim_insts                                  2199028832                       # Number of instructions simulated
sim_ops                                    2774738308                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2567040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       662400                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3232896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       901504                       # Number of bytes written to this memory
system.physmem.bytes_written::total            901504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20055                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5175                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25257                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7043                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7043                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21768541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5617163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27415011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29307                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7644769                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7644769                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7644769                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21768541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5617163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               35059780                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               141565788                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23432183                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18988704                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2030877                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9374473                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8990773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2504437                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90011                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102150714                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128968041                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23432183                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11495210                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28175896                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6598281                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3091295                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11921860                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1640046                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137940414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.141668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.555942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109764518     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2652144      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2019164      1.46%     82.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4958900      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1114496      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602434      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1211091      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          763114      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13854553     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137940414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.165522                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.911011                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100954438                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4650771                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27742252                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111594                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4481357                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4045133                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41161                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155603264                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        74343                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4481357                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101808891                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1313768                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1883254                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26989967                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1463175                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     154006118                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        18957                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        269967                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       159238                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216372258                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    717284094                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    717284094                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45676748                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37225                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20691                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4978838                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14864814                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7246858                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       126034                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1607500                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151266781                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37205                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140478051                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       191250                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27658070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59960038                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137940414                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.018397                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.565324                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79117019     57.36%     57.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24711386     17.91%     75.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11546732      8.37%     83.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8470850      6.14%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7535351      5.46%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2990798      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2961360      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458247      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148671      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137940414                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565677     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        115029     13.98%     82.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142011     17.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117910280     83.94%     83.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111438      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13261081      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7178718      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140478051                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.992316                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822717                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005857                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419910483                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178962502                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136942452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141300768                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344877                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3630846                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          983                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       221085                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4481357                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         805107                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91569                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151303986                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        51666                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14864814                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7246858                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20671                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79773                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          446                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103962                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1159928                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2263890                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137946972                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743232                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2531079                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19920193                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19594313                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176961                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.974437                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137122386                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136942452                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82138536                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227571364                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.967341                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360935                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28495854                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2034328                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133459057                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.920203                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.693397                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83092874     62.26%     62.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23564360     17.66%     79.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10383730      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5441093      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336338      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1560101      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323511      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       988987      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2768063      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133459057                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2768063                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281996283                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          307092165                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3625374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.415658                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.415658                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.706385                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.706385                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       622010810                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190748122                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145538695                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               141565788                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23683583                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19207449                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2019966                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9792432                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9118800                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2550107                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93672                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103497049                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129490677                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23683583                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11668907                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28504415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6574933                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2697772                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12089043                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1588060                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139228369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110723954     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2008728      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3674346      2.64%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3332300      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2121956      1.52%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1739197      1.25%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1008268      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1051477      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13568143      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139228369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167297                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.914703                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102441921                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4071622                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28138155                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47766                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4528901                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4096025                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156735029                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4528901                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103264431                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1076985                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1821321                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27345181                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1191546                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154995332                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        227790                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       513949                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219270700                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    721751468                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    721751468                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173655369                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45615289                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34199                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17100                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4276165                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14689732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7290621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83829                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1626141                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152068835                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141343543                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160041                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26603470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58375222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139228369                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015192                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80017793     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24376821     17.51%     74.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12810999      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7399825      5.31%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8199604      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3039148      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2701746      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       518847      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       163586      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139228369                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         566568     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116367     14.15%     83.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139539     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119026093     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2000372      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17099      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13046301      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7253678      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141343543                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.998430                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             822474                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005819                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    422897966                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    178706722                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138242064                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142166017                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       273463                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3369101                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119063                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4528901                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         693685                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107542                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152103035                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61593                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14689732                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7290621                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17100                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         93357                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1130278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1128331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2258609                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139010438                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12528951                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2333101                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19782277                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19783776                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7253326                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.981949                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138369630                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138242064                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80673430                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226534872                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.976522                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356119                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101136169                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124528457                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27574980                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2045384                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134699468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924491                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694549                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83475626     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23729877     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11787597      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4009394      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4935930      3.66%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1730915      1.29%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1217679      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1008765      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2803685      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134699468                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101136169                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124528457                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18492186                       # Number of memory references committed
system.switch_cpus1.commit.loads             11320631                       # Number of loads committed
system.switch_cpus1.commit.membars              17100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17974348                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112190660                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2568456                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2803685                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           283999220                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          308735971                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2337419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101136169                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124528457                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101136169                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.399754                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.399754                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714411                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714411                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       625929964                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193524801                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146020528                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34200                       # number of misc regfile writes
system.l20.replacements                         20069                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          737761                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28261                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.105269                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          204.652361                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.394928                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3501.279461                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4478.673250                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024982                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000903                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.427402                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.546713                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        52951                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  52951                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19756                       # number of Writeback hits
system.l20.Writeback_hits::total                19756                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        52951                       # number of demand (read+write) hits
system.l20.demand_hits::total                   52951                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        52951                       # number of overall hits
system.l20.overall_hits::total                  52951                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20055                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20068                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20055                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20068                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20055                       # number of overall misses
system.l20.overall_misses::total                20068                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2585351                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4567712364                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4570297715                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2585351                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4567712364                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4570297715                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2585351                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4567712364                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4570297715                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73006                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73019                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19756                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19756                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73006                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73019                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73006                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73019                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.274703                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.274833                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.274703                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.274833                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.274703                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.274833                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 198873.153846                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 227759.280180                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 227740.567819                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 198873.153846                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 227759.280180                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 227740.567819                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 198873.153846                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 227759.280180                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 227740.567819                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3607                       # number of writebacks
system.l20.writebacks::total                     3607                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20055                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20068                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20055                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20068                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20055                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20068                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1806768                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3364885668                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3366692436                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1806768                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3364885668                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3366692436                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1806768                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3364885668                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3366692436                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.274703                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.274833                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.274703                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.274833                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.274703                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.274833                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138982.153846                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167782.880479                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 167764.223440                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 138982.153846                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 167782.880479                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 167764.223440                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 138982.153846                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 167782.880479                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 167764.223440                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5189                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          358297                       # Total number of references to valid blocks.
system.l21.sampled_refs                         13381                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.776549                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          268.121031                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.061875                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2486.933693                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5424.883400                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032730                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001472                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.303581                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.662217                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33991                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33991                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10361                       # number of Writeback hits
system.l21.Writeback_hits::total                10361                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33991                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33991                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33991                       # number of overall hits
system.l21.overall_hits::total                  33991                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5175                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5189                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5175                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5189                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5175                       # number of overall misses
system.l21.overall_misses::total                 5189                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3472658                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1444060905                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1447533563                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3472658                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1444060905                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1447533563                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3472658                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1444060905                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1447533563                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39166                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39180                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10361                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10361                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39166                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39180                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39166                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39180                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132130                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132440                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132130                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.132440                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132130                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.132440                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       248047                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 279045.585507                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 278961.950858                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       248047                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 279045.585507                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 278961.950858                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       248047                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 279045.585507                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 278961.950858                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3436                       # number of writebacks
system.l21.writebacks::total                     3436                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5175                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5189                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5175                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5189                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5175                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5189                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2632277                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1133256868                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1135889145                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2632277                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1133256868                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1135889145                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2632277                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1133256868                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1135889145                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132130                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132440                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132130                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.132440                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132130                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.132440                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 188019.785714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 218986.834396                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 218903.284833                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 188019.785714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 218986.834396                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 218903.284833                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 188019.785714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 218986.834396                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 218903.284833                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996317                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011929461                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040180.364919                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996317                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11921844                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11921844                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11921844                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11921844                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11921844                       # number of overall hits
system.cpu0.icache.overall_hits::total       11921844                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3257839                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3257839                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3257839                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3257839                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3257839                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3257839                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11921860                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11921860                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11921860                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11921860                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11921860                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11921860                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 203614.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 203614.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 203614.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 203614.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 203614.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 203614.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2693451                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2693451                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2693451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2693451                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2693451                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2693451                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207188.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 207188.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 207188.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 207188.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 207188.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 207188.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73006                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584545                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73262                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2451.264571                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.513020                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.486980                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900441                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099559                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9594359                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9594359                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20463                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20463                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16587064                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16587064                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16587064                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16587064                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176421                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176421                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176421                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176421                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176421                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176421                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21820498092                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21820498092                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21820498092                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21820498092                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21820498092                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21820498092                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9770780                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9770780                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16763485                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16763485                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16763485                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16763485                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018056                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018056                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010524                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010524                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010524                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010524                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123684.244461                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123684.244461                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 123684.244461                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 123684.244461                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 123684.244461                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 123684.244461                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19756                       # number of writebacks
system.cpu0.dcache.writebacks::total            19756                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103415                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103415                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103415                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103415                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103415                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103415                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73006                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73006                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73006                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73006                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73006                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73006                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8198869875                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8198869875                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8198869875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8198869875                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8198869875                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8198869875                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007472                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007472                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 112304.055489                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112304.055489                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112304.055489                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112304.055489                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112304.055489                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112304.055489                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997457                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009989335                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181402.451404                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997457                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12089026                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12089026                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12089026                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12089026                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12089026                       # number of overall hits
system.cpu1.icache.overall_hits::total       12089026                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4354040                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4354040                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4354040                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4354040                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4354040                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4354040                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12089043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12089043                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12089043                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12089043                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12089043                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12089043                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       256120                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       256120                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       256120                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       256120                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       256120                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       256120                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3588858                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3588858                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3588858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3588858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3588858                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3588858                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       256347                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       256347                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       256347                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       256347                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       256347                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       256347                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39166                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167923000                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39422                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4259.626604                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.745983                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.254017                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905258                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094742                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9423194                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9423194                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7137908                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7137908                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17100                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17100                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16561102                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16561102                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16561102                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16561102                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118619                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118619                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118619                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118619                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118619                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118619                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14339634491                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14339634491                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14339634491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14339634491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14339634491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14339634491                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9541813                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9541813                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7137908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7137908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16679721                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16679721                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16679721                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16679721                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012431                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007112                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007112                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007112                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007112                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120888.175512                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120888.175512                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120888.175512                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120888.175512                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120888.175512                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120888.175512                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10361                       # number of writebacks
system.cpu1.dcache.writebacks::total            10361                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79453                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79453                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79453                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79453                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79453                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79453                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39166                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39166                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39166                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39166                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39166                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39166                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3697605177                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3697605177                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3697605177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3697605177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3697605177                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3697605177                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94408.547643                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94408.547643                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94408.547643                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94408.547643                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94408.547643                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94408.547643                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
