<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1171" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1171{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_1171{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_1171{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1171{left:70px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t5_1171{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t6_1171{left:667px;bottom:1078px;}
#t7_1171{left:682px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_1171{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_1171{left:70px;bottom:822px;letter-spacing:-0.09px;}
#ta_1171{left:156px;bottom:822px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tb_1171{left:70px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tc_1171{left:70px;bottom:783px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_1171{left:70px;bottom:766px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_1171{left:70px;bottom:749px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tf_1171{left:70px;bottom:732px;letter-spacing:-0.15px;}
#tg_1171{left:70px;bottom:706px;}
#th_1171{left:96px;bottom:710px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_1171{left:96px;bottom:685px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_1171{left:96px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_1171{left:96px;bottom:644px;letter-spacing:-0.17px;word-spacing:-0.94px;}
#tl_1171{left:96px;bottom:627px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_1171{left:70px;bottom:601px;}
#tn_1171{left:96px;bottom:604px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#to_1171{left:96px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_1171{left:96px;bottom:563px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tq_1171{left:96px;bottom:546px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#tr_1171{left:96px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_1171{left:70px;bottom:479px;letter-spacing:-0.09px;}
#tt_1171{left:156px;bottom:479px;letter-spacing:-0.1px;word-spacing:-0.07px;}
#tu_1171{left:70px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_1171{left:70px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tw_1171{left:70px;bottom:423px;letter-spacing:-0.13px;word-spacing:-1.3px;}
#tx_1171{left:70px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_1171{left:70px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tz_1171{left:70px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t10_1171{left:70px;bottom:350px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t11_1171{left:70px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t12_1171{left:70px;bottom:307px;}
#t13_1171{left:96px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_1171{left:96px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.2px;}
#t15_1171{left:96px;bottom:270px;letter-spacing:-0.15px;word-spacing:2.66px;}
#t16_1171{left:96px;bottom:254px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t17_1171{left:70px;bottom:227px;}
#t18_1171{left:96px;bottom:231px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t19_1171{left:96px;bottom:208px;letter-spacing:-0.14px;word-spacing:0.5px;}
#t1a_1171{left:96px;bottom:191px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1b_1171{left:96px;bottom:174px;letter-spacing:-0.13px;}
#t1c_1171{left:96px;bottom:151px;letter-spacing:-0.14px;word-spacing:2.14px;}
#t1d_1171{left:96px;bottom:134px;letter-spacing:-0.15px;word-spacing:0.14px;}
#t1e_1171{left:293px;bottom:1020px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1f_1171{left:129px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1g_1171{left:503px;bottom:998px;letter-spacing:-0.12px;}
#t1h_1171{left:76px;bottom:973px;letter-spacing:-0.12px;}
#t1i_1171{left:256px;bottom:973px;letter-spacing:-0.1px;word-spacing:-0.45px;}
#t1j_1171{left:256px;bottom:956px;letter-spacing:-0.11px;}
#t1k_1171{left:76px;bottom:932px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_1171{left:256px;bottom:932px;letter-spacing:-0.11px;}
#t1m_1171{left:76px;bottom:907px;letter-spacing:-0.11px;}
#t1n_1171{left:256px;bottom:907px;letter-spacing:-0.11px;}
#t1o_1171{left:76px;bottom:883px;letter-spacing:-0.11px;}
#t1p_1171{left:256px;bottom:883px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1q_1171{left:347px;bottom:883px;}
#t1r_1171{left:354px;bottom:883px;letter-spacing:-0.11px;word-spacing:-0.61px;}
#t1s_1171{left:256px;bottom:866px;letter-spacing:-0.13px;}

.s1_1171{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1171{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1171{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1171{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_1171{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1171{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1171{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_1171{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1171{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sa_1171{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sb_1171{font-size:14px;font-family:NeoSansIntel-Italic_1uk3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1171" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1uk3;
	src: url("fonts/NeoSansIntel-Italic_1uk3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1171Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1171" style="-webkit-user-select: none;"><object width="935" height="1210" data="1171/1171.svg" type="image/svg+xml" id="pdf1171" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1171" class="t s1_1171">Vol. 3C </span><span id="t2_1171" class="t s1_1171">33-3 </span>
<span id="t3_1171" class="t s2_1171">INTEL® PROCESSOR TRACE </span>
<span id="t4_1171" class="t s3_1171">The following subsections describe the COFI events that result in trace packet generation. Table 33-1 lists branch </span>
<span id="t5_1171" class="t s3_1171">instruction by COFI types. For detailed description of specific instructions, see the Intel </span>
<span id="t6_1171" class="t s4_1171">® </span>
<span id="t7_1171" class="t s3_1171">64 and IA-32 Architec- </span>
<span id="t8_1171" class="t s3_1171">tures Software Developer’s Manual. </span>
<span id="t9_1171" class="t s5_1171">33.2.1.1 </span><span id="ta_1171" class="t s5_1171">Direct Transfer COFI </span>
<span id="tb_1171" class="t s3_1171">Direct Transfer COFI are relative branches. This means that their target is an IP whose offset from the current IP is </span>
<span id="tc_1171" class="t s3_1171">embedded in the instruction bytes. It is not necessary to indicate target of these instructions in the trace output </span>
<span id="td_1171" class="t s3_1171">since it can be obtained through the source disassembly. Conditional branches need to indicate only whether the </span>
<span id="te_1171" class="t s3_1171">branch is taken or not. Unconditional branches do not need any recording in the trace output. There are two sub- </span>
<span id="tf_1171" class="t s3_1171">categories: </span>
<span id="tg_1171" class="t s6_1171">• </span><span id="th_1171" class="t s7_1171">Conditional Branch (Jcc, J*CXZ) and LOOP </span>
<span id="ti_1171" class="t s3_1171">To track this type of instruction, the processor encodes a single bit (taken or not taken — TNT) to indicate the </span>
<span id="tj_1171" class="t s3_1171">program flow after the instruction. </span>
<span id="tk_1171" class="t s3_1171">Jcc, J*CXZ, and LOOP can be traced with TNT bits. To improve the trace packet output efficiency, the processor </span>
<span id="tl_1171" class="t s3_1171">will compact several TNT bits into a single packet. </span>
<span id="tm_1171" class="t s6_1171">• </span><span id="tn_1171" class="t s7_1171">Unconditional Direct Jumps </span>
<span id="to_1171" class="t s3_1171">There is no trace output required for direct unconditional jumps (like JMP near relative or CALL near relative) </span>
<span id="tp_1171" class="t s3_1171">since they can be directly inferred from the application assembly. Direct unconditional jumps do not generate a </span>
<span id="tq_1171" class="t s3_1171">TNT bit or a Target IP packet, though TIP.PGD and TIP.PGE packets can be generated by unconditional direct </span>
<span id="tr_1171" class="t s3_1171">jumps that toggle Intel PT enables (see Section 33.2.6). </span>
<span id="ts_1171" class="t s5_1171">33.2.1.2 </span><span id="tt_1171" class="t s5_1171">Indirect Transfer COFI </span>
<span id="tu_1171" class="t s3_1171">Indirect transfer instructions involve updating the IP from a register or memory location. Since the register or </span>
<span id="tv_1171" class="t s3_1171">memory contents can vary at any time during execution, there is no way to know the target of the indirect transfer </span>
<span id="tw_1171" class="t s3_1171">until the register or memory contents are read. As a result, the disassembled code is not sufficient to determine the </span>
<span id="tx_1171" class="t s3_1171">target of this type of COFI. Therefore, tracing hardware must send out the destination IP in the trace packet for </span>
<span id="ty_1171" class="t s3_1171">debug software to determine the target address of the COFI. Note that this IP may be a linear or effective address </span>
<span id="tz_1171" class="t s3_1171">(see Section 33.3.1.1). </span>
<span id="t10_1171" class="t s3_1171">An indirect transfer instruction generates a Target IP Packet (TIP) that contains the target address of the branch. </span>
<span id="t11_1171" class="t s3_1171">There are two sub-categories: </span>
<span id="t12_1171" class="t s6_1171">• </span><span id="t13_1171" class="t s7_1171">Near JMP Indirect and Near Call Indirect </span>
<span id="t14_1171" class="t s3_1171">As previously mentioned, the target of an indirect COFI resides in the contents of either a register or memory </span>
<span id="t15_1171" class="t s3_1171">location. Therefore, the processor must generate a packet that includes this target address to allow the </span>
<span id="t16_1171" class="t s3_1171">decoder to determine the program flow. </span>
<span id="t17_1171" class="t s6_1171">• </span><span id="t18_1171" class="t s7_1171">Near RET </span>
<span id="t19_1171" class="t s3_1171">When a CALL instruction executes, it pushes onto the stack the address of the next instruction following the </span>
<span id="t1a_1171" class="t s3_1171">CALL. Upon completion of the call procedure, the RET instruction is often used to pop the return address off of </span>
<span id="t1b_1171" class="t s3_1171">the call stack and redirect code flow back to the instruction following the CALL. </span>
<span id="t1c_1171" class="t s3_1171">A RET instruction simply transfers program flow to the address it popped off the stack. Because a called </span>
<span id="t1d_1171" class="t s3_1171">procedure may change the return address on the stack before executing the RET instruction, debug software </span>
<span id="t1e_1171" class="t s8_1171">Table 33-1. COFI Type for Branch Instructions </span>
<span id="t1f_1171" class="t s9_1171">COFI Type </span><span id="t1g_1171" class="t s9_1171">Instructions </span>
<span id="t1h_1171" class="t sa_1171">Conditional Branch </span><span id="t1i_1171" class="t sa_1171">JA, JAE, JB, JBE, JC, JCXZ, JECXZ, JRCXZ, JE, JG, JGE, JL, JLE, JNA, JNAE, JNB, JNBE, JNC, JNE, JNG, JNGE, JNL, </span>
<span id="t1j_1171" class="t sa_1171">JNLE, JNO, JNP, JNS, JNZ, JO, JP, JPE, JPO, JS, JZ, LOOP, LOOPE, LOOPNE, LOOPNZ, LOOPZ </span>
<span id="t1k_1171" class="t sa_1171">Unconditional Direct Branch </span><span id="t1l_1171" class="t sa_1171">JMP (E9 xx, EB xx), CALL (E8 xx) </span>
<span id="t1m_1171" class="t sa_1171">Indirect Branch </span><span id="t1n_1171" class="t sa_1171">JMP (FF /4), CALL (FF /2), RET (C3, C2 xx) </span>
<span id="t1o_1171" class="t sa_1171">Far Transfers </span><span id="t1p_1171" class="t sa_1171">INT1, INT3, INT </span><span id="t1q_1171" class="t sb_1171">n</span><span id="t1r_1171" class="t sa_1171">, INTO, IRET, IRETD, IRETQ, JMP (EA xx, FF /5), CALL (9A xx, FF /3), RET (CB, CA xx), </span>
<span id="t1s_1171" class="t sa_1171">SYSCALL, SYSRET, SYSENTER, SYSEXIT, VMLAUNCH, VMRESUME </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
