

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Tue Apr  4 23:55:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        test_histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.828 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6997|     6997|  34.985 us|  34.985 us|  6998|  6998|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |     6995|     6995|        10|          7|          1|   999|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 7, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 13 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 14 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [test_histogram/histogram.cpp:3]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %feature, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %feature"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hist"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln11 = store i10 0, i10 %i" [test_histogram/histogram.cpp:11]   --->   Operation 25 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [test_histogram/histogram.cpp:11]   --->   Operation 28 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [test_histogram/histogram.cpp:11]   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.91ns)   --->   "%icmp_ln11 = icmp_eq  i10 %i_1, i10 999" [test_histogram/histogram.cpp:11]   --->   Operation 31 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 999, i64 999, i64 999"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln11 = add i10 %i_1, i10 1" [test_histogram/histogram.cpp:11]   --->   Operation 33 'add' 'add_ln11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %for.inc.split, void %for.end" [test_histogram/histogram.cpp:11]   --->   Operation 34 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i_1" [test_histogram/histogram.cpp:11]   --->   Operation 35 'zext' 'i_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%feature_addr = getelementptr i32 %feature, i64 0, i64 %i_cast" [test_histogram/histogram.cpp:13]   --->   Operation 36 'getelementptr' 'feature_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%m = load i10 %feature_addr" [test_histogram/histogram.cpp:13]   --->   Operation 37 'load' 'm' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr i32 %weight, i64 0, i64 %i_cast" [test_histogram/histogram.cpp:14]   --->   Operation 38 'getelementptr' 'weight_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%weight_load = load i10 %weight_addr" [test_histogram/histogram.cpp:14]   --->   Operation 39 'load' 'weight_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln11 = store i10 %add_ln11, i10 %i" [test_histogram/histogram.cpp:11]   --->   Operation 40 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%m = load i10 %feature_addr" [test_histogram/histogram.cpp:13]   --->   Operation 41 'load' 'm' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%weight_load = load i10 %weight_addr" [test_histogram/histogram.cpp:14]   --->   Operation 42 'load' 'weight_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i32 %m" [test_histogram/histogram.cpp:15]   --->   Operation 43 'zext' 'zext_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln15" [test_histogram/histogram.cpp:15]   --->   Operation 44 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 45 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%hist_load = load i10 %hist_addr" [test_histogram/histogram.cpp:15]   --->   Operation 46 'load' 'hist_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 47 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln15" [test_histogram/histogram.cpp:15]   --->   Operation 47 'icmp' 'addr_cmp' <Predicate = (!icmp_ln11)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln15 = store i64 %zext_ln15, i64 %reuse_addr_reg" [test_histogram/histogram.cpp:15]   --->   Operation 48 'store' 'store_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 49 'load' 'reuse_reg_load' <Predicate = (!icmp_ln11 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (1.23ns)   --->   "%hist_load = load i10 %hist_addr" [test_histogram/histogram.cpp:15]   --->   Operation 50 'load' 'hist_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 51 [1/1] (0.44ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %hist_load" [test_histogram/histogram.cpp:15]   --->   Operation 51 'select' 'reuse_select' <Predicate = (!icmp_ln11)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [test_histogram/histogram.cpp:18]   --->   Operation 65 'ret' 'ret_ln18' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.82>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%wt = bitcast i32 %weight_load" [test_histogram/histogram.cpp:14]   --->   Operation 52 'bitcast' 'wt' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%x = bitcast i32 %reuse_select" [test_histogram/histogram.cpp:15]   --->   Operation 53 'bitcast' 'x' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_4 : Operation 54 [6/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 54 'fadd' 'add' <Predicate = (!icmp_ln11)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.82>
ST_5 : Operation 55 [5/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 55 'fadd' 'add' <Predicate = (!icmp_ln11)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.82>
ST_6 : Operation 56 [4/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 56 'fadd' 'add' <Predicate = (!icmp_ln11)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.82>
ST_7 : Operation 57 [3/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 57 'fadd' 'add' <Predicate = (!icmp_ln11)> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.82>
ST_8 : Operation 58 [2/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 58 'fadd' 'add' <Predicate = true> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.82>
ST_9 : Operation 59 [1/6] (4.82ns)   --->   "%add = fadd i32 %x, i32 %wt" [test_histogram/histogram.cpp:16]   --->   Operation 59 'fadd' 'add' <Predicate = true> <Delay = 4.82> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 5> <II = 1> <Delay = 4.82> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.23>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [test_histogram/histogram.cpp:9]   --->   Operation 60 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %add" [test_histogram/histogram.cpp:16]   --->   Operation 61 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i10 %hist_addr" [test_histogram/histogram.cpp:16]   --->   Operation 62 'store' 'store_ln16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i32 %reuse_reg" [test_histogram/histogram.cpp:16]   --->   Operation 63 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [test_histogram/histogram.cpp:11]   --->   Operation 64 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ feature]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 01100000000]
reuse_reg           (alloca           ) [ 01111111111]
i                   (alloca           ) [ 01000000000]
spectopmodule_ln3   (spectopmodule    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
store_ln11          (store            ) [ 00000000000]
store_ln0           (store            ) [ 00000000000]
store_ln0           (store            ) [ 00000000000]
br_ln11             (br               ) [ 00000000000]
i_1                 (load             ) [ 00000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000]
icmp_ln11           (icmp             ) [ 01111111000]
empty               (speclooptripcount) [ 00000000000]
add_ln11            (add              ) [ 00000000000]
br_ln11             (br               ) [ 00000000000]
i_cast              (zext             ) [ 00000000000]
feature_addr        (getelementptr    ) [ 00100000000]
weight_addr         (getelementptr    ) [ 00100000000]
store_ln11          (store            ) [ 00000000000]
m                   (load             ) [ 00000000000]
weight_load         (load             ) [ 00011000000]
zext_ln15           (zext             ) [ 00000000000]
hist_addr           (getelementptr    ) [ 01111111111]
reuse_addr_reg_load (load             ) [ 00000000000]
addr_cmp            (icmp             ) [ 00010000000]
store_ln15          (store            ) [ 00000000000]
reuse_reg_load      (load             ) [ 00000000000]
hist_load           (load             ) [ 00000000000]
reuse_select        (select           ) [ 00001000000]
wt                  (bitcast          ) [ 01100111110]
x                   (bitcast          ) [ 01100111110]
add                 (fadd             ) [ 00010000001]
specloopname_ln9    (specloopname     ) [ 00000000000]
bitcast_ln16        (bitcast          ) [ 00000000000]
store_ln16          (store            ) [ 00000000000]
store_ln16          (store            ) [ 00000000000]
br_ln11             (br               ) [ 00000000000]
ret_ln18            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="feature">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hist">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="reuse_addr_reg_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="reuse_reg_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="feature_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="10" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="weight_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="10" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="hist_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="hist_load/2 store_ln16/10 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln11_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="10" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_1_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln11_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="6" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln11_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln11_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln15_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="reuse_addr_reg_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="addr_cmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln15_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="1"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="reuse_reg_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="reuse_select_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="wt_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="wt/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="x_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="bitcast_ln16_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln16_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="9"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/10 "/>
</bind>
</comp>

<comp id="192" class="1005" name="reuse_addr_reg_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="199" class="1005" name="reuse_reg_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="213" class="1005" name="icmp_ln11_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="217" class="1005" name="feature_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="1"/>
<pin id="219" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="feature_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="weight_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="1"/>
<pin id="224" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="weight_load_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2"/>
<pin id="229" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="232" class="1005" name="hist_addr_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="1"/>
<pin id="234" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hist_addr "/>
</bind>
</comp>

<comp id="237" class="1005" name="addr_cmp_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="242" class="1005" name="reuse_select_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reuse_select "/>
</bind>
</comp>

<comp id="247" class="1005" name="wt_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wt "/>
</bind>
</comp>

<comp id="252" class="1005" name="x_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="257" class="1005" name="add_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="44" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="120" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="120" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="145"><net_src comp="129" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="69" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="146" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="95" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="50" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="202"><net_src comp="54" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="209"><net_src comp="58" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="216"><net_src comp="123" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="62" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="225"><net_src comp="75" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="230"><net_src comp="82" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="235"><net_src comp="88" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="240"><net_src comp="154" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="245"><net_src comp="168" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="250"><net_src comp="175" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="255"><net_src comp="179" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="260"><net_src comp="101" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="183" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist | {10 }
 - Input state : 
	Port: histogram : feature | {1 2 }
	Port: histogram : weight | {1 2 }
	Port: histogram : hist | {2 3 }
  - Chain level:
	State 1
		store_ln11 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln11 : 2
		add_ln11 : 2
		br_ln11 : 3
		i_cast : 2
		feature_addr : 3
		m : 4
		weight_addr : 3
		weight_load : 4
		store_ln11 : 3
	State 2
		zext_ln15 : 1
		hist_addr : 2
		hist_load : 3
		addr_cmp : 2
		store_ln15 : 2
	State 3
		reuse_select : 1
	State 4
		add : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln16 : 1
		store_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_101     |    2    |   237   |   216   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln11_fu_123  |    0    |    0    |    11   |
|          |   addr_cmp_fu_154   |    0    |    0    |    29   |
|----------|---------------------|---------|---------|---------|
|  select  | reuse_select_fu_168 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln11_fu_129   |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|   zext   |    i_cast_fu_135    |    0    |    0    |    0    |
|          |   zext_ln15_fu_146  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |   237   |   305   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      add_reg_257     |   32   |
|   addr_cmp_reg_237   |    1   |
| feature_addr_reg_217 |   10   |
|   hist_addr_reg_232  |   10   |
|       i_reg_206      |   10   |
|   icmp_ln11_reg_213  |    1   |
|reuse_addr_reg_reg_192|   64   |
|   reuse_reg_reg_199  |   32   |
| reuse_select_reg_242 |   32   |
|  weight_addr_reg_222 |   10   |
|  weight_load_reg_227 |   32   |
|      wt_reg_247      |   32   |
|       x_reg_252      |   32   |
+----------------------+--------+
|         Total        |   298  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_82 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_95 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_101    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_101    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   188  ||  2.135  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   237  |   305  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   298  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   535  |   350  |
+-----------+--------+--------+--------+--------+
