<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>msp430i2041.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
<tbody>
<tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP430 Driver Library
   &#160;<span id="projectnumber">1.90.00.65</span>
   </div>
  </td>
</tr>
</tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e1cf65e5caa5b20be391e0669541b825.html">cygdrive</a></li><li class="navelem"><a class="el" href="dir_7a9e18c03596d8465cf006c2a17f1e00.html">c</a></li><li class="navelem"><a class="el" href="dir_fe6c554c444e3227c5f1951b4a377054.html">msp430-driverlib</a></li><li class="navelem"><a class="el" href="dir_4229c540f648bf499d1f78361c546dba.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_da973e413be0b1716c582265c873f56b.html">MSP430i2xx</a></li><li class="navelem"><a class="el" href="dir_af153e281ab85c1e86227a1ff4d572e0.html">deprecated</a></li><li class="navelem"><a class="el" href="dir_cc19f5f2e20fe5e5001bcedcdf569db8.html">IAR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">IAR/msp430i2041.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_i_a_r_2msp430i2041_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* Standard register and bit definitions for the Texas Instruments</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">* MSP430I204x microcontroller.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* This file supports assembler and C development for</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* MSP430i2041 devices.</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Texas Instruments, Version 1.1</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">* Rev. 1.0, Setup</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* Rev. 1.1, fixed TAxIV_TAIFG definition</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">********************************************************************/</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef __MSP430i2041</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430i2041</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//#define __MSP430_HEADER_VERSION__ 1134      /* Beta-Build-Tag: #0006 */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifdef  __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef _SYSTEM_BUILD</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#pragma system_include</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#if (((__TID__ &gt;&gt; 8) &amp; 0x7F) != 0x2b)     </span><span class="comment">/* 0x2b = 43 dec */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#error msp430i2041.h file for use with ICC430/A430 only</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifdef __IAR_SYSTEMS_ICC__</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;in430.h&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#pragma language=extended</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define DEFC(name, address) __no_init volatile unsigned char name @ address;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEFW(name, address) __no_init volatile unsigned short name @ address;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DEFCW(name, address) __no_init union \</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">{ \</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_L; \</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_H; \</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">  volatile unsigned short   name; \</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">} @ address;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define READ_ONLY_DEFCW(name, address) __no_init union \</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">{ \</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">    volatile READ_ONLY unsigned char  name##_L; \</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">    volatile READ_ONLY unsigned char  name##_H; \</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">  volatile READ_ONLY unsigned short   name; \</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">} @ address;</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if __REGISTER_MODEL__ == __REGISTER_MODEL_REG20__</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ACCESS_20BIT_REG__  void __data20 * volatile</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ACCESS_20BIT_REG__  volatile unsigned short  </span><span class="comment">/* only short access from C is allowed in small memory model */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DEFA(name, address) __no_init union \</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">{ \</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_L; \</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">    volatile unsigned char  name##_H; \</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">  struct \</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">  { \</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">    volatile unsigned short name##L; \</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">    volatile unsigned short name##H; \</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  }; \</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">  __ACCESS_20BIT_REG__ name; \</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">} @ address;</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __IAR_SYSTEMS_ICC__  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#ifdef __IAR_SYSTEMS_ASM__</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEFC(name, address) sfrb name = address;</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEFW(name, address) sfrw name = address;</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define DEFCW(name, address) sfrbw name, name##_L, name##_H, address;</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span>sfrbw macro name, name_L, name_H, address;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<a class="code" href="_g_c_c_2msp430i2020_8h.html#a25c20d95973dc92fa394117fb9a66e17">sfrb</a> name_L = address;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<a class="code" href="_g_c_c_2msp430i2020_8h.html#a25c20d95973dc92fa394117fb9a66e17">sfrb</a> name_H = address+1;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<a class="code" href="_g_c_c_2msp430i2020_8h.html#a396978fd6f913ea6ca52f9238efe08f0">sfrw</a> name   = address;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      endm</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define READ_ONLY_DEFCW(name, address) const_sfrbw name, name##_L, name##_H, address;</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span>const_sfrbw macro name, name_L, name_H, address;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">const</span> <a class="code" href="_g_c_c_2msp430i2020_8h.html#a25c20d95973dc92fa394117fb9a66e17">sfrb</a> name_L = address;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">const</span> <a class="code" href="_g_c_c_2msp430i2020_8h.html#a25c20d95973dc92fa394117fb9a66e17">sfrb</a> name_H = address+1;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">const</span> <a class="code" href="_g_c_c_2msp430i2020_8h.html#a396978fd6f913ea6ca52f9238efe08f0">sfrw</a> name   = address;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      endm</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DEFA(name, address) sfrba name, name##L, name##H, name##_L, name##_H, address;</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span>sfrba macro name, nameL, nameH, name_L, name_H, address;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<a class="code" href="_g_c_c_2msp430i2020_8h.html#a25c20d95973dc92fa394117fb9a66e17">sfrb</a> name_L = address;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<a class="code" href="_g_c_c_2msp430i2020_8h.html#a25c20d95973dc92fa394117fb9a66e17">sfrb</a> name_H = address+1;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<a class="code" href="_g_c_c_2msp430i2020_8h.html#a396978fd6f913ea6ca52f9238efe08f0">sfrw</a> nameL  = address;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<a class="code" href="_g_c_c_2msp430i2020_8h.html#a396978fd6f913ea6ca52f9238efe08f0">sfrw</a> nameH  = address+2;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;sfrl name   = address;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      endm</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __IAR_SYSTEMS_ASM__*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define READ_ONLY</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af035426824dc95b1a1ceb1b591e82a57">  116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define READ_ONLY const</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">* STANDARD BITS</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad4d43f8748b542bce39e18790f845ecc">  123</a></span>&#160;<span class="preprocessor">#define BIT0                (0x0001u)</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a601923eba46784638244c1ebf2622a2a">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT1                (0x0002u)</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a9c9560bccccb00174801c728f1ed1399">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT2                (0x0004u)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT3                (0x0008u)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT4                (0x0010u)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT5                (0x0020u)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#acc2d074401e2b6322ee8f03476c24677">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT6                (0x0040u)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">  130</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT7                (0x0080u)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0e80e65237843fa1ff15c68cd78066f8">  131</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT8                (0x0100u)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">  132</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIT9                (0x0200u)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#afb13aa9f7ebc9baba968e346029972de">  133</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITA                (0x0400u)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a3f98eadb57d7d0fc2687a55cefa0a3ef">  134</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITB                (0x0800u)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a8c52e5fc182b1bff3088ccfbefe20c96">  135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITC                (0x1000u)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a661469a4e8ce6126c54a3b864516842c">  136</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITD                (0x2000u)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a2c52871d737790ece753991c6fcafebc">  137</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITE                (0x4000u)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aab6a537fff60ab22bd575f17d68ee3e4">  138</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BITF                (0x8000u)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">* STATUS REGISTER BITS</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ac4cf4b2ab929bd23951a8676eeac086b">  144</a></span>&#160;<span class="preprocessor">#define C                   (0x0001u)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a51591cf51bdd6c1f6015532422e7770e">  145</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z                   (0x0002u)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0240ac851181b84ac374872dc5434ee4">  146</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define N                   (0x0004u)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af40a326b23c68a27cebe60f16634a2cb">  147</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define V                   (0x0100u)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a1e3cee306f51b98da4e4c97ab118f506">  148</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GIE                 (0x0008u)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#acb24a5cd5fd8e152af2dae98b3883013">  149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CPUOFF              (0x0010u)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a402257652efd4f64cdd1cfc95f9ed210">  150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OSCOFF              (0x0020u)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a196a05515c9476be96443ccb3aa6004d">  151</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCG0                (0x0040u)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4c235c9d99c61027fc1db9624116a389">  152</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCG1                (0x0080u)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* Low Power Modes coded with Bits 4-7 in SR */</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#ifndef __IAR_SYSTEMS_ICC__ </span><span class="comment">/* Begin #defines for assembler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0d3b793a044ad5aafdd58f96e0b50fee">  157</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0                (CPUOFF)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a3f98cfefe7b049599397267aa768646e">  158</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1                (SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4e51ea7da24d55c620d25beeceafa2d7">  159</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2                (SCG1+CPUOFF)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af8f28c18bdecbdeeba6dbde2e3f23992">  160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3                (SCG1+SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a470d55339b58ef63a94524ea045d187c">  161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4                (SCG1+SCG0+OSCOFF+CPUOFF)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="comment">/* End #defines for assembler */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* Begin #defines for C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0_bits           (CPUOFF)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1_bits           (SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2_bits           (SCG1+CPUOFF)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3_bits           (SCG1+SCG0+CPUOFF)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4_bits           (SCG1+SCG0+OSCOFF+CPUOFF)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#include &quot;in430.h&quot;</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define LPM0      __bis_SR_register(LPM0_bits)         </span><span class="comment">/* Enter Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM0_EXIT __bic_SR_register_on_exit(LPM0_bits) </span><span class="comment">/* Exit Low Power Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1      __bis_SR_register(LPM1_bits)         </span><span class="comment">/* Enter Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM1_EXIT __bic_SR_register_on_exit(LPM1_bits) </span><span class="comment">/* Exit Low Power Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2      __bis_SR_register(LPM2_bits)         </span><span class="comment">/* Enter Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM2_EXIT __bic_SR_register_on_exit(LPM2_bits) </span><span class="comment">/* Exit Low Power Mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3      __bis_SR_register(LPM3_bits)         </span><span class="comment">/* Enter Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM3_EXIT __bic_SR_register_on_exit(LPM3_bits) </span><span class="comment">/* Exit Low Power Mode 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4      __bis_SR_register(LPM4_bits)         </span><span class="comment">/* Enter Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM4_EXIT __bic_SR_register_on_exit(LPM4_bits) </span><span class="comment">/* Exit Low Power Mode 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* End #defines for C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">* CPU</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a5cf9d807349c73d4a04a3a2ca75393cf">  188</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_MSP430_CPU__   </span><span class="comment">/* Definition to show that it has MSP430 CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4da01098ff0402bbc308ff368f9118bd">  189</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_MSP430I_CPU__  </span><span class="comment">/* Definition to show that it has MSP430I CPU */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">* PERIPHERAL FILE MAP</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">* SPECIAL FUNCTION REGISTER ADDRESSES + CONTROL BITS</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a35ea68e842326c521356b72efb077618">  198</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_SFR__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a298b81709bf3150d4b2850729a885830">  199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_SFR__ 0x0000</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#afbdcfb6e1bf242739f1410f823aa5f62">  200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SFR_BASE __MSP430_BASEADDRESS_SFR__</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a6a88b3737d397c03d53931f5a23b0c34">  202</a></span>&#160;<span class="preprocessor">#define IE1_                   (0x0000u)  </span><span class="comment">/* Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span>DEFC(   IE1                  , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a6a88b3737d397c03d53931f5a23b0c34">IE1_</a>)</div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab076d892115b3bbdf2eceb711a6afc88">  204</a></span>&#160;<span class="preprocessor">#define U0IE                IE1       </span><span class="comment">/* UART0 Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab74209efcc9b0d273e44515c09ca9219">  205</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIE               (0x01)    </span><span class="comment">/* Watchdog Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab066cf7af33154ecefe4d60258c88819">  206</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIE                (0x02)    </span><span class="comment">/* Osc. Fault  Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a118048d5ce4a24dacaed04244c16a935">  207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIE               (0x10)    </span><span class="comment">/* NMI Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a364f7874e198c9a39e23c5ed8167a859">  208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCVIE              (0x20)    </span><span class="comment">/* Flash Access Violation Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#afe30b70fbb550e90318ddd74b8fe76c2">  210</a></span>&#160;<span class="preprocessor">#define IFG1_                  (0x0002u)  </span><span class="comment">/* Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span>DEFC(   IFG1                 , <a class="code" href="_i_a_r_2msp430i2041_8h.html#afe30b70fbb550e90318ddd74b8fe76c2">IFG1_</a>)</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af9ed659059eee81941b3ee453c84968c">  212</a></span>&#160;<span class="preprocessor">#define WDTIFG              (0x01)    </span><span class="comment">/* Watchdog Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab5ea12efc56ad0fb6afcd9a6c3dd134b">  213</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OFIFG               (0x02)    </span><span class="comment">/* Osc. Fault Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a6790e0ce9957b20b4d72a00f3f96c6bc">  214</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BORIFG              (0x04)    </span><span class="comment">/* Brown Out Reset Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a15d3938b4e89b4d0602c41339f06cdea">  215</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RSTIFG              (0x08)    </span><span class="comment">/* Reset Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab030e9aac536543b4d68ffa923bf7a30">  216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMIIFG              (0x10)    </span><span class="comment">/* NMI Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/* 5xx Compatibility defines */</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0ffc47f313331f4699ec91b278abfb86">  219</a></span>&#160;<span class="preprocessor">#define SFRIE1_L            IE1       </span><span class="comment">/* Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a8b13bf012fe2b8e0adec17eeda95b95f">  220</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SFRIFG1_L           IFG1      </span><span class="comment">/* Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aad3c6b2c3af78cabaa0e6d77d5693b08">  222</a></span>&#160;<span class="preprocessor">#define SYSJTAGDIS_            (0x01FEu)  </span><span class="comment">/* JTAG Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SYSJTAGDIS           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aad3c6b2c3af78cabaa0e6d77d5693b08">SYSJTAGDIS_</a>)</div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#afc3337151c9625491fd780ffbe0adeb9">  224</a></span>&#160;<span class="preprocessor">#define JTAGDISKEY          (0xA5A5u)  </span><span class="comment">/* JTAG Lock Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">* CLOCK SYSTEM</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0cec347734931382e16ee976163a65a8">  229</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_CS__              </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ac8d6bd751eb9b36c5f065ddf492a8889">  230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_CS__ 0x0050</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab1153dfe0a6d6a2e7500e2ff290b83a1">  231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CS_BASE __MSP430_BASEADDRESS_CS__</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a6ac6ba7b89d5927fee3a6c56abc84652">  233</a></span>&#160;<span class="preprocessor">#define  CSCTL0_                (0x0050u)  </span><span class="comment">/* CS Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span>DEFC(    CSCTL0               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a6ac6ba7b89d5927fee3a6c56abc84652">CSCTL0_</a>)</div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4147bf128f4670af0eb7998bd008e4e4">  235</a></span>&#160;<span class="preprocessor">#define  CSCTL1_                (0x0051u)  </span><span class="comment">/* CS Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span>DEFC(    CSCTL1               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a4147bf128f4670af0eb7998bd008e4e4">CSCTL1_</a>)</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#adb8fed68807dc2110e28543fab1cc5aa">  237</a></span>&#160;<span class="preprocessor">#define  CSIRFCAL_              (0x0052u)  </span><span class="comment">/* CS Internal Resistor Frequency Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span>DEFC(    CSIRFCAL             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#adb8fed68807dc2110e28543fab1cc5aa">CSIRFCAL_</a>)</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad512784ca48104f8a9ee08761b75f725">  239</a></span>&#160;<span class="preprocessor">#define  CSIRTCAL_              (0x0053u)  </span><span class="comment">/* CS Internal Resistor Temperature Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span>DEFC(    CSIRTCAL             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ad512784ca48104f8a9ee08761b75f725">CSIRTCAL_</a>)</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab7bfed36dd5fb38ad973f25b297feca9">  241</a></span>&#160;<span class="preprocessor">#define  CSERFCAL_              (0x0054u)  </span><span class="comment">/* CS External Resistor Frequency Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span>DEFC(    CSERFCAL             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ab7bfed36dd5fb38ad973f25b297feca9">CSERFCAL_</a>)</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a434d623b6a63fc707a3b37a168eab6e5">  243</a></span>&#160;<span class="preprocessor">#define  CSERTCAL_              (0x0055u)  </span><span class="comment">/* CS External Resistor Temperature Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span>DEFC(    CSERTCAL             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a434d623b6a63fc707a3b37a168eab6e5">CSERTCAL_</a>)</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* CSCTL0 Control Bits */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a1d526d03aaeddc3446a21c452f995793">  247</a></span>&#160;<span class="preprocessor">#define DCOR                 (0x0001u)    </span><span class="comment">/* DCO resistor select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae84ad3bc8dda2eda3f8ef859e25e22a1">  248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOBYP               (0x0002u)    </span><span class="comment">/* DCO bypass mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4e8193566ecb6dbdd2bd4cc6e51f05e4">  249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCOF                 (0x0080u)    </span><span class="comment">/* DCO fault flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* CSCTL1 Control Bits */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#afecb194ad6d3cc36efcf71a9e83c9314">  252</a></span>&#160;<span class="preprocessor">#define DIVM0               (0x0001u)   </span><span class="comment">/* MCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a9865a617da6c8923f48857689c630fb3">  253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM1               (0x0002u)   </span><span class="comment">/* MCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab5fd6971f511ea9d2eda373ab4e7a513">  254</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM2               (0x0004u)   </span><span class="comment">/* MCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a350876fdb12fcdd2cee9508b7c50c7d7">  255</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS0               (0x0010u)   </span><span class="comment">/* SMCLK Divider Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4f1311376e4b7fa7406230d48ad9887e">  256</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS1               (0x0020u)   </span><span class="comment">/* SMCLK Divider Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a017a891d197c11061ac00e880f8f9941">  257</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS2               (0x0040u)   </span><span class="comment">/* SMCLK Divider Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a493cf0e2906a5d96d8472be780db4554">  259</a></span>&#160;<span class="preprocessor">#define DIVM_0              (0x0000u)    </span><span class="comment">/* MCLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a93ef77fc30258f320665c894475da389">  260</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_1              (0x0001u)    </span><span class="comment">/* MCLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a6a5a893c141dec43db5088c4472ab8c4">  261</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_2              (0x0002u)    </span><span class="comment">/* MCLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a650bb6b309d4597a57fac6240eb197e8">  262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_3              (0x0003u)    </span><span class="comment">/* MCLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a045625153ccda5ac59a7763c4abf05dc">  263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_4              (0x0004u)    </span><span class="comment">/* MCLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4388d2490bc43f7f5e21b019da0b5390">  264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_5              (0x0005u)    </span><span class="comment">/* MCLK Source Divider 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a9cda538dd8e4dddb5dea6db6a4a95935">  265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_6              (0x0006u)    </span><span class="comment">/* MCLK Source Divider 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae81796d59dc1f56cb6c324d38f90aa65">  266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM_7              (0x0007u)    </span><span class="comment">/* MCLK Source Divider 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a22aef947d8ad2de6a046550da4fe1e60">  267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__1             (0x0000u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af6cc7777c096b72d1e247c0a01c6127e">  268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__2             (0x0001u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aa70bbab33c3a76d82274f09bbf48dc8c">  269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__4             (0x0002u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a81e20620264b0962b2bd17c91bc28047">  270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__8             (0x0003u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#afd224fb15d2ba3f1d0efd990fd379d46">  271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVM__16            (0x0004u)    </span><span class="comment">/* MCLK Source Divider f(MCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a27ee871cb6611578014d4d8630ec1e84">  273</a></span>&#160;<span class="preprocessor">#define DIVS_0              (0x0000u)    </span><span class="comment">/* SMCLK Source Divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae27b5aeb7918fcd60dbd876560f50827">  274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_1              (0x0010u)    </span><span class="comment">/* SMCLK Source Divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a80622b3d880944ec119252938b03f6a8">  275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_2              (0x0020u)    </span><span class="comment">/* SMCLK Source Divider 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af0d4e200e4678c65037f15b4179ff2f5">  276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_3              (0x0030u)    </span><span class="comment">/* SMCLK Source Divider 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af886ecb240932a240798f6c734f6b4dc">  277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_4              (0x0040u)    </span><span class="comment">/* SMCLK Source Divider 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a79676fc61530c1dc8f907e1c35f97337">  278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_5              (0x0050u)    </span><span class="comment">/* SMCLK Source Divider 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad46107c88dab442531c8a23c25308c26">  279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_6              (0x0060u)    </span><span class="comment">/* SMCLK Source Divider 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a15f2b301d26bd2ea1a5655011b1171f3">  280</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS_7              (0x0070u)    </span><span class="comment">/* SMCLK Source Divider 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a045fc358f5c9223afe48681113460b94">  281</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__1             (0x0000u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aaeaef6a7aee4c91577816759ca78c6b2">  282</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__2             (0x0010u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a29c7bb4ddfe343d4b1aeef94d3f7b9df">  283</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__4             (0x0020u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#adf9ea8e3d103825d9176da45aa30bd6d">  284</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__8             (0x0030u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#accc9056a7c1e603c839156605b7f5572">  285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DIVS__16            (0x0040u)    </span><span class="comment">/* SMCLK Source Divider f(SMCLK)/16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* CSIRFCAL Control Bits */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aa730ec29d91fe50132103884296cd612">  288</a></span>&#160;<span class="preprocessor">#define IRFCAL0              (0x0001u)    </span><span class="comment">/* DCO internal resistor frequency calibration value Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a6f33e49d10275c4b7b92c4ffeaa2f4cd">  289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRFCAL1              (0x0002u)    </span><span class="comment">/* DCO internal resistor frequency calibration value Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a346731c5cf63e61c77b82a2a597bf42d">  290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRFCAL2              (0x0004u)    </span><span class="comment">/* DCO internal resistor frequency calibration value Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a7fdf55c082f109d3e4abf866611cdcf6">  291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRFCAL3              (0x0008u)    </span><span class="comment">/* DCO internal resistor frequency calibration value Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a8456b9dded6f7cba536911f7db14ff3a">  292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRFCAL4              (0x0010u)    </span><span class="comment">/* DCO internal resistor frequency calibration value Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad17f6c85c391a2c64bcedaf5bd71f686">  293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRFCAL5              (0x0020u)    </span><span class="comment">/* DCO internal resistor frequency calibration value Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a8c4cfb06cd7b7e07730730e285ef21c2">  294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRFCAL6              (0x0040u)    </span><span class="comment">/* DCO internal resistor frequency calibration value Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a046c59df18834748aacf360e37b0ce5a">  295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRFCAL7              (0x0080u)    </span><span class="comment">/* DCO internal resistor frequency calibration value Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/* CSIRTCAL Control Bits */</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a339435671e903037e7b99e65ea53cba9">  298</a></span>&#160;<span class="preprocessor">#define IRTCAL0              (0x0001u)    </span><span class="comment">/* DCO internal resistor temperature calibration value Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aadbcb8eb64caf5195162cfc024969e2f">  299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRTCAL1              (0x0002u)    </span><span class="comment">/* DCO internal resistor temperature calibration value Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a7376f925e8b4fc359bbafed04a0503d7">  300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRTCAL2              (0x0004u)    </span><span class="comment">/* DCO internal resistor temperature calibration value Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a80f019304f1fa47189fe283c635399b9">  301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRTCAL3              (0x0008u)    </span><span class="comment">/* DCO internal resistor temperature calibration value Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aaa3967991a0e74208842063de59278c2">  302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRTCAL4              (0x0010u)    </span><span class="comment">/* DCO internal resistor temperature calibration value Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aba8d45d75c1a04c599ae7e307ad970d8">  303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRTCAL5              (0x0020u)    </span><span class="comment">/* DCO internal resistor temperature calibration value Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab2aa93f4201c4f6bc30ebfa30aaae8d2">  304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRTCAL6              (0x0040u)    </span><span class="comment">/* DCO internal resistor temperature calibration value Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a1466ea3ce951776cf3deb4674b47a9c7">  305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IRTCAL7              (0x0080u)    </span><span class="comment">/* DCO internal resistor temperature calibration value Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* CSERFCAL Control Bits */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a2a46f0aa340a71f4e99fbc5b8d550530">  308</a></span>&#160;<span class="preprocessor">#define ERFCAL0              (0x0001u)    </span><span class="comment">/* DCO external resistor frequency calibration value Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af90e7f6e3209081e03707f9d9ddd13f8">  309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERFCAL1              (0x0002u)    </span><span class="comment">/* DCO external resistor frequency calibration value Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a18bfc3e10c5ccb9d07b94319220c2a49">  310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERFCAL2              (0x0004u)    </span><span class="comment">/* DCO external resistor frequency calibration value Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae446200a269f94f8dc9939a4046d2676">  311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERFCAL3              (0x0008u)    </span><span class="comment">/* DCO external resistor frequency calibration value Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab210a6d1f16bd3c1f9136399ef1147ba">  312</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERFCAL4              (0x0010u)    </span><span class="comment">/* DCO external resistor frequency calibration value Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a7a097c4df90a95db332f7136f349c2f2">  313</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERFCAL5              (0x0020u)    </span><span class="comment">/* DCO external resistor frequency calibration value Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a50cdb4e33612aef6d3a9fb5f8aca6d0e">  314</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERFCAL6              (0x0040u)    </span><span class="comment">/* DCO external resistor frequency calibration value Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a1a56d9ef677beda35558c25bb3583fa2">  315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERFCAL7              (0x0080u)    </span><span class="comment">/* DCO external resistor frequency calibration value Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* CSERTCAL Control Bits */</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad5cec5c64ba83625f5e46d04aa7bc7ad">  318</a></span>&#160;<span class="preprocessor">#define ERTCAL0              (0x0001u)    </span><span class="comment">/* DCO external resistor temperature calibration value Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a9b51dbe9b724e99aeee05dabe4bef1bd">  319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERTCAL1              (0x0002u)    </span><span class="comment">/* DCO external resistor temperature calibration value Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aa3ca44d241d5fcaa15f9407e29fd3f01">  320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERTCAL2              (0x0004u)    </span><span class="comment">/* DCO external resistor temperature calibration value Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#abcb839b54806d520994fb7987a848e8c">  321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERTCAL3              (0x0008u)    </span><span class="comment">/* DCO external resistor temperature calibration value Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a844ea82aabfbbcfe4e2dbfddf5c49c2d">  322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERTCAL4              (0x0010u)    </span><span class="comment">/* DCO external resistor temperature calibration value Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aa201046cb47857225999292ea28779aa">  323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERTCAL5              (0x0020u)    </span><span class="comment">/* DCO external resistor temperature calibration value Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ac288401a8f3288d1b125bf37996143fd">  324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERTCAL6              (0x0040u)    </span><span class="comment">/* DCO external resistor temperature calibration value Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a8f5efa9e8eb2981fbf4b7ed718c8c452">  325</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERTCAL7              (0x0080u)    </span><span class="comment">/* DCO external resistor temperature calibration value Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/*************************************************************</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">* Flash Memory</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">*************************************************************/</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aadea2b8a167f7af267e900556216bce9">  330</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_FLASH__          </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4af4f24bdda11aad09f029a7ef84d0f9">  331</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_FLASH__ 0x0128</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">  332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FLASH_BASE __MSP430_BASEADDRESS_FLASH__</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab2f399c85c56ef0ca7dad388cead989d">  334</a></span>&#160;<span class="preprocessor">#define FCTL1_                 (0x0128u)  </span><span class="comment">/* FLASH Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   FCTL1                , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ab2f399c85c56ef0ca7dad388cead989d">FCTL1_</a>)</div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a3d7c09df9f29216c65f47e005a32200b">  336</a></span>&#160;<span class="preprocessor">#define FCTL2_                 (0x012Au)  </span><span class="comment">/* FLASH Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   FCTL2                , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a3d7c09df9f29216c65f47e005a32200b">FCTL2_</a>)</div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a919f4ae0fa82849dc7a97bb80534976f">  338</a></span>&#160;<span class="preprocessor">#define FCTL3_                 (0x012Cu)  </span><span class="comment">/* FLASH Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   FCTL3                , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a919f4ae0fa82849dc7a97bb80534976f">FCTL3_</a>)</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a5abe8436c479614b24991136c7f92bfe">  341</a></span>&#160;<span class="preprocessor">#define FRKEY               (0x9600u)  </span><span class="comment">/* Flash key returned by read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a60a63339a28732e5fed8086e52f95109">  342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FWKEY               (0xA500u)  </span><span class="comment">/* Flash key for write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a51372209f9642b083708830500da4f5a">  343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FXKEY               (0x3300u)  </span><span class="comment">/* for use with XOR instruction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0d4522ecaa66a6e2edacf9cd78b07f89">  345</a></span>&#160;<span class="preprocessor">#define ERASE               (0x0002u)  </span><span class="comment">/* Enable bit for Flash segment erase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a2fdaff334c72d44d597f0194f03576a6">  346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MERAS               (0x0004u)  </span><span class="comment">/* Enable bit for Flash mass erase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a6fd48723c10f35efb40bd1af6cfb1cd0">  347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WRT                 (0x0040u)  </span><span class="comment">/* Enable bit for Flash write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad25a8e3269e21dc8d5a140ed4d769276">  348</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BLKWRT              (0x0080u)  </span><span class="comment">/* Enable bit for Flash segment write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a9b2f6ef0fbdd66bd58aed3d02d291552">  349</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SEGWRT              (0x0080u)  </span><span class="comment">/* old definition */</span><span class="preprocessor"> </span><span class="comment">/* Enable bit for Flash segment write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a130d229e3dbc32fafe85fd39419ca91d">  351</a></span>&#160;<span class="preprocessor">#define FN0                 (0x0001u)  </span><span class="comment">/* Divide Flash clock by 1 to 64 using FN0 to FN5 according to: */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a7d52246b9f38c29e13091d20a709f2c7">  352</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FN1                 (0x0002u)  </span><span class="comment">/*  32*FN5 + 16*FN4 + 8*FN3 + 4*FN2 + 2*FN1 + FN0 + 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef FN2</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a7497acc681fbd62f5de4de4f66d2ee1f">  354</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FN2                 (0x0004u)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef FN3</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a645aedd0abe28ab891b2948d8ada6971">  357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FN3                 (0x0008u)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifndef FN4</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae55ca4bae95ee77420e3c40e5c132e4a">  360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FN4                 (0x0010u)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a6b9f1599b8914e525a7019c4f3bddc49">  362</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FN5                 (0x0020u)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a48385cc1b3b93ab59f87a7ca67fbfbbc">  363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSSEL0              (0x0040u)  </span><span class="comment">/* Flash clock select 0 */</span><span class="preprocessor">        </span><span class="comment">/* to distinguish from USART SSELx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#acc2f9e44b11d56a53a7b31976d6558e7">  364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSSEL1              (0x0080u)  </span><span class="comment">/* Flash clock select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a333b0c78e0aed867934543441c49f096">  366</a></span>&#160;<span class="preprocessor">#define FSSEL_0             (0x0000u)  </span><span class="comment">/* Flash clock select: 0 - ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a121396ad65b9df3211bf0d1addd844ea">  367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSSEL_1             (0x0040u)  </span><span class="comment">/* Flash clock select: 1 - MCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad5e271bc4833cbb4094740d1d6abf217">  368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSSEL_2             (0x0080u)  </span><span class="comment">/* Flash clock select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a97ecb953cbc9b0c4fd62d7207f84920d">  369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define FSSEL_3             (0x00C0u)  </span><span class="comment">/* Flash clock select: 3 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab5be0aaddb58ffb9cb20c12530d66316">  371</a></span>&#160;<span class="preprocessor">#define BUSY                (0x0001u)  </span><span class="comment">/* Flash busy: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aa05f7fb72110dd49fca81924e8e39366">  372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define KEYV                (0x0002u)  </span><span class="comment">/* Flash Key violation flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af5bb57b173dd669993784a17417671f1">  373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ACCVIFG             (0x0004u)  </span><span class="comment">/* Flash Access violation flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aef72fe86b7c60b1a86920496456edeac">  374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WAIT                (0x0008u)  </span><span class="comment">/* Wait flag for segment write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0376b2ead2de10bb7ab6a4d21ec304e9">  375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LOCK                (0x0010u)  </span><span class="comment">/* Lock bit: 1 - Flash is locked (read only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a5b678cfc91a2260fb7ad94e2bac61a17">  376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EMEX                (0x0020u)  </span><span class="comment">/* Flash Emergency Exit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae810c82c206d03de1193a3c9e0edc46d">  377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LOCKSEG             (0x0040u)  </span><span class="comment">/* Flash Info Lock bit: read = 1 - Segment is locked (read only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">* HARDWARE MULTIPLIER</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#afbfcdca8757c2e5258e93909e00f653e">  382</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_MPY__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aa7c3ff7592ffe0c9de00627f809850e7">  383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_MPY__ 0x0130</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af1d6c9b881d8c99c65210af7c4e116bc">  384</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MPY_BASE __MSP430_BASEADDRESS_MPY__</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a476791ca843f9065dd3f2781c92686e7">  386</a></span>&#160;<span class="preprocessor">#define MPY_                   (0x0130u)  </span><span class="comment">/* Multiply Unsigned/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   MPY                  , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a476791ca843f9065dd3f2781c92686e7">MPY_</a>)</div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a5e61faad3a1335d7349a31e00fb32518">  388</a></span>&#160;<span class="preprocessor">#define MPYS_                  (0x0132u)  </span><span class="comment">/* Multiply Signed/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   MPYS                 , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a5e61faad3a1335d7349a31e00fb32518">MPYS_</a>)</div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a3f667d50799c41c5b6858190b01d3fdb">  390</a></span>&#160;<span class="preprocessor">#define MAC_                   (0x0134u)  </span><span class="comment">/* Multiply Unsigned and Accumulate/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   MAC                  , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a3f667d50799c41c5b6858190b01d3fdb">MAC_</a>)</div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aad930bfec72a127f9c60905447123fa5">  392</a></span>&#160;<span class="preprocessor">#define MACS_                  (0x0136u)  </span><span class="comment">/* Multiply Signed and Accumulate/Operand 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   MACS                 , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aad930bfec72a127f9c60905447123fa5">MACS_</a>)</div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae58f3bc8e85f79b0f8b44502d4a49970">  394</a></span>&#160;<span class="preprocessor">#define OP2_                   (0x0138u)  </span><span class="comment">/* Operand 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   OP2                  , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ae58f3bc8e85f79b0f8b44502d4a49970">OP2_</a>)</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a2d399c05b78578f52f50471576a33c6d">  396</a></span>&#160;<span class="preprocessor">#define RESLO_                 (0x013Au)  </span><span class="comment">/* Result Low Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   RESLO                , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a2d399c05b78578f52f50471576a33c6d">RESLO_</a>)</div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae7fbce863941e596e6ce805e032eb296">  398</a></span>&#160;<span class="preprocessor">#define RESHI_                 (0x013Cu)  </span><span class="comment">/* Result High Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   RESHI                , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ae7fbce863941e596e6ce805e032eb296">RESHI_</a>)</div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a535b8bd7f3a0c182b059cf8f275cfce6">  400</a></span>&#160;<span class="preprocessor">#define SUMEXT_                (0x013Eu)  </span><span class="comment">/* Sum Extend */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2041_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>( SUMEXT            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a535b8bd7f3a0c182b059cf8f275cfce6">SUMEXT_</a>)</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">* PMM - Power Management System</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define __MSP430_HAS_PMM__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_PMM__ 0x0060</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMM_BASE __MSP430_BASEADDRESS_PMM__</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define  LPM45CTL_             (0x0060u)  </span><span class="comment">/* PMM Power Mode 4.5 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span>DEFC(    LPM45CTL            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ad62b37f073992df508f307e37aef5719">LPM45CTL_</a>)</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define  VMONCTL_              (0x0061u)  </span><span class="comment">/* PMM Voltage Monitor Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span>DEFC(    VMONCTL             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a7200aaba5b2457abdc860cf6b00614bd">VMONCTL_</a>)</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define  REFCAL0_              (0x0062u)  </span><span class="comment">/* PMM Reference Calibration Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span>DEFC(    REFCAL0             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#af994c9b5794aecd22bc7db9d15dd6294">REFCAL0_</a>)</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define  REFCAL1_              (0x0063u)  </span><span class="comment">/* PMM Reference Calibration Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span>DEFC(    REFCAL1             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a43e6de83ec4939e8a66adffe2f1db7e7">REFCAL1_</a>)</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define VCMONCTL            VMONCTL   </span><span class="comment">/* Legacy Define */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* LPM45CTL Power Mode 5 Control Bits */</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define LOCKLPM45           (0x0001u)  </span><span class="comment">/* Lock I/O pin configuration upon entry/exit to/from LPM4.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LPM45IFG            (0x0002u)  </span><span class="comment">/* LPM4.5 interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PMMREGOFF           (0x0010u)  </span><span class="comment">/* PMM Turn Regulator off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* Voltage Monitor Control Bits */</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define VMONLVL0            (0x0001u)  </span><span class="comment">/* Voltage monitor level selection Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONLVL1            (0x0002u)  </span><span class="comment">/* Voltage monitor level selection Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONLVL2            (0x0004u)  </span><span class="comment">/* Voltage monitor level selection Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONIE              (0x0010u)  </span><span class="comment">/* Voltage monitor interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONIFG             (0x0020u)  </span><span class="comment">/* Voltage monitor interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define VMONLVL_0           (0x0000u)  </span><span class="comment">/* Voltage monitor level selection: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONLVL_1           (0x0001u)  </span><span class="comment">/* Voltage monitor level selection: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONLVL_2           (0x0002u)  </span><span class="comment">/* Voltage monitor level selection: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONLVL_3           (0x0003u)  </span><span class="comment">/* Voltage monitor level selection: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONLVL_4           (0x0004u)  </span><span class="comment">/* Voltage monitor level selection: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONLVL_5           (0x0005u)  </span><span class="comment">/* Voltage monitor level selection: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONLVL_6           (0x0006u)  </span><span class="comment">/* Voltage monitor level selection: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMONLVL_7           (0x0007u)  </span><span class="comment">/* Voltage monitor level selection: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/* Reference Calibration 0 Bits */</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define BGFINE0             (0x0001u)  </span><span class="comment">/* Bandgap voltage fine calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGFINE1             (0x0002u)  </span><span class="comment">/* Bandgap voltage fine calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGFINE2             (0x0004u)  </span><span class="comment">/* Bandgap voltage fine calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGFINE3             (0x0008u)  </span><span class="comment">/* Bandgap voltage fine calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGCOARSE0           (0x0010u)  </span><span class="comment">/* Bandgap voltage coarse calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGCOARSE1           (0x0020u)  </span><span class="comment">/* Bandgap voltage coarse calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* Reference Calibration 1 Bits */</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define BGCURVE0            (0x0001u)  </span><span class="comment">/* Curvature compensation Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGCURVE1            (0x0002u)  </span><span class="comment">/* Curvature compensation Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGCURVE2            (0x0004u)  </span><span class="comment">/* Curvature compensation Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BGCURVE3            (0x0008u)  </span><span class="comment">/* Curvature compensation Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIASCURRENT0        (0x0010u)  </span><span class="comment">/* Bandgap bias current calibration Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIASCURRENT1        (0x0020u)  </span><span class="comment">/* Bandgap bias current calibration Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIASCURRENT2        (0x0040u)  </span><span class="comment">/* Bandgap bias current calibration Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define BIASCURRENT3        (0x0080u)  </span><span class="comment">/* Bandgap bias current calibration Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">* DIGITAL I/O Port1/2</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define __MSP430_HAS_PORT1__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_PORT1__ 0x0010</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1_BASE __MSP430_BASEADDRESS_PORT1__</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_PORT2__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_PORT2__ 0x0010</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2_BASE __MSP430_BASEADDRESS_PORT2__</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_PORTA__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_PORTA__ 0x0010</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PA_BASE __MSP430_BASEADDRESS_PORTA__</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_P1SEL0__         </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_P2SEL0__         </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_PASEL0__         </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_P1SEL1__         </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_P2SEL1__         </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_PASEL1__         </span><span class="comment">/* Define for DriverLib */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define PAIN_                  (0x0010u)  </span><span class="comment">/* Port A Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span>READ_ONLY_DEFCW( PAIN              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a8a5c5422dcb6560c72ce43b2cee1a039">PAIN_</a>)</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define  PAOUT_                 (0x0012u)  </span><span class="comment">/* Port A Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span>DEFCW(   PAOUT                , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a5ae54b2a6a914becb9ff7a2d5d7d9b22">PAOUT_</a>)</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define  PADIR_                 (0x0014u)  </span><span class="comment">/* Port A Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span>DEFCW(   PADIR                , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a96cc9451cee152c4c5b22904e66dce3a">PADIR_</a>)</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define  PASEL0_                (0x001Au)  </span><span class="comment">/* Port A Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span>DEFCW(   PASEL0               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a9df8048c632cbd5639d730121e8a3011">PASEL0_</a>)</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define  PASEL1_                (0x001Cu)  </span><span class="comment">/* Port A Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span>DEFCW(   PASEL1               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#afd2f58472013ee5bd07669de41f908c4">PASEL1_</a>)</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define  PAIES_                 (0x0028u)  </span><span class="comment">/* Port A Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span>DEFCW(   PAIES                , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aacddf1be978155ff6fd42b72a4bf5782">PAIES_</a>)</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define  PAIE_                  (0x002Au)  </span><span class="comment">/* Port A Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span>DEFCW(   PAIE                 , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a829daff31a9e775854018f466241cbe7">PAIE_</a>)</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define  PAIFG_                 (0x002Cu)  </span><span class="comment">/* Port A Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span>DEFCW(   PAIFG                , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a5e3d2dced933d0bc2459cca502a31719">PAIFG_</a>)</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define P1IV_                  (0x001Eu)  </span><span class="comment">/* Port 1 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   P1IV                 , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a17d5de8b9870ab3042e823d6d731abb4">P1IV_</a>)</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define P2IV_                  (0x002Eu)  </span><span class="comment">/* Port 2 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   P2IV                 , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a4cafbf879d792f5a9681fe32924ebca3">P2IV_</a>)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define P1IN                (PAIN_L)  </span><span class="comment">/* Port 1 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1OUT               (PAOUT_L) </span><span class="comment">/* Port 1 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1DIR               (PADIR_L) </span><span class="comment">/* Port 1 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1SEL0              (PASEL0_L) </span><span class="comment">/* Port 1 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1SEL1              (PASEL1_L) </span><span class="comment">/* Port 1 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IES               (PAIES_L) </span><span class="comment">/* Port 1 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IE                (PAIE_L)  </span><span class="comment">/* Port 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IFG               (PAIFG_L) </span><span class="comment">/* Port 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">//Definitions for P1IV</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define P1IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG0          (0x0002u)    </span><span class="comment">/* P1IV P1IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG1          (0x0004u)    </span><span class="comment">/* P1IV P1IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG2          (0x0006u)    </span><span class="comment">/* P1IV P1IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG3          (0x0008u)    </span><span class="comment">/* P1IV P1IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG4          (0x000Au)    </span><span class="comment">/* P1IV P1IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG5          (0x000Cu)    </span><span class="comment">/* P1IV P1IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG6          (0x000Eu)    </span><span class="comment">/* P1IV P1IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P1IV_P1IFG7          (0x0010u)    </span><span class="comment">/* P1IV P1IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define P2IN                (PAIN_H)  </span><span class="comment">/* Port 2 Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2OUT               (PAOUT_H) </span><span class="comment">/* Port 2 Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2DIR               (PADIR_H) </span><span class="comment">/* Port 2 Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2SEL0              (PASEL0_H) </span><span class="comment">/* Port 2 Selection 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2SEL1              (PASEL1_H) </span><span class="comment">/* Port 2 Selection 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IES               (PAIES_H) </span><span class="comment">/* Port 2 Interrupt Edge Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IE                (PAIE_H)  </span><span class="comment">/* Port 2 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IFG               (PAIFG_H) </span><span class="comment">/* Port 2 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">//Definitions for P2IV</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define P2IV_NONE            (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG0          (0x0002u)    </span><span class="comment">/* P2IV P2IFG.0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG1          (0x0004u)    </span><span class="comment">/* P2IV P2IFG.1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG2          (0x0006u)    </span><span class="comment">/* P2IV P2IFG.2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG3          (0x0008u)    </span><span class="comment">/* P2IV P2IFG.3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG4          (0x000Au)    </span><span class="comment">/* P2IV P2IFG.4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG5          (0x000Cu)    </span><span class="comment">/* P2IV P2IFG.5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG6          (0x000Eu)    </span><span class="comment">/* P2IV P2IFG.6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define P2IV_P2IFG7          (0x0010u)    </span><span class="comment">/* P2IV P2IFG.7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">* SD24_4 - Sigma Delta 24 Bit</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define __MSP430_HAS_SD24__           </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_SD24__ 0x00B0</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24_BASE __MSP430_BASEADDRESS_SD24__</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_HAS_SD24_4__        </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define SD24INCTL0_            (0x00B0u)  </span><span class="comment">/* SD24 Input Control Register Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span>DEFC(   SD24INCTL0           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a3a0d976ab57fce2d2c37e880cd95eb3c">SD24INCTL0_</a>)</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define SD24INCTL1_            (0x00B1u)  </span><span class="comment">/* SD24 Input Control Register Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span>DEFC(   SD24INCTL1           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a2e9ded0351f2e06758f4997d49a1fdb7">SD24INCTL1_</a>)</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define SD24INCTL2_            (0x00B2u)  </span><span class="comment">/* SD24 Input Control Register Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span>DEFC(   SD24INCTL2           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a92ba7825f6f7e173ff530be176adfd06">SD24INCTL2_</a>)</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define SD24INCTL3_            (0x00B3u)  </span><span class="comment">/* SD24 Input Control Register Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span>DEFC(   SD24INCTL3           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a2ed4db034aa60d4a5503a75b0d7bce83">SD24INCTL3_</a>)</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define SD24PRE0_              (0x00B8u)  </span><span class="comment">/* SD24 Preload Register Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span>DEFC(   SD24PRE0             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a9ae3b030bfed81ecc83eeabffe3b4b9f">SD24PRE0_</a>)</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define SD24PRE1_              (0x00B9u)  </span><span class="comment">/* SD24 Preload Register Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span>DEFC(   SD24PRE1             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a39a1838bbb61c25842819c38d7229604">SD24PRE1_</a>)</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define SD24PRE2_              (0x00BAu)  </span><span class="comment">/* SD24 Preload Register Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span>DEFC(   SD24PRE2             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a4f687240997875d36a20769784dc46c9">SD24PRE2_</a>)</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define SD24PRE3_              (0x00BBu)  </span><span class="comment">/* SD24 Preload Register Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span>DEFC(   SD24PRE3             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ab33b119761654a02794e65dc1a6ac4f0">SD24PRE3_</a>)</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define SD24TRIM_              (0x00BFu)  </span><span class="comment">/* SD24 Trim Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span>DEFC(   SD24TRIM             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ae086aeff64d41dbc38ff7095d8aca435">SD24TRIM_</a>)</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define SD24CTL_               (0x0100u)  </span><span class="comment">/* Sigma Delta ADC 24 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SD24CTL              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a87341c2731c0b54d9bbe3ff316fe3799">SD24CTL_</a>)</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define SD24CCTL0_             (0x0102u)  </span><span class="comment">/* SD24 Channel 0 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SD24CCTL0            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a7df62467c16224c0ebae0739909bd348">SD24CCTL0_</a>)</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define SD24CCTL1_             (0x0104u)  </span><span class="comment">/* SD24 Channel 1 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SD24CCTL1            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aa2d969c456141e4486fb6664b13bb7f2">SD24CCTL1_</a>)</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define SD24CCTL2_             (0x0106u)  </span><span class="comment">/* SD24 Channel 2 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SD24CCTL2            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a1f8453e9798fd410c28b95d978b9d0ea">SD24CCTL2_</a>)</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define SD24CCTL3_             (0x0108u)  </span><span class="comment">/* SD24 Channel 3 Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SD24CCTL3            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aebc2fdf082455e49c279fd8555cd3017">SD24CCTL3_</a>)</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define SD24MEM0_              (0x0110u)  </span><span class="comment">/* SD24 Channel 0 Conversion Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SD24MEM0             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a72feff1a903604ba117e64fcfd417f2b">SD24MEM0_</a>)</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define SD24MEM1_              (0x0112u)  </span><span class="comment">/* SD24 Channel 1 Conversion Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SD24MEM1             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ad5e3d023a314f6971a6084ba1fee3244">SD24MEM1_</a>)</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define SD24MEM2_              (0x0114u)  </span><span class="comment">/* SD24 Channel 2 Conversion Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SD24MEM2             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a9c2058b91e6e825376753d16cdae93bd">SD24MEM2_</a>)</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define SD24MEM3_              (0x0116u)  </span><span class="comment">/* SD24 Channel 3 Conversion Memory */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SD24MEM3             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a9256faecf702f7d0463feeb6a38077ed">SD24MEM3_</a>)</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define SD24IV_                (0x01F0u)  </span><span class="comment">/* SD24 Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   SD24IV               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aa20f12c7d6dd331318befdf73d34ada0">SD24IV_</a>)</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">/* SD24INCTLx */</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define SD24INCH0           (0x0001u)  </span><span class="comment">/* SD24 Input Channel select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INCH1           (0x0002u)  </span><span class="comment">/* SD24 Input Channel select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INCH2           (0x0004u)  </span><span class="comment">/* SD24 Input Channel select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN0           (0x0008u)  </span><span class="comment">/* SD24 Input Pre-Amplifier Gain Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN1           (0x0010u)  </span><span class="comment">/* SD24 Input Pre-Amplifier Gain Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN2           (0x0020u)  </span><span class="comment">/* SD24 Input Pre-Amplifier Gain Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INTDLY          (0x0040u)  </span><span class="comment">/* SD24 Interrupt Delay after 1.Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define SD24GAIN_1          (0x0000u)  </span><span class="comment">/* SD24 Input Pre-Amplifier Gain Select *1  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_2          (0x0008u)  </span><span class="comment">/* SD24 Input Pre-Amplifier Gain Select *2  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_4          (0x0010u)  </span><span class="comment">/* SD24 Input Pre-Amplifier Gain Select *4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_8          (0x0018u)  </span><span class="comment">/* SD24 Input Pre-Amplifier Gain Select *8  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24GAIN_16         (0x0020u)  </span><span class="comment">/* SD24 Input Pre-Amplifier Gain Select *16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define SD24INCH_0          (0x0000u)  </span><span class="comment">/* SD24 Input Channel select input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INCH_1          (0x0001u)  </span><span class="comment">/* SD24 Input Channel select input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INCH_2          (0x0002u)  </span><span class="comment">/* SD24 Input Channel select input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INCH_3          (0x0003u)  </span><span class="comment">/* SD24 Input Channel select input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INCH_4          (0x0004u)  </span><span class="comment">/* SD24 Input Channel select input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INCH_5          (0x0005u)  </span><span class="comment">/* SD24 Input Channel select Vcc divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INCH_6          (0x0006u)  </span><span class="comment">/* SD24 Input Channel select Temp */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24INCH_7          (0x0007u)  </span><span class="comment">/* SD24 Input Channel select Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/* SD24CTL */</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define SD24OVIE            (0x0002u)  </span><span class="comment">/* SD24 Overflow Interupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24REFS            (0x0004u)  </span><span class="comment">/* SD24 Reference Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/* SD24CCTLx */</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define SD24GRP             (0x0001u)  </span><span class="comment">/* SD24 Grouping of Channels: 0:Off/1:On */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SC              (0x0002u)  </span><span class="comment">/* SD24 Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24IFG             (0x0004u)  </span><span class="comment">/* SD24 Channel x Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24IE              (0x0008u)  </span><span class="comment">/* SD24 Channel x Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24DF              (0x0010u)  </span><span class="comment">/* SD24 Channel x Data Format: 0:Unipolar/1:Bipolar */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24OVIFG           (0x0020u)  </span><span class="comment">/* SD24 Channel x Overflow Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24LSBACC          (0x0040u)  </span><span class="comment">/* SD24 Channel x Access LSB of ADC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24LSBTOG          (0x0080u)  </span><span class="comment">/* SD24 Channel x Toggle LSB Output of ADC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24OSR0            (0x0100u)  </span><span class="comment">/* SD24 Channel x OverSampling Ratio 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24OSR1            (0x0200u)  </span><span class="comment">/* SD24 Channel x OverSampling Ratio 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24SNGL            (0x0400u)  </span><span class="comment">/* SD24 Channel x Single Conversion On/Off */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define SD24OSR_256         (0x0000u)  </span><span class="comment">/* SD24 Channel x OverSampling Ratio 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24OSR_128         (0x0100u)  </span><span class="comment">/* SD24 Channel x OverSampling Ratio 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24OSR_64          (0x0200u)  </span><span class="comment">/* SD24 Channel x OverSampling Ratio  64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24OSR_32          (0x0300u)  </span><span class="comment">/* SD24 Channel x OverSampling Ratio  32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">/* SD24TRIM */</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define SD24IBTRIM0         (0x0001u)  </span><span class="comment">/* SD24 Trimming of bias current Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24IBTRIM1         (0x0002u)  </span><span class="comment">/* SD24 Trimming of bias current Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24IBTRIM2         (0x0004u)  </span><span class="comment">/* SD24 Trimming of bias current Bit: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24REFDLYTRIM0     (0x0008u)  </span><span class="comment">/* SD24 Trimming of reference voltage buffer start up delay Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24REFDLYTRIM1     (0x0010u)  </span><span class="comment">/* SD24 Trimming of reference voltage buffer start up delay Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/* SD24IV Definitions */</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define SD24IV_NONE         (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24IV_SD24OVIFG    (0x0002u)    </span><span class="comment">/* SD24OVIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24IV_SD24MEM0     (0x0004u)    </span><span class="comment">/* SD24MEM0 SD24IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24IV_SD24MEM1     (0x0006u)    </span><span class="comment">/* SD24MEM1 SD24IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24IV_SD24MEM2     (0x0008u)    </span><span class="comment">/* SD24MEM2 SD24IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24IV_SD24MEM3     (0x000Au)    </span><span class="comment">/* SD24MEM3 SD24IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">* Timer0_A3</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define __MSP430_HAS_T0A3__           </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_T0A3__ 0x0160</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIMER_A0_BASE __MSP430_BASEADDRESS_T0A3__</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define TA0IV_                 (0x012Eu)  </span><span class="comment">/* Timer0_A3 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2041_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>( TA0IV             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a1d8b46acb68ec97d33dcca913b92afd5">TA0IV_</a>)</div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a984b2496a9ec04d4ab8f8ea0f8764cad">  661</a></span>&#160;<span class="preprocessor">#define TA0CTL_                (0x0160u)  </span><span class="comment">/* Timer0_A3 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA0CTL               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a984b2496a9ec04d4ab8f8ea0f8764cad">TA0CTL_</a>)</div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#afdc7c325e379dddd1f1622231f7241fd">  663</a></span>&#160;<span class="preprocessor">#define TA0CCTL0_              (0x0162u)  </span><span class="comment">/* Timer0_A3 Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA0CCTL0             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#afdc7c325e379dddd1f1622231f7241fd">TA0CCTL0_</a>)</div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aed3f27537a83fe30f1e2e91b259b716b">  665</a></span>&#160;<span class="preprocessor">#define TA0CCTL1_              (0x0164u)  </span><span class="comment">/* Timer0_A3 Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA0CCTL1             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aed3f27537a83fe30f1e2e91b259b716b">TA0CCTL1_</a>)</div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a29c6bbbc37a825f1615deb6b5d137c26">  667</a></span>&#160;<span class="preprocessor">#define TA0CCTL2_              (0x0166u)  </span><span class="comment">/* Timer0_A3 Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA0CCTL2             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a29c6bbbc37a825f1615deb6b5d137c26">TA0CCTL2_</a>)</div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aabab8c6f3c0e0ee43db0da81ea2e21fe">  669</a></span>&#160;<span class="preprocessor">#define TA0R_                  (0x0170u)  </span><span class="comment">/* Timer0_A3 Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA0R                 , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aabab8c6f3c0e0ee43db0da81ea2e21fe">TA0R_</a>)</div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a87bb9e1a44d19c41201911a4c0cbed98">  671</a></span>&#160;<span class="preprocessor">#define TA0CCR0_               (0x0172u)  </span><span class="comment">/* Timer0_A3 Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA0CCR0              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a87bb9e1a44d19c41201911a4c0cbed98">TA0CCR0_</a>)</div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a913be2e675e0453e264dd6d9d3488437">  673</a></span>&#160;<span class="preprocessor">#define TA0CCR1_               (0x0174u)  </span><span class="comment">/* Timer0_A3 Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA0CCR1              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a913be2e675e0453e264dd6d9d3488437">TA0CCR1_</a>)</div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#acf0e59b436aa3e4e80e36181ac23a6b5">  675</a></span>&#160;<span class="preprocessor">#define TA0CCR2_               (0x0176u)  </span><span class="comment">/* Timer0_A3 Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA0CCR2              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#acf0e59b436aa3e4e80e36181ac23a6b5">TA0CCR2_</a>)</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/* Alternate register names */</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ac7d40d3c02946636b37329f8aa76a278">  679</a></span>&#160;<span class="preprocessor">#define TAIV                TA0IV     </span><span class="comment">/* Timer A Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a84cf08b31b11d6544c79d23ec8a195dc">  680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACTL               TA0CTL    </span><span class="comment">/* Timer A Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a9c957988c9a48f84ab2b929b542f3f24">  681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCTL0             TA0CCTL0  </span><span class="comment">/* Timer A Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af259854d63fa22e2bebf0b6c81b65d8c">  682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCTL1             TA0CCTL1  </span><span class="comment">/* Timer A Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a121e7e9de82803c09cb3f1f79cee5c59">  683</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCTL2             TA0CCTL2  </span><span class="comment">/* Timer A Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae17fb33e88a98c96905bdbb3046c1b6a">  684</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAR                 TA0R      </span><span class="comment">/* Timer A Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a705024acadee518452c8eeee15986a5c">  685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCR0              TA0CCR0   </span><span class="comment">/* Timer A Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad06dda1454f65fa94e3f790cda277220">  686</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCR1              TA0CCR1   </span><span class="comment">/* Timer A Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a774638a4e95994f172ea532bfd40c8cc">  687</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCR2              TA0CCR2   </span><span class="comment">/* Timer A Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aac81124889049469bb6585652fec99c8">  688</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIV_               TA0IV_    </span><span class="comment">/* Timer A Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae55bfa2ba4fc54aa54f0eac6a03afe16">  689</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACTL_              TA0CTL_   </span><span class="comment">/* Timer A Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad5cf328c98e415551c46a0cd53fcda1e">  690</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCTL0_            TA0CCTL0_ </span><span class="comment">/* Timer A Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a56ab44b312ef605281b77d7f40f27add">  691</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCTL1_            TA0CCTL1_ </span><span class="comment">/* Timer A Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af05d8141a8d13c2c3ca6b32f2189963e">  692</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCTL2_            TA0CCTL2_ </span><span class="comment">/* Timer A Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a65cc6bd409e0d4654d9160f36f196cba">  693</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAR_                TA0R_     </span><span class="comment">/* Timer A Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4cb42000e9de23ea91399adcaa14ccdc">  694</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCR0_             TA0CCR0_  </span><span class="comment">/* Timer A Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a2ed3c006433a7886cf5f00bd6a179f80">  695</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCR1_             TA0CCR1_  </span><span class="comment">/* Timer A Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0ab266fa76a6ca373c10daae03615249">  696</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACCR2_             TA0CCR2_  </span><span class="comment">/* Timer A Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* Alternate register names 2 */</span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aba5020a6265861913aa6ffeae6e2d687">  699</a></span>&#160;<span class="preprocessor">#define CCTL0               TACCTL0   </span><span class="comment">/* Timer A Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af942c42a3f9525a1d05c5ff7d055a48f">  700</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCTL1               TACCTL1   </span><span class="comment">/* Timer A Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a5f9b6f21fbbbe1b62a80656b60a5be0a">  701</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCTL2               TACCTL2   </span><span class="comment">/* Timer A Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a6b014be638c841069a68860f4d40cb17">  702</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCR0                TACCR0    </span><span class="comment">/* Timer A Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aaf38599179828a417375e992402698cb">  703</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCR1                TACCR1    </span><span class="comment">/* Timer A Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ac51470f09f461cc08fa094d812bbfcc3">  704</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCR2                TACCR2    </span><span class="comment">/* Timer A Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#acde97470dfb66b46002ab7b852948114">  705</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCTL0_              TACCTL0_  </span><span class="comment">/* Timer A Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a7bdb324790561d17b23778f829115c84">  706</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCTL1_              TACCTL1_  </span><span class="comment">/* Timer A Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a58fc45bff0a6d8f63c5ec823c9528cc7">  707</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCTL2_              TACCTL2_  </span><span class="comment">/* Timer A Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4ca7f0565649e21380787b5144430af5">  708</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCR0_               TACCR0_   </span><span class="comment">/* Timer A Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#afcd8523acf077c9b92ebb51b891043ba">  709</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCR1_               TACCR1_   </span><span class="comment">/* Timer A Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a2a46356bc647844fdd39eb484656fb48">  710</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCR2_               TACCR2_   </span><span class="comment">/* Timer A Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0b0e68d18ef37d739c0e227c52628d08">  712</a></span>&#160;<span class="preprocessor">#define TASSEL1             (0x0200u)  </span><span class="comment">/* Timer A clock source select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a5c30b6b10dac8bf5dd1f6493a9462ca9">  713</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL0             (0x0100u)  </span><span class="comment">/* Timer A clock source select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae9e0e1185f86f6ae7aa50b109fc423cc">  714</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID1                 (0x0080u)  </span><span class="comment">/* Timer A clock input divider 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a021046fa13e45fe71b336b6bb4d00853">  715</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID0                 (0x0040u)  </span><span class="comment">/* Timer A clock input divider 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a605de8bd4c1e03b12e8acdc7f940315a">  716</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC1                 (0x0020u)  </span><span class="comment">/* Timer A mode control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#adbabe68524253053e23c4335c4c23006">  717</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC0                 (0x0010u)  </span><span class="comment">/* Timer A mode control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a7607a8cc10f5baee93b1238d067d6660">  718</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TACLR               (0x0004u)  </span><span class="comment">/* Timer A counter clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a02ea12e4823f3e8d6d432b3b14a88014">  719</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIE                (0x0002u)  </span><span class="comment">/* Timer A counter interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad9ab8a5f37e34bbf12c70385c51fec85">  720</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TAIFG               (0x0001u)  </span><span class="comment">/* Timer A counter interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a3b2ed176100dbd3914f8d0a6a1da50fc">  722</a></span>&#160;<span class="preprocessor">#define MC_0                (0*0x10u)  </span><span class="comment">/* Timer A mode control: 0 - Stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ac74d5cf24d8aeca91ba722e5229657f2">  723</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_1                (1*0x10u)  </span><span class="comment">/* Timer A mode control: 1 - Up to CCR0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad367be228fa82c3f35290c9141138710">  724</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_2                (2*0x10u)  </span><span class="comment">/* Timer A mode control: 2 - Continuous up */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a5870c8117eb8e885036a6cb254f07716">  725</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MC_3                (3*0x10u)  </span><span class="comment">/* Timer A mode control: 3 - Up/Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af427c62226a83d08842f752d7a478394">  726</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_0                (0*0x40u)  </span><span class="comment">/* Timer A input divider: 0 - /1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a340ae0fcd839f336e6174c275bfca131">  727</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_1                (1*0x40u)  </span><span class="comment">/* Timer A input divider: 1 - /2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a9299cab2bdde6c3c3bb272b0cb5530b5">  728</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_2                (2*0x40u)  </span><span class="comment">/* Timer A input divider: 2 - /4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a598923d302dfb7410d59cd349a022c16">  729</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ID_3                (3*0x40u)  </span><span class="comment">/* Timer A input divider: 3 - /8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a9aaa836fa69872a02ff5ee34acc02b4b">  730</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_0            (0*0x100u) </span><span class="comment">/* Timer A clock source select: 0 - TACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a49bfbda859edc7236f16819ab9144039">  731</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_1            (1*0x100u) </span><span class="comment">/* Timer A clock source select: 1 - ACLK  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a486e5a5ea3e899fff65c28faf305c8c1">  732</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_2            (2*0x100u) </span><span class="comment">/* Timer A clock source select: 2 - SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a6e36fa1ab2cf6df4d23a279e033559e7">  733</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TASSEL_3            (3*0x100u) </span><span class="comment">/* Timer A clock source select: 3 - INCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab007bdb892562f6c5f7c4198b99caa57">  735</a></span>&#160;<span class="preprocessor">#define CM1                 (0x8000u)  </span><span class="comment">/* Capture mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#abb028d575f70b61a80d0e87a9f8200cf">  736</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM0                 (0x4000u)  </span><span class="comment">/* Capture mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aa9c8f17f2a87ad2845779b4923eaa935">  737</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS1               (0x2000u)  </span><span class="comment">/* Capture input select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4e8056d10a025188ff958a69f6917e1b">  738</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS0               (0x1000u)  </span><span class="comment">/* Capture input select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a57d06a9e6a8f5abc296f987d4552894c">  739</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCS                 (0x0800u)  </span><span class="comment">/* Capture sychronize */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a88c8d8afb2796d7b1864df203e7fb5d3">  740</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCCI                (0x0400u)  </span><span class="comment">/* Latched capture signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a3aa216f6d9b942391fc15090d23256e5">  741</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CAP                 (0x0100u)  </span><span class="comment">/* Capture mode: 1 /Compare mode : 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aa49d939c4ca20b7a5ee1324af8d0254a">  742</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD2             (0x0080u)  </span><span class="comment">/* Output mode 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a08afb72e7571d1c9380175eca0a5349c">  743</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD1             (0x0040u)  </span><span class="comment">/* Output mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a489b35c385ecc427fe8ed149779ff8d2">  744</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD0             (0x0020u)  </span><span class="comment">/* Output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#add8c598d5197e4a93d162b92886a4ebb">  745</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIE                (0x0010u)  </span><span class="comment">/* Capture/compare interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#afb6b7d45cb8d55b36621b55eb3ef5d02">  746</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCI                 (0x0008u)  </span><span class="comment">/* Capture input signal (read) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aec78e7a9e90a406a56f859ee456e8eae">  747</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUT                 (0x0004u)  </span><span class="comment">/* PWM Output signal if output mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a1b0fda8ba947077492614595b1371c99">  748</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define COV                 (0x0002u)  </span><span class="comment">/* Capture/compare overflow flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a55f8164d2f3c7c021c080c7733dd5b2c">  749</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIFG               (0x0001u)  </span><span class="comment">/* Capture/compare interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ab6b5a1275a8a4f3b423735be13cfd088">  751</a></span>&#160;<span class="preprocessor">#define OUTMOD_0            (0*0x20u)  </span><span class="comment">/* PWM output mode: 0 - output only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad2569da73cf82b4b56598b4aaaaa7b65">  752</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_1            (1*0x20u)  </span><span class="comment">/* PWM output mode: 1 - set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0826d934613ae687a76908aef84a1e07">  753</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_2            (2*0x20u)  </span><span class="comment">/* PWM output mode: 2 - PWM toggle/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aaa16e48c1b1804f8dc5a2696d4185549">  754</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_3            (3*0x20u)  </span><span class="comment">/* PWM output mode: 3 - PWM set/reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a7571c82b1e1603ad944f6ea1c8ef1c51">  755</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_4            (4*0x20u)  </span><span class="comment">/* PWM output mode: 4 - toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af64a3dd5ad57a9cb6b6ea631c74d77c3">  756</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_5            (5*0x20u)  </span><span class="comment">/* PWM output mode: 5 - Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad1452bc24eed82a51a5d2c08563454d5">  757</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_6            (6*0x20u)  </span><span class="comment">/* PWM output mode: 6 - PWM toggle/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a04e3415b67621a5ec3077e821a4767c4">  758</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OUTMOD_7            (7*0x20u)  </span><span class="comment">/* PWM output mode: 7 - PWM reset/set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a9ba6a151f54a33e229f22f57bba8c7f2">  759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_0              (0*0x1000u) </span><span class="comment">/* Capture input select: 0 - CCIxA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#acaab9ff42b856835386744831ae42aa7">  760</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_1              (1*0x1000u) </span><span class="comment">/* Capture input select: 1 - CCIxB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a26c18e08c3435e4213ff28a7ec1f3f23">  761</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_2              (2*0x1000u) </span><span class="comment">/* Capture input select: 2 - GND */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#adf7be74196631e38799cdff9b8699115">  762</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CCIS_3              (3*0x1000u) </span><span class="comment">/* Capture input select: 3 - Vcc */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ae4ac4996357d9a077b9dd574bf68ce81">  763</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_0                (0*0x4000u) </span><span class="comment">/* Capture mode: 0 - disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a87b9b380895c28ba129dcb85d222f13c">  764</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_1                (1*0x4000u) </span><span class="comment">/* Capture mode: 1 - pos. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a2b1b82d027be49a47ecead06bf6e8750">  765</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_2                (2*0x4000u) </span><span class="comment">/* Capture mode: 1 - neg. edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a4a1110659312c37b3e6ed09d8b6d83f6">  766</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CM_3                (3*0x4000u) </span><span class="comment">/* Capture mode: 1 - both edges */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/* T0_A3IV Definitions */</span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#ad6afe788d7cebda4cfbf50f207487037">  769</a></span>&#160;<span class="preprocessor">#define TA0IV_NONE          (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aff7bd2e091033faa8d26821dd27777f6">  770</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA0IV_TACCR1        (0x0002u)    </span><span class="comment">/* TA0CCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0a7e0e2af8cf9e20d9a0da87972ec082">  771</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA0IV_TACCR2        (0x0004u)    </span><span class="comment">/* TA0CCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a819dc1e75a0e20f839250b9a4f0f2080">  772</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA0IV_6             (0x0006u)    </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a0c33536f27903a3b82eea5f3247a6269">  773</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA0IV_8             (0x0008u)    </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a678362e146d27209bbf22b43d77bb41d">  774</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA0IV_TAIFG         (0x000Eu)    </span><span class="comment">/* TA0IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">* Timer1_A3</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a64a09533088e2aef73ae8f0489429c55">  779</a></span>&#160;<span class="preprocessor">#define __MSP430_HAS_T1A3__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#a43908a9130aec2228deec11150181a8b">  780</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_T1A3__ 0x0180</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#aec263795fe53ff1b8ed4d03b8530c163">  781</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIMER_A1_BASE __MSP430_BASEADDRESS_T1A3__</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="_i_a_r_2msp430i2041_8h.html#af8d8230ebd63bcea9355c2a3b3a9942a">  783</a></span>&#160;<span class="preprocessor">#define TA1IV_                 (0x011Eu)  </span><span class="comment">/* Timer1_A3 Interrupt Vector Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2041_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a> <a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>( TA1IV             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#af8d8230ebd63bcea9355c2a3b3a9942a">TA1IV_</a>)</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define TA1CTL_                (0x0180u)  </span><span class="comment">/* Timer1_A3 Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA1CTL               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a2ced29667943c4f7745730b65b35a387">TA1CTL_</a>)</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define TA1CCTL0_              (0x0182u)  </span><span class="comment">/* Timer1_A3 Capture/Compare Control 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA1CCTL0             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a578d49413977f422191619133cc6849a">TA1CCTL0_</a>)</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define TA1CCTL1_              (0x0184u)  </span><span class="comment">/* Timer1_A3 Capture/Compare Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA1CCTL1             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a87c6fdf1310738d6edbb6380601bd6ef">TA1CCTL1_</a>)</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define TA1CCTL2_              (0x0186u)  </span><span class="comment">/* Timer1_A3 Capture/Compare Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA1CCTL2             , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a316015548a9391a7a6f1f8f8619b8046">TA1CCTL2_</a>)</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define TA1R_                  (0x0190u)  </span><span class="comment">/* Timer1_A3 Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA1R                 , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a2c7db5c1c1c10c0f68dcbb78d4f15fdb">TA1R_</a>)</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define TA1CCR0_               (0x0192u)  </span><span class="comment">/* Timer1_A3 Capture/Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA1CCR0              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a9e13a027ff932859da8e883e7e5e90fd">TA1CCR0_</a>)</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define TA1CCR1_               (0x0194u)  </span><span class="comment">/* Timer1_A3 Capture/Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA1CCR1              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aa804928195f6868fd26d4b6a8375b4dd">TA1CCR1_</a>)</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define TA1CCR2_               (0x0196u)  </span><span class="comment">/* Timer1_A3 Capture/Compare 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   TA1CCR2              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a75c3eb868a314bb0bddf02532e145945">TA1CCR2_</a>)</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">/* Bits are already defined within the Timer0_Ax */</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">/* TA1IV Definitions */</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define TA1IV_NONE          (0x0000u)    </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA1IV_TACCR1        (0x0002u)    </span><span class="comment">/* TA1CCR1_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA1IV_TACCR2        (0x0004u)    </span><span class="comment">/* TA1CCR2_CCIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA1IV_3             (0x0006u)    </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA1IV_4             (0x0008u)    </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA1IV_5             (0x000Au)    </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA1IV_6             (0x000Cu)    </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TA1IV_TAIFG         (0x000Eu)    </span><span class="comment">/* TA1IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">* USCI A0</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define __MSP430_HAS_EUSCI_A0__      </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_EUSCI_A0__ 0x0140</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EUSCI_A0_BASE __MSP430_BASEADDRESS_EUSCI_A0__</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define UCA0CTLW0_             (0x0140u)  </span><span class="comment">/* USCI A0 Control Word Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span>DEFCW(  UCA0CTLW0            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aed010579abad62e4dc22e9a1f0b367d0">UCA0CTLW0_</a>)</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define UCA0CTL1            UCA0CTLW0_L  </span><span class="comment">/* USCI A0 Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCA0CTL0            UCA0CTLW0_H  </span><span class="comment">/* USCI A0 Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCA0CTLW1_             (0x0142u)  </span><span class="comment">/* USCI A0 Control Word Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span>DEFCW(  UCA0CTLW1            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a9198f7030f64bfe16f9a7f45836859a8">UCA0CTLW1_</a>)</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define UCA0BRW_               (0x0146u)  </span><span class="comment">/* USCI A0 Baud Word Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span>DEFCW(  UCA0BRW              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a7064e8126996f24468203e9fe66e9dfa">UCA0BRW_</a>)</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define UCA0BR0             UCA0BRW_L </span><span class="comment">/* USCI A0 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCA0BR1             UCA0BRW_H </span><span class="comment">/* USCI A0 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCA0MCTLW_             (0x0148u)  </span><span class="comment">/* USCI A0 Modulation Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span>DEFCW(  UCA0MCTLW            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#af5e9ee6b3bc2ff93e52a7068e2e5dc02">UCA0MCTLW_</a>)</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define UCA0STATW_             (0x014Au)  </span><span class="comment">/* USCI A0 Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor"></span>DEFC(   UCA0STATW            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a5fdfcb90ae55eb702317245f8a20975a">UCA0STATW_</a>)</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define UCA0RXBUF_            (0x014Cu)  </span><span class="comment">/* USCI A0 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span>READ_ONLY_DEFCW( UCA0RXBUF        , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a3db19e6cc4e8d1f936986722af1970fc">UCA0RXBUF_</a>)</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define  UCA0TXBUF_            (0x014Eu)  </span><span class="comment">/* USCI A0 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span>DEFCW(   UCA0TXBUF           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a55ea3eb084dc49e84287f009a62915fd">UCA0TXBUF_</a>)</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define UCA0ABCTL_             (0x0150u)  </span><span class="comment">/* USCI A0 LIN Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span>DEFC(   UCA0ABCTL            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a815ee825b8777b7bed1f7602110b28f4">UCA0ABCTL_</a>)</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define UCA0IRCTL_             (0x0152u)  </span><span class="comment">/* USCI A0 IrDA Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span>DEFCW(  UCA0IRCTL            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aa33bc519486be13759f5c3f1aa90bac6">UCA0IRCTL_</a>)</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define UCA0IRTCTL          UCA0IRCTL_L  </span><span class="comment">/* USCI A0 IrDA Transmit Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCA0IRRCTL          UCA0IRCTL_H  </span><span class="comment">/* USCI A0 IrDA Receive Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCA0IE_                (0x015Au)  </span><span class="comment">/* USCI A0 Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span>DEFCW(  UCA0IE               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#aedde7bc08d5b39ea1ba87e2c21bc1c2c">UCA0IE_</a>)</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define UCA0IFG_               (0x015Cu)  </span><span class="comment">/* USCI A0 Interrupt Flags Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span>DEFCW(  UCA0IFG              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a8eaa88614aa57848a51cb14f5a64c99f">UCA0IFG_</a>)</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define UCA0IV_                (0x015Eu)  </span><span class="comment">/* USCI A0 Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   UCA0IV               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a836fc522c56cbc9afcc315705c805fde">UCA0IV_</a>)</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">* USCI B0</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define __MSP430_HAS_EUSCI_B0__       </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_EUSCI_B0__ 0x01C0</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EUSCI_B0_BASE __MSP430_BASEADDRESS_EUSCI_B0__</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define UCB0CTLW0_             (0x01C0u)  </span><span class="comment">/* USCI B0 Control Word Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0CTLW0            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a0ebb6cdc7004bef6d342abe42edc6dfb">UCB0CTLW0_</a>)</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define UCB0CTL1            UCB0CTLW0_L  </span><span class="comment">/* USCI B0 Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCB0CTL0            UCB0CTLW0_H  </span><span class="comment">/* USCI B0 Control Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCB0CTLW1_             (0x01C2u)  </span><span class="comment">/* USCI B0 Control Word Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0CTLW1            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a1813545bea80ff82535c188ffb13396a">UCB0CTLW1_</a>)</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define UCB0BRW_               (0x01C6u)  </span><span class="comment">/* USCI B0 Baud Word Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0BRW              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ab7ad32a771bca2a1256ef8150c556a61">UCB0BRW_</a>)</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define UCB0BR0             UCB0BRW_L </span><span class="comment">/* USCI B0 Baud Rate 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCB0BR1             UCB0BRW_H </span><span class="comment">/* USCI B0 Baud Rate 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCB0STATW_             (0x01C8u)  </span><span class="comment">/* USCI B0 Status Word Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0STATW            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a45a23fb4813420ee80e49baa462a3ec4">UCB0STATW_</a>)</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define UCB0STAT            UCB0STATW_L </span><span class="comment">/* USCI B0 Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCB0BCNT            UCB0STATW_H </span><span class="comment">/* USCI B0 Byte Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCB0TBCNT_             (0x01CAu)  </span><span class="comment">/* USCI B0 Byte Counter Threshold Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0TBCNT            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#af82534a247e1e43308324a36fcf0527b">UCB0TBCNT_</a>)</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define UCB0RXBUF_            (0x01CCu)  </span><span class="comment">/* USCI B0 Receive Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor"></span>READ_ONLY_DEFCW( UCB0RXBUF        , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ae5dcfebc6983ad6fc1bc0c10aaa6493e">UCB0RXBUF_</a>)</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define  UCB0TXBUF_            (0x01CEu)  </span><span class="comment">/* USCI B0 Transmit Buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span>DEFCW(   UCB0TXBUF           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a0dab19edc34fb5fa0a4dfa6f6f4ac221">UCB0TXBUF_</a>)</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define UCB0I2COA0_            (0x01D4u)  </span><span class="comment">/* USCI B0 I2C Own Address 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0I2COA0           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a42e86af3a9bbd7481e636b876a0fbbb0">UCB0I2COA0_</a>)</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define UCB0I2COA1_            (0x01D6u)  </span><span class="comment">/* USCI B0 I2C Own Address 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0I2COA1           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a601d96c1f578df09a9a916277a620967">UCB0I2COA1_</a>)</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define UCB0I2COA2_            (0x01D8u)  </span><span class="comment">/* USCI B0 I2C Own Address 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0I2COA2           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a90e8e954a2a10a77458af207bef34cbf">UCB0I2COA2_</a>)</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define UCB0I2COA3_            (0x01DAu)  </span><span class="comment">/* USCI B0 I2C Own Address 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0I2COA3           , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a3d7a11ebfa71c6f82fb58cf28262a6ab">UCB0I2COA3_</a>)</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define UCB0ADDRX_             (0x01DCu)  </span><span class="comment">/* USCI B0 Received Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0ADDRX            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a2a23f27fe980251fecf1e72af53ac145">UCB0ADDRX_</a>)</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define UCB0ADDMASK_           (0x01DEu)  </span><span class="comment">/* USCI B0 Address Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0ADDMASK          , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a5abff8d1d1726fab36ebffed7519778a">UCB0ADDMASK_</a>)</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define UCB0I2CSA_             (0x01E0u)  </span><span class="comment">/* USCI B0 I2C Slave Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0I2CSA            , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a4cf3aee8ee316958149e5677a5f4406d">UCB0I2CSA_</a>)</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define UCB0IE_                (0x01EAu)  </span><span class="comment">/* USCI B0 Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0IE               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a3f4046a676e557e7cb2ac6b1ec09486b">UCB0IE_</a>)</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define UCB0IFG_               (0x01ECu)  </span><span class="comment">/* USCI B0 Interrupt Flags Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span>DEFCW(  UCB0IFG              , <a class="code" href="_i_a_r_2msp430i2041_8h.html#abc6ab02881fedbb7869f77887aa6fbc6">UCB0IFG_</a>)</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define UCB0IV_                (0x01EEu)  </span><span class="comment">/* USCI B0 Interrupt Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   UCB0IV               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#a0304a84d2f7fa647dd63c981c9f9d1f7">UCB0IV_</a>)</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define UCPEN               (0x8000u)    </span><span class="comment">/* Async. Mode: Parity enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPAR               (0x4000u)    </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMSB               (0x2000u)    </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UC7BIT              (0x1000u)    </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSPB               (0x0800u)    </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE1             (0x0400u)    </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE0             (0x0200u)    </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSYNC              (0x0100u)    </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL1             (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL0             (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXEIE             (0x0020u)    </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRKIE             (0x0010u)    </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDORM              (0x0008u)    </span><span class="comment">/* Dormant (Sleep) Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXADDR            (0x0004u)    </span><span class="comment">/* Send next Data as Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXBRK             (0x0002u)    </span><span class="comment">/* Send next Data as Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWRST             (0x0001u)    </span><span class="comment">/* USCI Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define UCSSEL1_L           (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL0_L           (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXEIE_L           (0x0020u)    </span><span class="comment">/* RX Error interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRKIE_L           (0x0010u)    </span><span class="comment">/* Break interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDORM_L            (0x0008u)    </span><span class="comment">/* Dormant (Sleep) Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXADDR_L          (0x0004u)    </span><span class="comment">/* Send next Data as Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXBRK_L           (0x0002u)    </span><span class="comment">/* Send next Data as Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWRST_L           (0x0001u)    </span><span class="comment">/* USCI Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">// UCAxCTLW0 UART-Mode Control Bits</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define UCPEN_H             (0x0080u)    </span><span class="comment">/* Async. Mode: Parity enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPAR_H             (0x0040u)    </span><span class="comment">/* Async. Mode: Parity     0:odd / 1:even */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMSB_H             (0x0020u)    </span><span class="comment">/* Async. Mode: MSB first  0:LSB / 1:MSB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UC7BIT_H            (0x0010u)    </span><span class="comment">/* Async. Mode: Data Bits  0:8-bits / 1:7-bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSPB_H             (0x0008u)    </span><span class="comment">/* Async. Mode: Stop Bits  0:one / 1: two */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE1_H           (0x0004u)    </span><span class="comment">/* Async. Mode: USCI Mode 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE0_H           (0x0002u)    </span><span class="comment">/* Async. Mode: USCI Mode 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSYNC_H            (0x0001u)    </span><span class="comment">/* Sync-Mode  0:UART-Mode / 1:SPI-Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">// UCxxCTLW0 SPI-Mode Control Bits</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define UCCKPH              (0x8000u)    </span><span class="comment">/* Sync. Mode: Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCKPL              (0x4000u)    </span><span class="comment">/* Sync. Mode: Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMST               (0x0800u)    </span><span class="comment">/* Sync. Mode: Master Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x0020u)    /* reserved */</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//#define res               (0x0010u)    /* reserved */</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">//#define res               (0x0008u)    /* reserved */</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">//#define res               (0x0004u)    /* reserved */</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define UCSTEM             (0x0002u)    </span><span class="comment">/* USCI STE Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define UCA10               (0x8000u)    </span><span class="comment">/* 10-bit Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSLA10             (0x4000u)    </span><span class="comment">/* 10-bit Slave Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMM                (0x2000u)    </span><span class="comment">/* Multi-Master Environment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x1000u)    /* reserved */</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">//#define res               (0x0100u)    /* reserved */</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define UCTXACK             (0x0020u)    </span><span class="comment">/* Transmit ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTR                (0x0010u)    </span><span class="comment">/* Transmit/Receive Select/Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXNACK            (0x0008u)    </span><span class="comment">/* Transmit NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTP             (0x0004u)    </span><span class="comment">/* Transmit STOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTT             (0x0002u)    </span><span class="comment">/* Transmit START */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">//#define res               (0x1000u)    /* reserved */</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">//#define res               (0x0100u)    /* reserved */</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define UCTXACK_L           (0x0020u)    </span><span class="comment">/* Transmit ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTR_L              (0x0010u)    </span><span class="comment">/* Transmit/Receive Select/Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXNACK_L          (0x0008u)    </span><span class="comment">/* Transmit NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTP_L           (0x0004u)    </span><span class="comment">/* Transmit STOP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXSTT_L           (0x0002u)    </span><span class="comment">/* Transmit START */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">// UCBxCTLW0 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define UCA10_H             (0x0080u)    </span><span class="comment">/* 10-bit Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSLA10_H           (0x0040u)    </span><span class="comment">/* 10-bit Slave Address Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMM_H              (0x0020u)    </span><span class="comment">/* Multi-Master Environment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x1000u)    /* reserved */</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">//#define res               (0x0100u)    /* reserved */</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define UCMODE_0            (0x0000u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_1            (0x0200u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_2            (0x0400u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCMODE_3            (0x0600u)    </span><span class="comment">/* Sync. Mode: USCI Mode: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define UCSSEL_0            (0x0000u)    </span><span class="comment">/* USCI 0 Clock Source: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_1            (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_2            (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL_3            (0x00C0u)    </span><span class="comment">/* USCI 0 Clock Source: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__UCLK        (0x0000u)    </span><span class="comment">/* USCI 0 Clock Source: UCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__ACLK        (0x0040u)    </span><span class="comment">/* USCI 0 Clock Source: ACLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSSEL__SMCLK       (0x0080u)    </span><span class="comment">/* USCI 0 Clock Source: SMCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">// UCAxCTLW1 UART-Mode Control Bits</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define UCGLIT1             (0x0002u)    </span><span class="comment">/* USCI Deglitch Time Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0             (0x0001u)    </span><span class="comment">/* USCI Deglitch Time Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">// UCAxCTLW1 UART-Mode Control Bits</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define UCGLIT1_L           (0x0002u)    </span><span class="comment">/* USCI Deglitch Time Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0_L           (0x0001u)    </span><span class="comment">/* USCI Deglitch Time Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define UCETXINT            (0x0100u)    </span><span class="comment">/* USCI Early UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO1             (0x0080u)    </span><span class="comment">/* USCI Clock low timeout Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO0             (0x0040u)    </span><span class="comment">/* USCI Clock low timeout Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPNACK           (0x0020u)    </span><span class="comment">/* USCI Acknowledge Stop last byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWACK             (0x0010u)    </span><span class="comment">/* USCI Software controlled ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP1             (0x0008u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP0             (0x0004u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT1             (0x0002u)    </span><span class="comment">/* USCI Deglitch time Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0             (0x0001u)    </span><span class="comment">/* USCI Deglitch time Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define UCCLTO1_L           (0x0080u)    </span><span class="comment">/* USCI Clock low timeout Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO0_L           (0x0040u)    </span><span class="comment">/* USCI Clock low timeout Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPNACK_L         (0x0020u)    </span><span class="comment">/* USCI Acknowledge Stop last byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSWACK_L           (0x0010u)    </span><span class="comment">/* USCI Software controlled ACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP1_L           (0x0008u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP0_L           (0x0004u)    </span><span class="comment">/* USCI Automatic Stop condition generation Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT1_L           (0x0002u)    </span><span class="comment">/* USCI Deglitch time Bit: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT0_L           (0x0001u)    </span><span class="comment">/* USCI Deglitch time Bit: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">// UCBxCTLW1 I2C-Mode Control Bits</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define UCETXINT_H          (0x0001u)    </span><span class="comment">/* USCI Early UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define UCGLIT_0            (0x0000u)    </span><span class="comment">/* USCI Deglitch time: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_1            (0x0001u)    </span><span class="comment">/* USCI Deglitch time: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_2            (0x0002u)    </span><span class="comment">/* USCI Deglitch time: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGLIT_3            (0x0003u)    </span><span class="comment">/* USCI Deglitch time: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define UCASTP_0            (0x0000u)    </span><span class="comment">/* USCI Automatic Stop condition generation: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_1            (0x0004u)    </span><span class="comment">/* USCI Automatic Stop condition generation: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_2            (0x0008u)    </span><span class="comment">/* USCI Automatic Stop condition generation: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCASTP_3            (0x000Cu)    </span><span class="comment">/* USCI Automatic Stop condition generation: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define UCCLTO_0            (0x0000u)    </span><span class="comment">/* USCI Clock low timeout: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_1            (0x0040u)    </span><span class="comment">/* USCI Clock low timeout: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_2            (0x0080u)    </span><span class="comment">/* USCI Clock low timeout: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTO_3            (0x00C0u)    </span><span class="comment">/* USCI Clock low timeout: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define UCBRS7              (0x8000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS6              (0x4000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS5              (0x2000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS4              (0x1000u)    </span><span class="comment">/* USCI Second Stage Modulation Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS3              (0x0800u)    </span><span class="comment">/* USCI Second Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS2              (0x0400u)    </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS1              (0x0200u)    </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS0              (0x0100u)    </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF3              (0x0080u)    </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF2              (0x0040u)    </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF1              (0x0020u)    </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF0              (0x0010u)    </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOS16              (0x0001u)    </span><span class="comment">/* USCI 16-times Oversampling enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define UCBRF3_L            (0x0080u)    </span><span class="comment">/* USCI First Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF2_L            (0x0040u)    </span><span class="comment">/* USCI First Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF1_L            (0x0020u)    </span><span class="comment">/* USCI First Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF0_L            (0x0010u)    </span><span class="comment">/* USCI First Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOS16_L            (0x0001u)    </span><span class="comment">/* USCI 16-times Oversampling enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">/* UCAxMCTLW Control Bits */</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define UCBRS7_H            (0x0080u)    </span><span class="comment">/* USCI Second Stage Modulation Select 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS6_H            (0x0040u)    </span><span class="comment">/* USCI Second Stage Modulation Select 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS5_H            (0x0020u)    </span><span class="comment">/* USCI Second Stage Modulation Select 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS4_H            (0x0010u)    </span><span class="comment">/* USCI Second Stage Modulation Select 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS3_H            (0x0008u)    </span><span class="comment">/* USCI Second Stage Modulation Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS2_H            (0x0004u)    </span><span class="comment">/* USCI Second Stage Modulation Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS1_H            (0x0002u)    </span><span class="comment">/* USCI Second Stage Modulation Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRS0_H            (0x0001u)    </span><span class="comment">/* USCI Second Stage Modulation Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define UCBRF_0             (0x00)    </span><span class="comment">/* USCI First Stage Modulation: 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_1             (0x10)    </span><span class="comment">/* USCI First Stage Modulation: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_2             (0x20)    </span><span class="comment">/* USCI First Stage Modulation: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_3             (0x30)    </span><span class="comment">/* USCI First Stage Modulation: 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_4             (0x40)    </span><span class="comment">/* USCI First Stage Modulation: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_5             (0x50)    </span><span class="comment">/* USCI First Stage Modulation: 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_6             (0x60)    </span><span class="comment">/* USCI First Stage Modulation: 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_7             (0x70)    </span><span class="comment">/* USCI First Stage Modulation: 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_8             (0x80)    </span><span class="comment">/* USCI First Stage Modulation: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_9             (0x90)    </span><span class="comment">/* USCI First Stage Modulation: 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_10            (0xA0)    </span><span class="comment">/* USCI First Stage Modulation: A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_11            (0xB0)    </span><span class="comment">/* USCI First Stage Modulation: B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_12            (0xC0)    </span><span class="comment">/* USCI First Stage Modulation: C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_13            (0xD0)    </span><span class="comment">/* USCI First Stage Modulation: D */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_14            (0xE0)    </span><span class="comment">/* USCI First Stage Modulation: E */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRF_15            (0xF0)    </span><span class="comment">/* USCI First Stage Modulation: F */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">/* UCAxSTATW Control Bits */</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define UCLISTEN            (0x0080u)  </span><span class="comment">/* USCI Listen mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCFE                (0x0040u)  </span><span class="comment">/* USCI Frame Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOE                (0x0020u)  </span><span class="comment">/* USCI Overrun Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCPE                (0x0010u)  </span><span class="comment">/* USCI Parity Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBRK               (0x0008u)  </span><span class="comment">/* USCI Break received */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXERR             (0x0004u)  </span><span class="comment">/* USCI RX Error Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDR              (0x0002u)  </span><span class="comment">/* USCI Address received Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBUSY              (0x0001u)  </span><span class="comment">/* USCI Busy Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIDLE              (0x0002u)  </span><span class="comment">/* USCI Idle line detected Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">/* UCBxSTATW I2C Control Bits */</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define UCBCNT7             (0x8000u)  </span><span class="comment">/* USCI Byte Counter Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT6             (0x4000u)  </span><span class="comment">/* USCI Byte Counter Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT5             (0x2000u)  </span><span class="comment">/* USCI Byte Counter Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT4             (0x1000u)  </span><span class="comment">/* USCI Byte Counter Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT3             (0x0800u)  </span><span class="comment">/* USCI Byte Counter Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT2             (0x0400u)  </span><span class="comment">/* USCI Byte Counter Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT1             (0x0200u)  </span><span class="comment">/* USCI Byte Counter Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNT0             (0x0100u)  </span><span class="comment">/* USCI Byte Counter Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSCLLOW            (0x0040u)  </span><span class="comment">/* SCL low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCGC                (0x0020u)  </span><span class="comment">/* General Call address received Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBBUSY             (0x0010u)  </span><span class="comment">/* Bus Busy Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/* UCBxTBCNT I2C Control Bits */</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define UCTBCNT7            (0x0080u)  </span><span class="comment">/* USCI Byte Counter Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT6            (0x0040u)  </span><span class="comment">/* USCI Byte Counter Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT5            (0x0020u)  </span><span class="comment">/* USCI Byte Counter Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT4            (0x0010u)  </span><span class="comment">/* USCI Byte Counter Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT3            (0x0008u)  </span><span class="comment">/* USCI Byte Counter Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT2            (0x0004u)  </span><span class="comment">/* USCI Byte Counter Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT1            (0x0002u)  </span><span class="comment">/* USCI Byte Counter Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTBCNT0            (0x0001u)  </span><span class="comment">/* USCI Byte Counter Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define UCIRRXFL5           (0x8000u)  </span><span class="comment">/* IRDA Receive Filter Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL4           (0x4000u)  </span><span class="comment">/* IRDA Receive Filter Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL3           (0x2000u)  </span><span class="comment">/* IRDA Receive Filter Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL2           (0x1000u)  </span><span class="comment">/* IRDA Receive Filter Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL1           (0x0800u)  </span><span class="comment">/* IRDA Receive Filter Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL0           (0x0400u)  </span><span class="comment">/* IRDA Receive Filter Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXPL            (0x0200u)  </span><span class="comment">/* IRDA Receive Input Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFE            (0x0100u)  </span><span class="comment">/* IRDA Receive Filter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL5           (0x0080u)  </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL4           (0x0040u)  </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL3           (0x0020u)  </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL2           (0x0010u)  </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL1           (0x0008u)  </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL0           (0x0004u)  </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXCLK           (0x0002u)  </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIREN              (0x0001u)  </span><span class="comment">/* IRDA Encoder/Decoder enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define UCIRTXPL5_L         (0x0080u)  </span><span class="comment">/* IRDA Transmit Pulse Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL4_L         (0x0040u)  </span><span class="comment">/* IRDA Transmit Pulse Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL3_L         (0x0020u)  </span><span class="comment">/* IRDA Transmit Pulse Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL2_L         (0x0010u)  </span><span class="comment">/* IRDA Transmit Pulse Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL1_L         (0x0008u)  </span><span class="comment">/* IRDA Transmit Pulse Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXPL0_L         (0x0004u)  </span><span class="comment">/* IRDA Transmit Pulse Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRTXCLK_L         (0x0002u)  </span><span class="comment">/* IRDA Transmit Pulse Clock Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIREN_L            (0x0001u)  </span><span class="comment">/* IRDA Encoder/Decoder enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">/* UCAxIRCTL Control Bits */</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define UCIRRXFL5_H         (0x0080u)  </span><span class="comment">/* IRDA Receive Filter Length 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL4_H         (0x0040u)  </span><span class="comment">/* IRDA Receive Filter Length 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL3_H         (0x0020u)  </span><span class="comment">/* IRDA Receive Filter Length 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL2_H         (0x0010u)  </span><span class="comment">/* IRDA Receive Filter Length 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL1_H         (0x0008u)  </span><span class="comment">/* IRDA Receive Filter Length 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFL0_H         (0x0004u)  </span><span class="comment">/* IRDA Receive Filter Length 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXPL_H          (0x0002u)  </span><span class="comment">/* IRDA Receive Input Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCIRRXFE_H          (0x0001u)  </span><span class="comment">/* IRDA Receive Filter enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">/* UCAxABCTL Control Bits */</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">//#define res               (0x80)    /* reserved */</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">//#define res               (0x40)    /* reserved */</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define UCDELIM1            (0x20)    </span><span class="comment">/* Break Sync Delimiter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCDELIM0            (0x10)    </span><span class="comment">/* Break Sync Delimiter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTOE              (0x08)    </span><span class="comment">/* Sync-Field Timeout error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBTOE              (0x04)    </span><span class="comment">/* Break Timeout error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor"></span><span class="comment">//#define res               (0x02)    /* reserved */</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define UCABDEN             (0x01)    </span><span class="comment">/* Auto Baud Rate detect enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define UCGCEN              (0x8000u)  </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOAEN              (0x0400u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9               (0x0200u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8               (0x0100u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA7               (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6               (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5               (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4               (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3               (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2               (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1               (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0               (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define UCOA7_L             (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6_L             (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5_L             (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4_L             (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3_L             (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2_L             (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1_L             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0_L             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/* UCBxI2COA0 Control Bits */</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define UCGCEN_H            (0x0080u)  </span><span class="comment">/* I2C General Call enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOAEN_H            (0x0004u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9_H             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8_H             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define UCOAEN              (0x0400u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9               (0x0200u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8               (0x0100u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA7               (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6               (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5               (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4               (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3               (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2               (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1               (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0               (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define UCOA7_L             (0x0080u)  </span><span class="comment">/* I2C Own Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA6_L             (0x0040u)  </span><span class="comment">/* I2C Own Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA5_L             (0x0020u)  </span><span class="comment">/* I2C Own Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA4_L             (0x0010u)  </span><span class="comment">/* I2C Own Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA3_L             (0x0008u)  </span><span class="comment">/* I2C Own Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA2_L             (0x0004u)  </span><span class="comment">/* I2C Own Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA1_L             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA0_L             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">/* UCBxI2COAx Control Bits */</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define UCOAEN_H            (0x0004u)  </span><span class="comment">/* I2C Own Address enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA9_H             (0x0002u)  </span><span class="comment">/* I2C Own Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCOA8_H             (0x0001u)  </span><span class="comment">/* I2C Own Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define UCADDRX9            (0x0200u)  </span><span class="comment">/* I2C Receive Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX8            (0x0100u)  </span><span class="comment">/* I2C Receive Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX7            (0x0080u)  </span><span class="comment">/* I2C Receive Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX6            (0x0040u)  </span><span class="comment">/* I2C Receive Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX5            (0x0020u)  </span><span class="comment">/* I2C Receive Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX4            (0x0010u)  </span><span class="comment">/* I2C Receive Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX3            (0x0008u)  </span><span class="comment">/* I2C Receive Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX2            (0x0004u)  </span><span class="comment">/* I2C Receive Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX1            (0x0002u)  </span><span class="comment">/* I2C Receive Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX0            (0x0001u)  </span><span class="comment">/* I2C Receive Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define UCADDRX7_L          (0x0080u)  </span><span class="comment">/* I2C Receive Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX6_L          (0x0040u)  </span><span class="comment">/* I2C Receive Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX5_L          (0x0020u)  </span><span class="comment">/* I2C Receive Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX4_L          (0x0010u)  </span><span class="comment">/* I2C Receive Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX3_L          (0x0008u)  </span><span class="comment">/* I2C Receive Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX2_L          (0x0004u)  </span><span class="comment">/* I2C Receive Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX1_L          (0x0002u)  </span><span class="comment">/* I2C Receive Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX0_L          (0x0001u)  </span><span class="comment">/* I2C Receive Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">/* UCBxADDRX Control Bits */</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define UCADDRX9_H          (0x0002u)  </span><span class="comment">/* I2C Receive Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDRX8_H          (0x0001u)  </span><span class="comment">/* I2C Receive Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define UCADDMASK9            (0x0200u)  </span><span class="comment">/* I2C Address Mask Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK8            (0x0100u)  </span><span class="comment">/* I2C Address Mask Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK7            (0x0080u)  </span><span class="comment">/* I2C Address Mask Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK6            (0x0040u)  </span><span class="comment">/* I2C Address Mask Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK5            (0x0020u)  </span><span class="comment">/* I2C Address Mask Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK4            (0x0010u)  </span><span class="comment">/* I2C Address Mask Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK3            (0x0008u)  </span><span class="comment">/* I2C Address Mask Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK2            (0x0004u)  </span><span class="comment">/* I2C Address Mask Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK1            (0x0002u)  </span><span class="comment">/* I2C Address Mask Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK0            (0x0001u)  </span><span class="comment">/* I2C Address Mask Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define UCADDMASK7_L        (0x0080u)  </span><span class="comment">/* I2C Address Mask Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK6_L        (0x0040u)  </span><span class="comment">/* I2C Address Mask Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK5_L        (0x0020u)  </span><span class="comment">/* I2C Address Mask Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK4_L        (0x0010u)  </span><span class="comment">/* I2C Address Mask Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK3_L        (0x0008u)  </span><span class="comment">/* I2C Address Mask Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK2_L        (0x0004u)  </span><span class="comment">/* I2C Address Mask Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK1_L        (0x0002u)  </span><span class="comment">/* I2C Address Mask Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK0_L        (0x0001u)  </span><span class="comment">/* I2C Address Mask Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">/* UCBxADDMASK Control Bits */</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define UCADDMASK9_H        (0x0002u)  </span><span class="comment">/* I2C Address Mask Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCADDMASK8_H        (0x0001u)  </span><span class="comment">/* I2C Address Mask Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define UCSA9               (0x0200u)  </span><span class="comment">/* I2C Slave Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA8               (0x0100u)  </span><span class="comment">/* I2C Slave Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA7               (0x0080u)  </span><span class="comment">/* I2C Slave Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA6               (0x0040u)  </span><span class="comment">/* I2C Slave Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA5               (0x0020u)  </span><span class="comment">/* I2C Slave Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA4               (0x0010u)  </span><span class="comment">/* I2C Slave Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA3               (0x0008u)  </span><span class="comment">/* I2C Slave Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA2               (0x0004u)  </span><span class="comment">/* I2C Slave Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA1               (0x0002u)  </span><span class="comment">/* I2C Slave Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA0               (0x0001u)  </span><span class="comment">/* I2C Slave Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define UCSA7_L             (0x0080u)  </span><span class="comment">/* I2C Slave Address Bit 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA6_L             (0x0040u)  </span><span class="comment">/* I2C Slave Address Bit 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA5_L             (0x0020u)  </span><span class="comment">/* I2C Slave Address Bit 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA4_L             (0x0010u)  </span><span class="comment">/* I2C Slave Address Bit 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA3_L             (0x0008u)  </span><span class="comment">/* I2C Slave Address Bit 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA2_L             (0x0004u)  </span><span class="comment">/* I2C Slave Address Bit 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA1_L             (0x0002u)  </span><span class="comment">/* I2C Slave Address Bit 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA0_L             (0x0001u)  </span><span class="comment">/* I2C Slave Address Bit 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">/* UCBxI2CSA Control Bits */</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define UCSA9_H             (0x0002u)  </span><span class="comment">/* I2C Slave Address Bit 9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSA8_H             (0x0001u)  </span><span class="comment">/* I2C Slave Address Bit 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">/* UCAxIE UART Control Bits */</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define UCTXCPTIE           (0x0008u)  </span><span class="comment">/* UART Transmit Complete Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIE             (0x0004u)  </span><span class="comment">/* UART Start Bit Interrupt Enalble */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE              (0x0002u)  </span><span class="comment">/* UART Transmit Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE              (0x0001u)  </span><span class="comment">/* UART Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">/* UCAxIE/UCBxIE SPI Control Bits */</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">/* UCBxIE I2C Control Bits */</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define UCBIT9IE            (0x4000u)  </span><span class="comment">/* I2C Bit 9 Position Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE3             (0x2000u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE3             (0x1000u)  </span><span class="comment">/* I2C Receive Interrupt Enable 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE2             (0x0800u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE2             (0x0400u)  </span><span class="comment">/* I2C Receive Interrupt Enable 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE1             (0x0200u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE1             (0x0100u)  </span><span class="comment">/* I2C Receive Interrupt Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTOIE            (0x0080u)  </span><span class="comment">/* I2C Clock Low Timeout interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNTIE            (0x0040u)  </span><span class="comment">/* I2C Automatic stop assertion interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCNACKIE            (0x0020u)  </span><span class="comment">/* I2C NACK Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIE              (0x0010u)  </span><span class="comment">/* I2C Arbitration Lost interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIE             (0x0008u)  </span><span class="comment">/* I2C STOP Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIE             (0x0004u)  </span><span class="comment">/* I2C START Condition interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIE0             (0x0002u)  </span><span class="comment">/* I2C Transmit Interrupt Enable 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIE0             (0x0001u)  </span><span class="comment">/* I2C Receive Interrupt Enable 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment">/* UCAxIFG UART Control Bits */</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define UCTXCPTIFG          (0x0008u)  </span><span class="comment">/* UART Transmit Complete Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIFG            (0x0004u)  </span><span class="comment">/* UART Start Bit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG             (0x0002u)  </span><span class="comment">/* UART Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG             (0x0001u)  </span><span class="comment">/* UART Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">/* UCAxIFG/UCBxIFG SPI Control Bits */</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define UCTXIFG             (0x0002u)  </span><span class="comment">/* SPI Transmit Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG             (0x0001u)  </span><span class="comment">/* SPI Receive Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">/* UCBxIFG Control Bits */</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define UCBIT9IFG           (0x4000u)  </span><span class="comment">/* I2C Bit 9 Possition Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG3            (0x2000u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG3            (0x1000u)  </span><span class="comment">/* I2C Receive Interrupt Flag 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG2            (0x0800u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG2            (0x0400u)  </span><span class="comment">/* I2C Receive Interrupt Flag 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG1            (0x0200u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG1            (0x0100u)  </span><span class="comment">/* I2C Receive Interrupt Flag 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCCLTOIFG           (0x0080u)  </span><span class="comment">/* I2C Clock low Timeout interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCBCNTIFG           (0x0040u)  </span><span class="comment">/* I2C Byte counter interrupt flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCNACKIFG           (0x0020u)  </span><span class="comment">/* I2C NACK Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCALIFG             (0x0010u)  </span><span class="comment">/* I2C Arbitration Lost interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTPIFG            (0x0008u)  </span><span class="comment">/* I2C STOP Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCSTTIFG            (0x0004u)  </span><span class="comment">/* I2C START Condition interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCTXIFG0            (0x0002u)  </span><span class="comment">/* I2C Transmit Interrupt Flag 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define UCRXIFG0            (0x0001u)  </span><span class="comment">/* I2C Receive Interrupt Flag 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">/* USCI UART Definitions */</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define USCI_NONE            (0x0000u)   </span><span class="comment">/* No Interrupt pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCRXIFG    (0x0002u)   </span><span class="comment">/* USCI UCRXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCTXIFG    (0x0004u)   </span><span class="comment">/* USCI UCTXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCSTTIFG   (0x0006u)   </span><span class="comment">/* USCI UCSTTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_UART_UCTXCPTIFG (0x0008u)   </span><span class="comment">/* USCI UCTXCPTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">/* USCI SPI Definitions */</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define USCI_SPI_UCRXIFG    (0x0002u)    </span><span class="comment">/* USCI UCRXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_SPI_UCTXIFG    (0x0004u)    </span><span class="comment">/* USCI UCTXIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">/* USCI I2C Definitions */</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define USCI_I2C_UCALIFG    (0x0002u)    </span><span class="comment">/* USCI I2C Mode: UCALIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCNACKIFG  (0x0004u)    </span><span class="comment">/* USCI I2C Mode: UCNACKIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCSTTIFG   (0x0006u)    </span><span class="comment">/* USCI I2C Mode: UCSTTIFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCSTPIFG   (0x0008u)    </span><span class="comment">/* USCI I2C Mode: UCSTPIFG*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG3   (0x000Au)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG3   (0x000Cu)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG2   (0x000Eu)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG2   (0x0010u)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG1   (0x0012u)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG1   (0x0014u)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCRXIFG0   (0x0016u)    </span><span class="comment">/* USCI I2C Mode: UCRXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCTXIFG0   (0x0018u)    </span><span class="comment">/* USCI I2C Mode: UCTXIFG0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCBCNTIFG  (0x001Au)    </span><span class="comment">/* USCI I2C Mode: UCBCNTIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCCLTOIFG  (0x001Cu)    </span><span class="comment">/* USCI I2C Mode: UCCLTOIFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_I2C_UCBIT9IFG  (0x001Eu)    </span><span class="comment">/* USCI I2C Mode: UCBIT9IFG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">* WATCHDOG TIMER</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define __MSP430_HAS_WDT__            </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __MSP430_BASEADDRESS_WDT__ 0x0120</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_BASE __MSP430_BASEADDRESS_WDT__</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define WDTCTL_                (0x0120u)  </span><span class="comment">/* Watchdog Timer Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor"></span><a class="code" href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a>(   WDTCTL               , <a class="code" href="_i_a_r_2msp430i2041_8h.html#ad30d4a0ae6558eaa23098ec2cf79adaa">WDTCTL_</a>)</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/* The bit names have been prefixed with &quot;WDT&quot; */</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define WDTIS0              (0x0001u)</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTIS1              (0x0002u)</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTSSEL             (0x0004u)</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTCNTCL            (0x0008u)</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTTMSEL            (0x0010u)</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTNMI              (0x0020u)</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTNMIES            (0x0040u)</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDTHOLD             (0x0080u)</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define WDTPW               (0x5A00u)</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">/* WDT-interval times [1ms] coded with Bits 0-2 */</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define WDT_MDLY_32         (WDTPW+WDTTMSEL+WDTCNTCL)                         </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_8          (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS0)                  </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_0_5        (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1)                  </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MDLY_0_064      (WDTPW+WDTTMSEL+WDTCNTCL+WDTIS1+WDTIS0)           </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span><span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define WDT_ADLY_1000       (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL)                 </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_250        (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS0)          </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_16         (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1)          </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ADLY_1_9        (WDTPW+WDTTMSEL+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0)   </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor"></span><span class="comment">/* Watchdog mode -&gt; reset after expired time */</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">/* WDT is clocked by fSMCLK (assumed 1MHz) */</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define WDT_MRST_32         (WDTPW+WDTCNTCL)                                  </span><span class="comment">/* 32ms interval (default) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_8          (WDTPW+WDTCNTCL+WDTIS0)                           </span><span class="comment">/* 8ms     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_0_5        (WDTPW+WDTCNTCL+WDTIS1)                           </span><span class="comment">/* 0.5ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_MRST_0_064      (WDTPW+WDTCNTCL+WDTIS1+WDTIS0)                    </span><span class="comment">/* 0.064ms &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor"></span><span class="comment">/* WDT is clocked by fACLK (assumed 32KHz) */</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define WDT_ARST_1000       (WDTPW+WDTCNTCL+WDTSSEL)                          </span><span class="comment">/* 1000ms  &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_250        (WDTPW+WDTCNTCL+WDTSSEL+WDTIS0)                   </span><span class="comment">/* 250ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_16         (WDTPW+WDTCNTCL+WDTSSEL+WDTIS1)                   </span><span class="comment">/* 16ms    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_ARST_1_9        (WDTPW+WDTCNTCL+WDTSSEL+WDTIS1+WDTIS0)            </span><span class="comment">/* 1.9ms   &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">/* INTERRUPT CONTROL */</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">/* These two bits are defined in the Special Function Registers */</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">/* #define WDTIE               0x01 */</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment">/* #define WDTIFG              0x01 */</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">* TLV Descriptors</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define __MSP430_HAS_TLV__                 </span><span class="comment">/* Definition to show that Module is available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define TLV_START             (0x13C0u)    </span><span class="comment">/* Start Address of the TLV structure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_END               (0x13FFu)    </span><span class="comment">/* End Address of the TLV structure */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JTAG_DIS_PWD1         (0xFFDCu)</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define JTAG_DIS_PWD2         (0xFFDEu)</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_CHKSUM_L            (0x00)</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_CHKSUM_H            (0x01)</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_DIE_RECORD_TAG      (0x02)</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_DIE_RECORD_LEN      (0x03)</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_LOT_WAFER_ID        (0x04)</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_DIE_X_POS           (0x08)</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_DIE_Y_POS           (0x0A)</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_DIE_TEST_RESULTS    (0x0C)</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_REF_TAG             (0x0E)</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_REF_LEN             (0x0F)</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_CAL_REFCAL1         (0x10)</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_CAL_REFCAL0         (0x11)</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_DCO_TAG             (0x12)</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_DCO_LEN             (0x13)</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_CAL_CSIRFCAL        (0x14)</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_CAL_CSIRTCAL        (0x15)</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_CAL_CSERFCAL        (0x16)</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_CAL_CSERTCAL        (0x17)</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_SD24_TAG            (0x18)</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_SD24_LEN            (0x19)</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_CAL_SD24TRIM        (0x1A)</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_EMPTY               (0x1B)</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_EMPTY_TAG           (0x1C)</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TLV_EMPTY_LEN           (0x1D)</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">* Interrupt Vectors (offset from 0xFFE0)</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define PORT2_VECTOR        (1 * 2u)  </span><span class="comment">/* 0xFFE2 Port 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PORT1_VECTOR        (4 * 2u)  </span><span class="comment">/* 0xFFE8 Port 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIMER0_A1_VECTOR    (5 * 2u)  </span><span class="comment">/* 0xFFEA Timer0_A CC1-2, TA0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIMER0_A0_VECTOR    (6 * 2u)  </span><span class="comment">/* 0xFFEC Timer0_A CC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SD24_VECTOR         (7 * 2u)  </span><span class="comment">/* 0xFFEE Sigma Delta ADC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_B0_VECTOR      (8 * 2u)  </span><span class="comment">/* 0xFFF0 USCI B0 Receive/Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define USCI_A0_VECTOR      (9 * 2u)  </span><span class="comment">/* 0xFFF2 USCI A0 Receive/Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WDT_VECTOR          (10 * 2u) </span><span class="comment">/* 0xFFF4 Watchdog Timer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define VMON_VECTOR         (11 * 2u) </span><span class="comment">/* 0xFFF6 Voltage Monitor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIMER1_A1_VECTOR    (12 * 2u) </span><span class="comment">/* 0xFFF8 Timer1_A CC1-4, TA1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define TIMER1_A0_VECTOR    (13 * 2u) </span><span class="comment">/* 0xFFFA Timer1_A CC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NMI_VECTOR          (14 * 2u) </span><span class="comment">/* 0xFFFC Non-maskable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RESET_VECTOR        (15 * 2u) </span><span class="comment">/* 0xFFFE Reset [Highest Priority] */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">/************************************************************</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">* End of Modules</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">************************************************************/</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#pragma language=default</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #ifndef __MSP430i2041 */</span><span class="preprocessor"></span></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a9c2058b91e6e825376753d16cdae93bd"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a9c2058b91e6e825376753d16cdae93bd">SD24MEM2_</a></div><div class="ttdeci">#define SD24MEM2_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_af8d8230ebd63bcea9355c2a3b3a9942a"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#af8d8230ebd63bcea9355c2a3b3a9942a">TA1IV_</a></div><div class="ttdeci">#define TA1IV_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:783</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a9df8048c632cbd5639d730121e8a3011"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a9df8048c632cbd5639d730121e8a3011">PASEL0_</a></div><div class="ttdeci">#define PASEL0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a6ac6ba7b89d5927fee3a6c56abc84652"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a6ac6ba7b89d5927fee3a6c56abc84652">CSCTL0_</a></div><div class="ttdeci">#define CSCTL0_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:233</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a2e9ded0351f2e06758f4997d49a1fdb7"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a2e9ded0351f2e06758f4997d49a1fdb7">SD24INCTL1_</a></div><div class="ttdeci">#define SD24INCTL1_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a87341c2731c0b54d9bbe3ff316fe3799"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a87341c2731c0b54d9bbe3ff316fe3799">SD24CTL_</a></div><div class="ttdeci">#define SD24CTL_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aed010579abad62e4dc22e9a1f0b367d0"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aed010579abad62e4dc22e9a1f0b367d0">UCA0CTLW0_</a></div><div class="ttdeci">#define UCA0CTLW0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aa20f12c7d6dd331318befdf73d34ada0"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aa20f12c7d6dd331318befdf73d34ada0">SD24IV_</a></div><div class="ttdeci">#define SD24IV_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a3f4046a676e557e7cb2ac6b1ec09486b"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a3f4046a676e557e7cb2ac6b1ec09486b">UCB0IE_</a></div><div class="ttdeci">#define UCB0IE_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a2c7db5c1c1c10c0f68dcbb78d4f15fdb"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a2c7db5c1c1c10c0f68dcbb78d4f15fdb">TA1R_</a></div><div class="ttdeci">#define TA1R_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ad5e3d023a314f6971a6084ba1fee3244"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ad5e3d023a314f6971a6084ba1fee3244">SD24MEM1_</a></div><div class="ttdeci">#define SD24MEM1_</div></div>
<div class="ttc" id="_g_c_c_2msp430i2020_8h_html_a396978fd6f913ea6ca52f9238efe08f0"><div class="ttname"><a href="_g_c_c_2msp430i2020_8h.html#a396978fd6f913ea6ca52f9238efe08f0">sfrw</a></div><div class="ttdeci">sfrw(SYSJTAGDIS, SYSJTAGDIS_)</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a836fc522c56cbc9afcc315705c805fde"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a836fc522c56cbc9afcc315705c805fde">UCA0IV_</a></div><div class="ttdeci">#define UCA0IV_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a535b8bd7f3a0c182b059cf8f275cfce6"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a535b8bd7f3a0c182b059cf8f275cfce6">SUMEXT_</a></div><div class="ttdeci">#define SUMEXT_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:400</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a4147bf128f4670af0eb7998bd008e4e4"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a4147bf128f4670af0eb7998bd008e4e4">CSCTL1_</a></div><div class="ttdeci">#define CSCTL1_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:235</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a4cafbf879d792f5a9681fe32924ebca3"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a4cafbf879d792f5a9681fe32924ebca3">P2IV_</a></div><div class="ttdeci">#define P2IV_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aacddf1be978155ff6fd42b72a4bf5782"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aacddf1be978155ff6fd42b72a4bf5782">PAIES_</a></div><div class="ttdeci">#define PAIES_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a75c3eb868a314bb0bddf02532e145945"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a75c3eb868a314bb0bddf02532e145945">TA1CCR2_</a></div><div class="ttdeci">#define TA1CCR2_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aedde7bc08d5b39ea1ba87e2c21bc1c2c"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aedde7bc08d5b39ea1ba87e2c21bc1c2c">UCA0IE_</a></div><div class="ttdeci">#define UCA0IE_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_af82534a247e1e43308324a36fcf0527b"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#af82534a247e1e43308324a36fcf0527b">UCB0TBCNT_</a></div><div class="ttdeci">#define UCB0TBCNT_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a55ea3eb084dc49e84287f009a62915fd"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a55ea3eb084dc49e84287f009a62915fd">UCA0TXBUF_</a></div><div class="ttdeci">#define UCA0TXBUF_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a4f687240997875d36a20769784dc46c9"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a4f687240997875d36a20769784dc46c9">SD24PRE2_</a></div><div class="ttdeci">#define SD24PRE2_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a1813545bea80ff82535c188ffb13396a"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a1813545bea80ff82535c188ffb13396a">UCB0CTLW1_</a></div><div class="ttdeci">#define UCB0CTLW1_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a5ae54b2a6a914becb9ff7a2d5d7d9b22"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a5ae54b2a6a914becb9ff7a2d5d7d9b22">PAOUT_</a></div><div class="ttdeci">#define PAOUT_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_acf0e59b436aa3e4e80e36181ac23a6b5"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#acf0e59b436aa3e4e80e36181ac23a6b5">TA0CCR2_</a></div><div class="ttdeci">#define TA0CCR2_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:675</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ab33b119761654a02794e65dc1a6ac4f0"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ab33b119761654a02794e65dc1a6ac4f0">SD24PRE3_</a></div><div class="ttdeci">#define SD24PRE3_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aa2d969c456141e4486fb6664b13bb7f2"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aa2d969c456141e4486fb6664b13bb7f2">SD24CCTL1_</a></div><div class="ttdeci">#define SD24CCTL1_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a9256faecf702f7d0463feeb6a38077ed"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a9256faecf702f7d0463feeb6a38077ed">SD24MEM3_</a></div><div class="ttdeci">#define SD24MEM3_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a5abff8d1d1726fab36ebffed7519778a"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a5abff8d1d1726fab36ebffed7519778a">UCB0ADDMASK_</a></div><div class="ttdeci">#define UCB0ADDMASK_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a87c6fdf1310738d6edbb6380601bd6ef"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a87c6fdf1310738d6edbb6380601bd6ef">TA1CCTL1_</a></div><div class="ttdeci">#define TA1CCTL1_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_afdc7c325e379dddd1f1622231f7241fd"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#afdc7c325e379dddd1f1622231f7241fd">TA0CCTL0_</a></div><div class="ttdeci">#define TA0CCTL0_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:663</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ab2f399c85c56ef0ca7dad388cead989d"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ab2f399c85c56ef0ca7dad388cead989d">FCTL1_</a></div><div class="ttdeci">#define FCTL1_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:334</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aed3f27537a83fe30f1e2e91b259b716b"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aed3f27537a83fe30f1e2e91b259b716b">TA0CCTL1_</a></div><div class="ttdeci">#define TA0CCTL1_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:665</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aad930bfec72a127f9c60905447123fa5"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aad930bfec72a127f9c60905447123fa5">MACS_</a></div><div class="ttdeci">#define MACS_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:392</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a316015548a9391a7a6f1f8f8619b8046"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a316015548a9391a7a6f1f8f8619b8046">TA1CCTL2_</a></div><div class="ttdeci">#define TA1CCTL2_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_af035426824dc95b1a1ceb1b591e82a57"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#af035426824dc95b1a1ceb1b591e82a57">READ_ONLY</a></div><div class="ttdeci">#define READ_ONLY</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:116</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a92ba7825f6f7e173ff530be176adfd06"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a92ba7825f6f7e173ff530be176adfd06">SD24INCTL2_</a></div><div class="ttdeci">#define SD24INCTL2_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aa33bc519486be13759f5c3f1aa90bac6"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aa33bc519486be13759f5c3f1aa90bac6">UCA0IRCTL_</a></div><div class="ttdeci">#define UCA0IRCTL_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a72feff1a903604ba117e64fcfd417f2b"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a72feff1a903604ba117e64fcfd417f2b">SD24MEM0_</a></div><div class="ttdeci">#define SD24MEM0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a3d7c09df9f29216c65f47e005a32200b"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a3d7c09df9f29216c65f47e005a32200b">FCTL2_</a></div><div class="ttdeci">#define FCTL2_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:336</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aebc2fdf082455e49c279fd8555cd3017"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aebc2fdf082455e49c279fd8555cd3017">SD24CCTL3_</a></div><div class="ttdeci">#define SD24CCTL3_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a3f667d50799c41c5b6858190b01d3fdb"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a3f667d50799c41c5b6858190b01d3fdb">MAC_</a></div><div class="ttdeci">#define MAC_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:390</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a2ced29667943c4f7745730b65b35a387"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a2ced29667943c4f7745730b65b35a387">TA1CTL_</a></div><div class="ttdeci">#define TA1CTL_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a29c6bbbc37a825f1615deb6b5d137c26"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a29c6bbbc37a825f1615deb6b5d137c26">TA0CCTL2_</a></div><div class="ttdeci">#define TA0CCTL2_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:667</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a815ee825b8777b7bed1f7602110b28f4"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a815ee825b8777b7bed1f7602110b28f4">UCA0ABCTL_</a></div><div class="ttdeci">#define UCA0ABCTL_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a2a23f27fe980251fecf1e72af53ac145"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a2a23f27fe980251fecf1e72af53ac145">UCB0ADDRX_</a></div><div class="ttdeci">#define UCB0ADDRX_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a9198f7030f64bfe16f9a7f45836859a8"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a9198f7030f64bfe16f9a7f45836859a8">UCA0CTLW1_</a></div><div class="ttdeci">#define UCA0CTLW1_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2020_8h_html_acbc440f2a13063e840dff8f934b980fb"><div class="ttname"><a href="_i_a_r_2msp430i2020_8h.html#acbc440f2a13063e840dff8f934b980fb">DEFW</a></div><div class="ttdeci">READ_ONLY DEFW(SUMEXT, SUMEXT_) READ_ONLY DEFW(TA0IV</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a9ae3b030bfed81ecc83eeabffe3b4b9f"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a9ae3b030bfed81ecc83eeabffe3b4b9f">SD24PRE0_</a></div><div class="ttdeci">#define SD24PRE0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a45a23fb4813420ee80e49baa462a3ec4"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a45a23fb4813420ee80e49baa462a3ec4">UCB0STATW_</a></div><div class="ttdeci">#define UCB0STATW_</div></div>
<div class="ttc" id="_g_c_c_2msp430i2020_8h_html_a25c20d95973dc92fa394117fb9a66e17"><div class="ttname"><a href="_g_c_c_2msp430i2020_8h.html#a25c20d95973dc92fa394117fb9a66e17">sfrb</a></div><div class="ttdeci">sfrb(IE1, IE1_)</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a829daff31a9e775854018f466241cbe7"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a829daff31a9e775854018f466241cbe7">PAIE_</a></div><div class="ttdeci">#define PAIE_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_abc6ab02881fedbb7869f77887aa6fbc6"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#abc6ab02881fedbb7869f77887aa6fbc6">UCB0IFG_</a></div><div class="ttdeci">#define UCB0IFG_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a3d7a11ebfa71c6f82fb58cf28262a6ab"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a3d7a11ebfa71c6f82fb58cf28262a6ab">UCB0I2COA3_</a></div><div class="ttdeci">#define UCB0I2COA3_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_afd2f58472013ee5bd07669de41f908c4"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#afd2f58472013ee5bd07669de41f908c4">PASEL1_</a></div><div class="ttdeci">#define PASEL1_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a434d623b6a63fc707a3b37a168eab6e5"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a434d623b6a63fc707a3b37a168eab6e5">CSERTCAL_</a></div><div class="ttdeci">#define CSERTCAL_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:243</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a5fdfcb90ae55eb702317245f8a20975a"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a5fdfcb90ae55eb702317245f8a20975a">UCA0STATW_</a></div><div class="ttdeci">#define UCA0STATW_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a476791ca843f9065dd3f2781c92686e7"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a476791ca843f9065dd3f2781c92686e7">MPY_</a></div><div class="ttdeci">#define MPY_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:386</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ad512784ca48104f8a9ee08761b75f725"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ad512784ca48104f8a9ee08761b75f725">CSIRTCAL_</a></div><div class="ttdeci">#define CSIRTCAL_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:239</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a4cf3aee8ee316958149e5677a5f4406d"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a4cf3aee8ee316958149e5677a5f4406d">UCB0I2CSA_</a></div><div class="ttdeci">#define UCB0I2CSA_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a9e13a027ff932859da8e883e7e5e90fd"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a9e13a027ff932859da8e883e7e5e90fd">TA1CCR0_</a></div><div class="ttdeci">#define TA1CCR0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a1f8453e9798fd410c28b95d978b9d0ea"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a1f8453e9798fd410c28b95d978b9d0ea">SD24CCTL2_</a></div><div class="ttdeci">#define SD24CCTL2_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ae7fbce863941e596e6ce805e032eb296"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ae7fbce863941e596e6ce805e032eb296">RESHI_</a></div><div class="ttdeci">#define RESHI_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:398</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a2ed4db034aa60d4a5503a75b0d7bce83"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a2ed4db034aa60d4a5503a75b0d7bce83">SD24INCTL3_</a></div><div class="ttdeci">#define SD24INCTL3_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a0304a84d2f7fa647dd63c981c9f9d1f7"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a0304a84d2f7fa647dd63c981c9f9d1f7">UCB0IV_</a></div><div class="ttdeci">#define UCB0IV_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a578d49413977f422191619133cc6849a"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a578d49413977f422191619133cc6849a">TA1CCTL0_</a></div><div class="ttdeci">#define TA1CCTL0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a43e6de83ec4939e8a66adffe2f1db7e7"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a43e6de83ec4939e8a66adffe2f1db7e7">REFCAL1_</a></div><div class="ttdeci">#define REFCAL1_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a0ebb6cdc7004bef6d342abe42edc6dfb"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a0ebb6cdc7004bef6d342abe42edc6dfb">UCB0CTLW0_</a></div><div class="ttdeci">#define UCB0CTLW0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a913be2e675e0453e264dd6d9d3488437"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a913be2e675e0453e264dd6d9d3488437">TA0CCR1_</a></div><div class="ttdeci">#define TA0CCR1_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:673</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ae58f3bc8e85f79b0f8b44502d4a49970"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ae58f3bc8e85f79b0f8b44502d4a49970">OP2_</a></div><div class="ttdeci">#define OP2_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:394</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ae086aeff64d41dbc38ff7095d8aca435"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ae086aeff64d41dbc38ff7095d8aca435">SD24TRIM_</a></div><div class="ttdeci">#define SD24TRIM_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aabab8c6f3c0e0ee43db0da81ea2e21fe"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aabab8c6f3c0e0ee43db0da81ea2e21fe">TA0R_</a></div><div class="ttdeci">#define TA0R_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:669</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_af994c9b5794aecd22bc7db9d15dd6294"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#af994c9b5794aecd22bc7db9d15dd6294">REFCAL0_</a></div><div class="ttdeci">#define REFCAL0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_afe30b70fbb550e90318ddd74b8fe76c2"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#afe30b70fbb550e90318ddd74b8fe76c2">IFG1_</a></div><div class="ttdeci">#define IFG1_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:210</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a8eaa88614aa57848a51cb14f5a64c99f"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a8eaa88614aa57848a51cb14f5a64c99f">UCA0IFG_</a></div><div class="ttdeci">#define UCA0IFG_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aad3c6b2c3af78cabaa0e6d77d5693b08"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aad3c6b2c3af78cabaa0e6d77d5693b08">SYSJTAGDIS_</a></div><div class="ttdeci">#define SYSJTAGDIS_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:222</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a2d399c05b78578f52f50471576a33c6d"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a2d399c05b78578f52f50471576a33c6d">RESLO_</a></div><div class="ttdeci">#define RESLO_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:396</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a96cc9451cee152c4c5b22904e66dce3a"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a96cc9451cee152c4c5b22904e66dce3a">PADIR_</a></div><div class="ttdeci">#define PADIR_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a7df62467c16224c0ebae0739909bd348"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a7df62467c16224c0ebae0739909bd348">SD24CCTL0_</a></div><div class="ttdeci">#define SD24CCTL0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ad30d4a0ae6558eaa23098ec2cf79adaa"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ad30d4a0ae6558eaa23098ec2cf79adaa">WDTCTL_</a></div><div class="ttdeci">#define WDTCTL_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a984b2496a9ec04d4ab8f8ea0f8764cad"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a984b2496a9ec04d4ab8f8ea0f8764cad">TA0CTL_</a></div><div class="ttdeci">#define TA0CTL_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:661</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a3a0d976ab57fce2d2c37e880cd95eb3c"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a3a0d976ab57fce2d2c37e880cd95eb3c">SD24INCTL0_</a></div><div class="ttdeci">#define SD24INCTL0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a0dab19edc34fb5fa0a4dfa6f6f4ac221"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a0dab19edc34fb5fa0a4dfa6f6f4ac221">UCB0TXBUF_</a></div><div class="ttdeci">#define UCB0TXBUF_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a5e3d2dced933d0bc2459cca502a31719"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a5e3d2dced933d0bc2459cca502a31719">PAIFG_</a></div><div class="ttdeci">#define PAIFG_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a90e8e954a2a10a77458af207bef34cbf"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a90e8e954a2a10a77458af207bef34cbf">UCB0I2COA2_</a></div><div class="ttdeci">#define UCB0I2COA2_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ab7ad32a771bca2a1256ef8150c556a61"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ab7ad32a771bca2a1256ef8150c556a61">UCB0BRW_</a></div><div class="ttdeci">#define UCB0BRW_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a6a88b3737d397c03d53931f5a23b0c34"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a6a88b3737d397c03d53931f5a23b0c34">IE1_</a></div><div class="ttdeci">#define IE1_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:202</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a17d5de8b9870ab3042e823d6d731abb4"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a17d5de8b9870ab3042e823d6d731abb4">P1IV_</a></div><div class="ttdeci">#define P1IV_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a5e61faad3a1335d7349a31e00fb32518"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a5e61faad3a1335d7349a31e00fb32518">MPYS_</a></div><div class="ttdeci">#define MPYS_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:388</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a919f4ae0fa82849dc7a97bb80534976f"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a919f4ae0fa82849dc7a97bb80534976f">FCTL3_</a></div><div class="ttdeci">#define FCTL3_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:338</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a87bb9e1a44d19c41201911a4c0cbed98"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a87bb9e1a44d19c41201911a4c0cbed98">TA0CCR0_</a></div><div class="ttdeci">#define TA0CCR0_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:671</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ae5dcfebc6983ad6fc1bc0c10aaa6493e"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ae5dcfebc6983ad6fc1bc0c10aaa6493e">UCB0RXBUF_</a></div><div class="ttdeci">#define UCB0RXBUF_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a7064e8126996f24468203e9fe66e9dfa"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a7064e8126996f24468203e9fe66e9dfa">UCA0BRW_</a></div><div class="ttdeci">#define UCA0BRW_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ab7bfed36dd5fb38ad973f25b297feca9"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ab7bfed36dd5fb38ad973f25b297feca9">CSERFCAL_</a></div><div class="ttdeci">#define CSERFCAL_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:241</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a8a5c5422dcb6560c72ce43b2cee1a039"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a8a5c5422dcb6560c72ce43b2cee1a039">PAIN_</a></div><div class="ttdeci">#define PAIN_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a39a1838bbb61c25842819c38d7229604"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a39a1838bbb61c25842819c38d7229604">SD24PRE1_</a></div><div class="ttdeci">#define SD24PRE1_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_af5e9ee6b3bc2ff93e52a7068e2e5dc02"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#af5e9ee6b3bc2ff93e52a7068e2e5dc02">UCA0MCTLW_</a></div><div class="ttdeci">#define UCA0MCTLW_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_adb8fed68807dc2110e28543fab1cc5aa"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#adb8fed68807dc2110e28543fab1cc5aa">CSIRFCAL_</a></div><div class="ttdeci">#define CSIRFCAL_</div><div class="ttdef"><b>Definition:</b> IAR/msp430i2041.h:237</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a3db19e6cc4e8d1f936986722af1970fc"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a3db19e6cc4e8d1f936986722af1970fc">UCA0RXBUF_</a></div><div class="ttdeci">#define UCA0RXBUF_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_aa804928195f6868fd26d4b6a8375b4dd"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#aa804928195f6868fd26d4b6a8375b4dd">TA1CCR1_</a></div><div class="ttdeci">#define TA1CCR1_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a42e86af3a9bbd7481e636b876a0fbbb0"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a42e86af3a9bbd7481e636b876a0fbbb0">UCB0I2COA0_</a></div><div class="ttdeci">#define UCB0I2COA0_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a1d8b46acb68ec97d33dcca913b92afd5"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a1d8b46acb68ec97d33dcca913b92afd5">TA0IV_</a></div><div class="ttdeci">#define TA0IV_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a7200aaba5b2457abdc860cf6b00614bd"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a7200aaba5b2457abdc860cf6b00614bd">VMONCTL_</a></div><div class="ttdeci">#define VMONCTL_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_a601d96c1f578df09a9a916277a620967"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#a601d96c1f578df09a9a916277a620967">UCB0I2COA1_</a></div><div class="ttdeci">#define UCB0I2COA1_</div></div>
<div class="ttc" id="_i_a_r_2msp430i2041_8h_html_ad62b37f073992df508f307e37aef5719"><div class="ttname"><a href="_i_a_r_2msp430i2041_8h.html#ad62b37f073992df508f307e37aef5719">LPM45CTL_</a></div><div class="ttdeci">#define LPM45CTL_</div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2014, Texas Instruments Incorporated</small>
</body>
</html>
