@E: CL172 :"C:\Users\reeve\Git\UCT-FPGA-Course-2022\Projects\Counter\impl1\reveal_workspace\tmpreveal\UART_Packets_rvl.v":352:8:352:18|Only one always block can assign a given variable UART_TxSend

