{"vcs1":{"timestamp_begin":1746973760.083223660, "rt":6.78, "ut":6.49, "st":0.22}}
{"vcselab":{"timestamp_begin":1746973766.943084919, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1746973767.284178048, "rt":0.32, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746973759.754196937}
{"VCS_COMP_START_TIME": 1746973759.754196937}
{"VCS_COMP_END_TIME": 1746973767.670721201}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 374460}}
{"vcselab": {"peak_mem": 174704}}
