<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>ctk: base/ppu/ctk_misc.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="dirs.html"><span>Directories</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<div class="nav">
<a class="el" href="dir_f74261709cb32dec15e16b7013d14b12.html">base</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_bbda4cbd25ea59530123cff410ab4b83.html">ppu</a></div>
<h1>ctk_misc.h File Reference</h1>
<p>
<a href="ctk__misc_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#f42ae6ec73122220315391a69cecf8e6">ctk_write_barrier</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#f58326d1102ac6ce5c53df02cfeabe18">ctk_cache_write_barrier</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#37559ab68631aedcb1313fcf53a15d5a">ctk_full_barrier</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#80b0d7734f792ab16cf90ebd5376ae31">ctk_eieio</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#f93fd932b0176f87fb842578195799e9">ctk_lwsync</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#e1e450680b93c2b31ce7e961f824e546">ctk_sync</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#bcf80a6e4f3472b4882a7ed01882a049">ctk_isync</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#cdfaf03e0322a6607561bdadf3155668">ctk_nlz</a> (unsigned int x) <a class="el" href="ctk__spinlock_8h.html#396a4d4639359c3c22b247ef3e9ce02c">__attribute__</a>((always_inline))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#6c5db51cd61bb4812c5e52daff0ec571">ctk_nlz64</a> (unsigned long long x) <a class="el" href="ctk__spinlock_8h.html#396a4d4639359c3c22b247ef3e9ce02c">__attribute__</a>((always_inline))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#290b2ab2dac9324e319927a48aeb1e11">ctk_nlo</a> (unsigned int x) <a class="el" href="ctk__spinlock_8h.html#396a4d4639359c3c22b247ef3e9ce02c">__attribute__</a>((always_inline))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="ctk__misc_8h.html#c8a448a8c35f711e3c5fb2d0640b9e3d">ctk_nlo64</a> (unsigned long long x) <a class="el" href="ctk__spinlock_8h.html#396a4d4639359c3c22b247ef3e9ce02c">__attribute__</a>((always_inline))</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
: Definitions for miscelaneous routines <hr><h2>Function Documentation</h2>
<a class="anchor" name="f58326d1102ac6ce5c53df02cfeabe18"></a><!-- doxytag: member="ctk_misc.h::ctk_cache_write_barrier" ref="f58326d1102ac6ce5c53df02cfeabe18" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ctk_cache_write_barrier           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue an lwsync (light-weight sync) instruction to create a store-store memory barrier only for cacheable accesses. (alias to <a class="el" href="ctk__misc_8h.html#f93fd932b0176f87fb842578195799e9">ctk_lwsync()</a>) 
</div>
</div><p>
<a class="anchor" name="80b0d7734f792ab16cf90ebd5376ae31"></a><!-- doxytag: member="ctk_misc.h::ctk_eieio" ref="80b0d7734f792ab16cf90ebd5376ae31" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ctk_eieio           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue an eieio (enforce in-order execution of I/O) instruction. This creates a store-store memory barrier for cacheable memory and also creates a full barrier for noncacheable memory (i.e. MMIO or PIO registers). 
</div>
</div><p>
<a class="anchor" name="37559ab68631aedcb1313fcf53a15d5a"></a><!-- doxytag: member="ctk_misc.h::ctk_full_barrier" ref="37559ab68631aedcb1313fcf53a15d5a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ctk_full_barrier           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue a memory sync to create full barrier. The 'sync' synchronizes everything, i.e., it syncs both cacheable and noncacheable accesses. 
</div>
</div><p>
<a class="anchor" name="bcf80a6e4f3472b4882a7ed01882a049"></a><!-- doxytag: member="ctk_misc.h::ctk_isync" ref="bcf80a6e4f3472b4882a7ed01882a049" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ctk_isync           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue an isync (instruction sync) instruction. This instruction prevents any following instructions from executing until the outcome of any previous conditional branches are known, and until it is known that no previous instruction can generate an exception. Thus it can be used to create a one-way barrier. 
</div>
</div><p>
<a class="anchor" name="f93fd932b0176f87fb842578195799e9"></a><!-- doxytag: member="ctk_misc.h::ctk_lwsync" ref="f93fd932b0176f87fb842578195799e9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ctk_lwsync           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue an lwsync (light-weight sync) instruction. This creates a store-store memory barrier only for cacheable accesses. 
</div>
</div><p>
<a class="anchor" name="290b2ab2dac9324e319927a48aeb1e11"></a><!-- doxytag: member="ctk_misc.h::ctk_nlo" ref="290b2ab2dac9324e319927a48aeb1e11" args="(unsigned int x) __attribute__((always_inline))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ctk_nlo           </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>x</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the number of leading ones 
</div>
</div><p>
<a class="anchor" name="c8a448a8c35f711e3c5fb2d0640b9e3d"></a><!-- doxytag: member="ctk_misc.h::ctk_nlo64" ref="c8a448a8c35f711e3c5fb2d0640b9e3d" args="(unsigned long long x) __attribute__((always_inline))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ctk_nlo64           </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&nbsp;</td>
          <td class="paramname"> <em>x</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the number of leading ones in the given double word 
</div>
</div><p>
<a class="anchor" name="cdfaf03e0322a6607561bdadf3155668"></a><!-- doxytag: member="ctk_misc.h::ctk_nlz" ref="cdfaf03e0322a6607561bdadf3155668" args="(unsigned int x) __attribute__((always_inline))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ctk_nlz           </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>x</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the number of leading zeros 
</div>
</div><p>
<a class="anchor" name="6c5db51cd61bb4812c5e52daff0ec571"></a><!-- doxytag: member="ctk_misc.h::ctk_nlz64" ref="6c5db51cd61bb4812c5e52daff0ec571" args="(unsigned long long x) __attribute__((always_inline))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static int ctk_nlz64           </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&nbsp;</td>
          <td class="paramname"> <em>x</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Returns the number of leading zeros in the given double word 
</div>
</div><p>
<a class="anchor" name="e1e450680b93c2b31ce7e961f824e546"></a><!-- doxytag: member="ctk_misc.h::ctk_sync" ref="e1e450680b93c2b31ce7e961f824e546" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ctk_sync           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue a memory sync. The 'sync' synchronizes everything, i.e., it syncs both cacheable and noncacheable accesses. 
</div>
</div><p>
<a class="anchor" name="f42ae6ec73122220315391a69cecf8e6"></a><!-- doxytag: member="ctk_misc.h::ctk_write_barrier" ref="f42ae6ec73122220315391a69cecf8e6" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void ctk_write_barrier           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue an eieio (enforce in-order execution of I/O) instruction. This creates a store-store memory barrier for cacheable memory and creates a full barrier for noncacheable memory (e.g. MMIO registers). 
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Mon Jun 28 23:24:40 2010 for ctk by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
