

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Wed Apr 20 16:15:28 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.58|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  133|  133|  133|  133|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |  131|  131|         6|          2|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    956|   2149|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    108|
|Register         |        -|      -|    395|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|   1351|   2289|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      3|     13|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+-----+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+-----+-----+------------+------------+
    |c_2_fu_188_p2                  |     +    |      0|   17|    9|           1|           4|
    |indvar_flatten_next_fu_120_p2  |     +    |      0|   26|   12|           7|           1|
    |r_2_fu_126_p2                  |     +    |      0|   17|    9|           1|           4|
    |sum_fu_177_p2                  |     +    |      0|   23|   11|           6|           6|
    |p_demorgan_fu_262_p2           |    and   |      0|    0|  128|         128|         128|
    |tmp_24_fu_312_p2               |    and   |      0|    0|  128|         128|         128|
    |tmp_25_fu_318_p2               |    and   |      0|    0|  128|         128|         128|
    |exitcond5_fu_132_p2            |   icmp   |      0|    0|    2|           4|           5|
    |exitcond_flatten_fu_114_p2     |   icmp   |      0|    0|    4|           7|           8|
    |tmp_3_fu_206_p2                |   icmp   |      0|    0|    4|           7|           7|
    |tmp_22_fu_256_p2               |   lshr   |      0|  291|  423|           2|         128|
    |ap_block_state1                |    or    |      0|    0|    2|           1|           1|
    |buf_r_d0                       |    or    |      0|    0|  128|         128|         128|
    |tmp_8_fu_200_p2                |    or    |      0|    0|    7|           7|           4|
    |c_mid2_fu_138_p3               |  select  |      0|    0|    4|           1|           1|
    |r_cast4_mid2_v_fu_146_p3       |  select  |      0|    0|    4|           1|           4|
    |tmp_11_fu_220_p3               |  select  |      0|    0|    8|           1|           8|
    |tmp_12_fu_228_p3               |  select  |      0|    0|    8|           1|           8|
    |tmp_13_fu_276_p3               |  select  |      0|    0|    8|           1|           8|
    |tmp_20_fu_301_p3               |  select  |      0|    0|  128|           1|         128|
    |tmp_18_fu_286_p2               |    shl   |      0|  291|  423|         128|         128|
    |tmp_21_fu_250_p2               |    shl   |      0|  291|  423|           2|         128|
    |ap_enable_pp0                  |    xor   |      0|    0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|    0|    2|           1|           2|
    |tmp_10_fu_271_p2               |    xor   |      0|    0|    8|           8|           7|
    |tmp_14_fu_236_p2               |    xor   |      0|    0|    8|           8|           7|
    |tmp_23_fu_307_p2               |    xor   |      0|    0|  128|         128|           2|
    +-------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                          |          |      0|  956| 2149|         837|        1113|
    +-------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |c_phi_fu_106_p4              |   9|          2|    4|          8|
    |c_reg_102                    |   9|          2|    4|          8|
    |indvar_flatten_phi_fu_83_p4  |   9|          2|    7|         14|
    |indvar_flatten_reg_79        |   9|          2|    7|         14|
    |r_phi_fu_94_p4               |   9|          2|    4|          8|
    |r_reg_90                     |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 108|         23|   34|         71|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    4|   0|    4|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_buf_addr_reg_355  |    3|   0|    3|          0|
    |buf_addr_reg_355                   |    3|   0|    3|          0|
    |c_2_reg_370                        |    4|   0|    4|          0|
    |c_mid2_reg_339                     |    4|   0|    4|          0|
    |c_reg_102                          |    4|   0|    4|          0|
    |exitcond_flatten_reg_330           |    1|   0|    1|          0|
    |indvar_flatten_next_reg_334        |    7|   0|    7|          0|
    |indvar_flatten_reg_79              |    7|   0|    7|          0|
    |input_load_reg_375                 |   16|   0|   16|          0|
    |p_demorgan_reg_392                 |  128|   0|  128|          0|
    |r_cast4_mid2_v_reg_345             |    4|   0|    4|          0|
    |r_reg_90                           |    4|   0|    4|          0|
    |tmp_18_reg_398                     |  128|   0|  128|          0|
    |tmp_2_reg_360                      |    3|   0|    3|          0|
    |tmp_3_reg_380                      |    1|   0|    1|          0|
    |tmp_5_reg_386                      |    3|   0|    8|          5|
    |tmp_reg_350                        |    3|   0|    3|          0|
    |exitcond_flatten_reg_330           |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  395|  32|  337|          5|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   read_data  | return value |
|input_r_address0  | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |   16|  ap_memory |    input_r   |     array    |
|buf_r_address0    | out |    3|  ap_memory |     buf_r    |     array    |
|buf_r_ce0         | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_we0         | out |    1|  ap_memory |     buf_r    |     array    |
|buf_r_d0          | out |  128|  ap_memory |     buf_r    |     array    |
|buf_r_q0          |  in |  128|  ap_memory |     buf_r    |     array    |
+------------------+-----+-----+------------+--------------+--------------+

