# [doc = "Register `CTAR%s` reader"] pub type R = crate :: R < Spi0CtarSpec > ; # [doc = "Register `CTAR%s` writer"] pub type W = crate :: W < Spi0CtarSpec > ; # [doc = "Field `BR` reader - Baud Rate Scaler"] pub type BrR = crate :: FieldReader ; # [doc = "Field `BR` writer - Baud Rate Scaler"] pub type BrW < 'a , REG > = crate :: FieldWriter < 'a , REG , 4 > ; # [doc = "Field `DT` reader - Delay After Transfer Scaler"] pub type DtR = crate :: FieldReader ; # [doc = "Field `DT` writer - Delay After Transfer Scaler"] pub type DtW < 'a , REG > = crate :: FieldWriter < 'a , REG , 4 > ; # [doc = "Field `ASC` reader - After SCK Delay Scaler"] pub type AscR = crate :: FieldReader ; # [doc = "Field `ASC` writer - After SCK Delay Scaler"] pub type AscW < 'a , REG > = crate :: FieldWriter < 'a , REG , 4 > ; # [doc = "Field `CSSCK` reader - PCS to SCK Delay Scaler"] pub type CssckR = crate :: FieldReader ; # [doc = "Field `CSSCK` writer - PCS to SCK Delay Scaler"] pub type CssckW < 'a , REG > = crate :: FieldWriter < 'a , REG , 4 > ; # [doc = "Baud Rate Prescaler\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u8)] pub enum Pbr { # [doc = "0: Baud Rate Prescaler value is 2."] _00 = 0 , # [doc = "1: Baud Rate Prescaler value is 3."] _01 = 1 , # [doc = "2: Baud Rate Prescaler value is 5."] _10 = 2 , # [doc = "3: Baud Rate Prescaler value is 7."] _11 = 3 , } impl From < Pbr > for u8 { # [inline (always)] fn from (variant : Pbr) -> Self { variant as _ } } impl crate :: FieldSpec for Pbr { type Ux = u8 ; } impl crate :: IsEnum for Pbr { } # [doc = "Field `PBR` reader - Baud Rate Prescaler"] pub type PbrR = crate :: FieldReader < Pbr > ; impl PbrR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Pbr { match self . bits { 0 => Pbr :: _00 , 1 => Pbr :: _01 , 2 => Pbr :: _10 , 3 => Pbr :: _11 , _ => unreachable ! () , } } # [doc = "Baud Rate Prescaler value is 2."] # [inline (always)] pub fn is_00 (& self) -> bool { * self == Pbr :: _00 } # [doc = "Baud Rate Prescaler value is 3."] # [inline (always)] pub fn is_01 (& self) -> bool { * self == Pbr :: _01 } # [doc = "Baud Rate Prescaler value is 5."] # [inline (always)] pub fn is_10 (& self) -> bool { * self == Pbr :: _10 } # [doc = "Baud Rate Prescaler value is 7."] # [inline (always)] pub fn is_11 (& self) -> bool { * self == Pbr :: _11 } } # [doc = "Field `PBR` writer - Baud Rate Prescaler"] pub type PbrW < 'a , REG > = crate :: FieldWriter < 'a , REG , 2 , Pbr , crate :: Safe > ; impl < 'a , REG > PbrW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u8 > { # [doc = "Baud Rate Prescaler value is 2."] # [inline (always)] pub fn _00 (self) -> & 'a mut crate :: W < REG > { self . variant (Pbr :: _00) } # [doc = "Baud Rate Prescaler value is 3."] # [inline (always)] pub fn _01 (self) -> & 'a mut crate :: W < REG > { self . variant (Pbr :: _01) } # [doc = "Baud Rate Prescaler value is 5."] # [inline (always)] pub fn _10 (self) -> & 'a mut crate :: W < REG > { self . variant (Pbr :: _10) } # [doc = "Baud Rate Prescaler value is 7."] # [inline (always)] pub fn _11 (self) -> & 'a mut crate :: W < REG > { self . variant (Pbr :: _11) } } # [doc = "Delay after Transfer Prescaler\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u8)] pub enum Pdt { # [doc = "0: Delay after Transfer Prescaler value is 1."] _00 = 0 , # [doc = "1: Delay after Transfer Prescaler value is 3."] _01 = 1 , # [doc = "2: Delay after Transfer Prescaler value is 5."] _10 = 2 , # [doc = "3: Delay after Transfer Prescaler value is 7."] _11 = 3 , } impl From < Pdt > for u8 { # [inline (always)] fn from (variant : Pdt) -> Self { variant as _ } } impl crate :: FieldSpec for Pdt { type Ux = u8 ; } impl crate :: IsEnum for Pdt { } # [doc = "Field `PDT` reader - Delay after Transfer Prescaler"] pub type PdtR = crate :: FieldReader < Pdt > ; impl PdtR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Pdt { match self . bits { 0 => Pdt :: _00 , 1 => Pdt :: _01 , 2 => Pdt :: _10 , 3 => Pdt :: _11 , _ => unreachable ! () , } } # [doc = "Delay after Transfer Prescaler value is 1."] # [inline (always)] pub fn is_00 (& self) -> bool { * self == Pdt :: _00 } # [doc = "Delay after Transfer Prescaler value is 3."] # [inline (always)] pub fn is_01 (& self) -> bool { * self == Pdt :: _01 } # [doc = "Delay after Transfer Prescaler value is 5."] # [inline (always)] pub fn is_10 (& self) -> bool { * self == Pdt :: _10 } # [doc = "Delay after Transfer Prescaler value is 7."] # [inline (always)] pub fn is_11 (& self) -> bool { * self == Pdt :: _11 } } # [doc = "Field `PDT` writer - Delay after Transfer Prescaler"] pub type PdtW < 'a , REG > = crate :: FieldWriter < 'a , REG , 2 , Pdt , crate :: Safe > ; impl < 'a , REG > PdtW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u8 > { # [doc = "Delay after Transfer Prescaler value is 1."] # [inline (always)] pub fn _00 (self) -> & 'a mut crate :: W < REG > { self . variant (Pdt :: _00) } # [doc = "Delay after Transfer Prescaler value is 3."] # [inline (always)] pub fn _01 (self) -> & 'a mut crate :: W < REG > { self . variant (Pdt :: _01) } # [doc = "Delay after Transfer Prescaler value is 5."] # [inline (always)] pub fn _10 (self) -> & 'a mut crate :: W < REG > { self . variant (Pdt :: _10) } # [doc = "Delay after Transfer Prescaler value is 7."] # [inline (always)] pub fn _11 (self) -> & 'a mut crate :: W < REG > { self . variant (Pdt :: _11) } } # [doc = "After SCK Delay Prescaler\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u8)] pub enum Pasc { # [doc = "0: Delay after Transfer Prescaler value is 1."] _00 = 0 , # [doc = "1: Delay after Transfer Prescaler value is 3."] _01 = 1 , # [doc = "2: Delay after Transfer Prescaler value is 5."] _10 = 2 , # [doc = "3: Delay after Transfer Prescaler value is 7."] _11 = 3 , } impl From < Pasc > for u8 { # [inline (always)] fn from (variant : Pasc) -> Self { variant as _ } } impl crate :: FieldSpec for Pasc { type Ux = u8 ; } impl crate :: IsEnum for Pasc { } # [doc = "Field `PASC` reader - After SCK Delay Prescaler"] pub type PascR = crate :: FieldReader < Pasc > ; impl PascR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Pasc { match self . bits { 0 => Pasc :: _00 , 1 => Pasc :: _01 , 2 => Pasc :: _10 , 3 => Pasc :: _11 , _ => unreachable ! () , } } # [doc = "Delay after Transfer Prescaler value is 1."] # [inline (always)] pub fn is_00 (& self) -> bool { * self == Pasc :: _00 } # [doc = "Delay after Transfer Prescaler value is 3."] # [inline (always)] pub fn is_01 (& self) -> bool { * self == Pasc :: _01 } # [doc = "Delay after Transfer Prescaler value is 5."] # [inline (always)] pub fn is_10 (& self) -> bool { * self == Pasc :: _10 } # [doc = "Delay after Transfer Prescaler value is 7."] # [inline (always)] pub fn is_11 (& self) -> bool { * self == Pasc :: _11 } } # [doc = "Field `PASC` writer - After SCK Delay Prescaler"] pub type PascW < 'a , REG > = crate :: FieldWriter < 'a , REG , 2 , Pasc , crate :: Safe > ; impl < 'a , REG > PascW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u8 > { # [doc = "Delay after Transfer Prescaler value is 1."] # [inline (always)] pub fn _00 (self) -> & 'a mut crate :: W < REG > { self . variant (Pasc :: _00) } # [doc = "Delay after Transfer Prescaler value is 3."] # [inline (always)] pub fn _01 (self) -> & 'a mut crate :: W < REG > { self . variant (Pasc :: _01) } # [doc = "Delay after Transfer Prescaler value is 5."] # [inline (always)] pub fn _10 (self) -> & 'a mut crate :: W < REG > { self . variant (Pasc :: _10) } # [doc = "Delay after Transfer Prescaler value is 7."] # [inline (always)] pub fn _11 (self) -> & 'a mut crate :: W < REG > { self . variant (Pasc :: _11) } } # [doc = "PCS to SCK Delay Prescaler\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] # [repr (u8)] pub enum Pcssck { # [doc = "0: PCS to SCK Prescaler value is 1."] _00 = 0 , # [doc = "1: PCS to SCK Prescaler value is 3."] _01 = 1 , # [doc = "2: PCS to SCK Prescaler value is 5."] _10 = 2 , # [doc = "3: PCS to SCK Prescaler value is 7."] _11 = 3 , } impl From < Pcssck > for u8 { # [inline (always)] fn from (variant : Pcssck) -> Self { variant as _ } } impl crate :: FieldSpec for Pcssck { type Ux = u8 ; } impl crate :: IsEnum for Pcssck { } # [doc = "Field `PCSSCK` reader - PCS to SCK Delay Prescaler"] pub type PcssckR = crate :: FieldReader < Pcssck > ; impl PcssckR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Pcssck { match self . bits { 0 => Pcssck :: _00 , 1 => Pcssck :: _01 , 2 => Pcssck :: _10 , 3 => Pcssck :: _11 , _ => unreachable ! () , } } # [doc = "PCS to SCK Prescaler value is 1."] # [inline (always)] pub fn is_00 (& self) -> bool { * self == Pcssck :: _00 } # [doc = "PCS to SCK Prescaler value is 3."] # [inline (always)] pub fn is_01 (& self) -> bool { * self == Pcssck :: _01 } # [doc = "PCS to SCK Prescaler value is 5."] # [inline (always)] pub fn is_10 (& self) -> bool { * self == Pcssck :: _10 } # [doc = "PCS to SCK Prescaler value is 7."] # [inline (always)] pub fn is_11 (& self) -> bool { * self == Pcssck :: _11 } } # [doc = "Field `PCSSCK` writer - PCS to SCK Delay Prescaler"] pub type PcssckW < 'a , REG > = crate :: FieldWriter < 'a , REG , 2 , Pcssck , crate :: Safe > ; impl < 'a , REG > PcssckW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , REG :: Ux : From < u8 > { # [doc = "PCS to SCK Prescaler value is 1."] # [inline (always)] pub fn _00 (self) -> & 'a mut crate :: W < REG > { self . variant (Pcssck :: _00) } # [doc = "PCS to SCK Prescaler value is 3."] # [inline (always)] pub fn _01 (self) -> & 'a mut crate :: W < REG > { self . variant (Pcssck :: _01) } # [doc = "PCS to SCK Prescaler value is 5."] # [inline (always)] pub fn _10 (self) -> & 'a mut crate :: W < REG > { self . variant (Pcssck :: _10) } # [doc = "PCS to SCK Prescaler value is 7."] # [inline (always)] pub fn _11 (self) -> & 'a mut crate :: W < REG > { self . variant (Pcssck :: _11) } } # [doc = "LBS First\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Lsbfe { # [doc = "0: Data is transferred MSB first."] _0 = 0 , # [doc = "1: Data is transferred LSB first."] _1 = 1 , } impl From < Lsbfe > for bool { # [inline (always)] fn from (variant : Lsbfe) -> Self { variant as u8 != 0 } } # [doc = "Field `LSBFE` reader - LBS First"] pub type LsbfeR = crate :: BitReader < Lsbfe > ; impl LsbfeR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Lsbfe { match self . bits { false => Lsbfe :: _0 , true => Lsbfe :: _1 , } } # [doc = "Data is transferred MSB first."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Lsbfe :: _0 } # [doc = "Data is transferred LSB first."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Lsbfe :: _1 } } # [doc = "Field `LSBFE` writer - LBS First"] pub type LsbfeW < 'a , REG > = crate :: BitWriter < 'a , REG , Lsbfe > ; impl < 'a , REG > LsbfeW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "Data is transferred MSB first."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Lsbfe :: _0) } # [doc = "Data is transferred LSB first."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Lsbfe :: _1) } } # [doc = "Clock Phase\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Cpha { # [doc = "0: Data is captured on the leading edge of SCK and changed on the following edge."] _0 = 0 , # [doc = "1: Data is changed on the leading edge of SCK and captured on the following edge."] _1 = 1 , } impl From < Cpha > for bool { # [inline (always)] fn from (variant : Cpha) -> Self { variant as u8 != 0 } } # [doc = "Field `CPHA` reader - Clock Phase"] pub type CphaR = crate :: BitReader < Cpha > ; impl CphaR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Cpha { match self . bits { false => Cpha :: _0 , true => Cpha :: _1 , } } # [doc = "Data is captured on the leading edge of SCK and changed on the following edge."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Cpha :: _0 } # [doc = "Data is changed on the leading edge of SCK and captured on the following edge."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Cpha :: _1 } } # [doc = "Field `CPHA` writer - Clock Phase"] pub type CphaW < 'a , REG > = crate :: BitWriter < 'a , REG , Cpha > ; impl < 'a , REG > CphaW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "Data is captured on the leading edge of SCK and changed on the following edge."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Cpha :: _0) } # [doc = "Data is changed on the leading edge of SCK and captured on the following edge."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Cpha :: _1) } } # [doc = "Clock Polarity\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Cpol { # [doc = "0: The inactive state value of SCK is low."] _0 = 0 , # [doc = "1: The inactive state value of SCK is high."] _1 = 1 , } impl From < Cpol > for bool { # [inline (always)] fn from (variant : Cpol) -> Self { variant as u8 != 0 } } # [doc = "Field `CPOL` reader - Clock Polarity"] pub type CpolR = crate :: BitReader < Cpol > ; impl CpolR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Cpol { match self . bits { false => Cpol :: _0 , true => Cpol :: _1 , } } # [doc = "The inactive state value of SCK is low."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Cpol :: _0 } # [doc = "The inactive state value of SCK is high."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Cpol :: _1 } } # [doc = "Field `CPOL` writer - Clock Polarity"] pub type CpolW < 'a , REG > = crate :: BitWriter < 'a , REG , Cpol > ; impl < 'a , REG > CpolW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "The inactive state value of SCK is low."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Cpol :: _0) } # [doc = "The inactive state value of SCK is high."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Cpol :: _1) } } # [doc = "Field `FMSZ` reader - Frame Size"] pub type FmszR = crate :: FieldReader ; # [doc = "Field `FMSZ` writer - Frame Size"] pub type FmszW < 'a , REG > = crate :: FieldWriter < 'a , REG , 4 > ; # [doc = "Double Baud Rate\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum Dbr { # [doc = "0: The baud rate is computed normally with a 50/50 duty cycle."] _0 = 0 , # [doc = "1: The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler."] _1 = 1 , } impl From < Dbr > for bool { # [inline (always)] fn from (variant : Dbr) -> Self { variant as u8 != 0 } } # [doc = "Field `DBR` reader - Double Baud Rate"] pub type DbrR = crate :: BitReader < Dbr > ; impl DbrR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> Dbr { match self . bits { false => Dbr :: _0 , true => Dbr :: _1 , } } # [doc = "The baud rate is computed normally with a 50/50 duty cycle."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == Dbr :: _0 } # [doc = "The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == Dbr :: _1 } } # [doc = "Field `DBR` writer - Double Baud Rate"] pub type DbrW < 'a , REG > = crate :: BitWriter < 'a , REG , Dbr > ; impl < 'a , REG > DbrW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "The baud rate is computed normally with a 50/50 duty cycle."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (Dbr :: _0) } # [doc = "The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (Dbr :: _1) } } impl R { # [doc = "Bits 0:3 - Baud Rate Scaler"] # [inline (always)] pub fn br (& self) -> BrR { BrR :: new ((self . bits & 0x0f) as u8) } # [doc = "Bits 4:7 - Delay After Transfer Scaler"] # [inline (always)] pub fn dt (& self) -> DtR { DtR :: new (((self . bits >> 4) & 0x0f) as u8) } # [doc = "Bits 8:11 - After SCK Delay Scaler"] # [inline (always)] pub fn asc (& self) -> AscR { AscR :: new (((self . bits >> 8) & 0x0f) as u8) } # [doc = "Bits 12:15 - PCS to SCK Delay Scaler"] # [inline (always)] pub fn cssck (& self) -> CssckR { CssckR :: new (((self . bits >> 12) & 0x0f) as u8) } # [doc = "Bits 16:17 - Baud Rate Prescaler"] # [inline (always)] pub fn pbr (& self) -> PbrR { PbrR :: new (((self . bits >> 16) & 3) as u8) } # [doc = "Bits 18:19 - Delay after Transfer Prescaler"] # [inline (always)] pub fn pdt (& self) -> PdtR { PdtR :: new (((self . bits >> 18) & 3) as u8) } # [doc = "Bits 20:21 - After SCK Delay Prescaler"] # [inline (always)] pub fn pasc (& self) -> PascR { PascR :: new (((self . bits >> 20) & 3) as u8) } # [doc = "Bits 22:23 - PCS to SCK Delay Prescaler"] # [inline (always)] pub fn pcssck (& self) -> PcssckR { PcssckR :: new (((self . bits >> 22) & 3) as u8) } # [doc = "Bit 24 - LBS First"] # [inline (always)] pub fn lsbfe (& self) -> LsbfeR { LsbfeR :: new (((self . bits >> 24) & 1) != 0) } # [doc = "Bit 25 - Clock Phase"] # [inline (always)] pub fn cpha (& self) -> CphaR { CphaR :: new (((self . bits >> 25) & 1) != 0) } # [doc = "Bit 26 - Clock Polarity"] # [inline (always)] pub fn cpol (& self) -> CpolR { CpolR :: new (((self . bits >> 26) & 1) != 0) } # [doc = "Bits 27:30 - Frame Size"] # [inline (always)] pub fn fmsz (& self) -> FmszR { FmszR :: new (((self . bits >> 27) & 0x0f) as u8) } # [doc = "Bit 31 - Double Baud Rate"] # [inline (always)] pub fn dbr (& self) -> DbrR { DbrR :: new (((self . bits >> 31) & 1) != 0) } } impl W { # [doc = "Bits 0:3 - Baud Rate Scaler"] # [inline (always)] # [must_use] pub fn br (& mut self) -> BrW < Spi0CtarSpec > { BrW :: new (self , 0) } # [doc = "Bits 4:7 - Delay After Transfer Scaler"] # [inline (always)] # [must_use] pub fn dt (& mut self) -> DtW < Spi0CtarSpec > { DtW :: new (self , 4) } # [doc = "Bits 8:11 - After SCK Delay Scaler"] # [inline (always)] # [must_use] pub fn asc (& mut self) -> AscW < Spi0CtarSpec > { AscW :: new (self , 8) } # [doc = "Bits 12:15 - PCS to SCK Delay Scaler"] # [inline (always)] # [must_use] pub fn cssck (& mut self) -> CssckW < Spi0CtarSpec > { CssckW :: new (self , 12) } # [doc = "Bits 16:17 - Baud Rate Prescaler"] # [inline (always)] # [must_use] pub fn pbr (& mut self) -> PbrW < Spi0CtarSpec > { PbrW :: new (self , 16) } # [doc = "Bits 18:19 - Delay after Transfer Prescaler"] # [inline (always)] # [must_use] pub fn pdt (& mut self) -> PdtW < Spi0CtarSpec > { PdtW :: new (self , 18) } # [doc = "Bits 20:21 - After SCK Delay Prescaler"] # [inline (always)] # [must_use] pub fn pasc (& mut self) -> PascW < Spi0CtarSpec > { PascW :: new (self , 20) } # [doc = "Bits 22:23 - PCS to SCK Delay Prescaler"] # [inline (always)] # [must_use] pub fn pcssck (& mut self) -> PcssckW < Spi0CtarSpec > { PcssckW :: new (self , 22) } # [doc = "Bit 24 - LBS First"] # [inline (always)] # [must_use] pub fn lsbfe (& mut self) -> LsbfeW < Spi0CtarSpec > { LsbfeW :: new (self , 24) } # [doc = "Bit 25 - Clock Phase"] # [inline (always)] # [must_use] pub fn cpha (& mut self) -> CphaW < Spi0CtarSpec > { CphaW :: new (self , 25) } # [doc = "Bit 26 - Clock Polarity"] # [inline (always)] # [must_use] pub fn cpol (& mut self) -> CpolW < Spi0CtarSpec > { CpolW :: new (self , 26) } # [doc = "Bits 27:30 - Frame Size"] # [inline (always)] # [must_use] pub fn fmsz (& mut self) -> FmszW < Spi0CtarSpec > { FmszW :: new (self , 27) } # [doc = "Bit 31 - Double Baud Rate"] # [inline (always)] # [must_use] pub fn dbr (& mut self) -> DbrW < Spi0CtarSpec > { DbrW :: new (self , 31) } } # [doc = "DSPI Clock and Transfer Attributes Register (In Master Mode)\n\nYou can [`read`](crate::Reg::read) this register and get [`spi0_ctar::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`spi0_ctar::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct Spi0CtarSpec ; impl crate :: RegisterSpec for Spi0CtarSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`spi0_ctar::R`](R) reader structure"] impl crate :: Readable for Spi0CtarSpec { } # [doc = "`write(|w| ..)` method takes [`spi0_ctar::W`](W) writer structure"] impl crate :: Writable for Spi0CtarSpec { type Safety = crate :: Unsafe ; const ZERO_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; } # [doc = "`reset()` method sets CTAR%s to value 0x7800_0000"] impl crate :: Resettable for Spi0CtarSpec { const RESET_VALUE : u32 = 0x7800_0000 ; }