Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 10:50:01 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/array_mult_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.097ns (62.267%)  route 3.089ns (37.733%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=16, unplaced)        0.795     2.286    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I1_O)        0.295     2.581 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1/O
                         net (fo=64, unplaced)        0.990     3.571    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1/O
                         net (fo=1, unplaced)         0.449     4.144    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0/O
                         net (fo=1, unplaced)         0.800     5.068    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/grp_fu_387_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.036     9.104 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     9.159    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_155
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.097ns (62.267%)  route 3.089ns (37.733%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=16, unplaced)        0.795     2.286    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I1_O)        0.295     2.581 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1/O
                         net (fo=64, unplaced)        0.990     3.571    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1/O
                         net (fo=1, unplaced)         0.449     4.144    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0/O
                         net (fo=1, unplaced)         0.800     5.068    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/grp_fu_387_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.036     9.104 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     9.159    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_145
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.097ns (62.267%)  route 3.089ns (37.733%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=16, unplaced)        0.795     2.286    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I1_O)        0.295     2.581 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1/O
                         net (fo=64, unplaced)        0.990     3.571    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1/O
                         net (fo=1, unplaced)         0.449     4.144    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0/O
                         net (fo=1, unplaced)         0.800     5.068    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/grp_fu_387_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.036     9.104 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     9.159    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_144
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.097ns (62.267%)  route 3.089ns (37.733%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=16, unplaced)        0.795     2.286    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I1_O)        0.295     2.581 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1/O
                         net (fo=64, unplaced)        0.990     3.571    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1/O
                         net (fo=1, unplaced)         0.449     4.144    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0/O
                         net (fo=1, unplaced)         0.800     5.068    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/grp_fu_387_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[12])
                                                      4.036     9.104 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     9.159    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_143
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.097ns (62.267%)  route 3.089ns (37.733%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=16, unplaced)        0.795     2.286    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I1_O)        0.295     2.581 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1/O
                         net (fo=64, unplaced)        0.990     3.571    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1/O
                         net (fo=1, unplaced)         0.449     4.144    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0/O
                         net (fo=1, unplaced)         0.800     5.068    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/grp_fu_387_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[13])
                                                      4.036     9.104 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     9.159    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_142
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.097ns (62.267%)  route 3.089ns (37.733%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=16, unplaced)        0.795     2.286    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I1_O)        0.295     2.581 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1/O
                         net (fo=64, unplaced)        0.990     3.571    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1/O
                         net (fo=1, unplaced)         0.449     4.144    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0/O
                         net (fo=1, unplaced)         0.800     5.068    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/grp_fu_387_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[14])
                                                      4.036     9.104 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     9.159    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_141
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.097ns (62.267%)  route 3.089ns (37.733%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=16, unplaced)        0.795     2.286    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I1_O)        0.295     2.581 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1/O
                         net (fo=64, unplaced)        0.990     3.571    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1/O
                         net (fo=1, unplaced)         0.449     4.144    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0/O
                         net (fo=1, unplaced)         0.800     5.068    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/grp_fu_387_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[15])
                                                      4.036     9.104 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     9.159    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_140
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.097ns (62.267%)  route 3.089ns (37.733%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=16, unplaced)        0.795     2.286    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I1_O)        0.295     2.581 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1/O
                         net (fo=64, unplaced)        0.990     3.571    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1/O
                         net (fo=1, unplaced)         0.449     4.144    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0/O
                         net (fo=1, unplaced)         0.800     5.068    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/grp_fu_387_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[16])
                                                      4.036     9.104 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     9.159    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_139
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.097ns (62.267%)  route 3.089ns (37.733%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=16, unplaced)        0.795     2.286    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I1_O)        0.295     2.581 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1/O
                         net (fo=64, unplaced)        0.990     3.571    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1/O
                         net (fo=1, unplaced)         0.449     4.144    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0/O
                         net (fo=1, unplaced)         0.800     5.068    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/grp_fu_387_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[17])
                                                      4.036     9.104 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     9.159    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_138
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 5.097ns (62.267%)  route 3.089ns (37.733%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=16, unplaced)        0.795     2.286    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_enable_reg_pp0_iter0_reg
                         LUT4 (Prop_lut4_I1_O)        0.295     2.581 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1/O
                         net (fo=64, unplaced)        0.990     3.571    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product_i_67__1_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1/O
                         net (fo=1, unplaced)         0.449     4.144    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_18__1_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     4.268 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_i_1__0/O
                         net (fo=1, unplaced)         0.800     5.068    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/grp_fu_387_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[18])
                                                      4.036     9.104 r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     9.159    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/tmp_product__0_n_137
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2221, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_array_mult_Pipeline_ROWS_LOOP_fu_380/mul_32s_32s_32_2_1_U10/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  0.330    




