Analysis & Synthesis report for C5G_HDMI_VPG
Thu Nov 08 15:21:49 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|state
 11. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 12. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 13. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 14. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state
 15. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 16. State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0
 24. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 25. Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 26. Parameter Settings for User Entity Instance: sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i
 27. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst
 28. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0
 29. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 30. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
 31. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
 32. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
 33. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
 34. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
 35. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
 36. Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
 37. Parameter Settings for User Entity Instance: vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 38. Parameter Settings for User Entity Instance: vpg:u_vpg|vga_generator:u_vga_generator
 39. Parameter Settings for Inferred Entity Instance: vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1
 40. Parameter Settings for Inferred Entity Instance: vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1
 41. Parameter Settings for Inferred Entity Instance: vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0
 43. Port Connectivity Checks: "vpg:u_vpg|vga_generator:u_vga_generator"
 44. Port Connectivity Checks: "vpg:u_vpg|pll_reconfig:u_pll_reconfig"
 45. Port Connectivity Checks: "vpg:u_vpg"
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+-------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Thu Nov 08 15:21:49 2018       ;
; Quartus II 64-Bit Version           ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                       ; C5G_HDMI_VPG                                ;
; Top-level Entity Name               ; C5G_HDMI_VPG                                ;
; Family                              ; Cyclone V                                   ;
; Logic utilization (in ALMs)         ; N/A                                         ;
; Total registers                     ; 561                                         ;
; Total pins                          ; 140                                         ;
; Total virtual pins                  ; 0                                           ;
; Total block memory bits             ; 0                                           ;
; Total DSP Blocks                    ; 2                                           ;
; Total HSSI RX PCSs                  ; 0                                           ;
; Total HSSI PMA RX Deserializers     ; 0                                           ;
; Total HSSI PMA RX ATT Deserializers ; 0                                           ;
; Total HSSI TX PCSs                  ; 0                                           ;
; Total HSSI PMA TX Serializers       ; 0                                           ;
; Total HSSI PMA TX ATT Serializers   ; 0                                           ;
; Total PLLs                          ; 2                                           ;
; Total DLLs                          ; 0                                           ;
+-------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; C5G_HDMI_VPG       ; C5G_HDMI_VPG       ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library      ;
+----------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+--------------+
; C5G_HDMI_VPG.v                                     ; yes             ; User Verilog HDL File        ; D:/tiny_god/affichage_jdv/C5G_HDMI_VPG.v                                     ;              ;
; vpg_source/pll_controller.v                        ; yes             ; User Verilog HDL File        ; D:/tiny_god/affichage_jdv/vpg_source/pll_controller.v                        ;              ;
; vpg_source/vpg.v                                   ; yes             ; User Verilog HDL File        ; D:/tiny_god/affichage_jdv/vpg_source/vpg.v                                   ;              ;
; vpg_source/vpg_mode.v                              ; yes             ; User Verilog HDL File        ; D:/tiny_god/affichage_jdv/vpg_source/vpg_mode.v                              ;              ;
; vpg_source/vga_generator.v                         ; yes             ; User Verilog HDL File        ; D:/tiny_god/affichage_jdv/vpg_source/vga_generator.v                         ;              ;
; sys_pll.v                                          ; yes             ; User Wizard-Generated File   ; D:/tiny_god/affichage_jdv/sys_pll.v                                          ; sys_pll      ;
; sys_pll/sys_pll_0002.v                             ; yes             ; User Verilog HDL File        ; D:/tiny_god/affichage_jdv/sys_pll/sys_pll_0002.v                             ; sys_pll      ;
; vpg_source/pll.v                                   ; yes             ; User Wizard-Generated File   ; D:/tiny_god/affichage_jdv/vpg_source/pll.v                                   ; pll          ;
; vpg_source/pll/pll_0002.v                          ; yes             ; User Verilog HDL File        ; D:/tiny_god/affichage_jdv/vpg_source/pll/pll_0002.v                          ; pll          ;
; vpg_source/pll_reconfig.v                          ; yes             ; User Wizard-Generated File   ; D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig.v                          ; pll_reconfig ;
; vpg_source/pll_reconfig/altera_pll_reconfig_core.v ; yes             ; User Verilog HDL File        ; D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_core.v ; pll_reconfig ;
; vpg_source/pll_reconfig/altera_pll_reconfig_top.v  ; yes             ; User Verilog HDL File        ; D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_top.v  ; pll_reconfig ;
; vpg_source/vpg.h                                   ; yes             ; Auto-Found Unspecified File  ; D:/tiny_god/affichage_jdv/vpg_source/vpg.h                                   ;              ;
; altera_pll.v                                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v                  ;              ;
; altera_cyclonev_pll.v                              ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v         ;              ;
; lpm_divide.tdf                                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf                ;              ;
; abs_divider.inc                                    ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc               ;              ;
; sign_div_unsign.inc                                ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc           ;              ;
; aglobal130.inc                                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                ;              ;
; db/lpm_divide_1dm.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/tiny_god/affichage_jdv/db/lpm_divide_1dm.tdf                              ;              ;
; db/sign_div_unsign_9nh.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/tiny_god/affichage_jdv/db/sign_div_unsign_9nh.tdf                         ;              ;
; db/alt_u_div_o2f.tdf                               ; yes             ; Auto-Generated Megafunction  ; D:/tiny_god/affichage_jdv/db/alt_u_div_o2f.tdf                               ;              ;
; db/lpm_divide_45m.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/tiny_god/affichage_jdv/db/lpm_divide_45m.tdf                              ;              ;
+----------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 1360               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 2322               ;
;     -- 7 input functions                    ; 63                 ;
;     -- 6 input functions                    ; 299                ;
;     -- 5 input functions                    ; 368                ;
;     -- 4 input functions                    ; 533                ;
;     -- <=3 input functions                  ; 1059               ;
;                                             ;                    ;
; Dedicated logic registers                   ; 561                ;
;                                             ;                    ;
; I/O pins                                    ; 140                ;
; Total DSP Blocks                            ; 2                  ;
; Total PLLs                                  ; 2                  ;
;     -- PLLs                                 ; 1                  ;
;     -- Fractional PLLs                      ; 1                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; CLOCK_50_B7A~input ;
; Maximum fan-out                             ; 473                ;
; Total fan-out                               ; 11154              ;
; Average fan-out                             ; 3.49               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                         ; Library Name ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |C5G_HDMI_VPG                                                                       ; 2322 (16)         ; 561 (14)     ; 0                 ; 2          ; 140  ; 0            ; |C5G_HDMI_VPG                                                                                                                                                                                                                               ;              ;
;    |sys_pll:u_sys_pll|                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sys_pll:u_sys_pll                                                                                                                                                                                                             ;              ;
;       |sys_pll_0002:sys_pll_inst|                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst                                                                                                                                                                                   ;              ;
;          |altera_pll:altera_pll_i|                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i                                                                                                                                                           ;              ;
;    |vpg:u_vpg|                                                                      ; 2299 (18)         ; 531 (0)      ; 0                 ; 2          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg                                                                                                                                                                                                                     ;              ;
;       |pll:u_pll|                                                                   ; 7 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll                                                                                                                                                                                                           ;              ;
;          |pll_0002:pll_inst|                                                        ; 7 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst                                                                                                                                                                                         ;              ;
;             |altera_pll:altera_pll_i|                                               ; 7 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                 ;              ;
;                |altera_cyclonev_pll:cyclonev_pll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                ;              ;
;                   |altera_cyclonev_pll_base:fpll_0|                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                ;              ;
;                |dps_extra_kick:dps_extra_inst|                                      ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                   ;              ;
;       |pll_controller:u_pll_controller|                                             ; 48 (48)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller                                                                                                                                                                                     ;              ;
;       |pll_reconfig:u_pll_reconfig|                                                 ; 1110 (0)          ; 434 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig                                                                                                                                                                                         ;              ;
;          |altera_pll_reconfig_top:pll_reconfig_inst|                                ; 1110 (0)          ; 434 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst                                                                                                                                               ;              ;
;             |altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0| ; 1110 (941)        ; 434 (370)    ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0                                                                         ;              ;
;                |dprio_mux:dprio_mux_inst|                                           ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ;              ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                               ; 64 (59)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ;              ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;              ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;              ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;              ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;              ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                              ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;              ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                               ; 12 (12)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ;              ;
;                |generic_lcell_comb:lcell_dprio_read|                                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ;              ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ;              ;
;                |self_reset:self_reset_inst|                                         ; 19 (19)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ;              ;
;       |vga_generator:u_vga_generator|                                               ; 1116 (146)        ; 61 (61)      ; 0                 ; 2          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator                                                                                                                                                                                       ;              ;
;          |lpm_divide:Div0|                                                          ; 162 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0                                                                                                                                                                       ;              ;
;             |lpm_divide_1dm:auto_generated|                                         ; 162 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_1dm:auto_generated                                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                                        ; 162 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                             ;              ;
;                   |alt_u_div_o2f:divider|                                           ; 162 (162)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                       ;              ;
;          |lpm_divide:Div1|                                                          ; 162 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1                                                                                                                                                                       ;              ;
;             |lpm_divide_1dm:auto_generated|                                         ; 162 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_1dm:auto_generated                                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                                        ; 162 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_1dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                             ;              ;
;                   |alt_u_div_o2f:divider|                                           ; 162 (162)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1|lpm_divide_1dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                       ;              ;
;          |lpm_divide:Mod0|                                                          ; 323 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0                                                                                                                                                                       ;              ;
;             |lpm_divide_45m:auto_generated|                                         ; 323 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                                        ; 323 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_9nh:divider                                                                                                             ;              ;
;                   |alt_u_div_o2f:divider|                                           ; 323 (323)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                       ;              ;
;          |lpm_divide:Mod1|                                                          ; 323 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1                                                                                                                                                                       ;              ;
;             |lpm_divide_45m:auto_generated|                                         ; 323 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_45m:auto_generated                                                                                                                                         ;              ;
;                |sign_div_unsign_9nh:divider|                                        ; 323 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_9nh:divider                                                                                                             ;              ;
;                   |alt_u_div_o2f:divider|                                           ; 323 (323)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                       ;              ;
;    |vpg_mode:u_vpg_mode|                                                            ; 7 (7)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_HDMI_VPG|vpg_mode:u_vpg_mode                                                                                                                                                                                                           ;              ;
+-------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 18x18   ; 1           ; 2.00                ; --                ;
; Sum of two 18x18    ; 1           ; 1.00                ; --                ;
; DSP Block           ; 2           ; --                  ; --                ;
; DSP 18-bit Element  ; 3           ; 2.00                ; --                ;
; Unsigned Multiplier ; 3           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                              ;
+--------+---------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                               ; IP Include File                                                             ;
+--------+---------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Altera ; altera_pll          ; 13.0sp1 ; N/A          ; N/A          ; |C5G_HDMI_VPG|sys_pll:u_sys_pll                                                               ; D:/tiny_god/affichage_jdv/sys_pll.v                                         ;
; Altera ; altera_pll          ; 13.0    ; N/A          ; N/A          ; |C5G_HDMI_VPG|sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst                                     ; D:/tiny_god/affichage_jdv/sys_pll/sys_pll_0002.v                            ;
; Altera ; altera_pll          ; 13.0sp1 ; N/A          ; N/A          ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll                                                             ; D:/tiny_god/affichage_jdv/vpg_source/pll.v                                  ;
; Altera ; altera_pll          ; 13.0    ; N/A          ; N/A          ; |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst                                           ; D:/tiny_god/affichage_jdv/vpg_source/pll/pll_0002.v                         ;
; Altera ; altera_pll_reconfig ; 13.0sp1 ; N/A          ; N/A          ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig                                           ; D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig.v                         ;
; Altera ; altera_pll_reconfig ; 13.0    ; N/A          ; N/A          ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst ; D:/tiny_god/affichage_jdv/vpg_source/pll_reconfig/altera_pll_reconfig_top.v ;
+--------+---------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|state                                                   ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ; state.1000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ; 0          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ; 0          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ; 0          ;
; state.0100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                     ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                                          ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                                     ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                                     ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                                     ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                                     ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                  ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                                               ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                                        ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                                        ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                                        ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                       ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                   ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0] ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1] ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2] ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3] ; yes                                                              ; yes                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4] ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vpg:u_vpg|vga_generator:u_vga_generator|color_mode_h[2..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|vga_generator:u_vga_generator|color_mode_v[2..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[5]                                                                                                                                                      ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                      ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[6,7,15,18..31]                                                                                                                                        ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[14]                                                                                                                   ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[5]                                                                                                                                                    ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[13]                                                                                                                   ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[4]                                                                                                                                                    ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[12]                                                                                                                   ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[3]                                                                                                                                                    ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[11]                                                                                                                   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]      ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5]                                   ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]   ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1,8,9,12..15]                      ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                                                  ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5]                                 ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6]                                 ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7]                                 ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5]     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11]       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12]       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13]       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6,7,15]                                   ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn                                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6,7]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6,7]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7]                                          ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6,7]                                        ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3]                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4]                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5]                                           ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6,7,15,18..31]                               ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14]          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|vco_changed                                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted         ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0..3,5]                                ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2,11]                              ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4]                                     ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3,4,10]                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value                                            ; Merged with vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                               ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]                                   ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_controller:u_pll_controller|state~13                                                                                                                                                             ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_controller:u_pll_controller|state~14                                                                                                                                                             ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_controller:u_pll_controller|state~15                                                                                                                                                             ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                     ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                     ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                      ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                      ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                      ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                      ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                        ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                        ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                        ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                        ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2 ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3 ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4 ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5 ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                              ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                 ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                  ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                  ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                             ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                         ; Lost fanout                                                                                                                                                                                ;
; vpg:u_vpg|pll_controller:u_pll_controller|write_count[0]                                                                                                                                                       ; Merged with vpg:u_vpg|pll_controller:u_pll_controller|mgmt_write                                                                                                                           ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[14]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                     ;
; Total Number of Removed Registers = 323                                                                                                                                                                        ;                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vpg:u_vpg|pll_controller:u_pll_controller|mgmt_address[4]                                                                                                                 ; Stuck at GND              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6],                 ;
;                                                                                                                                                                           ; due to stuck port data_in ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14],              ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14],                 ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6],             ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6],             ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6],            ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6],            ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6],            ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6],            ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6],            ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6],            ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6],            ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6],            ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6],             ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6],                 ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6],             ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6],             ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6],             ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6],             ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6],             ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6],             ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6],             ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6],                 ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]           ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3 ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,         ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,       ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5 ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,       ;
;                                                                                                                                                                           ;                           ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG          ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q ; Stuck at GND              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                       ;
;                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4 ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG        ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6 ; Lost Fanouts              ; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 561   ;
; Number of registers using Synchronous Clear  ; 405   ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 91    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 420   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vpg_mode:u_vpg_mode|vpg_mode[0]                                                                                                                                                                           ; 34      ;
; vpg_mode:u_vpg_mode|vpg_mode[2]                                                                                                                                                                           ; 38      ;
; vpg:u_vpg|vga_generator:u_vga_generator|vga_hs                                                                                                                                                            ; 1       ;
; vpg:u_vpg|vga_generator:u_vga_generator|vga_vs                                                                                                                                                            ; 1       ;
; vpg_mode:u_vpg_mode|pre_mode_button                                                                                                                                                                       ; 2       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset              ; 5       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis       ; 1       ;
; vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load ; 1       ;
; Total number of inverted registers = 8                                                                                                                                                                    ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|write_count[0]                                                                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[1]     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3]                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6]                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[1]                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2]                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]                                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4]                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[11]                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2]                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1]                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0]                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0]                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0]                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][2]                                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[3]                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1]                                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5]                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1]                                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0]                                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8]                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2]                             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[10]                                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|mgmt_writedata[17]                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_d                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[4]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_ready_false_done_d                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[2]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen_1[0]                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[2]                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1[0]                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state                                             ;
; 34:1               ; 9 bits    ; 198 LEs       ; 54 LEs               ; 144 LEs                ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[15]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_controller:u_pll_controller|Selector1                                                                                                                                                                ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                 ;
; 23:1               ; 4 bits    ; 60 LEs        ; 56 LEs               ; 4 LEs                  ; No         ; |C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                             ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                                 ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                                 ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                                 ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                                 ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                                          ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                  ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                                 ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                  ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                                          ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------+--------------------------------------------------------------+
; Parameter Name                       ; Value      ; Type                                                         ;
+--------------------------------------+------------+--------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz   ; String                                                       ;
; fractional_vco_multiplier            ; false      ; String                                                       ;
; pll_type                             ; General    ; String                                                       ;
; pll_subtype                          ; General    ; String                                                       ;
; number_of_clocks                     ; 1          ; Signed Integer                                               ;
; operation_mode                       ; normal     ; String                                                       ;
; deserialization_factor               ; 4          ; Signed Integer                                               ;
; data_rate                            ; 0          ; Signed Integer                                               ;
; sim_additional_refclk_cycles_to_lock ; 0          ; Signed Integer                                               ;
; output_clock_frequency0              ; 1.2 MHz    ; String                                                       ;
; phase_shift0                         ; 0 ps       ; String                                                       ;
; duty_cycle0                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency1              ; 0 MHz      ; String                                                       ;
; phase_shift1                         ; 0 ps       ; String                                                       ;
; duty_cycle1                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency2              ; 0 MHz      ; String                                                       ;
; phase_shift2                         ; 0 ps       ; String                                                       ;
; duty_cycle2                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency3              ; 0 MHz      ; String                                                       ;
; phase_shift3                         ; 0 ps       ; String                                                       ;
; duty_cycle3                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency4              ; 0 MHz      ; String                                                       ;
; phase_shift4                         ; 0 ps       ; String                                                       ;
; duty_cycle4                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency5              ; 0 MHz      ; String                                                       ;
; phase_shift5                         ; 0 ps       ; String                                                       ;
; duty_cycle5                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency6              ; 0 MHz      ; String                                                       ;
; phase_shift6                         ; 0 ps       ; String                                                       ;
; duty_cycle6                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency7              ; 0 MHz      ; String                                                       ;
; phase_shift7                         ; 0 ps       ; String                                                       ;
; duty_cycle7                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency8              ; 0 MHz      ; String                                                       ;
; phase_shift8                         ; 0 ps       ; String                                                       ;
; duty_cycle8                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency9              ; 0 MHz      ; String                                                       ;
; phase_shift9                         ; 0 ps       ; String                                                       ;
; duty_cycle9                          ; 50         ; Signed Integer                                               ;
; output_clock_frequency10             ; 0 MHz      ; String                                                       ;
; phase_shift10                        ; 0 ps       ; String                                                       ;
; duty_cycle10                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency11             ; 0 MHz      ; String                                                       ;
; phase_shift11                        ; 0 ps       ; String                                                       ;
; duty_cycle11                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency12             ; 0 MHz      ; String                                                       ;
; phase_shift12                        ; 0 ps       ; String                                                       ;
; duty_cycle12                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency13             ; 0 MHz      ; String                                                       ;
; phase_shift13                        ; 0 ps       ; String                                                       ;
; duty_cycle13                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency14             ; 0 MHz      ; String                                                       ;
; phase_shift14                        ; 0 ps       ; String                                                       ;
; duty_cycle14                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency15             ; 0 MHz      ; String                                                       ;
; phase_shift15                        ; 0 ps       ; String                                                       ;
; duty_cycle15                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency16             ; 0 MHz      ; String                                                       ;
; phase_shift16                        ; 0 ps       ; String                                                       ;
; duty_cycle16                         ; 50         ; Signed Integer                                               ;
; output_clock_frequency17             ; 0 MHz      ; String                                                       ;
; phase_shift17                        ; 0 ps       ; String                                                       ;
; duty_cycle17                         ; 50         ; Signed Integer                                               ;
; m_cnt_hi_div                         ; 1          ; Signed Integer                                               ;
; m_cnt_lo_div                         ; 1          ; Signed Integer                                               ;
; m_cnt_bypass_en                      ; false      ; String                                                       ;
; m_cnt_odd_div_duty_en                ; false      ; String                                                       ;
; n_cnt_hi_div                         ; 1          ; Signed Integer                                               ;
; n_cnt_lo_div                         ; 1          ; Signed Integer                                               ;
; n_cnt_bypass_en                      ; false      ; String                                                       ;
; n_cnt_odd_div_duty_en                ; false      ; String                                                       ;
; c_cnt_hi_div0                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div0                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en0                     ; false      ; String                                                       ;
; c_cnt_in_src0                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en0               ; false      ; String                                                       ;
; c_cnt_prst0                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst0                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div1                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div1                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en1                     ; false      ; String                                                       ;
; c_cnt_in_src1                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en1               ; false      ; String                                                       ;
; c_cnt_prst1                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst1                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div2                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div2                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en2                     ; false      ; String                                                       ;
; c_cnt_in_src2                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en2               ; false      ; String                                                       ;
; c_cnt_prst2                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst2                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div3                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div3                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en3                     ; false      ; String                                                       ;
; c_cnt_in_src3                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en3               ; false      ; String                                                       ;
; c_cnt_prst3                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst3                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div4                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div4                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en4                     ; false      ; String                                                       ;
; c_cnt_in_src4                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en4               ; false      ; String                                                       ;
; c_cnt_prst4                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst4                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div5                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div5                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en5                     ; false      ; String                                                       ;
; c_cnt_in_src5                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en5               ; false      ; String                                                       ;
; c_cnt_prst5                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst5                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div6                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div6                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en6                     ; false      ; String                                                       ;
; c_cnt_in_src6                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en6               ; false      ; String                                                       ;
; c_cnt_prst6                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst6                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div7                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div7                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en7                     ; false      ; String                                                       ;
; c_cnt_in_src7                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en7               ; false      ; String                                                       ;
; c_cnt_prst7                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst7                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div8                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div8                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en8                     ; false      ; String                                                       ;
; c_cnt_in_src8                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en8               ; false      ; String                                                       ;
; c_cnt_prst8                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst8                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div9                        ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div9                        ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en9                     ; false      ; String                                                       ;
; c_cnt_in_src9                        ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en9               ; false      ; String                                                       ;
; c_cnt_prst9                          ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst9                   ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div10                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div10                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en10                    ; false      ; String                                                       ;
; c_cnt_in_src10                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en10              ; false      ; String                                                       ;
; c_cnt_prst10                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst10                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div11                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div11                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en11                    ; false      ; String                                                       ;
; c_cnt_in_src11                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en11              ; false      ; String                                                       ;
; c_cnt_prst11                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst11                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div12                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div12                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en12                    ; false      ; String                                                       ;
; c_cnt_in_src12                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en12              ; false      ; String                                                       ;
; c_cnt_prst12                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst12                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div13                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div13                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en13                    ; false      ; String                                                       ;
; c_cnt_in_src13                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en13              ; false      ; String                                                       ;
; c_cnt_prst13                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst13                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div14                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div14                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en14                    ; false      ; String                                                       ;
; c_cnt_in_src14                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en14              ; false      ; String                                                       ;
; c_cnt_prst14                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst14                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div15                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div15                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en15                    ; false      ; String                                                       ;
; c_cnt_in_src15                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en15              ; false      ; String                                                       ;
; c_cnt_prst15                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst15                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div16                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div16                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en16                    ; false      ; String                                                       ;
; c_cnt_in_src16                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en16              ; false      ; String                                                       ;
; c_cnt_prst16                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst16                  ; 0          ; Signed Integer                                               ;
; c_cnt_hi_div17                       ; 1          ; Signed Integer                                               ;
; c_cnt_lo_div17                       ; 1          ; Signed Integer                                               ;
; c_cnt_bypass_en17                    ; false      ; String                                                       ;
; c_cnt_in_src17                       ; ph_mux_clk ; String                                                       ;
; c_cnt_odd_div_duty_en17              ; false      ; String                                                       ;
; c_cnt_prst17                         ; 1          ; Signed Integer                                               ;
; c_cnt_ph_mux_prst17                  ; 0          ; Signed Integer                                               ;
; pll_vco_div                          ; 1          ; Signed Integer                                               ;
; pll_output_clk_frequency             ; 0 MHz      ; String                                                       ;
; pll_cp_current                       ; 0          ; Signed Integer                                               ;
; pll_bwctrl                           ; 0          ; Signed Integer                                               ;
; pll_fractional_division              ; 1          ; Signed Integer                                               ;
; pll_fractional_cout                  ; 24         ; Signed Integer                                               ;
; pll_dsm_out_sel                      ; 1st_order  ; String                                                       ;
; mimic_fbclk_type                     ; gclk       ; String                                                       ;
; pll_fbclk_mux_1                      ; glb        ; String                                                       ;
; pll_fbclk_mux_2                      ; fb_1       ; String                                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk ; String                                                       ;
; refclk1_frequency                    ; 0 MHz      ; String                                                       ;
; pll_clkin_0_src                      ; clk_0      ; String                                                       ;
; pll_clkin_1_src                      ; clk_0      ; String                                                       ;
; pll_clk_loss_sw_en                   ; false      ; String                                                       ;
; pll_auto_clk_sw_en                   ; false      ; String                                                       ;
; pll_manu_clk_sw_en                   ; false      ; String                                                       ;
; pll_clk_sw_dly                       ; 0          ; Signed Integer                                               ;
+--------------------------------------+------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst ;
+---------------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                       ;
+---------------------+-----------+--------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                             ;
; device_family       ; Cyclone V ; String                                                                                     ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                             ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                             ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                             ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                             ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                             ;
; ENABLE_MIF          ; 0         ; Signed Integer                                                                             ;
; MIF_FILE_NAME       ;           ; String                                                                                     ;
+---------------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                             ;
+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                                   ;
; device_family       ; Cyclone V ; String                                                                                                                                                           ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                                   ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                                   ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                                   ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                                   ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                                   ;
+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                       ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                                     ;
+----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                   ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                 ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                        ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                   ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                 ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                        ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                   ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                 ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                                        ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                   ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                 ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                                        ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                   ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                 ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                                        ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                             ;
+----------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                           ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                  ;
; dont_touch     ; on                                                               ; String                                                                                                                                           ;
+----------------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                               ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                             ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                    ;
; dont_touch     ; on                                                               ; String                                                                                                                                             ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+----------------------------------------------------+
; Parameter Name                       ; Value          ; Type                                               ;
+--------------------------------------+----------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                             ;
; fractional_vco_multiplier            ; false          ; String                                             ;
; pll_type                             ; Cyclone V      ; String                                             ;
; pll_subtype                          ; Reconfigurable ; String                                             ;
; number_of_clocks                     ; 1              ; Signed Integer                                     ;
; operation_mode                       ; normal         ; String                                             ;
; deserialization_factor               ; 4              ; Signed Integer                                     ;
; data_rate                            ; 0              ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                                     ;
; output_clock_frequency0              ; 162.0 MHz      ; String                                             ;
; phase_shift0                         ; 0 ps           ; String                                             ;
; duty_cycle0                          ; 50             ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz          ; String                                             ;
; phase_shift1                         ; 0 ps           ; String                                             ;
; duty_cycle1                          ; 50             ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz          ; String                                             ;
; phase_shift2                         ; 0 ps           ; String                                             ;
; duty_cycle2                          ; 50             ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz          ; String                                             ;
; phase_shift3                         ; 0 ps           ; String                                             ;
; duty_cycle3                          ; 50             ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz          ; String                                             ;
; phase_shift4                         ; 0 ps           ; String                                             ;
; duty_cycle4                          ; 50             ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz          ; String                                             ;
; phase_shift5                         ; 0 ps           ; String                                             ;
; duty_cycle5                          ; 50             ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz          ; String                                             ;
; phase_shift6                         ; 0 ps           ; String                                             ;
; duty_cycle6                          ; 50             ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz          ; String                                             ;
; phase_shift7                         ; 0 ps           ; String                                             ;
; duty_cycle7                          ; 50             ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz          ; String                                             ;
; phase_shift8                         ; 0 ps           ; String                                             ;
; duty_cycle8                          ; 50             ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz          ; String                                             ;
; phase_shift9                         ; 0 ps           ; String                                             ;
; duty_cycle9                          ; 50             ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz          ; String                                             ;
; phase_shift10                        ; 0 ps           ; String                                             ;
; duty_cycle10                         ; 50             ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz          ; String                                             ;
; phase_shift11                        ; 0 ps           ; String                                             ;
; duty_cycle11                         ; 50             ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz          ; String                                             ;
; phase_shift12                        ; 0 ps           ; String                                             ;
; duty_cycle12                         ; 50             ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz          ; String                                             ;
; phase_shift13                        ; 0 ps           ; String                                             ;
; duty_cycle13                         ; 50             ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz          ; String                                             ;
; phase_shift14                        ; 0 ps           ; String                                             ;
; duty_cycle14                         ; 50             ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz          ; String                                             ;
; phase_shift15                        ; 0 ps           ; String                                             ;
; duty_cycle15                         ; 50             ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz          ; String                                             ;
; phase_shift16                        ; 0 ps           ; String                                             ;
; duty_cycle16                         ; 50             ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz          ; String                                             ;
; phase_shift17                        ; 0 ps           ; String                                             ;
; duty_cycle17                         ; 50             ; Signed Integer                                     ;
; m_cnt_hi_div                         ; 41             ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 40             ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false          ; String                                             ;
; m_cnt_odd_div_duty_en                ; true           ; String                                             ;
; n_cnt_hi_div                         ; 3              ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 2              ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false          ; String                                             ;
; n_cnt_odd_div_duty_en                ; true           ; String                                             ;
; c_cnt_hi_div0                        ; 3              ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 2              ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false          ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en0               ; true           ; String                                             ;
; c_cnt_prst0                          ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; true           ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                             ;
; c_cnt_prst1                          ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; true           ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                             ;
; c_cnt_prst2                          ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; true           ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                             ;
; c_cnt_prst3                          ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; true           ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                             ;
; c_cnt_prst4                          ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; true           ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                             ;
; c_cnt_prst5                          ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; true           ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                             ;
; c_cnt_prst6                          ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; true           ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                             ;
; c_cnt_prst7                          ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; true           ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                             ;
; c_cnt_prst8                          ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; true           ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                             ;
; c_cnt_prst9                          ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; true           ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                             ;
; c_cnt_prst10                         ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; true           ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                             ;
; c_cnt_prst11                         ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; true           ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                             ;
; c_cnt_prst12                         ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; true           ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                             ;
; c_cnt_prst13                         ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; true           ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                             ;
; c_cnt_prst14                         ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; true           ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                             ;
; c_cnt_prst15                         ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; true           ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                             ;
; c_cnt_prst16                         ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; true           ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                             ;
; c_cnt_prst17                         ; 1              ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                                     ;
; pll_vco_div                          ; 1              ; Signed Integer                                     ;
; pll_output_clk_frequency             ; 810.0 MHz      ; String                                             ;
; pll_cp_current                       ; 20             ; Signed Integer                                     ;
; pll_bwctrl                           ; 10000          ; Signed Integer                                     ;
; pll_fractional_division              ; 1              ; String                                             ;
; pll_fractional_cout                  ; 32             ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                             ;
; mimic_fbclk_type                     ; gclk           ; String                                             ;
; pll_fbclk_mux_1                      ; glb            ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                             ;
; refclk1_frequency                    ; 0 MHz          ; String                                             ;
; pll_clkin_0_src                      ; clk_0          ; String                                             ;
; pll_clkin_1_src                      ; clk_0          ; String                                             ;
; pll_clk_loss_sw_en                   ; false          ; String                                             ;
; pll_auto_clk_sw_en                   ; false          ; String                                             ;
; pll_manu_clk_sw_en                   ; false          ; String                                             ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                                     ;
+--------------------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:u_vpg|vga_generator:u_vga_generator ;
+-----------------------+------------------+-------------------------------------------+
; Parameter Name        ; Value            ; Type                                      ;
+-----------------------+------------------+-------------------------------------------+
; vecteur_map           ; 0000000100100011 ; Unsigned Binary                           ;
; select_affichage      ; 1                ; Unsigned Binary                           ;
; largeur_grille        ; 4                ; Signed Integer                            ;
; hauteur_grille        ; 4                ; Signed Integer                            ;
; h_position_du_curseur ; 0001             ; Unsigned Binary                           ;
; v_position_du_curseur ; 0001             ; Unsigned Binary                           ;
; border                ; 10               ; Signed Integer                            ;
; h_tot                 ; 640              ; Signed Integer                            ;
; v_tot                 ; 640              ; Signed Integer                            ;
+-----------------------+------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_1dm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:u_vpg|vga_generator:u_vga_generator" ;
+---------------------+-------+----------+----------------------------+
; Port                ; Type  ; Severity ; Details                    ;
+---------------------+-------+----------+----------------------------+
; h_total[0]          ; Input ; Info     ; Stuck at VCC               ;
; h_sync[11..8]       ; Input ; Info     ; Stuck at GND               ;
; h_sync[0]           ; Input ; Info     ; Stuck at VCC               ;
; h_start[11..9]      ; Input ; Info     ; Stuck at GND               ;
; h_start[2]          ; Input ; Info     ; Stuck at VCC               ;
; h_start[0]          ; Input ; Info     ; Stuck at VCC               ;
; h_end[7]            ; Input ; Info     ; Stuck at GND               ;
; h_end[2]            ; Input ; Info     ; Stuck at VCC               ;
; h_end[0]            ; Input ; Info     ; Stuck at VCC               ;
; v_total[11]         ; Input ; Info     ; Stuck at GND               ;
; v_total[4]          ; Input ; Info     ; Stuck at GND               ;
; v_total[1]          ; Input ; Info     ; Stuck at GND               ;
; v_sync[11..3]       ; Input ; Info     ; Stuck at GND               ;
; v_start[11..6]      ; Input ; Info     ; Stuck at GND               ;
; v_start[5]          ; Input ; Info     ; Stuck at VCC               ;
; v_start[2]          ; Input ; Info     ; Stuck at GND               ;
; v_end[11]           ; Input ; Info     ; Stuck at GND               ;
; v_end[4]            ; Input ; Info     ; Stuck at GND               ;
; v_end[2]            ; Input ; Info     ; Stuck at GND               ;
; v_active_14[11..9]  ; Input ; Info     ; Stuck at GND               ;
; v_active_24[11..10] ; Input ; Info     ; Stuck at GND               ;
; v_active_34[11..10] ; Input ; Info     ; Stuck at GND               ;
+---------------------+-------+----------+----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:u_vpg|pll_reconfig:u_pll_reconfig" ;
+------------------+--------+----------+----------------------------+
; Port             ; Type   ; Severity ; Details                    ;
+------------------+--------+----------+----------------------------+
; mgmt_waitrequest ; Output ; Info     ; Explicitly unconnected     ;
+------------------+--------+----------+----------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "vpg:u_vpg"                  ;
+------------+-------+----------+------------------------+
; Port       ; Type  ; Severity ; Details                ;
+------------+-------+----------+------------------------+
; disp_color ; Input ; Info     ; Explicitly unconnected ;
+------------+-------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu Nov 08 15:21:25 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_HDMI_VPG -c C5G_HDMI_VPG
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Critical Warning (10191): Verilog HDL Compiler Directive warning at C5G_HDMI_VPG.v(223): text macro "COLOR_RGB444" is undefined
Warning (10238): Verilog Module Declaration warning at C5G_HDMI_VPG.v(85): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "C5G_HDMI_VPG"
Info (12021): Found 1 design units, including 1 entities, in source file c5g_hdmi_vpg.v
    Info (12023): Found entity 1: C5G_HDMI_VPG
Warning (10274): Verilog HDL macro warning at vpg.h(42): overriding existing definition for macro "COLOR_RGB444", which was defined in "C5G_HDMI_VPG.v", line 223
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll_controller.v
    Info (12023): Found entity 1: pll_controller
Warning (10274): Verilog HDL macro warning at vpg.h(42): overriding existing definition for macro "COLOR_RGB444", which was defined in "C5G_HDMI_VPG.v", line 223
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vpg.v
    Info (12023): Found entity 1: vpg
Warning (10274): Verilog HDL macro warning at vpg.h(42): overriding existing definition for macro "COLOR_RGB444", which was defined in "C5G_HDMI_VPG.v", line 223
Warning (10463): Verilog HDL Declaration warning at vpg_mode.v(24): "virtual" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vpg_mode.v
    Info (12023): Found entity 1: vpg_mode
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/vga_generator.v
    Info (12023): Found entity 1: vga_generator
Info (12021): Found 1 design units, including 1 entities, in source file sys_pll.v
    Info (12023): Found entity 1: sys_pll
Info (12021): Found 1 design units, including 1 entities, in source file sys_pll/sys_pll_0002.v
    Info (12023): Found entity 1: sys_pll_0002
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig.v
    Info (12023): Found entity 1: pll_reconfig
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig/altera_pll_reconfig_mif_reader.v
    Info (12023): Found entity 1: altera_pll_reconfig_mif_reader
Info (12021): Found 6 design units, including 6 entities, in source file vpg_source/pll_reconfig/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core
    Info (12023): Found entity 2: self_reset
    Info (12023): Found entity 3: dprio_mux
    Info (12023): Found entity 4: fpll_dprio_init
    Info (12023): Found entity 5: dyn_phase_shift
    Info (12023): Found entity 6: generic_lcell_comb
Info (12021): Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top
Info (12127): Elaborating entity "C5G_HDMI_VPG" for the top level hierarchy
Warning (10034): Output port "LEDG" at C5G_HDMI_VPG.v(104) has no driver
Warning (10034): Output port "HEX0" at C5G_HDMI_VPG.v(115) has no driver
Warning (10034): Output port "HEX1" at C5G_HDMI_VPG.v(116) has no driver
Warning (10034): Output port "SRAM_A" at C5G_HDMI_VPG.v(154) has no driver
Warning (10034): Output port "ADC_CONVST" at C5G_HDMI_VPG.v(127) has no driver
Warning (10034): Output port "ADC_SCK" at C5G_HDMI_VPG.v(128) has no driver
Warning (10034): Output port "ADC_SDI" at C5G_HDMI_VPG.v(129) has no driver
Warning (10034): Output port "AUD_DACDAT" at C5G_HDMI_VPG.v(136) has no driver
Warning (10034): Output port "AUD_XCK" at C5G_HDMI_VPG.v(138) has no driver
Warning (10034): Output port "I2C_SCL" at C5G_HDMI_VPG.v(141) has no driver
Warning (10034): Output port "SD_CLK" at C5G_HDMI_VPG.v(145) has no driver
Warning (10034): Output port "UART_TX" at C5G_HDMI_VPG.v(151) has no driver
Warning (10034): Output port "SRAM_CE_n" at C5G_HDMI_VPG.v(155) has no driver
Warning (10034): Output port "SRAM_LB_n" at C5G_HDMI_VPG.v(157) has no driver
Warning (10034): Output port "SRAM_OE_n" at C5G_HDMI_VPG.v(158) has no driver
Warning (10034): Output port "SRAM_UB_n" at C5G_HDMI_VPG.v(159) has no driver
Warning (10034): Output port "SRAM_WE_n" at C5G_HDMI_VPG.v(160) has no driver
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:u_sys_pll"
Info (12128): Elaborating entity "sys_pll_0002" for hierarchy "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i"
Info (12130): Elaborated megafunction instantiation "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "sys_pll:u_sys_pll|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "1.2 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vpg_mode" for hierarchy "vpg_mode:u_vpg_mode"
Info (12128): Elaborating entity "vpg" for hierarchy "vpg:u_vpg"
Info (12128): Elaborating entity "pll_reconfig" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig"
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst"
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0"
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(206): object "dps_start_assert" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1491): incomplete case statement has no default case item
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1507): incomplete case statement has no default case item
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst"
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0"
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1"
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2"
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3"
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4"
Info (12128): Elaborating entity "self_reset" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst"
Info (12128): Elaborating entity "dprio_mux" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst"
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst"
Info (12128): Elaborating entity "pll" for hierarchy "vpg:u_vpg|pll:u_pll"
Info (12128): Elaborating entity "pll_0002" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12130): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "162.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "41"
    Info (12134): Parameter "m_cnt_lo_div" = "40"
    Info (12134): Parameter "n_cnt_hi_div" = "3"
    Info (12134): Parameter "n_cnt_lo_div" = "2"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "false"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "c_cnt_hi_div0" = "3"
    Info (12134): Parameter "c_cnt_lo_div0" = "2"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "10000"
    Info (12134): Parameter "pll_output_clk_frequency" = "810.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "gclk"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "fb_1"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst"
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12128): Elaborating entity "dprio_init" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst"
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0"
Info (12131): Elaborated megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12128): Elaborating entity "pll_controller" for hierarchy "vpg:u_vpg|pll_controller:u_pll_controller"
Info (12128): Elaborating entity "vga_generator" for hierarchy "vpg:u_vpg|vga_generator:u_vga_generator"
Warning (10036): Verilog HDL or VHDL warning at vga_generator.v(63): object "pixel_x" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_generator.v(72): object "v_act_14" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_generator.v(72): object "v_act_24" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vga_generator.v(72): object "v_act_34" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at vga_generator.v(123): inferring latch(es) for variable "largeur_cell", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga_generator.v(167): inferring latch(es) for variable "hauteur_cell", which holds its previous value in one or more paths through the always construct
Warning (10762): Verilog HDL Case Statement warning at vga_generator.v(259): can't check case statement for completeness because the case expression has too many possible states
Info (10041): Inferred latch for "hauteur_cell[0]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[1]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[2]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[3]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[4]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[5]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[6]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[7]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[8]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[9]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[10]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[11]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[12]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[13]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[14]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[15]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[16]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[17]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[18]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[19]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[20]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[21]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[22]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[23]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[24]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[25]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[26]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[27]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[28]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[29]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[30]" at vga_generator.v(167)
Info (10041): Inferred latch for "hauteur_cell[31]" at vga_generator.v(167)
Info (10041): Inferred latch for "largeur_cell[0]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[1]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[2]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[3]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[4]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[5]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[6]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[7]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[8]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[9]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[10]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[11]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[12]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[13]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[14]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[15]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[16]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[17]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[18]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[19]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[20]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[21]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[22]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[23]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[24]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[25]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[26]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[27]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[28]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[29]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[30]" at vga_generator.v(123)
Info (10041): Inferred latch for "largeur_cell[31]" at vga_generator.v(123)
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic.
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vpg:u_vpg|vga_generator:u_vga_generator|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vpg:u_vpg|vga_generator:u_vga_generator|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vpg:u_vpg|vga_generator:u_vga_generator|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vpg:u_vpg|vga_generator:u_vga_generator|Mod0"
Info (12130): Elaborated megafunction instantiation "vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1"
Info (12133): Instantiated megafunction "vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf
    Info (12023): Found entity 1: lpm_divide_1dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f
Info (12130): Elaborated megafunction instantiation "vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "vpg:u_vpg|vga_generator:u_vga_generator|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info (12023): Found entity 1: lpm_divide_45m
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "I2C_SDA" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "SRAM_D[0]" has no driver
    Warning (13040): Bidir "SRAM_D[1]" has no driver
    Warning (13040): Bidir "SRAM_D[2]" has no driver
    Warning (13040): Bidir "SRAM_D[3]" has no driver
    Warning (13040): Bidir "SRAM_D[4]" has no driver
    Warning (13040): Bidir "SRAM_D[5]" has no driver
    Warning (13040): Bidir "SRAM_D[6]" has no driver
    Warning (13040): Bidir "SRAM_D[7]" has no driver
    Warning (13040): Bidir "SRAM_D[8]" has no driver
    Warning (13040): Bidir "SRAM_D[9]" has no driver
    Warning (13040): Bidir "SRAM_D[10]" has no driver
    Warning (13040): Bidir "SRAM_D[11]" has no driver
    Warning (13040): Bidir "SRAM_D[12]" has no driver
    Warning (13040): Bidir "SRAM_D[13]" has no driver
    Warning (13040): Bidir "SRAM_D[14]" has no driver
    Warning (13040): Bidir "SRAM_D[15]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at VCC
    Warning (13410): Pin "LEDR[5]" is stuck at VCC
    Warning (13410): Pin "LEDR[6]" is stuck at VCC
    Warning (13410): Pin "LEDR[7]" is stuck at VCC
    Warning (13410): Pin "LEDR[8]" is stuck at VCC
    Warning (13410): Pin "LEDR[9]" is stuck at VCC
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND
    Warning (13410): Pin "ADC_SCK" is stuck at GND
    Warning (13410): Pin "ADC_SDI" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "I2C_SCL" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "UART_TX" is stuck at GND
    Warning (13410): Pin "SRAM_A[0]" is stuck at GND
    Warning (13410): Pin "SRAM_A[1]" is stuck at GND
    Warning (13410): Pin "SRAM_A[2]" is stuck at GND
    Warning (13410): Pin "SRAM_A[3]" is stuck at GND
    Warning (13410): Pin "SRAM_A[4]" is stuck at GND
    Warning (13410): Pin "SRAM_A[5]" is stuck at GND
    Warning (13410): Pin "SRAM_A[6]" is stuck at GND
    Warning (13410): Pin "SRAM_A[7]" is stuck at GND
    Warning (13410): Pin "SRAM_A[8]" is stuck at GND
    Warning (13410): Pin "SRAM_A[9]" is stuck at GND
    Warning (13410): Pin "SRAM_A[10]" is stuck at GND
    Warning (13410): Pin "SRAM_A[11]" is stuck at GND
    Warning (13410): Pin "SRAM_A[12]" is stuck at GND
    Warning (13410): Pin "SRAM_A[13]" is stuck at GND
    Warning (13410): Pin "SRAM_A[14]" is stuck at GND
    Warning (13410): Pin "SRAM_A[15]" is stuck at GND
    Warning (13410): Pin "SRAM_A[16]" is stuck at GND
    Warning (13410): Pin "SRAM_A[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_n" is stuck at GND
    Warning (13410): Pin "SRAM_LB_n" is stuck at GND
    Warning (13410): Pin "SRAM_OE_n" is stuck at GND
    Warning (13410): Pin "SRAM_UB_n" is stuck at GND
    Warning (13410): Pin "SRAM_WE_n" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout"
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout"
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout"
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout"
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout"
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout"
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout"
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|up_dn"
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load"
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd"
    Info (17048): Logic cell "vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|phase_done"
Info (144001): Generated suppressed messages file D:/tiny_god/affichage_jdv/C5G_HDMI_VPG.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 11 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_125_p"
    Warning (15610): No output dependent on input pin "CLOCK_50_B5B"
    Warning (15610): No output dependent on input pin "CLOCK_50_B6A"
    Warning (15610): No output dependent on input pin "CLOCK_50_B8A"
    Warning (15610): No output dependent on input pin "CPU_RESET_n"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "HDMI_TX_INT"
    Warning (15610): No output dependent on input pin "ADC_SDO"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "UART_RX"
Info (21057): Implemented 2807 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 91 output pins
    Info (21060): Implemented 25 bidirectional pins
    Info (21061): Implemented 2660 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 146 warnings
    Info: Peak virtual memory: 565 megabytes
    Info: Processing ended: Thu Nov 08 15:21:49 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/tiny_god/affichage_jdv/C5G_HDMI_VPG.map.smsg.


