// Seed: 252189627
module module_4 (
    output uwire id_0,
    input wire id_1,
    input wor id_2,
    output uwire id_3,
    output tri1 id_4,
    input wire id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri0 module_0,
    output wire id_9,
    input uwire id_10,
    output supply0 id_11,
    output wand id_12,
    input wor id_13
    , id_16,
    input tri1 id_14
);
  assign id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1
    , id_23,
    output tri1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wor id_5,
    output supply0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input uwire id_9,
    input tri id_10,
    output wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    input wor id_14
    , id_24,
    input wor id_15,
    input wor id_16
    , id_25,
    input wire id_17,
    input wor id_18,
    input supply0 id_19,
    input supply0 id_20,
    output wire id_21
);
  wire id_26;
  module_0(
      id_2,
      id_10,
      id_8,
      id_5,
      id_5,
      id_18,
      id_2,
      id_8,
      id_17,
      id_21,
      id_18,
      id_5,
      id_21,
      id_16,
      id_10
  );
endmodule
