{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 15:30:04 2007 " "Info: Processing started: Tue Nov 13 15:30:04 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stepmot -c stepmot " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off stepmot -c stepmot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stepmot.v(43) " "Warning (10268): Verilog HDL information at stepmot.v(43): Always Construct contains both blocking and non-blocking assignments" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepmot.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file stepmot.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepmot " "Info: Found entity 1: stepmot" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 stepper " "Info: Found entity 2: stepper" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 ufmclk_altufm_osc_7p3 " "Info: Found entity 3: ufmclk_altufm_osc_7p3" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 151 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 ufmclk " "Info: Found entity 4: ufmclk" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 206 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 divider " "Info: Found entity 5: divider" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 227 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "stepmot " "Info: Elaborating entity \"stepmot\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ufmclk ufmclk:ufmclk1 " "Info: Elaborating entity \"ufmclk\" for hierarchy \"ufmclk:ufmclk1\"" {  } { { "stepmot.v" "ufmclk1" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ufmclk_altufm_osc_7p3 ufmclk:ufmclk1\|ufmclk_altufm_osc_7p3:ufmclk_altufm_osc_7p3_component " "Info: Elaborating entity \"ufmclk_altufm_osc_7p3\" for hierarchy \"ufmclk:ufmclk1\|ufmclk_altufm_osc_7p3:ufmclk_altufm_osc_7p3_component\"" {  } { { "stepmot.v" "ufmclk_altufm_osc_7p3_component" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:d1 " "Info: Elaborating entity \"divider\" for hierarchy \"divider:d1\"" {  } { { "stepmot.v" "d1" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 stepmot.v(234) " "Warning (10230): Verilog HDL assignment warning at stepmot.v(234): truncated value with size 32 to match size of target (17)" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper stepper:s1 " "Info: Elaborating entity \"stepper\" for hierarchy \"stepper:s1\"" {  } { { "stepmot.v" "s1" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "stepmot.v(87) " "Warning (10175): Verilog HDL warning at stepmot.v(87): ignoring unsupported system task" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 87 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "stepmot.v(128) " "Warning (10175): Verilog HDL warning at stepmot.v(128): ignoring unsupported system task" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 128 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "divider:d1\|count\[16\] divider:d1\|clk " "Info: Duplicate register \"divider:d1\|count\[16\]\" merged to single register \"divider:d1\|clk\"" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 232 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 132 -1 0 } } { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 132 -1 0 } } { "stepmot.v" "" { Text "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.v" 132 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Info: Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Info: Implemented 60 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Info: Implemented 1 User Flash Memory blocks" {  } {  } 0 0 "Implemented %1!d! User Flash Memory blocks" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.map.smsg " "Info: Generated suppressed messages file D:/Altera/MAXIIZ update/Design example/AN488/quartus/stepmot.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Allocated 147 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 15:30:13 2007 " "Info: Processing ended: Tue Nov 13 15:30:13 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
