/* Copyright (c) 2011, Code Aurora Forum. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */


#include "mt9e013.h"

static struct mt9e013_i2c_reg_conf mipi_settings[] = {
	/*Disable embedded data*/
	{0x3064, 0x7800},/*SMIA_TEST*/
	/*configure 2-lane MIPI*/
	{0x31AE, 0x0202},/*SERIAL_FORMAT*/
	{0x31B8, 0x0E3F},/*MIPI_TIMING_2*/
	/*set data to RAW10 format*/
	{0x0112, 0x0A0A},/*CCP_DATA_FORMAT*/
	{0x30F0, 0x8000},/*VCM CONTROL*/
};

/*PLL Configuration
(Ext=24MHz, vt_pix_clk=174MHz, op_pix_clk=69.6MHz)*/
static struct mt9e013_i2c_reg_conf pll_settings[] = {
	{0x0300, 0x0004},/*VT_PIX_CLK_DIV*/
	{0x0302, 0x0001},/*VT_SYS_CLK_DIV*/
	{0x0304, 0x0002},/*PRE_PLL_CLK_DIV*/
	{0x0306, 0x003A},/*PLL_MULTIPLIER*/
	{0x0308, 0x000A},/*OP_PIX_CLK_DIV*/
	{0x030A, 0x0001},/*OP_SYS_CLK_DIV*/
};

static struct mt9e013_i2c_reg_conf prev_settings[] = {
/*Output Size (1632x1224)(1640*1230)*/
         {0x0344, 0x0000},/*X_ADDR_START*/
         {0x0348, 0x0CD1},/*X_ADDR_END*/
         {0x0346, 0x0000},/*Y_ADDR_START*/
         {0x034A, 0x09A1},/*Y_ADDR_END*/
         {0x034C, 0x0668},/*X_OUTPUT_SIZE*/
         {0x034E, 0x04D0},/*Y_OUTPUT_SIZE*/
         {0x306E, 0xFCB0},/*DATAPATH_SELECT*/
         {0x3040, 0x04C3},/*READ_MODE*/
         {0x3178, 0x0000},/*ANALOG_CONTROL5*/
         {0x3ED0, 0x1E24},/*DAC_LD_4_5*/
         {0x0400, 0x0002},/*SCALING_MODE*/
         {0x0404, 0x0010},/*SCALE_M*/
         /*Timing configuration*/
         {0x0342, 0x12C4},/*LINE_LENGTH_PCK*/
         {0x0340, 0x0563},/*FRAME_LENGTH_LINES*/
         {0x0202, 0x055F},/*COARSE_INTEGRATION_TIME*/
         {0x3014, 0x0846},/*FINE_INTEGRATION_TIME_*/
         {0x3010, 0x0130},/*FINE_CORRECTION*/
};

static struct mt9e013_i2c_reg_conf snap_settings[] = {
         /*Output Size (3280x2464)*/
         {0x0344, 0x0000},/*X_ADDR_START */
         {0x0348, 0x0CCF},/*X_ADDR_END*/
         {0x0346, 0x0000},/*Y_ADDR_START */
         {0x034A, 0x099F},/*Y_ADDR_END*/
         {0x034C, 0x0CD0},/*X_OUTPUT_SIZE*/ //this is C C 0
         {0x034E, 0x09A0},/*Y_OUTPUT_SIZE*/
         {0x306E, 0xFC80},/*DATAPATH_SELECT*/
         {0x3040, 0x0041},/*READ_MODE*/
         {0x3178, 0x0000},/*ANALOG_CONTROL5*/
         {0x3ED0, 0x1E24},/*DAC_LD_4_5*/
         {0x0400, 0x0000},/*SCALING_MODE*/
         {0x0404, 0x0010},/*SCALE_M*/
         /*Timing configuration*/
         {0x0342, 0x13C6},/*LINE_LENGTH_PCK*/
         {0x0340, 0x0A2F},/*FRAME_LENGTH_LINES*/
         {0x0202, 0x0A2F},/*COARSE_INTEGRATION_TIME*/
         {0x3014, 0x0D26},/*FINE_INTEGRATION_TIME_ */
         {0x3010, 0x0078},/*FINE_CORRECTION*/

static struct mt9e013_i2c_reg_conf pll_settings_60fps[] = {
	{0x0300, 0x0004},/*VT_PIX_CLK_DIV*/
	{0x0302, 0x0001},/*VT_SYS_CLK_DIV*/
	{0x0304, 0x0002},/*PRE_PLL_CLK_DIV*/
	{0x0306, 0x0042},/*PLL_MULTIPLIER*/
	{0x0308, 0x000A},/*OP_PIX_CLK_DIV*/
	{0x030A, 0x0001},/*OP_SYS_CLK_DIV*/
};

static struct mt9e013_i2c_reg_conf prev_settings_60fps[] = {
	/*Output Size (1632x1224)*/
	{0x0344, 0x0008},/*X_ADDR_START*/
	{0x0348, 0x0CC5},/*X_ADDR_END*/
	{0x0346, 0x013a},/*Y_ADDR_START*/
	{0x034A, 0x0863},/*Y_ADDR_END*/
	{0x034C, 0x0660},/*X_OUTPUT_SIZE*/
	{0x034E, 0x0396},/*Y_OUTPUT_SIZE*/
	{0x306E, 0xFC80},/*DATAPATH_SELECT*/
	{0x3040, 0x00C3},/*READ_MODE*/
	{0x3178, 0x0000},/*ANALOG_CONTROL5*/
	{0x3ED0, 0x1E24},/*DAC_LD_4_5*/
	{0x0400, 0x0000},/*SCALING_MODE*/
	{0x0404, 0x0010},/*SCALE_M*/
	/*Timing configuration*/
	{0x0342, 0x0BE8},/*LINE_LENGTH_PCK*/
	{0x0340, 0x0425},/*FRAME_LENGTH_LINES*/
	{0x0202, 0x0425},/*COARSE_INTEGRATION_TIME*/
	{0x3014, 0x03F6},/*FINE_INTEGRATION_TIME_*/
	{0x3010, 0x0078},/*FINE_CORRECTION*/
};

static struct mt9e013_i2c_reg_conf pll_settings_120fps[] = {
	{0x0300, 0x0005},/*VT_PIX_CLK_DIV*/
	{0x0302, 0x0001},/*VT_SYS_CLK_DIV*/
	{0x0304, 0x0002},/*PRE_PLL_CLK_DIV*/
	{0x0306, 0x0052},/*PLL_MULTIPLIER*/
	{0x0308, 0x000A},/*OP_PIX_CLK_DIV*/
	{0x030A, 0x0001},/*OP_SYS_CLK_DIV*/
};

static struct mt9e013_i2c_reg_conf prev_settings_120fps[] = {
	{0x0344, 0x0008},/*X_ADDR_START*/
	{0x0348, 0x0685},/*X_ADDR_END*/
	{0x0346, 0x013a},/*Y_ADDR_START*/
	{0x034A, 0x055B},/*Y_ADDR_END*/
	{0x034C, 0x0340},/*X_OUTPUT_SIZE*/
	{0x034E, 0x0212},/*Y_OUTPUT_SIZE*/
	{0x306E, 0xFC80},/*DATAPATH_SELECT*/
	{0x3040, 0x00C3},/*READ_MODE*/
	{0x3178, 0x0000},/*ANALOG_CONTROL5*/
	{0x3ED0, 0x1E24},/*DAC_LD_4_5*/
	{0x0400, 0x0000},/*SCALING_MODE*/
	{0x0404, 0x0010},/*SCALE_M*/
	/*Timing configuration*/
	{0x0342, 0x0970},/*LINE_LENGTH_PCK*/
	{0x0340, 0x02A1},/*FRAME_LENGTH_LINES*/
	{0x0202, 0x02A1},/*COARSE_INTEGRATION_TIME*/
	{0x3014, 0x03F6},/*FINE_INTEGRATION_TIME_*/
	{0x3010, 0x0078},/*FINE_CORRECTION*/
};

static struct mt9e013_i2c_reg_conf recommend_settings[] = {
	{0x3044, 0x0590},
	{0x306E, 0xFC80},
	{0x30B2, 0xC000},
	{0x30D6, 0x0800},
	{0x316C, 0xB42F},
	{0x316E, 0x869C},
	{0x3170, 0x210E},
	{0x317A, 0x010E},
	{0x31E0, 0x1FB9},
	{0x31E6, 0x07FC},
	{0x37C0, 0x0000},
	{0x37C2, 0x0000},
	{0x37C4, 0x0000},
	{0x37C6, 0x0000},
	{0x3E02, 0x8801},
	{0x3E04, 0x2301},
	{0x3E06, 0x8449},
	{0x3E08, 0x6841},
	{0x3E0A, 0x400C},
	{0x3E0C, 0x1001},
	{0x3E0E, 0x2103},
	{0x3E10, 0x4B41},
	{0x3E12, 0x4B26},
	{0x3E16, 0x8802},
	{0x3E18, 0x84FF},
	{0x3E1A, 0x8601},
	{0x3E1C, 0x8401},
	{0x3E1E, 0x840A},
	{0x3E20, 0xFF00},
	{0x3E22, 0x8401},
	{0x3E24, 0x00FF},
	{0x3E26, 0x0088},
	{0x3E28, 0x2E8A},
	{0x3E32, 0x8801},
	{0x3E34, 0x4024},
	{0x3E38, 0x8469},
	{0x3E3C, 0x2301},
	{0x3E3E, 0x3E25},
	{0x3E40, 0x1C01},
	{0x3E42, 0x8486},
	{0x3E44, 0x8401},
	{0x3E46, 0x00FF},
	{0x3E48, 0x8401},
	{0x3E4A, 0x8601},
	{0x3E4C, 0x8402},
	{0x3E4E, 0x00FF},
	{0x3E50, 0x6623},
	{0x3E52, 0x8340},
	{0x3E54, 0x00FF},
	{0x3E56, 0x4A42},
	{0x3E58, 0x2203},
	{0x3E5A, 0x674D},
	{0x3E5C, 0x3F25},
	{0x3E5E, 0x846A},
	{0x3E60, 0x4C01},
	{0x3E62, 0x8401},
	{0x3E66, 0x3901},
	{0x3ECC, 0x00EB},
	{0x3ED0, 0x1E24},
	{0x3ED4, 0xAFC4},
	{0x3ED6, 0x909B},
	{0x3ED8, 0x0006},
	{0x3EDA, 0xCFC6},
	{0x3EDC, 0x4FE4},
	{0x3EE0, 0x2424},
	{0x3EE2, 0x9797},
	{0x3EE4, 0xC100},
	{0x3EE6, 0x0540}
};

/*OTP array*/
struct mt9e013_i2c_reg_conf OTP_settings[] = {
	{0x3800, 0x0000},
	{0x3802, 0x0000},
	{0x3804, 0x0000},
	{0x3806, 0x0000},
	{0x3808, 0x0000},
	{0x380a, 0x0000},
	{0x380c, 0x0000},
	{0x380e, 0x0000},
	{0x3810, 0x0000},
	{0x3812, 0x0000},
	{0x3814, 0x0000},
	{0x3816, 0x0000},
	{0x3818, 0x0000},
	{0x381a, 0x0000},
	{0x381c, 0x0000},
	{0x381e, 0x0000},
	{0x3820, 0x0000},
	{0x3822, 0x0000},
	{0x3824, 0x0000},
	{0x3826, 0x0000},
	{0x3828, 0x0000},
	{0x382a, 0x0000},
	{0x382c, 0x0000},
	{0x382e, 0x0000},
	{0x3830, 0x0000},
	{0x3832, 0x0000},
	{0x3834, 0x0000},
	{0x3836, 0x0000},
	{0x3838, 0x0000},
	{0x383a, 0x0000},
	{0x383c, 0x0000},
	{0x383e, 0x0000},
	{0x3840, 0x0000},
	{0x3842, 0x0000},
	{0x3844, 0x0000},
	{0x3846, 0x0000},
	{0x3848, 0x0000},
	{0x384a, 0x0000},
	{0x384c, 0x0000},
	{0x384e, 0x0000},
	{0x3850, 0x0000},
	{0x3852, 0x0000},
	{0x3854, 0x0000},
	{0x3856, 0x0000},
	{0x3858, 0x0000},
	{0x385a, 0x0000},
	{0x385c, 0x0000},
	{0x385e, 0x0000},
	{0x3860, 0x0000},
	{0x3862, 0x0000},
	{0x3864, 0x0000},
	{0x3866, 0x0000},
	{0x3868, 0x0000},
	{0x386a, 0x0000},
	{0x386c, 0x0000},
	{0x386e, 0x0000},
	{0x3870, 0x0000},
	{0x3872, 0x0000},
	{0x3874, 0x0000},
	{0x3876, 0x0000},
	{0x3878, 0x0000},
	{0x387a, 0x0000},
	{0x387c, 0x0000},
	{0x387e, 0x0000},
	{0x3880, 0x0000},
	{0x3882, 0x0000},
	{0x3884, 0x0000},
	{0x3886, 0x0000},
	{0x3888, 0x0000},
	{0x388a, 0x0000},
	{0x388c, 0x0000},
	{0x388e, 0x0000},
	{0x3890, 0x0000},
	{0x3892, 0x0000},
	{0x3894, 0x0000},
	{0x3896, 0x0000},
	{0x3898, 0x0000},
	{0x389a, 0x0000},
	{0x389c, 0x0000},
	{0x389e, 0x0000},
	{0x38a0, 0x0000},
	{0x38a2, 0x0000},
	{0x38a4, 0x0000},
	{0x38a6, 0x0000},
	{0x38a8, 0x0000},
	{0x38aa, 0x0000},
	{0x38ac, 0x0000},
	{0x38ae, 0x0000},
	{0x38b0, 0x0000},
	{0x38b2, 0x0000},
	{0x38b4, 0x0000},
	{0x38b6, 0x0000},
	{0x38b8, 0x0000},
	{0x38ba, 0x0000},
	{0x38bc, 0x0000},
	{0x38be, 0x0000},
	{0x38c0, 0x0000},
	{0x38c2, 0x0000},
	{0x38c4, 0x0000},
	{0x38c6, 0x0000},
	{0x38c8, 0x0000},
	{0x38ca, 0x0000},
	{0x38cc, 0x0000},
	{0x38ce, 0x0000},
	{0x38d0, 0x0000},
	{0x38d2, 0x0000},
	{0x38d4, 0x0000},
	{0x38d6, 0x0000},
	{0x38d8, 0x0000},
	{0x38da, 0x0000},
	{0x38dc, 0x0000},
	{0x38de, 0x0000},
	{0x38e0, 0x0000},
	{0x38e2, 0x0000},
	{0x38e4, 0x0000},
	{0x38e6, 0x0000},
	{0x38e8, 0x0000},
	{0x38ea, 0x0000},
	{0x38ec, 0x0000},
	{0x38ee, 0x0000},
	{0x38f0, 0x0000},
	{0x38f2, 0x0000},
	{0x38f4, 0x0000},
	{0x38f6, 0x0000}

};


/*shading array*/
struct mt9e013_i2c_reg_conf shading_settings[] = 
{
{0x3600, 0x0370},
{0x3602, 0x102E},
{0x3604, 0x30D0},
{0x3606, 0xAC2D},
{0x3608, 0xB950},
{0x360A, 0x0370},
{0x360C, 0x88AE},
{0x360E, 0x1130},
{0x3610, 0x518E},
{0x3612, 0x8590},
{0x3614, 0x03D0},
{0x3616, 0x344E},
{0x3618, 0x388F},
{0x361A, 0x954E},
{0x361C, 0xBF2F},
{0x361E, 0x02F0},
{0x3620, 0xA02E},
{0x3622, 0x30D0},
{0x3624, 0x3F0E},
{0x3626, 0xBE90},
{0x3640, 0xDC2D},
{0x3642, 0x926E},
{0x3644, 0x316A},
{0x3646, 0x1DEE},
{0x3648, 0x3DCC},
{0x364A, 0x964D},
{0x364C, 0x16CE},
{0x364E, 0x0A8B},
{0x3650, 0xD88E},
{0x3652, 0x186C},
{0x3654, 0x1ECD},
{0x3656, 0x656E},
{0x3658, 0x38EE},
{0x365A, 0x972F},
{0x365C, 0xB10F},
{0x365E, 0x7EEC},
{0x3660, 0xAB8E},
{0x3662, 0x772E},
{0x3664, 0x61AE},
{0x3666, 0xE2AF},
{0x3680, 0x0471},
{0x3682, 0x3F2E},
{0x3684, 0x8C53},
{0x3686, 0xA6EF},
{0x3688, 0x3493},
{0x368A, 0x0AB1},
{0x368C, 0xA1CD},
{0x368E, 0xCF32},
{0x3690, 0xB68D},
{0x3692, 0x7BF2},
{0x3694, 0x70D0},
{0x3696, 0x0A4F},
{0x3698, 0xD2D2},
{0x369A, 0xB80F},
{0x369C, 0x0533},
{0x369E, 0x0471},
{0x36A0, 0x024D},
{0x36A2, 0x89D3},
{0x36A4, 0x8EAF},
{0x36A6, 0x2EF3},
{0x36C0, 0x744D},
{0x36C2, 0x4EAE},
{0x36C4, 0x904D},
{0x36C6, 0xB90F},
{0x36C8, 0xB290},
{0x36CA, 0x42CE},
{0x36CC, 0xDF0E},
{0x36CE, 0xC78F},
{0x36D0, 0x0470},
{0x36D2, 0x9A2F},
{0x36D4, 0x948B},
{0x36D6, 0xAA6F},
{0x36D8, 0xA2D0},
{0x36DA, 0x1570},
{0x36DC, 0x5830},
{0x36DE, 0x612B},
{0x36E0, 0x70EE},
{0x36E2, 0xE410},
{0x36E4, 0xD9AF},
{0x36E6, 0x16B1},
{0x3700, 0xDC71},
{0x3702, 0x9CB0},
{0x3704, 0x5E93},
{0x3706, 0x15F1},
{0x3708, 0xAF53},
{0x370A, 0xCE71},
{0x370C, 0x420F},
{0x370E, 0x1FB3},
{0x3710, 0xCA90},
{0x3712, 0xAAB2},
{0x3714, 0xD151},
{0x3716, 0xE570},
{0x3718, 0x3353},
{0x371A, 0x4431},
{0x371C, 0xF092},
{0x371E, 0xD851},
{0x3720, 0x45EE},
{0x3722, 0x56D3},
{0x3724, 0x8E50},
{0x3726, 0x9FB3},
{0x3782, 0x062C},
{0x3784, 0x0494},
{0x37C0, 0x8FCB},
{0x37C2, 0xE20A},
{0x37C4, 0xDB8A},
{0x37C6, 0x822B}
};
//lijuan add for OTP reading
struct mt9e013_reg mt9e013_regs = {
	.reg_mipi = &mipi_settings[0],
	.reg_mipi_size = ARRAY_SIZE(mipi_settings),
	.rec_settings = &recommend_settings[0],
	.rec_size = ARRAY_SIZE(recommend_settings),
	.reg_pll = &pll_settings[0],
	.reg_pll_size = ARRAY_SIZE(pll_settings),
	.reg_prev = &prev_settings[0],
	.reg_pll_60fps = &pll_settings_60fps[0],
	.reg_pll_60fps_size = ARRAY_SIZE(pll_settings_60fps),
	.reg_pll_120fps = &pll_settings_120fps[0],
	.reg_pll_120fps_size = ARRAY_SIZE(pll_settings_120fps),
	.reg_prev_size = ARRAY_SIZE(prev_settings),
	.reg_snap = &snap_settings[0],
	.reg_snap_size = ARRAY_SIZE(snap_settings),
	.reg_60fps = &prev_settings_60fps[0],
	.reg_60fps_size = ARRAY_SIZE(prev_settings_60fps),
	.reg_120fps = &prev_settings_120fps[0],
	.reg_120fps_size = ARRAY_SIZE(prev_settings_120fps),
    .reg_shading = &shading_settings[0],
	.reg_shading_size = ARRAY_SIZE(shading_settings),
	.reg_otp = &OTP_settings[0],
	.reg_otp_size = ARRAY_SIZE(OTP_settings),
};
