

================================================================
== Vitis HLS Report for 'Block_entry_proc_3'
================================================================
* Date:           Wed May 14 20:37:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.510 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  24.000 ns|  24.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width"   --->   Operation 4 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%img_height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_height"   --->   Operation 5 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (8.51ns)   --->   "%mul_out_0 = mul i32 %img_width_read, i32 %img_height_read"   --->   Operation 6 'mul' 'mul_out_0' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_height_read, i32 31" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%sub_ln88 = sub i32 0, i32 %img_height_read" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 8 'sub' 'sub_ln88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln88_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln88, i32 1, i32 31" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 9 'partselect' 'lshr_ln88_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.52ns)   --->   "%sub_ln88_1 = sub i31 0, i31 %lshr_ln88_1" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 10 'sub' 'sub_ln88_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln88_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %img_height_read, i32 1, i32 31" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 11 'partselect' 'lshr_ln88_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%select_ln88 = select i1 %tmp, i31 %sub_ln88_1, i31 %lshr_ln88_2" [HLSEindoefening/hls_process_images.c:88]   --->   Operation 12 'select' 'select_ln88' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %img_width_read, i32 31" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 13 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%sub_ln89 = sub i32 0, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 14 'sub' 'sub_ln89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln89_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln89, i32 1, i32 31" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 15 'partselect' 'lshr_ln89_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.52ns)   --->   "%sub_ln89_1 = sub i31 0, i31 %lshr_ln89_1" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 16 'sub' 'sub_ln89_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln89_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %img_width_read, i32 1, i32 31" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 17 'partselect' 'lshr_ln89_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.73ns)   --->   "%select_ln89 = select i1 %tmp_6, i31 %sub_ln89_1, i31 %lshr_ln89_2" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 18 'select' 'select_ln89' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.24>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i31 %select_ln88" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 19 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln89_cast = sext i31 %select_ln89" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 20 'sext' 'select_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (8.24ns)   --->   "%mul10_out_0 = mul i32 %select_ln89_cast, i32 %sext_ln89" [HLSEindoefening/hls_process_images.c:89]   --->   Operation 21 'mul' 'mul10_out_0' <Predicate = true> <Delay = 8.24> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln83 = icmp_sgt  i32 %mul_out_0, i32 0" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 22 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln91 = icmp_sgt  i32 %mul10_out_0, i32 0" [HLSEindoefening/hls_process_images.c:91]   --->   Operation 23 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%mrv = insertvalue i66 <undef>, i32 %mul_out_0"   --->   Operation 24 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i66 %mrv, i1 %icmp_ln83" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 25 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i66 %mrv_1, i32 %mul10_out_0" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 26 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i66 %mrv_2, i1 %icmp_ln91" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 27 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln83 = ret i66 %mrv_3" [HLSEindoefening/hls_process_images.c:83]   --->   Operation 28 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 8.510ns
The critical path consists of the following:
	wire read operation ('img_width_read') on port 'img_width' [3]  (0.000 ns)
	'mul' operation 32 bit ('mul_out_0') [5]  (8.510 ns)

 <State 2>: 8.244ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul10_out_0', HLSEindoefening/hls_process_images.c:89) [21]  (8.244 ns)

 <State 3>: 2.552ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln83', HLSEindoefening/hls_process_images.c:83) [6]  (2.552 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
