Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 20 17:37:24 2022
| Host         : c5b1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_bd_wrapper_timing_summary_routed.rpt -pb lab5_bd_wrapper_timing_summary_routed.pb -rpx lab5_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.951        0.000                      0                 3351        0.029        0.000                      0                 3351        4.020        0.000                       0                  1540  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk_fpga_0                      {0.000 5.000}      10.000          100.000         
lab5_bd_i/gen_fun_top_0/U0/clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            2.951        0.000                      0                 3033        0.029        0.000                      0                 3033        4.020        0.000                       0                  1376  
lab5_bd_i/gen_fun_top_0/U0/clk        6.423        0.000                      0                  318        0.103        0.000                      0                  318        4.020        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/frequency_x100_bcd_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 1.797ns (26.976%)  route 4.865ns (73.024%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.651     2.945    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/s00_axi_aclk
    SLICE_X45Y96         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u_reg[3]/Q
                         net (fo=10, routed)          0.717     4.081    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u[3]
    SLICE_X45Y96         LUT5 (Prop_lut5_I1_O)        0.297     4.378 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[3]_i_2/O
                         net (fo=7, routed)           0.565     4.943    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[3]_i_2_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.067 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[0]_i_3/O
                         net (fo=10, routed)          0.530     5.597    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[0]_i_3_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.152     5.749 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[0]_i_2/O
                         net (fo=19, routed)          0.783     6.532    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[0]_i_2_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.328     6.860 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[2]_i_1/O
                         net (fo=5, routed)           1.038     7.898    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[2]_i_1_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.327     8.226 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/cmillar[0]_i_2/O
                         net (fo=8, routed)           0.827     9.052    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/cmillar[0]_i_2_n_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.202 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon[2]_i_1/O
                         net (fo=2, routed)           0.404     9.607    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon[2]_i_1_n_0
    SLICE_X44Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/frequency_x100_bcd_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.653    12.832    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/frequency_x100_bcd_reg[26]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)       -0.249    12.558    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/frequency_x100_bcd_reg[26]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 1.797ns (27.230%)  route 4.802ns (72.770%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.651     2.945    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/s00_axi_aclk
    SLICE_X45Y96         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u_reg[3]/Q
                         net (fo=10, routed)          0.717     4.081    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u[3]
    SLICE_X45Y96         LUT5 (Prop_lut5_I1_O)        0.297     4.378 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[3]_i_2/O
                         net (fo=7, routed)           0.565     4.943    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[3]_i_2_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.067 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[0]_i_3/O
                         net (fo=10, routed)          0.530     5.597    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[0]_i_3_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.152     5.749 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[0]_i_2/O
                         net (fo=19, routed)          0.783     6.532    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[0]_i_2_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.328     6.860 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[2]_i_1/O
                         net (fo=5, routed)           1.038     7.898    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[2]_i_1_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.327     8.226 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/cmillar[0]_i_2/O
                         net (fo=8, routed)           0.827     9.052    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/cmillar[0]_i_2_n_0
    SLICE_X45Y100        LUT5 (Prop_lut5_I2_O)        0.150     9.202 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon[2]_i_1/O
                         net (fo=2, routed)           0.342     9.544    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon[2]_i_1_n_0
    SLICE_X46Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.653    12.832    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/s00_axi_aclk
    SLICE_X46Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon_reg[2]/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X46Y100        FDRE (Setup_fdre_C_D)       -0.233    12.574    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon_reg[2]
  -------------------------------------------------------------------
                         required time                         12.574    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.226ns  (required time - arrival time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 2.618ns (39.206%)  route 4.060ns (60.794%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.844     3.138    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y103        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.974     4.630    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.153     4.783 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.731     5.514    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.327     5.841 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.620     6.461    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I2_O)        0.118     6.579 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.918     7.497    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y103        LUT4 (Prop_lut4_I3_O)        0.326     7.823 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.823    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X27Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.355 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.355    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.668 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.817     9.485    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.331     9.816 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.816    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X27Y106        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.695    12.874    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y106        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X27Y106        FDRE (Setup_fdre_C_D)        0.075    13.042    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  3.226    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 1.771ns (27.284%)  route 4.720ns (72.716%))
  Logic Levels:           6  (LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.651     2.945    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/s00_axi_aclk
    SLICE_X45Y96         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u_reg[3]/Q
                         net (fo=10, routed)          0.717     4.081    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/u[3]
    SLICE_X45Y96         LUT5 (Prop_lut5_I1_O)        0.297     4.378 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[3]_i_2/O
                         net (fo=7, routed)           0.565     4.943    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[3]_i_2_n_0
    SLICE_X45Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.067 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[0]_i_3/O
                         net (fo=10, routed)          0.530     5.597    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/d[0]_i_3_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I3_O)        0.152     5.749 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[0]_i_2/O
                         net (fo=19, routed)          0.783     6.532    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[0]_i_2_n_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.328     6.860 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[2]_i_1/O
                         net (fo=5, routed)           1.038     7.898    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillar[2]_i_1_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.327     8.226 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/cmillar[0]_i_2/O
                         net (fo=8, routed)           0.562     8.788    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/cmillar[0]_i_2_n_0
    SLICE_X42Y99         LUT5 (Prop_lut5_I1_O)        0.124     8.912 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon[0]_i_1/O
                         net (fo=2, routed)           0.524     9.436    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon[0]_i_1_n_0
    SLICE_X41Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.480    12.659    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/s00_axi_aclk
    SLICE_X41Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon_reg[0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X41Y99         FDRE (Setup_fdre_C_D)       -0.067    12.667    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/umillon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 2.720ns (40.961%)  route 3.920ns (59.039%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.844     3.138    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y103        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.974     4.630    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.153     4.783 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.731     5.514    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.327     5.841 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.620     6.461    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I2_O)        0.118     6.579 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.918     7.497    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y103        LUT4 (Prop_lut4_I3_O)        0.326     7.823 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.823    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X27Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.355 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.355    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.469 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.469    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.803 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.678     9.480    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.298     9.778 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.778    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X27Y106        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.695    12.874    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y106        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X27Y106        FDRE (Setup_fdre_C_D)        0.075    13.042    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 2.707ns (41.478%)  route 3.819ns (58.522%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.844     3.138    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y103        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.974     4.630    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y104        LUT2 (Prop_lut2_I1_O)        0.153     4.783 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.731     5.514    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y108        LUT6 (Prop_lut6_I0_O)        0.327     5.841 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.620     6.461    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y108        LUT3 (Prop_lut3_I2_O)        0.118     6.579 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.918     7.497    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y103        LUT4 (Prop_lut4_I3_O)        0.326     7.823 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.823    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X27Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.355 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.355    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.469 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.469    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X27Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.782 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.577     9.358    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.306     9.664 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.664    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X27Y106        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.695    12.874    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y106        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.247    13.121    
                         clock uncertainty           -0.154    12.967    
    SLICE_X27Y106        FDRE (Setup_fdre_C_D)        0.031    12.998    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.735ns (29.554%)  route 4.136ns (70.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.737     3.031    lab5_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.793     6.157    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.281 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.615     6.897    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y102        LUT4 (Prop_lut4_I3_O)        0.124     7.021 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.204     8.225    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X34Y97         LUT4 (Prop_lut4_I0_O)        0.153     8.378 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.524     8.901    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X35Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.481    12.660    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_CE)      -0.412    12.323    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.735ns (29.554%)  route 4.136ns (70.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.737     3.031    lab5_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.793     6.157    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.281 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.615     6.897    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y102        LUT4 (Prop_lut4_I3_O)        0.124     7.021 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.204     8.225    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X34Y97         LUT4 (Prop_lut4_I0_O)        0.153     8.378 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.524     8.901    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X35Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.481    12.660    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_CE)      -0.412    12.323    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.735ns (29.554%)  route 4.136ns (70.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.737     3.031    lab5_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.793     6.157    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.281 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.615     6.897    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y102        LUT4 (Prop_lut4_I3_O)        0.124     7.021 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.204     8.225    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X34Y97         LUT4 (Prop_lut4_I0_O)        0.153     8.378 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.524     8.901    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X35Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.481    12.660    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_CE)      -0.412    12.323    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.735ns (29.554%)  route 4.136ns (70.446%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.737     3.031    lab5_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  lab5_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.793     6.157    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y104        LUT5 (Prop_lut5_I1_O)        0.124     6.281 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.615     6.897    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y102        LUT4 (Prop_lut4_I3_O)        0.124     7.021 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.204     8.225    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X34Y97         LUT4 (Prop_lut4_I0_O)        0.153     8.378 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.524     8.901    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0
    SLICE_X35Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.481    12.660    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_CE)      -0.412    12.323    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  3.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.290%)  route 0.170ns (54.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.659     0.995    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.170     1.306    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y98         SRL16E                                       r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.844     1.210    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.432%)  route 0.175ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.641     0.977    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y100        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.175     1.316    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y99         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.826     1.192    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y99         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.575     0.911    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y91         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.105     1.156    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y90         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.843     1.209    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.768%)  route 0.205ns (59.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.659     0.995    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y101        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.205     1.341    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y99         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.845     1.211    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y99         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.285    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/cmillar_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/frequency_x100_bcd_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.709%)  route 0.321ns (63.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.557     0.893    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/cmillar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/cmillar_reg[3]/Q
                         net (fo=3, routed)           0.321     1.354    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/cmillar[3]
    SLICE_X44Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.399 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/frequency_x100_bcd[23]_i_1/O
                         net (fo=1, routed)           0.000     1.399    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/p_0_in[23]
    SLICE_X44Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/frequency_x100_bcd_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.911     1.277    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/s00_axi_aclk
    SLICE_X44Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/frequency_x100_bcd_reg[23]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/frequency_meter_1/frequency_x100_bcd_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.556     0.892    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/s00_axi_aclk
    SLICE_X48Y99         FDSE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDSE (Prop_fdse_C_Q)         0.141     1.033 f  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.205    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[11]
    SLICE_X48Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.250 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.250    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter[8]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.365 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.365    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[8]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.419 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.419    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[12]_i_1_n_7
    SLICE_X48Y100        FDSE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.911     1.277    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/s00_axi_aclk
    SLICE_X48Y100        FDSE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDSE (Hold_fdse_C_D)         0.105     1.347    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.895%)  route 0.293ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.641     0.977    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y100        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.293     1.434    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X30Y97         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.845     1.211    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.359    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.659     0.995    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y101        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.228     1.364    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X30Y97         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.845     1.211    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.285    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.562%)  route 0.294ns (58.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.559     0.895    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y98         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.171     1.229    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[20]
    SLICE_X35Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.274 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=2, routed)           0.123     1.397    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X35Y102        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.912     1.278    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y102        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y102        FDRE (Hold_fdre_C_D)         0.075     1.318    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.938%)  route 0.173ns (32.062%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.556     0.892    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/s00_axi_aclk
    SLICE_X48Y99         FDSE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDSE (Prop_fdse_C_Q)         0.141     1.033 f  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[11]/Q
                         net (fo=2, routed)           0.172     1.205    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[11]
    SLICE_X48Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.250 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.250    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter[8]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.365 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.365    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[8]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.430 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.430    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[12]_i_1_n_5
    SLICE_X48Y100        FDSE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.911     1.277    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/s00_axi_aclk
    SLICE_X48Y100        FDSE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDSE (Hold_fdse_C_D)         0.105     1.347    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/bf_1/button_sync_p.debounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y38    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y38    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y18    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X32Y105   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y106   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y106   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y106   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y107   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y80    lab5_bd_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y97    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y102   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y90    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y99    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y96    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lab5_bd_i/gen_fun_top_0/U0/clk
  To Clock:  lab5_bd_i/gen_fun_top_0/U0/clk

Setup :            0  Failing Endpoints,  Worst Slack        6.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.797ns (49.966%)  route 1.799ns (50.034%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.836     1.836    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X6Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     2.354 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.804     3.158    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X6Y42          LUT1 (Prop_lut1_I0_O)        0.124     3.282 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.282    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.815 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.815    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.130 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.995     5.125    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[8]
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.307     5.432 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[8]_i_1/O
                         net (fo=1, routed)           0.000     5.432    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[8]
    SLICE_X4Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[8]/C
                         clock pessimism              0.154    11.812    
                         clock uncertainty           -0.035    11.777    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.079    11.856    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 1.832ns (53.463%)  route 1.595ns (46.537%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.836     1.836    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X6Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     2.354 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.804     3.158    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X6Y42          LUT1 (Prop_lut1_I0_O)        0.124     3.282 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.282    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.815 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.815    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.932 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.932    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.171 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.791     4.962    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[11]
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.301     5.263 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[11]_i_1/O
                         net (fo=1, routed)           0.000     5.263    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[11]
    SLICE_X4Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/C
                         clock pessimism              0.154    11.812    
                         clock uncertainty           -0.035    11.777    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.081    11.858    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.806ns (52.874%)  route 1.610ns (47.126%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.836     1.836    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X6Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     2.354 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.804     3.158    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X6Y42          LUT1 (Prop_lut1_I0_O)        0.124     3.282 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.282    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.815 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.815    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.932 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.932    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.151 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.806     4.957    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[9]
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.295     5.252 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[9]_i_1/O
                         net (fo=1, routed)           0.000     5.252    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[9]
    SLICE_X4Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[9]/C
                         clock pessimism              0.154    11.812    
                         clock uncertainty           -0.035    11.777    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.079    11.856    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 1.592ns (47.754%)  route 1.742ns (52.246%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.836     1.836    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X6Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     2.354 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.804     3.158    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X6Y42          LUT1 (Prop_lut1_I0_O)        0.124     3.282 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.282    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.925 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/O[3]
                         net (fo=1, routed)           0.938     4.863    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[4]
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.307     5.170 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[4]_i_1/O
                         net (fo=1, routed)           0.000     5.170    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[4]
    SLICE_X4Y43          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y43          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[4]/C
                         clock pessimism              0.154    11.812    
                         clock uncertainty           -0.035    11.777    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)        0.077    11.854    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.715ns (26.097%)  route 2.025ns (73.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X3Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     2.257 f  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/Q
                         net (fo=4, routed)           0.700     2.957    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[1]
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.296     3.253 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.325     4.578    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.654    11.654    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/C
                         clock pessimism              0.115    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429    11.305    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.715ns (26.097%)  route 2.025ns (73.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X3Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     2.257 f  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/Q
                         net (fo=4, routed)           0.700     2.957    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[1]
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.296     3.253 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.325     4.578    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.654    11.654    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/C
                         clock pessimism              0.115    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429    11.305    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.715ns (26.097%)  route 2.025ns (73.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X3Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     2.257 f  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/Q
                         net (fo=4, routed)           0.700     2.957    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[1]
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.296     3.253 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.325     4.578    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.654    11.654    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/C
                         clock pessimism              0.115    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429    11.305    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.715ns (26.097%)  route 2.025ns (73.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X3Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     2.257 f  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/Q
                         net (fo=4, routed)           0.700     2.957    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[1]
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.296     3.253 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.325     4.578    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.654    11.654    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/C
                         clock pessimism              0.115    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429    11.305    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.756ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 1.804ns (55.283%)  route 1.459ns (44.717%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.836     1.836    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X6Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518     2.354 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.804     3.158    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X6Y42          LUT1 (Prop_lut1_I0_O)        0.124     3.282 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.282    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.815 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.815    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.138 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.655     4.793    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[6]
    SLICE_X4Y43          LUT6 (Prop_lut6_I0_O)        0.306     5.099 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[6]_i_1/O
                         net (fo=1, routed)           0.000     5.099    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[6]
    SLICE_X4Y43          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y43          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]/C
                         clock pessimism              0.154    11.812    
                         clock uncertainty           -0.035    11.777    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)        0.079    11.856    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.856    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                  6.756    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.715ns (27.004%)  route 1.933ns (72.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X3Y46          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.419     2.257 f  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[2]/Q
                         net (fo=4, routed)           0.700     2.957    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[1]
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.296     3.253 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.233     4.486    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y38          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        1.655    11.655    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y38          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]/C
                         clock pessimism              0.115    11.770    
                         clock uncertainty           -0.035    11.735    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    11.306    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                  6.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.856%)  route 0.204ns (59.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=1, routed)           0.204     0.940    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/Q
                         net (fo=1, routed)           0.207     0.943    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[2]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.260%)  route 0.209ns (59.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=1, routed)           0.209     0.945    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.625     0.625    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[30]/Q
                         net (fo=2, routed)           0.065     0.831    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[30]
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.045     0.876 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.876    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[11]
    SLICE_X4Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.894     0.894    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/C
                         clock pessimism             -0.256     0.638    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.121     0.759    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.625     0.625    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y43          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[25]/Q
                         net (fo=2, routed)           0.066     0.832    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[25]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.877 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.877    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[6]
    SLICE_X4Y43          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.894     0.894    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y43          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]/C
                         clock pessimism             -0.256     0.638    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.121     0.759    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.624     0.624    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     0.765 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.056     0.820    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/first_q[7]
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.893     0.893    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.078     0.702    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.624     0.624    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     0.765 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.056     0.820    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/first_q[6]
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.893     0.893    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.076     0.700    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.624     0.624    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     0.765 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.056     0.820    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/first_q[4]
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.893     0.893    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.075     0.699    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.624     0.624    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     0.765 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.056     0.820    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/first_q[5]
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.893     0.893    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][5]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.071     0.695    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.225%)  route 0.207ns (61.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     0.723 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/Q
                         net (fo=1, routed)           0.207     0.929    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[3]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1540, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     0.784    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lab5_bd_i/gen_fun_top_0/U0/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab5_bd_i/gen_fun_top_0/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y35   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y40   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y41   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y41   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y40   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y40   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y40   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y41   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y41   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]/C



