{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396870709448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396870709449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 13:38:29 2014 " "Processing started: Mon Apr 07 13:38:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396870709449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396870709449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SN_program_v01 -c SN_program_v01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SN_program_v01 -c SN_program_v01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396870709449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1396870709820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn_program_v01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sn_program_v01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SN_program_v01-rtl " "Found design unit 1: SN_program_v01-rtl" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1396870710361 ""} { "Info" "ISGN_ENTITY_NAME" "1 SN_program_v01 " "Found entity 1: SN_program_v01" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396870710361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396870710361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SN_program_v01 " "Elaborating entity \"SN_program_v01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1396870710394 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "START_o SN_program_v01.vhd(10) " "VHDL Signal Declaration warning at SN_program_v01.vhd(10): used implicit default value for signal \"START_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1396870710396 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADDR_o SN_program_v01.vhd(11) " "VHDL Signal Declaration warning at SN_program_v01.vhd(11): used implicit default value for signal \"ADDR_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1396870710396 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDS SN_program_v01.vhd(19) " "VHDL Signal Declaration warning at SN_program_v01.vhd(19): used implicit default value for signal \"LEDS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1396870710398 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "start_seq SN_program_v01.vhd(50) " "VHDL Variable Declaration warning at SN_program_v01.vhd(50): used initial value expression for variable \"start_seq\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 50 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1396870710399 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "address SN_program_v01.vhd(51) " "VHDL Variable Declaration warning at SN_program_v01.vhd(51): used initial value expression for variable \"address\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 51 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1396870710399 "|SN_program_v01"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[0\] GND " "Pin \"START_o\[0\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|START_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[1\] GND " "Pin \"START_o\[1\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|START_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[2\] GND " "Pin \"START_o\[2\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|START_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[3\] GND " "Pin \"START_o\[3\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|START_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[4\] GND " "Pin \"START_o\[4\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|START_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[5\] GND " "Pin \"START_o\[5\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|START_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[6\] GND " "Pin \"START_o\[6\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|START_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "START_o\[7\] GND " "Pin \"START_o\[7\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|START_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_o\[0\] GND " "Pin \"ADDR_o\[0\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|ADDR_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_o\[1\] GND " "Pin \"ADDR_o\[1\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|ADDR_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_o\[2\] GND " "Pin \"ADDR_o\[2\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|ADDR_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_o\[3\] GND " "Pin \"ADDR_o\[3\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|ADDR_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_state\[2\] GND " "Pin \"current_state\[2\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|current_state[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "current_state\[3\] GND " "Pin \"current_state\[3\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|current_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[0\] GND " "Pin \"LEDS\[0\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|LEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[1\] GND " "Pin \"LEDS\[1\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|LEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[2\] GND " "Pin \"LEDS\[2\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|LEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[3\] GND " "Pin \"LEDS\[3\]\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396870711070 "|SN_program_v01|LEDS[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1396870711070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1396870711295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1396870711295 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[0\] " "No output dependent on input pin \"RESPOND\[0\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870711352 "|SN_program_v01|RESPOND[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[1\] " "No output dependent on input pin \"RESPOND\[1\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870711352 "|SN_program_v01|RESPOND[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[2\] " "No output dependent on input pin \"RESPOND\[2\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870711352 "|SN_program_v01|RESPOND[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[3\] " "No output dependent on input pin \"RESPOND\[3\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870711352 "|SN_program_v01|RESPOND[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[4\] " "No output dependent on input pin \"RESPOND\[4\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870711352 "|SN_program_v01|RESPOND[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[5\] " "No output dependent on input pin \"RESPOND\[5\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870711352 "|SN_program_v01|RESPOND[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[6\] " "No output dependent on input pin \"RESPOND\[6\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870711352 "|SN_program_v01|RESPOND[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESPOND\[7\] " "No output dependent on input pin \"RESPOND\[7\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870711352 "|SN_program_v01|RESPOND[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396870711352 "|SN_program_v01|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1396870711352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "161 " "Implemented 161 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1396870711353 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1396870711353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1396870711353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1396870711353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "498 " "Peak virtual memory: 498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396870711383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 13:38:31 2014 " "Processing ended: Mon Apr 07 13:38:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396870711383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396870711383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396870711383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396870711383 ""}
