// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2019 NXP
 */

/ {
	memory@40000000 {
		device_type = "memory";
		reg = <0x0 0x40000000 0 0x80000000>;
	};
};

&A53_0 {
	cpu-supply = <&buck2>;
};

&gpu {
	status = "okay";
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
		};
	};
};

&snvs_pwrkey {
	status = "okay";
};

&easrc {
  fsl,asrc-rate = <48000>;
  status = "okay";
};

&sai5 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_sai5>;
  assigned-clocks = <&clk IMX8MN_CLK_SAI5>;
  assigned-clock-parents = <&clk IMX8MN_AUDIO_PLL1_OUT>;
  assigned-clock-rates = <12288000>;
  clocks = <&clk IMX8MN_CLK_SAI5_IPG>, <&clk IMX8MN_CLK_DUMMY>,
         <&clk IMX8MN_CLK_SAI5_ROOT>, <&clk IMX8MN_CLK_DUMMY>,
         <&clk IMX8MN_CLK_DUMMY>, <&clk IMX8MN_AUDIO_PLL1_OUT>,
         <&clk IMX8MN_AUDIO_PLL2_OUT>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
  status = "okay";
};

&usdhc1 {
  pinctrl-names = "default", "state_100mhz", "state_200mhz";
  pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
  pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
  pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
  cd-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
  no-1-8-v;
  bus-width = <4>;
  status = "disabled";
};

&usdhc2 {
	assigned-clocks = <&clk IMX8MN_CLK_USDHC2>;
	assigned-clock-rates = <200000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
    no-1-8-v;
	bus-width = <4>;
	status = "okay";
};

&usdhc3 {
	assigned-clocks = <&clk IMX8MN_CLK_USDHC3_ROOT>;
	assigned-clock-rates = <400000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
    pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
    fsl,reset-gpio = <&gpio3 16 GPIO_ACTIVE_LOW>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	status = "okay";

	flash0: mx25r3235fm@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <80000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
	};
};

&ecspi1 {
  #address-cells = <1>;
  #size-cells = <0>;
  fsl,spi-num-chipselects = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
  cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>, <&gpio1 0 GPIO_ACTIVE_LOW>;
  status = "disabled";
};

&ecspi2 {
  #address-cells = <1>;
  #size-cells = <0>;
  fsl,spi-num-chipselects = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
  cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>, <&gpio1 1 GPIO_ACTIVE_LOW>;
  status = "disabled";
};

&ecspi3 {
  #address-cells = <1>;
  #size-cells = <0>;
  fsl,spi-num-chipselects = <1>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ecspi3 &pinctrl_ecspi3_cs>;
  cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>;
  status = "okay";
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};

&i2c2 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	pmic: pmic@25 {
		reg = <0x25>;
		compatible = "nxp,pca9450b";

		regulators {
			buck1: BUCK1{
				regulator-name = "BUCK1";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
				nxp,dvs-run-voltage = <950000>;
				nxp,dvs-standby-voltage = <750000>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck4: BUCK4{
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5{
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2: LDO2 {
				regulator-name = "LDO2";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1150000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3: LDO3 {
				regulator-name = "LDO3";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
    
    dsi_lvds_bridge: sn65dsi84@2c {
      compatible = "ti,sn65dsi83";
      reg = <0x2c>;
      ti,dsi-lanes = <4>;
      ti,lvds-format = <2>;
      ti,lvds-bpp = <24>;
      ti,width-mm = <217>;
      ti,height,mm = <136>;
      enable-gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
      interrupt-parent = <&gpio1>;
      interrupts = <4 IRQ_TYPE_LEVEL_HIGH>;
      pinctrl-names = "default";
      pinctrl-0 = <&pinctrl_lvds>;
      pinctrl-assert-gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
      status = "okay";

      display-timings {
        native-mode = <&lvds_timing1>;

        lvds_timing0: lvds_timing@0 {
          clock-frequency = <68900000>;
          hactive = <1280>;
          vactive = <800>;
          hfront-porch = <120>;
          hback-porch = <1>;
          hsync-len = <8>;
          vback-porch = <10>;
          vfront-porch = <1>;
          vsync-len = <4>;
          hsync-active = <1>;
          vsync-active = <1>;
          de-active = <1>;
          pixelclk-active = <0>;
        };

        lvds_timing1: lvds_timing@1 {
          clock-frequency = <25000000>;
          hactive = <640>;
          vactive = <480>;
          hfront-porch = <1>;
          hback-porch = <7>;
          hsync-len = <60>;
          vback-porch = <20>;
          vfront-porch = <20>;
          vsync-len = <10>;
          hsync-active = <0>;
          vsync-active = <0>;
          de-active = <0>;
          pixelclk-active = <0>;
        };

        lvds_timing2: lvds_timing@2 {
          clock-frequency = <65000000>;
          hactive = <1024>;
          vactive = <768>;
          hfront-porch = <24>;
          hback-porch = <160>;
          hsync-len = <136>;
          vfront-porch = <3>;
          vback-porch = <29>;
          vsync-len = <6>;
        };
      };
      
      port {
        dsi_lvds_bridge_in: endpoint {
          remote-endpoint = <&mipi_dsi_lvds_out>;
        };
      };
    };          
};

&lcdif {
  status = "okay";
};

&mipi_dsi {
  status = "okay";

  port@1 {
    mipi_dsi_lvds_out: endpoint {
      remote-endpoint = <&dsi_lvds_bridge_in>;
      attach-bridge;
    };
  };
};

&i2c4 {
    clock-frequency = <400000>;
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_i2c4>;
    status = "okay";
};

&pwm1 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pwm1>;
  status = "okay";
};

&pwm2 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pwm2>;
  status = "okay";
};

&pwm3 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pwm3>;
  status = "okay";
};

&pwm4 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pwm4>;
  status = "okay";
};

&usbotg1 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usbotg1>;
  over-current-active-low;
  power-active-high;
  dr_mode = "host";
  status = "okay";
};

&uart3 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_uart3>;
  status = "okay";
};

&uart2 {
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_uart2>;
  assigned-clocks = <&clk IMX8MN_CLK_UART2>;
  assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_80M>;
  status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_hog>;

    pinctrl_hog: hoggrp {
        fsl,pins = <
            MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7       0x16
            MX8MN_IOMUXC_GPIO1_IO08_GPIO1_IO8       0x16
        >;
    };

    pinctrl_uart3: uart3grp {
        fsl,pins = <
            MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX     0x116
            MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX     0x116
        >;
    }; 

    pinctrl_uart2: uart2grp {
        fsl,pins = <
            MX8MN_IOMUXC_SAI3_TXC_UART2_DCE_TX          0x140
            MX8MN_IOMUXC_SAI3_TXFS_UART2_DCE_RX         0x140
            MX8MN_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B       0x140
            MX8MN_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B       0x140
        >;
    };             

	pinctrl_fec1: fec1grp {
		fsl,pins = <
			MX8MN_IOMUXC_ENET_MDC_ENET1_MDC			0x3
			MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO		0x3
			MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x1f
			MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x1f
			MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x1f
			MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x1f
			MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x91
			MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x91
			MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x91
			MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x91
			MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x1f
			MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x91
			MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
			MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
		>;
	};

	pinctrl_flexspi0: flexspi0grp {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK               0x1c2
			MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B            0x82
			MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0           0x82
			MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1           0x82
			MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2           0x82
			MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3           0x82
		>;
	};
  
    pinctrl_ecspi1: ecspi1grp {
        fsl,pins = <
            MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO    0x82
            MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI    0x82
            MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK    0x82
        >;
    };
  
    pinctrl_ecspi1_cs: ecspi1_csgrp {
        fsl,pins = <
            MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9       0x40000
            MX8MN_IOMUXC_GPIO1_IO00_GPIO1_IO0       0x40000
        >;
    }; 

    pinctrl_ecspi2: ecspi2grp {
        fsl,pins = <
            MX8MN_IOMUXC_ECSPI2_MISO_ECSPI2_MISO    0x82
            MX8MN_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI    0x82
            MX8MN_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK    0x82
        >;
    };
  
    pinctrl_ecspi2_cs: ecspi2_csgrp {
        fsl,pins = <
            MX8MN_IOMUXC_ECSPI2_SS0_GPIO5_IO13      0x40000
            MX8MN_IOMUXC_GPIO1_IO01_GPIO1_IO1       0x40000
        >;
    };
 
    pinctrl_ecspi3: ecspi3grp {
        fsl,pins = <
            MX8MN_IOMUXC_UART1_TXD_ECSPI3_MOSI      0x82
            MX8MN_IOMUXC_UART2_RXD_ECSPI3_MISO      0x82
            MX8MN_IOMUXC_UART1_RXD_ECSPI3_SCLK      0x82
        >;
    };

    pinctrl_ecspi3_cs: ecspi3_csgrp {
        fsl,pins = <
            MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25       0x40000
        >;
    };

    pinctrl_sai5: sai5grp {
        fsl,pins = <
            MX8MN_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0    0xd6
            MX8MN_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC     0xd6
            MX8MN_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK     0xd6
            MX8MN_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0    0xd6
            MX8MN_IOMUXC_SAI5_RXFS_SAI5_RX_SYNC     0xd6
        >;
    }; 

    pinctrl_uartirq: uartirqgrp {
        fsl,pins = <
            MX8MN_IOMUXC_SD1_DATA5_GPIO2_IO7       0x19
        >;
    };

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
			MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c3
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3
			MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001c3
			MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001c3
		>;
	};

	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C4_SCL_I2C4_SCL			0x400001c3
			MX8MN_IOMUXC_I2C4_SDA_I2C4_SDA			0x400001c3
		>;
	};

	pinctrl_pcie0: pcie0grp {
		fsl,pins = <
			MX8MN_IOMUXC_SD1_RESET_B_GPIO2_IO10	0x41
			MX8MN_IOMUXC_SD1_STROBE_GPIO2_IO11	0x41
		>;
	};

    pinctrl_usdhc1_gpio: usdhc1grpgpio {
        fsl,pins = <
            MX8MN_IOMUXC_GPIO1_IO06_GPIO1_IO6   0x1c4
        >;
    };

    pinctrl_usdhc1: usdhc1grp {
        fsl,pins = <
            MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK     0x190
            MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD     0x1d0
            MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d0
            MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d0
            MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d0
            MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d0
        >;
    };

    pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
        fsl,pins = <
            MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK     0x194
            MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD     0x1d4
            MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d4
            MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d4
            MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d4
            MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d4
        >;
    };

    pinctrl_usdhc1_200mhz: usdhc2grp200mhz {
        fsl,pins = <
            MX8MN_IOMUXC_SD1_CLK_USDHC1_CLK     0x196
            MX8MN_IOMUXC_SD1_CMD_USDHC1_CMD     0x1d6
            MX8MN_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d6
            MX8MN_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d6
            MX8MN_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d6
            MX8MN_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d6
        >;
    };

	pinctrl_usdhc2_gpio: usdhc2grpgpio {
		fsl,pins = <
			MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12	0x1c4
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d0
			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d0
			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d0
			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d0
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
		fsl,pins = <
			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
		fsl,pins = <
			MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
			MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
			MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d6
			MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d6
			MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d6
			MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d6
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x190
			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
            MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16 0x16
		>;
	};

	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x194
			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
            MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16 0x16
		>;
	};

	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x196
			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x1d6
            MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16 0x16
		>;
	};

    pinctrl_usbotg1: usbotg1grp {
        fsl,pins = <
            MX8MN_IOMUXC_GPIO1_IO12_USB1_OTG_PWR    0x16
            MX8MN_IOMUXC_GPIO1_IO13_USB1_OTG_OC     0x16
        >;
    };

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
			MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B	0xc6
		>;
	};

    pinctrl_pwm1: pmw1grp {
        fsl,pins = <
            MX8MN_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT          0x16
        >;
    };

    pinctrl_pwm2: pmw2grp {
        fsl,pins = <
            MX8MN_IOMUXC_SPDIF_RX_PWM2_OUT          0x16
        >;
    };

    pinctrl_pwm3: pmw3grp {
        fsl,pins = <
            MX8MN_IOMUXC_SPDIF_TX_PWM3_OUT          0x16
        >;
    };
    
    pinctrl_pwm4: pmw4grp {
        fsl,pins = <
            MX8MN_IOMUXC_SAI3_MCLK_PWM4_OUT          0x16
        >;
    };

    pinctrl_lvds: lvdsgrp {
        fsl,pins = <
            /* Enable */
            MX8MN_IOMUXC_GPIO1_IO05_GPIO1_IO5       0x19
            /* Interrupt */
            MX8MN_IOMUXC_GPIO1_IO04_GPIO1_IO4       0x19
        >;
    };    
};
