 2 
通訊品質造成影響；同樣地，在認知無線電系統中，這些因素也會降低認知使用者的頻譜偵測準確度。
如圖一所示，在主要使用者和認知使用者 1 之間因為 shading 的原因而導致認知使用者 1 無法正確地
偵測到主要使用者，此時認知使用者去使用主要使用者的頻段便會對主要使用者造成干擾，此問題稱
做 Hidden Terminal Problem。為了提升整體認知無線電的頻譜偵測準確度，在認知無線電的系統中需
要合作式頻譜偵測，也就是各個認知使用者可以分享彼此的偵測結果或者將各自的偵測結果傳送給中
央控制者，最後根據這些偵測結果而得到一個更準確偵測結果。因此各個認知使用者如何合作來達到
更好的偵測準確度，此議題也將是值得研究的重點。 
Primary User
Cognitive 
User 1
Cognitive 
User 2
Cognitive 
Base
 
 
圖一、合作式頻譜偵測示意圖。 
 
四、研究目的： 
在合作式的認知無線電系統中，某些認知使用者並不是想要去使用主要使用者的頻帶，但是為了
整體的偵測準確度，這些認知使用者也必須參與合作式頻譜偵測，在這種情況下，這些認知使用者雖
然在待機狀態也必須消耗能量去做頻譜偵測，因此會對這些認知使用者造成能量消耗的問題，而且對
這些認知使用者產生不公平的情形，因為他們所消耗的頻譜偵測能量並不是為了他們自己想要傳輸資
料，而是為了其他認知使用者去做頻譜偵測。我們首先定義這些不想傳輸資料但是必須做頻譜偵測的
認知使用者為閒置使用者(idle user)，而真正想利用主要使用者的頻段去傳輸資料的認知使用者為忙碌
使用者 (busy user)。我們研究的方向將除了利用 FFT 來實做出頻譜偵測電路之外，也將在此基本架構
下去設計如何能夠有效降低閒置使用者的頻譜偵測能量，並且最後能將所設計的方法在電路上實做出
來。 
 
五、文獻探討： 
在頻譜偵測的方法中，可分為能量偵測與特徵解碼： 
1. 能量偵測： 
能量的偵測基本上經由 FFT 的頻譜分析所得到的頻域的值，再經由平均能量後做判斷是否在
特定頻帶上的主要使用者正在使用頻寬，此為最直接的方式。由於所做的頻譜偵測只在認知使用
者端在做頻譜分析，所以又稱為 Local Spectrum Sensing，最大的壞處是會讓認知無線電的
Sensitivity 很差，主要是因為只偵測使用者端的頻譜，會導致 Hidden Terminal Problem，導因於
嚴重的多路徑效應與高衰減的穿透效應。因此會造成正在使用的主要使用者頻譜看起來能量很小
到無法透過傅立葉分析來偵測出來。 
 4 
但是所需的運算量會需要額外 2N 的 Correlation 運算。 
    ADC
N-point
FFT
Correlate
X(f+m)X*(f-m)
Feature
Detection 
Average
Over Time
 
圖四、相關係數特徵偵測方塊圖。 
 
而在本研究中，我們將使用 FFT 來進行能量的頻譜偵測， 
 
六、研究方法： 
 
1. 合作式頻譜偵測演算法： 
 
系統模擬模型： 
frequency
Total frequency band for 
cognitive radio detection = BCR
Frequency band for 
primary user BPU = βBCR
FCR FPU
 
圖五、認知使用者偵測的頻譜與主要使用者占據的頻譜關係圖 
 
如圖五所示，
C R
B 和
C R
F 分別為感知使用者所要偵測頻帶的大小與起點，
P U
B 和
P U
F 則分別為
合法使用者所使用的頻帶大小與起點。我們假設模擬情境為的主要使用者和感知使用者的頻譜有
以下關係： 
P U C R
B B ， 0 1   
又
C R
F 和
P U
F 分別為認知使用者和主要使用者的中心頻率，可將
P U
F 表示為： 
,    0 1
P U C R C R
F F B      
 則表示
P U
B 在
C R
B 的起始位置，由 和  便可清楚地定義認知使用者所要偵測的頻譜與主要
使用者出現的頻譜兩者之間相關的位置。在以下我們的模擬當中，都將固定 0 .25  和 0 .5  ，
可同時模擬主要使用者存在與不存在的情形。 
舉例來說，在台灣 TV 頻帶使用 520MHz 到 710MHz 之間，因此若使用 256 點 FFT 對整個 TV
頻帶來進行頻譜偵測，一個 7MHz 也可以有大約連續 10 點的 FFT 頻譜偵測結果。因此我們可以合
理地假設主要使用者在認知使用者的偵測頻帶上占據一段寬頻帶。在認知無線電的系統中，有兩
個主要的參數來比較頻譜偵測的準確度： 
A. False Alarm Rate (FAR): 表示主要使用者不存在，但是認知使用者卻認為主要使用者存
在 
B. Detection Error Probability (DEP): 表示主要使用者存在，但是認知使用者卻沒偵測到主
要使用者的機率。 
 6 
   
0
2
0
2
P r 1
,    0
Y
Y
Y E H
F A R E H F
e z


 

   
 
 
根據上式，我們給定一個理論的 FAR = 0.001，然後算出 threshold  ，根據此 threshold 帶入我
們模擬之中，可以得到模擬後的偵測結果： 
 
0 ,   p resen ce  o f p rim ary u se r
ˆ
1,   ex is tan ce  o f p rim ary u se r
i
H k

 

 
對於一個合作式感知無線電的系統，需要將許多認知使用者的偵測結果  ˆ iH k 經過一個 Fusion 
Function 後才能得到最後的結果  Hˆ k ，如圖六所示，將每個參與頻譜偵測的認知使用者在相同頻
率的決策經過 Fusion Function 來得到該頻率的決策結果，較常見 Fusion Function 有多數決
(Vote-Rule)、OR-Rule、AND-Rule，在此我們採用 OR-Rule，這也是為什麼我們在上述設定 threshold
的過程中先給定一個較小的 FAR 理論值，因為經過 OR-Rule 後，最終結果會容易得到
1
Hˆ 而使 FAR
隨人數而增加。 
 
Cognitive User 1 …
…
…
… …
Cognitive User 2
Cognitive User NCU
Decision Result in 
Fusion Center
…
Fusion Function
Frequency
 
圖六、合作式頻譜偵測示意圖 
 
2. False alarm rate (FAR) and detection error probability (DEP) 
 
在本研究中，模擬的環境都是採用合作式的頻譜偵測，因此將以經過 Fusion Function 後的結
果當作最後的結果來和正確的結果做比對，因此可以計算 FAR 與 DEP 
   
   
ˆfa ls e  a la rm : 1 0
ˆd e te c tio n  e rro r : 0 1
H k H k
H k H k
  


 
 
 
合作式部份頻譜偵測演算法： 
 
 8 
 
Idle User 1 …
…
…
… …
Idle User 2
Idle User NCU
Decision Result in 
Fusion Center
…
Fusion Function
Frequency
: No Detection Result
 
圖八、使用 partial spectrum sensing 之合作式偵測 
 
B. 偵測前結果預測(Detection result prediction) 
根據以上的演算法，雖然可以減少運算，但是勢必對偵測準確度造成影響，因此我們又另外
設計了 Detection result prediction (DRP)方法，利用頻譜偵測結果中應是連續 1 或是連續 0 的現
象，詴圖利用此偵測結果相關性改進在使用 partial spectrum sensing 時的偵測準確度。 
 
Idle User
Frequency
DRP DRP
 
圖九、使用 DRP 預測沒偵測結果的點數 
 
 
經由 partial spectrum sensing 後的結果為  ˆ iH k ，但是只有在  , ,i iu dk B D  的地方有偵測結
果，其餘 frequency bin 上並無偵測結果，因此我們利用  , ,i iu dk B D  的偵測結果去預測
 , ,i iu dk B D  的偵測結果，利用鄰近兩個有偵測結果的點來偵測該 frequency bin 的偵測結果，
圖九為偵測前結果預測技術的解決方式示意圖，其預測方法之數學表示如下： 
對於  , ,i iu dk B D  ： 
A. For 0 1
s l
k k k N     , 2 r B
l s
k k

  , and  ,, ,s l i iu dk k B D   
     ,
ˆ ˆ ˆ
i D R P i s i l
H k H k H k   
 10 
 
  
(a) (b) 
圖十一、原始 partial spectrum sensing 與加入 DRP 後的 (a) FAR 與(b) DEP 比較 
 
圖十一為部分頻譜偵測加入偵測前結果預測之 False Alarm Rate與Detection Error Probability
隨著 idle user 人數變化的結果圖。由於 B=8 時是做全頻譜偵測，因此不需要 DRP。我們可以發
現加入 DRP 後，可以將 B<8 的 DRP 改善，雖然會造成 FAR 稍微變差，但是比較起來，DRP 改善
的幅度遠大於 FAR 變差的幅度。 
 
 
圖十二、原始 partial spectrum sensing 與加入 DRP 後的 DEP vs. FAR 比較 
 
圖十二為 DEP vs. FAR 的特性圖，可以看出在 B<8 的曲線可以比原始 B=8 的曲線往左偏，表
示在相同的 FAR 時，B<8 的曲線可以比 B=8 有更好的 DRP，但這並不是說 B<8 比 B=8 好，我
們能夠看到的是 B<8 可以達到的最佳偵測表現比 B=8 好。因此使用 DRP 加入 partial spectrum 
sensing 確實可以改善在 B<7 的偵測表現。 
 
2. Decision Result Modification 
 
接著我們模擬加入 DRP 與 DRM 四種排列組合的偵測表現 
 12 
 
表一、256-point decimation in time FFT 對於不同 B 和 D 的運算複雜度 
 
對於能夠減少的能量消耗，我們可以從運算量減少來做粗略的估算，整理過後的結果如表一，
我們可以發現在 B=7 時的運算量約為 B=8 的一半，在這種情況下，使用 B=7 搭配 DRP 和 DRM
的運算量是遠小於 B=8 的。 
 
2. 合作式頻譜偵測晶片設計 
 
 
圖十五、合作式頻譜偵測晶片架構圖 
 
如圖十五為我們所提出的合作式頻譜偵測電路，首先訊號輸入後先經過具有 partial FFT 計算功能
的 Cached-FFT processor，根據不同的偵測頻寬與點數來進行 partial FFT 運算，然後將計算出來頻譜
的值拿來做頻譜偵測，而我們使用的頻譜偵測的方法為能量偵測，可得到初步的偵測結果，再將此結
果拿來經過我們所提出 AND-Rule DRP 方法，可得到本身的偵測結果。在將此結果輸出到本地端 fusion 
 14 
DRM
(MAJ)
a
b
c
1
1
1
1
x
c = 0
c = 1
00 01 11 10ab
0 0 1 0
0 1 1 1 x = ab + bc + ca
x 
a
b
c
 
圖二十、DRM 電路 
 
假設可輸入 10 位 cognitive user 來和我做 cooperation ，這 10 位的偵測結果便由
cr_res[0]~cr_res[9]輸入(serial 輸入 frequency index 0 ~ 255 的偵測結果)，並且當一輸入後便先經過
fusion function OR，將結果儲存起來。當我本身的偵測做完時，便對相同 frequency index 的結果做一
次 OR fusion function。最後經過 DRM majority rule 後將結果 serial 輸出。 
 
由於我們設計的方法是 partial spectrum sensing 以達到減少 FFT 運算量，因此在電路上必須能夠
做到將 FFT 中不需要計算的部分排除在外，只做需要計算的部分，因此我們選用 memory based 的 FFT
架構，如此一來，便可以只將我們想計算的部分丟入 processing element，而將不需要計算的部分排
除在外。而 Cached-FFT 架構是屬於 memory-based FFT 的一種，主要是在 memory 和 processor 之
間，多加上 size 較小、速度較快的 cache。因為 size 越大的 memory，對於每次存取時，會消耗較大
的功率消耗，利用在 processor 和 memory 加入 cache，將可有效的減少 memory 存取的次數，已達
到 low-power 的需求。而在[11]中，利用 cached-FFT 來達到計算 partial FFT 的效果，也因此減少了
運算量與能量消耗。因此我們將使用 cached-FFT 架構來當作我們頻譜偵測電路 FFT 部分的基本架構。
在 cached-FFT 架構下，有一套可以利用多個 counter 去定出 FFT 運算時相對應 memory address、
cache address 以及 twiddle factor 值的演算法，稱之為 cached-FFT algorithm [10]。根據 FFT size、
cache size、和使用 radix 多少的 butterfly，可以推導出相對應的 address table。 
由於我們需要的是 256 點 FFT 計算，因此我們選用 cache size = 16 和 radix-22的 cached-FFT，
如此一來，可以在兩個 epoch 就運算完且不需使用到 radix-2 的計算。利用 cached-FFT algorithm，
FFT size 為 256，cache size = 16 的 radix-22 的 cached-FFT address table (表二)： 
 
Epoch Pass 
Radix 
type 
Butterfly 
Address 
N
W  
Coefficient 
Group 
Counter 
Butterfly 
Counter 
Butterfly 
Function 
0 0 radix-
2
2  3 2 1 0 1 0 1 0g g g g b b    00000000  0123 gggg  01 bb  Full 
 1 radix-
2
2  01010123 bbgggg   1 00 0 0 0 0 0b b   01 bb  Full 
1 0 radix-
2
2  01230101 ggggbb   3 2 1 00 0 0 0g g g g  0123 gggg  01 bb  Full 
 1 radix-
2
2  01230101 ggggbb  1 0 3 2 1 00 0 b b g g g g   01 bb  Full 
表二、256 點 cached-FFT address table 
 16 
 
Epoch Pass Radix type 
Butterfly 
Address 
N
W  
Coefficient 
Group 
Counter 
Butterfly 
Counter 
Butterfly 
Function 
0 0 radix-
2
2  01010123 bbgggg  00000000  0123 gggg  01 bb  01 DD  
 1 radix-
2
2  3 2 1 0 1 0 1 0g g g g D D   1 00 0 0 0 0 0D D   01 DD  3 2D D  
表四、B = 1，256 點 cached-FFT epoch 0 的 address table 
 
因此為了盡量減少 processing element idle 的次數以及縮短整個 FFT 的 latency，我們將此流程
圖做修改，原本的流程都是先從 memory 讀值到 cache，然後在傳入 processing element 計算，我們
修改為從 memory 直接讀值進去 processing element 去計算 pass 0，然後只將需要的值寫入 cache，
此時並不直接從 cache 讀值進去做 pass 1 而是繼續從 memory 讀值進去做下一個 group 的 pass 0，等
到 cache 存滿了，再繼續做 pass 1，這樣可以去掉在 epoch 0 pass 1 不需要計算的 butterfly 運算。如
圖二十四所示， 
 
 
 
圖二十四、B=1~6，epoch 0 流程圖 
 
和 B=1~6 不同的是，B=7 在 epoch 0 的每個 group 的 pass 1 需要計算兩個 butterfly，因此流程
圖改為圖二十五所示；而在 Epoch=0 B=8 與 Epoch=1 B=1~8 時，流程圖改為如圖二十六所示。 
 18 
2. 2B ，必須計算點數為 42 B ，
5 4 3 2 1 0
0,1, 2, ..., 63D D D D D D D  ，所要計算的點為
7 6 5 4 3 2 1 0
D D D D D D   
 
表六、256-point partial cached-FFT algorithm for B=2 
 
3. 3B ， 必 須 計 算 點 數 為 82 B ，
4 3 2 1 0
0,1, 2, ..., 31D D D D D D  ， 所 要 計 算 的 點 為
7 6 5 4 3 2 1 0
D D D D D    
 
         表七、256-point partial cached-FFT algorithm for B=3 
 
4. 當 4B ，必須計算點數為 162 B ，
0123
15,...,2,1,0 DDDDD  ，所要計算的點為
7 6 5 4 3 2 1 0
D D D D     
 
 
                表八、256-point partial cached-FFT algorithm for B=4 
 
5. 當 5B ， 必 須 計 算 點 數 為 322 B ，
012
7,...,2,1,0 DDDD  ， 所 要 計 算 的 點 為
01234567
DDD  
 20 
  
(a)                                  (b)  
     圖二十七、Fixed point 模擬圖 
 
由圖二十七可發現，當 decision threshold 為 10 bit 時，data 使用 10 bit 依舊可以維持接近 floating 
point 的結果，但是當 decision threshold 為 9 bit 時，資料使用 10 bit 時 FAR 便會開始偏離 floating point
的結果，因此我們將 decision threshold 和 data length 都選用 10 bit。 
 
七、結果與討論 
 
晶片設計下線與量測結果討論： 
 此合作式頻譜偵測處理器設計完成後，使用 TSMC 0.18 CMOS 製程經由數位 IC 設計流程在國家系
統晶片中下線(晶片照相圖如圖二十八)，晶片在 CIC 系統晶片中心使用 Agilent SOC 93000 測詴機台驗
證，其功能正確。最快操作時脈可達 58.9MHz，並且只消耗 1.19mW，其主要晶片規格詳列如表十三。 
 
          
           圖二十八、 晶片照相圖                     表十三、晶片規格表 
 
 為了要驗證此晶片在合作式頻譜偵測的省電效能，我們設計了兩階段測詴來做晶片量測。第一步
驟只將晶片偵測結果預測(DRP)的功能打開，使用十個隨機產生之測詴訊號測詴晶片，用以代表十個
idle cognitive user 經由部分頻譜偵測與 DRP 運算後所獲得知結果。第二個步驟將晶片所有功能打開，
將前十個測詴結果，與本次偵測結果共同做偵測後結果修正(DRM)的功能，用以代表單一 busy cognitive 
user 的測詴結果。將最後測詴之偵測錯誤機率(detection error probability)與對應之晶片消耗能量對應
之結果繪製如圖二十九。從量測結果可以看出，在相同時間次數(T=1)的情況下，隨著偵測頻譜寬度的
1Yuan-Hao Huang
 寄件者: cass_sysadmin@polito.it 代理 tcas1@polito.it
寄件日期: 2010年8月28日星期六 下午 9:31
收件者: yhhuang@ee.nthu.edu.tw
副本: tcas1@polito.it
主旨: TCAS-I 9184: decision on your paper
 
Based on the recommendation of the Associate Editor Gerald Sobelman, I am very pleased to inform you 
that your manuscript has been accepted  for publication in the IEEE Transactions on CAS I. 
provided that you address all reviewers' comments (if any) in the final manuscript.  
 
Instructions for preparing the final manuscript and supporting documents are available at URL: 
http://tcas1.polito.it/accept.html 
 
Please upload all necessary items within the next two weeks. Postponement will cause your paper to be 
removed from the list awaiting publication and you will have to submit it again as a new manuscript. 
 
I would like to remind you that references are very important in journal articles. I therefore invite you to 
update your references with the most recently available citations. 
 
---------------------------------------------------------------- 
The following wording must appear on the first page of all PDF's when a final paper is submitted: 
 
 
Copyright (c) 2010 IEEE. Personal use of this material is permitted. However, permission to use this 
material for any other purposes must be obtained from the IEEE by sending an email to 
pubs-permissions@ieee.org. 
----------------------------------------------------------------- 
 
Thank you for contributing to the Transactions on CAS I. 
 
----------------------------------------------------------------- 
 
Wouter A. Serdijn 
Editor-in-Chief 
IEEE Transactions on Circuits and Systems I 
 
----------------------------------------------------------------- 
 
 
 
 
Title:   Energy-Saving Cooperative Spectrum Sensing Processor for Cognitive Radio System 
Authors: Wen-Bin Chien, Chih-Kai Yang, Yuan-Hao Huang 
 
 
Reviewers' and Associate Editor's Comments ========================================== 
 
 
Recommendation 
IEEE TRANS. ON CIRCUITS AND SYSTEM I: REGULAR PAPERS 2
Total frequency band for 
cognitive radio detection = BCR
Frequency band for 
primary user BPU = βBCR
FCR FPU
Fig. 1. The cognitive radio spectrum.
(DRM) technique in the fusion center to compensate for the
performance loss caused by the reduction of the analyzed spec-
trum bandwidth [30]. This study also designs and implements
a cooperative spectrum sensing processor to verify the energy-
saving property of the proposed technique.
The rest of this paper is organized as follows. Section
II defines the system model used in this paper. Section III
presents the proposed cooperative spectrum sensing algorithm
and Section IV presents the simulation results. Section V
introduces the hardware architecture of the proposed spectrum
sensing processor. Section VI presents the chip experiment
results. Finally, Section VII concludes the study.
II. SYSTEM MODEL
A. System Model for Cooperative Spectrum Sensing
Assume that the primary user may exist in the wideband
BCR of the cognitive radio as follows:
BPU = βBCR, 0 ≤ β ≤ 1, (1)
where BPU is the bandwidth for the primary user, as shown
in Fig. 1. FPU and FCR represent the lower boundary fre-
quencies of the primary user band and the cognitive user
band, respectively. A parameter α determines relative position
between the primary and cognitive users:
FPU = FCR + αBCR, 0 ≤ α ≤ 1. (2)
For a TV spectrum ranging from 520MHz to 710MHz in
Taiwan, one 7MHz TV band covers about successive 10
frequency bins (β = 10/256) in the 256-point FFT spectrum.
Therefore, we assume that the primary user occupies a wide
band in the spectrum. The simulations in this study use α =
0.25 and β = 0.5 to evaluate the detection error probability
(DEP) and the false alarm rate (FAR) unless otherwise noted.
The primary user’s signal X [k] is
√
EX or −
√
EX in the
frequency domain. Then, we transform every X [k] to time
domain signal x [n] via N-point IFFT in spectrum BCR:
x [n] =
1√
N
N−1∑
k=0
X [k] ej
2pi
N
nk, 0 ≤ n ≤ N − 1. (3)
Assume that the channel between the primary user and each
cognitive user experiences independent Rayleigh fading. In the
presence of a primary user, each time-domain received signal
y [n] for a cognitive user is
H1 : y [n] = h [n]x [n] + w [n] , (4)
where h [n] is the Rayleigh fading coefficient; x [n] is the
primary user’s signal; and w [n] is the additive white Gaussian
noise (AWGN). If there is no primary user, the received signal
becomes
H0 : y [n] = w [n] .
Then, an N-point FFT energy detector calculates the
frequency-domain signal as follows:
Y [k]=
1√
N
N−1∑
n=0
y [n] e−j
2pi
N
nk, 0 ≤ k ≤ N − 1. (5)
Finally, the FFT energy detector determines the primary user’s
presence by computing the spectrum power in each narrow
band EY [k] = |Y [k]|2. Choosing an appropriate threshold λ,
we can make decision by{
Hˆ0 : EY [k] ≤ λ
Hˆ1 : EY [k] > λ.
(6)
It is then possible to calculate the FAR and DEP by

FAR = Pr
{
Hˆ1
∣∣∣H0}
DEP = Pr
{
Hˆ0
∣∣∣H1} . (7)
The exponential random variable EY |H0 has the cumulative
density function (CDF):
FEY |H0 (z) = 1− e
− z
2σ2
Y , z ≥ 0, (8)
where σ2Y = σ2Yre = σ
2
Yim
=
σ2
w
2 . From the definition of FAR,
we have
FAR = Pr {EY > λ|H0}
= 1− FEY |H0 (λ) = e
− λ
2σ2
Y , z ≥ 0.
(9)
The simulations in this study followed the analysis method
in [6], and specified a fixed false alarm rate (FAR = 0.001)
in (9) to determine the detection threshold λ. In the cooperative
spectrum sensing, the detection result of the i-th cognitive user
at the k-th frequency bin is Hˆi [k], where
Hˆi [k] =
{
0, presence of primary user
1, existence of primary user
(10)
Assume that the system perfectly transmits the decision results
of the cognitive users to the fusion center. The fusion center
makes a final decision Hˆ [k] through a fusion function, and
then returns Hˆ [k] to each cognitive user. Since the primary
user has the highest legal priority of using the spectrum,
this study uses the conservative OR-rule fusion function to
reduce the possibility of invading the spectrum occupied by
the primary user.
B. False Alarm Rate and Detection Error Probability
In the N -point FFT energy detector, assume that P fre-
quency bins are vacant, and there are Pf,t falsely-detected
frequency bins in the t-th spectrum sensing analysis. Simi-
larly, the primary user occupies Q frequency bins with Qd,t
detected errors in the t-th FFT spectrum sensing analysis. After
IEEE TRANS. ON CIRCUITS AND SYSTEM I: REGULAR PAPERS 4
Frequency
Fusion Function
…
…
…
…
DRP Process
…
: No Detection Result
: Predicted Result
…
…
……
…
DRM Process
…
Fig. 3. DRP pre-processing and DRM post-processing.
– For k < l < k + 2r−B, k ∈ Ωi,iu (B,D)
Hˆi,DRP [l] = Hˆi [k] · Hˆi
[
k + 2r−B
] (18)
– For l < the smallest k ∈ Ωi,iu (B,D) or l > the
largest k ∈ Ωi,iu (B,D) :
Hˆi,DRP [k] = 0 (19)
The notation · represents the logic AND operation. The pro-
posed approach uses the AND-rule DRP for the OR-rule fusion
function because the OR-rule fusion function tends to obtain
1 in Hˆ [k] and the AND-rule DRP avoids many false alarms
in the OR-rule DRP when Hˆi,DRP [k] = 1. As a result, we
perform DRP on every Hˆti [k] calculated by partial spectrum
sensing with frequency diversity to obtain Hˆti,DRP [k]. Every
Hˆti,DRP [k] is then transmitted to the fusion center for a fusion
decision, yielding the final Hˆ [k] as follows:
Hˆ [k] =
T∑
t=1
Hˆtbu [k] +
Niu∑
i=1
T∑
t=1
Hˆti,DRP [k] . (20)
C. Decision Result Modification (DRM)
This study further proposes a post-processing technique
called “Decision Result Modification” (DRM) to improve
the detection performance. The DRP technique improves the
detection results of the idle cognitive users before the fusion
function, while the DRM technique improves the decision
results of the fusion function. According to the frequency-
domain correlation of the wideband primary user, the result
Hˆ [k] has a higher correlation with Hˆ [k − 1] and Hˆ [k + 1].
Thus, the following processes modify the original decision
result Hˆ [k] of the fusion function to Hˆ′ [k]:
• OR rule:
Hˆ′ [k] = Hˆ [k − 1] + Hˆ [k + 1] (21)
0 10 20 30 40 50 60
10
-3
10
-2
10
-1
Number of idle user
F
a
ls
e
 a
la
rm
 r
a
te
 
 
NO DRP
B=0
B=3
B=6
B=7
B=8
DRP AND
B=0
B=3
B=6
B=7
B=8
0 10 20 30 40 50
10
-5
10
-4
10
-3
10
-2
10
-1
10
0
Number of idle user
D
e
te
c
ti
o
n
 e
rr
o
r 
p
ro
b
a
b
ili
ty
 
 
No DRP
B=0
B=3
B=6
B=7
B=8
DRP AND
B=0
B=3
B=6
B=7
B=8
(a) (b)
Fig. 4. (a) FAR and (b) DEP versus number of idle users (Niu) under
different spectrum sensing sizes with the AND-rule DRP technique for
cooperative partial spectrum sensing. No DRP with B=8 is the benchmark
of full FFT processing.
• AND rule:
Hˆ′ [k] = Hˆ [k − 1] · Hˆ [k + 1] (22)
• Majority rule:
Hˆ′ [k] =MAJ
{
Hˆ [k − 1] , Hˆ [k] , Hˆ [k + 1]
}
(23)
for 1 ≤ k ≤ N − 2 and Hˆ′ [0] = Hˆ [0],Hˆ′ [N − 1] =
Hˆ [N − 1]. The notation + stands for the logic OR operation
and · stands for the logic AND operation. The DRM process is
similar to the median filter in digital image signal processing,
as it eliminates the effects of noise spikes or frequency
selective notches in the primary user’s spectrum.
IV. SIMULATION RESULTS
The study simulates the proposed technique based on the
simulation environment defined in the Section II. Assume that
the cognitive radio system includes one busy cognitive user
and 0∼50 cognitive idle users when receiver operating curves
(ROC) are plotted. The signals of the primary user suffer
from Rayleigh fading and SNR=5dB all white Gaussian noise
(AWGN) before the spectrum sensing in the cognitive users.
The partial spectrum sensing employs 256-point FFT with
frequency diversity, that is, B = 8 represents that the spectrum
analysis involves the full FFT size. The following simulations
use α = 0.25 and β = 0.5 as the primary user’s location and
bandwidth. The following simulations are performed based on
this environment unless otherwise noted.
A. DRP and DRM
Fig. 4 compares the DEP and FAR of the partial spec-
trum sensing with diversity under different numbers of idle
cognitive users before and after applying the DRP technique.
No DRP with B = 8 represents the benchmark of full FFT
spectrum sensing. The curves of B = 6 and B = 7 are very
close in the FAR, but the DRP greatly improves the DEPs
from B = 6 to B = 7. For the same B, the DRP causes
more DEP improvement and less FAR degradation. As a result,
the receiver operating curve (ROC), plotted using different
numbers of idle cognitive users, of the DRP technique moves
to the left of the original detector, as shown in Fig. 5.
Fig. 6 simulates the performance of the DRM technique
using the partial spectrum sensing with frequency diversity
IEEE TRANS. ON CIRCUITS AND SYSTEM I: REGULAR PAPERS 6
10
-4
10
-3
10
-2
10
-1
10
0
10
-5
10
-4
10
-3
10
-2
10
-1
10
0
False alarm rate
D
e
te
c
ti
o
n
 e
rr
o
r 
p
ro
b
a
b
ili
ty
 
 
NO DRP
+NO DRM
B=8
DRP_AND
+DRM_MAJ
B=5
B=6
B=7
B=8
21dB
18dB
15dB
Fig. 9. DEP versus FAR under different spectrum sensing sizes with the
AND-rule DRP and the MAJ-rule DRM technique for cooperative partial
spectrum sensing. No DRP+No DRM with B=8 is the benchmark of full
FFT processing.
B = 8. A carefull comparison of the ROC curves for one
path (Fig. 9), six-path (Fig. 10), and 12-path (Fig. 11) channels
shows that the curve of the proposed algorithm with B = 5
moves slowly to the left-hand side of the curve of the spectrum
sensing without the DRP and the DRM with B = 8 as the
multi-path effect increases. This phenomena shows that the
proposed algorithm not only reduces the computational power
of spectrum analysis, but also resists the multi-path effect.
This is primary because the DRP and the DRM techniques
easily correct the frequency selective notches in the spectrum,
as Fig. 12 indicates. This figure shows that the frequency
response notches in the multi-path channel cause detection
errors in the full FFT spectrum sensing. The proposed partial
spectrum sensing sucessfully avoids this kind of error by
the AND-rule decision result prediction. Though the DRP
may cause prediction error in the boundary of the primary
user’s bandwidth, its contribution to the overall detection error
probability is very small and its performance remains better
than that of the full FFT spectrum sensing (No DRP , No
DRM , B=8), as the previous ROC simulation results indicate.
D. Occupied Bandwith Ratio of Primary User (β)
The proposed DRP and DRM techniques enhance the
detection performance of the partial spectrum sensing by
considering the frequency-domain correlation of the wideband
primary user. Therefore, this study further investigates the
effect of the occupied bandwidth ratio β of the primary user.
Fig. 13 shows the simulation results of the FAR and the DEP
for different βs and Bs.
Fig. 13(a) shows that the FAR does not vary much with
the β because the partial FFT, DRP, and DRM processing do
not generate false alarm signals in the unoccupied spectrum.
The FAR only decreases as the partiall FFT size B decreases.
On the other hand, Fig. 13(b) shows that the primary user’s
bandwidth ratio β has a great affect on the DEP. The proposed
algorithm can only improve the DEP if the number of occupied
10
-4
10
-3
10
-2
10
-1
10
0
10
-5
10
-4
10
-3
10
-2
10
-1
10
0
False alarm rate
D
e
te
c
ti
o
n
 e
rr
o
r 
p
ro
b
a
b
ili
ty
 
 
NO DRP
+NO DRM
B=8
DRP_AND
+DRM_MAJ
B=5
B=6
B=7
B=8
21dB
18dB
Fig. 10. DEP versus FAR in 6-path channel under different spectrum
sensing sizes with the AND-rule DRP and the MAJ-rule DRM technique
for cooperative partial spectrum sensing. No DRP+No DRM with B=8 is
the benchmark of full FFT processing.
10
-4
10
-3
10
-2
10
-1
10
0
10
-6
10
-5
10
-4
10
-3
10
-2
10
-1
10
0
False alarm rate
D
e
te
c
ti
o
n
 e
rr
o
r 
p
ro
b
a
b
ili
ty
 
 
NO DRP
+NO DRM
B=8
DRP_AND
+DRM_MAJ
B=5
B=6
B=7
B=8
21dB
18dB
Fig. 11. DEP versus FAR in 12-path channel under different spectrum
sensing sizes with the AND-rule DRP and the MAJ-rule DRM technique for
cooperative partial spectrum sensing. No DRP+No DRM with B=8 is the
benchmark of full FFT processing.
frequency bins of the primary user exceeds 2r−B, where r is
8 for 256-point FFT; otherwise, the proposed technique fails
in spectrum sensing. The primary reason for this failure is
explained as follows. If the DRP prediction spacing between
two successive partially-calculated frequency bins exceeds the
primary user’s spectrum bandwidth, two successive partially-
calculated frequency bins for the DRP could be located across
and out of the primary user’s band. Even if one of the two
frequency bins is located in the primary user’s spectrum, the
prediction result is easily changed by the boundary effect of
the DRP as Fig. 12 shows. Under these conditions, the primary
users’ presence is easily neglected. Therefore, the partial FFT
size should be carefully chosen according to the primary user’s
spectrum bandwidth and the full FFT size before determining
the implementation parameters.
V. COOPERATIVE SPECTRUM SENSING PROCESSOR
This study designs the cooperative spectrum sensing pro-
cessor based on the proposed algorithm, as shown in Fig. 14.
IEEE TRANS. ON CIRCUITS AND SYSTEM I: REGULAR PAPERS 8
Even bank 
8w x 20b 
register file
Odd bank 
8w x 20b 
register file
Even/Odd 
Address
Detector
data_write1
20
20
data_write2
20
20
address1
data_read1
data_read2
Parity Even 
RE
128-word 
Parity Even 
IMG
128-word
20
10
10
20
Parity Odd 
RE
128-word 
Parity Odd 
IMG
128-word 
10
10
10
10 10
20
10
Even 
Odd 
Detector
data_write 1
data_write 2
data_read 1 data read 2
address1
(a) (b)
Fig. 17. The architectures of (a) one 16-word cache set and (b) main memory.
ports and two write-ports. Similar to the cache architecture,
the main memory must perform two read and two write
operations in one cycle. Therefore, the main memory consists
of two banks of single-port 128-word SRAM for even and odd
memory addresses.
B. Spectrum Detection and DRP Pre-processing
Fig. 18 shows the architectures for spectrum detection and
detection result prediction (DRP). The 4-bit B and 7-bit
D in Fig. 18(a) are used to compute the addresses of the
partially selective frequency bins for energy detection. addr 1
indicates the address of the first data and addr 2 represents the
addresses of the other data. data sq is the spectrum engergy
of the selective frequency bins. Comparing the data sq and
decision threshold yields the preliminary detection results
dec ori.
Fig. 18(b) shows the logic diagram of the AND-rule DRP
pre-processing. An AND gate implements the AND-rule DRP
that predicts the detection result of non-calculated frequency
bins from the results of the neighboring computed frequency
bins stored in the flip-flops. The final multiplexer determines
the final prediction result (dec pd) either from the calculated
frequency bins or from the DRP pre-processing.
C. Fusion Center and DRM Post-processing
Fig. 19 shows the architecture of fusion center and DRM
post-processing. cr res[i] represents the detection results from
the i-th external cognitive user. The chip implementation
experiment in this study inputs ten detection results of every
frequency bin to the OR fusion function. The registers store
the decision results dec res[i] of every frequency bin after
the fusion process. The detection results of ten cooperative
cognitive radio users and the local detection result dec drp
are then delivered to the fusion function. The two-stage fusion
function first considers the buffering of the asynchronous
signals from other users, and then applies the MAJ-rule DRM
post-processing to obtain the final results.
D. Frequency Sub-band Controller
1) Proposed Partial Cached-FFT Algorithm: The proposed
cooperative spectrum sensing processor includes a 256-point
partial FFT processor for the spectrum sensing. We modified
counter
enable 8
main
memory
|  |
2
address
select
oen
addr_1 
selectD
7
addr_1
=
sel_1
1
8
con_addr
addr_2
select
addr_2p8 =
sel_2
distance
select
8 addr_2
addr_m
8
data_re
10
data_im
10
8
1
1
1
B
4
comparator
decision
threshold
10
10
data_sq
dec_ori
(a)
sel_1
sel_2
1
0
1
0
1
dec_drp
dec_ori
1
dec_pd
dec_1d
1
1
DRP
(b)
Fig. 18. Architectures of (a) the spectrum detection and (b) the detection
result prediction.
fusion
function
(OR)…
cr_res[0]
cr_res[1]
cr_res[9]
…
addr_fux
8
dec_res[0]
dec_res[1]
dec_res[255]
fusion
function
(OR)
dec_drp
DRM
(MAJ)
1
1
1
1
dec_drm
1
1
1
1
1
1
dec_fus
Fig. 19. Architecture of the fusion center and DRM post-processing.
the partial cached-FFT algorithm of comb-distributed resource
block allocation scheme presented in [28] and derived 16-
word-cache decimation-in-time radix-22 cached-FFT address
tables for different spectrum sensing sizes (S (B)) and diver-
sity parameters (D). TABLE I shows the modified address
table for B = 1. The group counter (gn) and butterfly counter
(bn) indicate the required group and butterfly operations for
computing partial frequency bins, respectively. Compared to
the original partial cached-FFT algorithm [28], the main
advantage of the modified algorithm is that this algorithm
groups the four necessary butterfly operations and computes
them together. This approach avoids idling the hardware with
unnecessary butterfly operations in the original algorithm.
Appendix A lists the address tables for other Bs. .
2) Timing Schedule for Partial Cached-FFT Processor:
First define the signal ports in the architecture as follows. INX
is the X-th input port of butterfly processor; OUTX is the X-
th output port of butterfly processor; CXRY is the Y -th read
port of the X-th cache set; CXWY is the Y -th write port
of the X-th cache set; MRX is the X-th read port of main
memory; and MWX is the X-th write port of main memory.
The DIT-based FFT algorithm initially writes 256 time-domain
data to the main memory sequentially in bit-reverse order.
The traditional cached-FFT algorithm [28], [32] loads sixteen
words are into caches before butterfly operations. However,
the proposed cached-FFT architecture shown in Fig. 15 moves
sixteen words directly to the butterfly processor to reduce
IEEE TRANS. ON CIRCUITS AND SYSTEM I: REGULAR PAPERS 10
IN1
cycle
IN2
OUT2
OUT1
C1R2
C1R1
C1W1
C1W2
MR2
MW1
C2R2
C2R1
C2W1
C2W2
MR1
MW2
0 1 2 3 4 5 6 7
Epoch 0 Group 0
Memory → Processor
Epoch 0 Group 1
Memory → Processor
Pass 1
0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
Pass 0 Pass 1Pass 0
0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
Epoch 0 Group 2
Memory → Processor
Pass 0
Cache Write for 
D0 = 0
Cache Write for 
D0 = 1
Cache Read
To Processor
Cache Write
From Processor
0 4 8 2 6
1 5 9 3 7
12 1014
13 1115
0 4 8 2 6
1 5 9 3 7
12 1014
13 1115
0 1 2 3 8 9
4 5 6 7 12
10
1413
11
15
0 4 8 2 6
1 5 9 3 7
12 1014
13 1115
0 4 8 2 6
1 5 9 3 7
12 1014
13 11
0 1 2 3 8 9
4 5 6 7 12
10
1413
11
15
0 2 4 6
1 3 5 7 9
8 101214
111315
0 2 4 6
1 3 5 7 9
8 101214
111315
15
Epoch 0 Group 0
Cache → Memory
Memory Write
Cache Read
To Memory
Fig. 22. Corresponding timing schedule diagram for epoch 0 of B = 8 and
epoch 1 of B = 1 ∼ 8.
0 5 10 15 20
10
-3
10
-2
10
-1
10
0
Received SNR (dB)
F
a
ls
e
 a
la
rm
 r
a
te
 
 
bit = 7
bit = 8
bit = 9
bit = 10
bit = 11
bit = 12
bit = 13
bit = 14
floating point
0 5 10 15 20
10
-2
10
-1
10
0
Received SNR (dB)
D
e
te
c
ti
o
n
 e
rr
o
r 
p
ro
b
a
b
ili
ty
 
 
bit = 7
bit = 8
bit = 9
bit = 10
bit = 11
bit = 12
bit = 13
bit = 14
floating point
(a) (b)
Fig. 23. (a) FAR versus received SNR and (b) DEP versus received SNR
under different word-lengths with floating-point decision threshold.
TABLE II
CHIP SPECIFICATION.
Process TSMC 0.18µm 1P6M CMOS
Voltage (core/PAD) 1.8 / 3.3 volt
Clock speed 58.9MHz
Power consumption 1.19 mW
Core area 881.985 × 871.855 µm2
Chip area 1512.265 × 1502.795 µm2
Memory four 128 × 10 single-port SRAMs
four 8 ×20 register files
Gate count 76896
E. Fixed-point Simulation
This study executes fixed-point simulation to determine the
word-length of the FFT processor. The simulation environment
includes a single busy cognitive user under Rayleigh fading
channel with B = 8 because this situation is the worst case in
cooperative spectrum sensing. Fig. 23 shows that 10-bit FFT
processing can approach the FAR and DEP performances in
floating-point FFT processing.
VI. EXPERIMENT
The proposed cooperative spectrum sensing processor chip
was fabricated using TSMC 0.18µm one-poly six-metal
CMOS technology. Fig. 24 shows a photograph of the fab-
ricated chip. This chip occupies approximately 2.27mm2,
including a die area of 0.76mm2, and has the memory capacity
listed in TABLE II. The chip consumes an average of 1.19mW
at its maximum clock frequency 58.9MHz with 1.8 volt power
supply.
Fig. 24. Chip photograph.
A. Experiment Setting
The chip was tested using an Agilent 93000 digital test
station. Two-stage testing was performed to simulate the
practical cooperative spectrum sensing scenario with one busy
cognitive user and ten idle cognitive users. This test verified
the chip function and the performance of the cooperative
spectrum sensing chip in the cognitive radio system.
The first stage tested the chip that performs partial spectrum
sensing and the DRP function in the ten distributed idle
cognitive users. The chip test was repeated ten times for each
partial FFT size B with ten different input signals. These
signals are the same time-domain input signals as those in
the previous simulation. The primary user’s signal occupies the
FFT spectrum with α = 0.25 and β = 0.5 and suffers Rayleigh
fading with SNR=5dB AWGN noise. The DRP results of
different Bs for different idle cognitive radio users were then
stored for the second stage testing.
The second stage tested the chip operating as a busy
cognitive user with full FFT spectrum sensing (B = 8). The
input signals were generated in the same way as in the first
stage; however, the DRP function was turned off because it is
not necessary to predict the detection result in the full FFT.
Ten DRP results from ten idle cognitive users (DRP results
in the first stage) were used as the external idle users’ inputs
to the fusion center. Finally, the DRM function generated the
final detection results. The above simulations were repeated for
different Bs to verify the complete partial spectrum sensing
performances.
B. Experiment Result and Discussion
Fig. 25 shows the relationship of the dissipated energy and
detection error probability in different conditions. For one-
time partial spectrum sensing (T = 1), the dissipated energy
with the DRP and the DRM techniques decreases faster than
that without the DRP and the DRM techniques along with the
decrease of B.
The proposed technique increases the detection performance
within a fixed spectrum sensing time. If we set the fixed detec-
tion time as one full-FFT calculation time, we can perform two
partial FFT calculations for B = 5 ∼ 6 and three partial FFT
calculations for B = 1 ∼ 4. The detection performance with
IEEE TRANS. ON CIRCUITS AND SYSTEM I: REGULAR PAPERS 12
TABLE III
256-POINT 16-WORD-CACHE DIT RADIX-22 CACHED-FFT ADDRESS TABLE FOR B = 2.
Epoch Pass Butterfly WN Group ButterflyAddress Coefficient Counter Counter
0 0 g3 g2 g1 g0 b1 b0 ∗1 ∗0 0 0 0 0 0 0 0 0 g3 g2 g1 g0 b1 b0
1 g3 g2 b1 b0 ∗1 ∗0 D1 D0 0 0 D1 D0 0 0 0 0 b1 b0
1 0 b1 b0 ∗1 ∗0 D3 D2 D1 D0 0 0 D3 D2 D1 D0 0 0 D3 D2 D1 D0 b1 b0
1 ∗1 ∗0 D5 D4 D3 D2 D1 D0 0 0 D5 D4 D3 D2 D1 D0 D5 D4
TABLE IV
256-POINT 16-WORD-CACHE DIT RADIX-22 CACHED-FFT ADDRESS TABLE FOR B = 3.
Epoch Pass Butterfly WN Group ButterflyAddress Coefficient Counter Counter
0 0 g3 g2 g1 g0 b1 b0 ∗1 ∗0 0 0 0 0 0 0 0 0 g3 g2 g1 g0 b1 b0
1 g3 g2 b1 b0 ∗1 ∗0 D1 D0 0 0 D1 D0 0 0 0 0 b1 b0
1 0 b1 b0 ∗1 ∗0 D3 D2 D1 D0 0 0 D3 D2 D1 D0 0 0 D3 D2 D1 D0 b1 b0
1 ∗1 ∗0 b1 D4 D3 D2 D1 D0 0 0 b1 D4 D3 D2 D1 D0 b1 D4
TABLE V
256-POINT 16-WORD-CACHE DIT RADIX-22 CACHED-FFT ADDRESS TABLE FOR B = 4.
Epoch Pass Butterfly WN Group ButterflyAddress Coefficient Counter Counter
0 0 g3 g2 g1 g0 b1 b0 ∗1 ∗0 0 0 0 0 0 0 0 0 g3 g2 g1 g0 b1 b0
1 g3 g2 b1 b0 ∗1 ∗0 D1 D0 0 0 D1 D0 0 0 0 0 b1 b0
1 0 b1 b0 ∗1 ∗0 D3 D2 D1 D0 0 0 D3 D2 D1 D0 0 0 D3 D2 D1 D0 b1 b0
1 ∗1 ∗0 b1 b0 D3 D2 D1 D0 0 0 b1 b0 D3 D2 D1 D0 b1 b0
TABLE VI
256-POINT 16-WORD-CACHE DIT RADIX-22 CACHED-FFT ADDRESS TABLE FOR B = 5.
Epoch Pass Butterfly WN Group ButterflyAddress Coefficient Counter Counter
0 0 g3 g2 g1 g0 b1 b0 ∗1 ∗0 0 0 0 0 0 0 0 0 g3 g2 g1 g0 b1 b0
1 g3 g2 b1 b0 ∗1 ∗0 D1 D0 0 0 D1 D0 0 0 0 0 b1 b0
1 0 b1 b0 ∗1 ∗0 g3 D2 D1 D0 0 0 g3 D2 D1 D0 0 0 g3 D2 D1 D0 b1 b0
1 ∗1 ∗0 b1 b0 g3 D2 D1 D0 0 0 b1 b0 g3 D2 D1 D0 b1 b0
TABLE VII
256-POINT 16-WORD-CACHE DIT RADIX-22 CACHED-FFT ADDRESS TABLE FOR B = 6.
Epoch Pass Butterfly WN Group ButterflyAddress Coefficient Counter Counter
0 0 g3 g2 g1 g0 b1 b0 ∗1 ∗0 0 0 0 0 0 0 0 0 g3 g2 g1 g0 b1 b0
1 g3 g2 b1 b0 ∗1 ∗0 D1 D0 0 0 D1 D0 0 0 0 0 b1 b0
1 0 b1 b0 ∗1 ∗0 g3 g2 D1 D0 0 0 g3 g2 D1 D0 0 0 g3 g2 D1 D0 b1 b0
1 ∗1 ∗0 b1 b0 g3 g2 D1 D0 0 0 b1 b0 g3 g2 D1 D0 b1 b0
TABLE VIII
256-POINT 16-WORD-CACHE DIT RADIX-22 CACHED-FFT ADDRESS TABLE FOR B = 7.
Epoch Pass Butterfly WN Group ButterflyAddress Coefficient Counter Counter
0 0 g3 g2 g1 g0 b1 b0 ∗1 ∗0 0 0 0 0 0 0 0 0 g3 g2 g1 g0 b1 b0
1 g3 g2 g1 b1 ∗1 ∗0 b0 D0 0 0 b0 D0 0 0 0 0 b1 b0
1 0 b1 b0 ∗1 ∗0 g3 g2 g1 D0 0 0 g3 g2 g1 D0 0 0 g3 g2 g1 D0 b1 b0
1 ∗1 ∗0 b1 b0 g3 g2 g1 D0 0 0 b1 b0 g3 g2 g1 D0 b1 b0
TABLE IX
256-POINT 16-WORD-CACHE DIT RADIX-22 CACHED-FFT ADDRESS TABLE FOR B = 8.
Epoch Pass Butterfly WN Group ButterflyAddress Coefficient Counter Counter
0 0 g3 g2 g1 g0 b1 b0 ∗1 ∗0 0 0 0 0 0 0 0 0 g3 g2 g1 g0 b1 b0
1 g3 g2 g1 g0 ∗1 ∗0 b1 b0 0 0 b1 b0 0 0 0 0 b1 b0
1 0 b1 b0 ∗1 ∗0 g3 g2 g1 g0 0 0 g3 g2 g1 g0 0 0 g3 g2 g1 g0 b1 b0
1 ∗1 ∗0 b1 b0 g3 g2 g1 g0 0 0 b1 b0 g3 g2 g1 g0 b1 b0
[20] Chao-Cheng and K. K. Parhi, “Low-Cost Fast VLSI Algorithm for Dis-
crete Fourier Transform,” IEEE Transactions on Circuits and Systems—
Part I: Regular Papers, vol. 54, no. 4, pp. 791–806, Apr. 2007.
[21] D. Reisis and N. Vlassopoulos, “Conflict-Free Parallel Memory Access-
ing Techniques for FFT Architectures,” IEEE Transactions on Circuits
and Systems—Part I: Regular Papers, vol. 55, no. 12, pp. 3438–3447,
Dec. 2008.
[22] M. Garrido, K. K. Parhi, and J. Grajal, “A pipelined FFT Architecture
for Real-Valued Signals,” IEEE Transactions on Circuits and Systems—
Part I: Regular Papers, vol. 56, no. 12, pp. 2634–2643, Dec. 2009.
 1 
  國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                  日期： 99  年 6  月  15日 
                                 
一、 會議經過 
 
今年的 IEEE International Symposium on Circuits and Systems (ISCAS 2010)於 5 月 30 日至 6 月 2
日在法國巴黎舉行，我於 5 月 28 日出發前往法國準備，6 月 31 日至 6 月 2 日參加會議，於 6
月 3 日出發回國。 
 
IEEE ISCAS 2010 開會內容： 
 
第一天(2010/May/30/Sunday) 
 參加下午舉行的 Tutorial 08: Subthreshold VLSI circuits Ultra Low Power / Minimum Energy 
Applications: From basic to Advanced Design Strategy. 
 晚上參加會議的 Welcome Reception Dinner，席間碰到許多台灣去的教授，包括台清交成等
各校的教授，彼此交流與討論。 
 
第二天(2010/May/31/Monday) 
    第一天開幕典禮在 Disney Land Convention Center 舉行，本屆 ISCAS 一共有 2058 篇論文
投稿，905 篇接受的論文，論文接收率約 44.1%。開幕後緊接著是 Keynote Speech，演講者是
Professor Giovanni De Micheli，來自於 EFPL Lauzanne，講題是 Nanosystems: Devices, Circuits, 
Architectures and Applications。演講中說明了，當晶片製程在往更高階的製程發展時，晶片從
計畫編號 NSC   98-2219-E-007-008 
計畫名稱 
分散與感知式通訊系統之前瞻多輸入多輸出技術— 
子計畫五：適用於正交分頻多工認知無線電系統之合作式頻譜偵測處理器設計與實作 
出國人員
姓名 
黃元豪 
服務機構
及職稱 
國立清華大學通訊工程研究所 
會議時間 
民國 99年 5月 30 
日至民國 99 年 6 
月 2 日 
會議地點 
法國巴黎 
會議名稱 
(中文)電子電機學會 2010 年國際電路與系統研討會 
(英文 ) IEEE 2010 International Symposium on Circuits and Systems 
發表論文
題目 
(中文)適用於 3GPP-LTE 系統之 4x4 多輸入多輸出正交分頻多工收發器之設計 
(英文) Design of 4x4 MIMO-OFDMA Receiver with Precode Codebook Search for 
3GPP-LTE 
 3 
以透過手機來呼叫和定位，也是他們很自豪的一項成果。從簡報中得知國內有不少老師也有跟
這裡的研究單位合作，算是跟台灣科技交流很頻繁的單位。 
   
         法國 INRIA 研究院                    INRIA 參訪剪影 
 
第三天(2010/June/02/Wednesday) 
    第三天早上主要的任務就是這次發表論文的 Poster 的展示，9:30 到 11:00 在 Communication 
system structures。這個 Session 大部分論文都是來自台灣或中國大陸，除來來參觀的人的討論
外，論文發表者之間也有不少的討論，算是活動很頻繁的一段 Session。下午有兩篇關於 Lattice 
Reduction VLSI Implementation 的論文，跟學生的論文題目相關，因此整個下午都在會場上聽
論文，這兩篇論文分別是從 University of Toronto 及 ETH 兩個學術單位所發表，他們都做的很
不錯，我們得好好加油了。 
 
二、 建議： 
除了一些交通上的不便外，此次行程相當的順利，順利地參加了 Nanoelectronics and Gigascale 
systems Track 的 Technical Committee，此後會更有機會常參加 ISCAS 2010。 
  
三、攜回資料名稱及內容： 
論文集 Proceeding of IEEE ISCAS 2010 (CD-ROM) 
近期會議資訊  Call for Papers   
1.  IEEE ISPACS 2010 Call for Papers 
2.  IEEE ISOCC 2010 Call for Papers 
3. IEEE VLSI-SOC 2011 Call for Papers 
4. IEEE ECCTD 2010 Call for Papers 
98年度專題研究計畫研究成果彙整表 
計畫主持人：黃元豪 計畫編號：98-2219-E-007-008- 
計畫名稱：分散與感知式通訊系統之前瞻多輸入多輸出技術--子計畫五：適用於正交分頻多工認知無
線電系統之合作式頻譜偵測處理器設計與實作 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 2 1 100% 
完成一篇碩士研
究報告與並有另
一碩士論文研究
報告正在撰寫中 
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 1 1 100% 
IEEE Transaction 
on Circuits and 
Systems I : 
Regular Papers接
受，將於 2011 年
三月刊出。 
研究報告/技術報告 0 0 100%  
研討會論文 1 1 100% 
篇 
於日本金澤 2009 
IEEE ISPACS 研討
會中發表成果 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
博士後研究員 0 0 100% 
人次 
 
 
