** Name: SimpleTwoStageOpAmp_SimpleOpAmp79_1

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp79_1 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=9e-6 W=31e-6
mDiodeTransistorNmos2 ibias ibias sourceNmos sourceNmos nmos4 L=10e-6 W=15e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=9e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX2 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=77e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=10e-6 W=69e-6
mNormalTransistorNmos6 outVoltageBiasXXpXX2 ibias sourceNmos sourceNmos nmos4 L=10e-6 W=132e-6
mNormalTransistorNmos7 outFirstStage outVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=9e-6 W=187e-6
mNormalTransistorNmos8 out outFirstStage sourceNmos sourceNmos nmos4 L=7e-6 W=244e-6
mNormalTransistorNmos9 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=86e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load2 FirstStageYout1 sourceNmos sourceNmos nmos4 L=4e-6 W=21e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=10e-6 W=78e-6
mNormalTransistorNmos12 FirstStageYinnerTransistorStack1Load2 FirstStageYout1 sourceNmos sourceNmos nmos4 L=4e-6 W=21e-6
mNormalTransistorNmos13 FirstStageYout1 outVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=9e-6 W=187e-6
mNormalTransistorNmos14 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=10e-6 W=86e-6
mNormalTransistorNmos15 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=9e-6 W=157e-6
mNormalTransistorPmos16 outVoltageBiasXXnXX1 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=114e-6
mNormalTransistorPmos17 outFirstStage inputVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=2e-6 W=166e-6
mNormalTransistorPmos18 out outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=590e-6
mNormalTransistorPmos19 FirstStageYsourceGCC1 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=58e-6
mNormalTransistorPmos20 FirstStageYout1 inputVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=2e-6 W=166e-6
mNormalTransistorPmos21 FirstStageYsourceGCC2 outVoltageBiasXXpXX2 sourcePmos sourcePmos pmos4 L=1e-6 W=58e-6
Capacitor1 outFirstStage out 5.80001e-12
Capacitor2 out sourceNmos 10e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp79_1

** Expected Performance Values: 
** Gain: 125 dB
** Power consumption: 5.40601 mW
** Area: 13173 (mu_m)^2
** Transit frequency: 7.36401 MHz
** Transit frequency with error factor: 7.36371 MHz
** Slew rate: 7.69186 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 139 dB
** VoutMax: 4.75 V
** VoutMin: 0.480001 V
** VcmMax: 5.15001 V
** VcmMin: 1.46001 V


** Expected Currents: 
** NormalTransistorNmos: 45.6891 muA
** NormalTransistorNmos: 88.2621 muA
** NormalTransistorPmos: -130.634 muA
** NormalTransistorPmos: -39.5749 muA
** NormalTransistorPmos: -65.2019 muA
** NormalTransistorPmos: -39.5749 muA
** NormalTransistorPmos: -65.2019 muA
** NormalTransistorNmos: 39.5741 muA
** NormalTransistorNmos: 39.5731 muA
** NormalTransistorNmos: 39.5741 muA
** NormalTransistorNmos: 39.5731 muA
** NormalTransistorNmos: 51.2521 muA
** NormalTransistorNmos: 51.2531 muA
** NormalTransistorNmos: 25.6261 muA
** NormalTransistorNmos: 25.6261 muA
** NormalTransistorNmos: 676.304 muA
** NormalTransistorPmos: -676.303 muA
** DiodeTransistorNmos: 130.635 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -45.6899 muA
** DiodeTransistorPmos: -88.2629 muA


** Expected Voltages: 
** ibias: 0.685001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 0.882001  V
** outVoltageBiasXXnXX1: 1.07101  V
** outVoltageBiasXXpXX2: 4.18401  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.480001  V
** innerTransistorStack1Load2: 0.516001  V
** innerTransistorStack2Load2: 0.516001  V
** out1: 0.702001  V
** sourceGCC1: 4.41301  V
** sourceGCC2: 4.41301  V
** sourceTransconductance: 1.90701  V


.END