Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug  1 15:15:31 2022
| Host         : ECE419-92QW0Q2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ra_pq_s_wrapper_timing_summary_routed.rpt -pb ra_pq_s_wrapper_timing_summary_routed.pb -rpx ra_pq_s_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ra_pq_s_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.334        0.000                      0                  315        0.092        0.000                      0                  315        6.500        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.334        0.000                      0                  315        0.092        0.000                      0                  315        6.500        0.000                       0                   201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.530ns  (logic 2.307ns (27.047%)  route 6.223ns (72.953%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 19.028 - 14.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.724     5.327    U_RA_PQ_S/genblk3[3].U_REG/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/Q
                         net (fo=9, routed)           1.184     6.989    U_RA_PQ_S/genblk3[3].U_REG/Q[3]
    SLICE_X7Y94          LUT4 (Prop_lut4_I0_O)        0.296     7.285 r  U_RA_PQ_S/genblk3[3].U_REG/maxv1_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.285    U_RA_PQ_S/genblk1[3].U_SORTODD/S[1]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  U_RA_PQ_S/genblk1[3].U_SORTODD/maxv1_carry/CO[3]
                         net (fo=84, routed)          1.998     9.833    U_RA_PQ_S/genblk3[4].U_REG/CO[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.146     9.979 f  U_RA_PQ_S/genblk3[4].U_REG/q[key][7]_i_2__1/O
                         net (fo=2, routed)           0.593    10.572    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][7]_4
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.328    10.900 r  U_RA_PQ_S/genblk3[6].U_REG/maxv1_carry_i_1__2/O
                         net (fo=1, routed)           0.331    11.231    U_RA_PQ_S/genblk2[4].U_SORTEVEN/DI[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.616 r  U_RA_PQ_S/genblk2[4].U_SORTEVEN/maxv1_carry/CO[3]
                         net (fo=32, routed)          1.595    13.211    U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][1]_1[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I3_O)        0.124    13.335 r  U_RA_PQ_S/genblk3[4].U_REG/q[value][5]_i_1__2/O
                         net (fo=1, routed)           0.521    13.856    U_RA_PQ_S/genblk3[4].U_REG/q[value][5]_i_1__2_n_0
    SLICE_X3Y96          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.605    19.028    U_RA_PQ_S/genblk3[4].U_REG/clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][5]/C
                         clock pessimism              0.259    19.287    
                         clock uncertainty           -0.035    19.251    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)       -0.061    19.190    U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][5]
  -------------------------------------------------------------------
                         required time                         19.190    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 2.307ns (27.865%)  route 5.972ns (72.135%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 19.027 - 14.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.724     5.327    U_RA_PQ_S/genblk3[3].U_REG/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/Q
                         net (fo=9, routed)           1.184     6.989    U_RA_PQ_S/genblk3[3].U_REG/Q[3]
    SLICE_X7Y94          LUT4 (Prop_lut4_I0_O)        0.296     7.285 r  U_RA_PQ_S/genblk3[3].U_REG/maxv1_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.285    U_RA_PQ_S/genblk1[3].U_SORTODD/S[1]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  U_RA_PQ_S/genblk1[3].U_SORTODD/maxv1_carry/CO[3]
                         net (fo=84, routed)          1.998     9.833    U_RA_PQ_S/genblk3[4].U_REG/CO[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.146     9.979 f  U_RA_PQ_S/genblk3[4].U_REG/q[key][7]_i_2__1/O
                         net (fo=2, routed)           0.593    10.572    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][7]_4
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.328    10.900 r  U_RA_PQ_S/genblk3[6].U_REG/maxv1_carry_i_1__2/O
                         net (fo=1, routed)           0.331    11.231    U_RA_PQ_S/genblk2[4].U_SORTEVEN/DI[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.616 r  U_RA_PQ_S/genblk2[4].U_SORTEVEN/maxv1_carry/CO[3]
                         net (fo=32, routed)          1.487    13.103    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][1]_4[0]
    SLICE_X4Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.227 r  U_RA_PQ_S/genblk3[6].U_REG/q[value][2]_i_1__3/O
                         net (fo=1, routed)           0.379    13.606    U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][7]_1[2]
    SLICE_X4Y98          FDRE                                         r  U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.604    19.027    U_RA_PQ_S/genblk3[5].U_REG/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][2]/C
                         clock pessimism              0.276    19.303    
                         clock uncertainty           -0.035    19.267    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)       -0.081    19.186    U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][2]
  -------------------------------------------------------------------
                         required time                         19.186    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 2.307ns (28.226%)  route 5.866ns (71.774%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 19.025 - 14.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.724     5.327    U_RA_PQ_S/genblk3[3].U_REG/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/Q
                         net (fo=9, routed)           1.184     6.989    U_RA_PQ_S/genblk3[3].U_REG/Q[3]
    SLICE_X7Y94          LUT4 (Prop_lut4_I0_O)        0.296     7.285 r  U_RA_PQ_S/genblk3[3].U_REG/maxv1_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.285    U_RA_PQ_S/genblk1[3].U_SORTODD/S[1]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  U_RA_PQ_S/genblk1[3].U_SORTODD/maxv1_carry/CO[3]
                         net (fo=84, routed)          1.998     9.833    U_RA_PQ_S/genblk3[4].U_REG/CO[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.146     9.979 f  U_RA_PQ_S/genblk3[4].U_REG/q[key][7]_i_2__1/O
                         net (fo=2, routed)           0.593    10.572    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][7]_4
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.328    10.900 r  U_RA_PQ_S/genblk3[6].U_REG/maxv1_carry_i_1__2/O
                         net (fo=1, routed)           0.331    11.231    U_RA_PQ_S/genblk2[4].U_SORTEVEN/DI[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.616 r  U_RA_PQ_S/genblk2[4].U_SORTEVEN/maxv1_carry/CO[3]
                         net (fo=32, routed)          1.381    12.997    U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][1]_1[0]
    SLICE_X7Y91          LUT5 (Prop_lut5_I3_O)        0.124    13.121 r  U_RA_PQ_S/genblk3[4].U_REG/q[value][6]_i_1__2/O
                         net (fo=1, routed)           0.379    13.500    U_RA_PQ_S/genblk3[4].U_REG/q[value][6]_i_1__2_n_0
    SLICE_X6Y91          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.602    19.025    U_RA_PQ_S/genblk3[4].U_REG/clk_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][6]/C
                         clock pessimism              0.276    19.301    
                         clock uncertainty           -0.035    19.265    
    SLICE_X6Y91          FDRE (Setup_fdre_C_D)       -0.016    19.249    U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][6]
  -------------------------------------------------------------------
                         required time                         19.249    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 2.307ns (28.476%)  route 5.795ns (71.524%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 19.027 - 14.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.724     5.327    U_RA_PQ_S/genblk3[3].U_REG/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/Q
                         net (fo=9, routed)           1.184     6.989    U_RA_PQ_S/genblk3[3].U_REG/Q[3]
    SLICE_X7Y94          LUT4 (Prop_lut4_I0_O)        0.296     7.285 r  U_RA_PQ_S/genblk3[3].U_REG/maxv1_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.285    U_RA_PQ_S/genblk1[3].U_SORTODD/S[1]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  U_RA_PQ_S/genblk1[3].U_SORTODD/maxv1_carry/CO[3]
                         net (fo=84, routed)          1.998     9.833    U_RA_PQ_S/genblk3[4].U_REG/CO[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.146     9.979 f  U_RA_PQ_S/genblk3[4].U_REG/q[key][7]_i_2__1/O
                         net (fo=2, routed)           0.593    10.572    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][7]_4
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.328    10.900 r  U_RA_PQ_S/genblk3[6].U_REG/maxv1_carry_i_1__2/O
                         net (fo=1, routed)           0.331    11.231    U_RA_PQ_S/genblk2[4].U_SORTEVEN/DI[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.616 r  U_RA_PQ_S/genblk2[4].U_SORTEVEN/maxv1_carry/CO[3]
                         net (fo=32, routed)          1.688    13.304    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][1]_4[0]
    SLICE_X7Y97          LUT5 (Prop_lut5_I3_O)        0.124    13.428 r  U_RA_PQ_S/genblk3[6].U_REG/q[value][0]_i_1__3/O
                         net (fo=1, routed)           0.000    13.428    U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][7]_1[0]
    SLICE_X7Y97          FDRE                                         r  U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.604    19.027    U_RA_PQ_S/genblk3[5].U_REG/clk_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][0]/C
                         clock pessimism              0.276    19.303    
                         clock uncertainty           -0.035    19.267    
    SLICE_X7Y97          FDRE (Setup_fdre_C_D)        0.031    19.298    U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][0]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 2.307ns (28.373%)  route 5.824ns (71.627%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 19.029 - 14.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.724     5.327    U_RA_PQ_S/genblk3[3].U_REG/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/Q
                         net (fo=9, routed)           1.184     6.989    U_RA_PQ_S/genblk3[3].U_REG/Q[3]
    SLICE_X7Y94          LUT4 (Prop_lut4_I0_O)        0.296     7.285 r  U_RA_PQ_S/genblk3[3].U_REG/maxv1_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.285    U_RA_PQ_S/genblk1[3].U_SORTODD/S[1]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  U_RA_PQ_S/genblk1[3].U_SORTODD/maxv1_carry/CO[3]
                         net (fo=84, routed)          1.998     9.833    U_RA_PQ_S/genblk3[4].U_REG/CO[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.146     9.979 f  U_RA_PQ_S/genblk3[4].U_REG/q[key][7]_i_2__1/O
                         net (fo=2, routed)           0.593    10.572    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][7]_4
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.328    10.900 r  U_RA_PQ_S/genblk3[6].U_REG/maxv1_carry_i_1__2/O
                         net (fo=1, routed)           0.331    11.231    U_RA_PQ_S/genblk2[4].U_SORTEVEN/DI[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.616 r  U_RA_PQ_S/genblk2[4].U_SORTEVEN/maxv1_carry/CO[3]
                         net (fo=32, routed)          1.718    13.334    U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][1]_1[0]
    SLICE_X2Y97          LUT5 (Prop_lut5_I3_O)        0.124    13.458 r  U_RA_PQ_S/genblk3[4].U_REG/q[value][3]_i_1__2/O
                         net (fo=1, routed)           0.000    13.458    U_RA_PQ_S/genblk3[4].U_REG/q[value][3]_i_1__2_n_0
    SLICE_X2Y97          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.606    19.029    U_RA_PQ_S/genblk3[4].U_REG/clk_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][3]/C
                         clock pessimism              0.259    19.288    
                         clock uncertainty           -0.035    19.252    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.077    19.329    U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][3]
  -------------------------------------------------------------------
                         required time                         19.329    
                         arrival time                         -13.458    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.025ns  (logic 2.307ns (28.747%)  route 5.718ns (71.253%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 19.026 - 14.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.724     5.327    U_RA_PQ_S/genblk3[3].U_REG/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/Q
                         net (fo=9, routed)           1.184     6.989    U_RA_PQ_S/genblk3[3].U_REG/Q[3]
    SLICE_X7Y94          LUT4 (Prop_lut4_I0_O)        0.296     7.285 r  U_RA_PQ_S/genblk3[3].U_REG/maxv1_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.285    U_RA_PQ_S/genblk1[3].U_SORTODD/S[1]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  U_RA_PQ_S/genblk1[3].U_SORTODD/maxv1_carry/CO[3]
                         net (fo=84, routed)          1.998     9.833    U_RA_PQ_S/genblk3[4].U_REG/CO[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.146     9.979 f  U_RA_PQ_S/genblk3[4].U_REG/q[key][7]_i_2__1/O
                         net (fo=2, routed)           0.593    10.572    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][7]_4
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.328    10.900 r  U_RA_PQ_S/genblk3[6].U_REG/maxv1_carry_i_1__2/O
                         net (fo=1, routed)           0.331    11.231    U_RA_PQ_S/genblk2[4].U_SORTEVEN/DI[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.616 r  U_RA_PQ_S/genblk2[4].U_SORTEVEN/maxv1_carry/CO[3]
                         net (fo=32, routed)          1.233    12.849    U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][1]_1[0]
    SLICE_X6Y94          LUT5 (Prop_lut5_I3_O)        0.124    12.973 r  U_RA_PQ_S/genblk3[4].U_REG/q[key][2]_i_1__1/O
                         net (fo=1, routed)           0.379    13.352    U_RA_PQ_S/genblk3[4].U_REG/q[key][2]_i_1__1_n_0
    SLICE_X6Y94          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.603    19.026    U_RA_PQ_S/genblk3[4].U_REG/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][2]/C
                         clock pessimism              0.276    19.302    
                         clock uncertainty           -0.035    19.266    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)       -0.031    19.235    U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][2]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -13.352    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 2.307ns (28.620%)  route 5.754ns (71.380%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 19.028 - 14.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.724     5.327    U_RA_PQ_S/genblk3[3].U_REG/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/Q
                         net (fo=9, routed)           1.184     6.989    U_RA_PQ_S/genblk3[3].U_REG/Q[3]
    SLICE_X7Y94          LUT4 (Prop_lut4_I0_O)        0.296     7.285 r  U_RA_PQ_S/genblk3[3].U_REG/maxv1_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.285    U_RA_PQ_S/genblk1[3].U_SORTODD/S[1]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  U_RA_PQ_S/genblk1[3].U_SORTODD/maxv1_carry/CO[3]
                         net (fo=84, routed)          1.998     9.833    U_RA_PQ_S/genblk3[4].U_REG/CO[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.146     9.979 f  U_RA_PQ_S/genblk3[4].U_REG/q[key][7]_i_2__1/O
                         net (fo=2, routed)           0.593    10.572    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][7]_4
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.328    10.900 r  U_RA_PQ_S/genblk3[6].U_REG/maxv1_carry_i_1__2/O
                         net (fo=1, routed)           0.331    11.231    U_RA_PQ_S/genblk2[4].U_SORTEVEN/DI[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.616 r  U_RA_PQ_S/genblk2[4].U_SORTEVEN/maxv1_carry/CO[3]
                         net (fo=32, routed)          1.648    13.264    U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][1]_1[0]
    SLICE_X3Y96          LUT5 (Prop_lut5_I3_O)        0.124    13.388 r  U_RA_PQ_S/genblk3[4].U_REG/q[value][4]_i_1__2/O
                         net (fo=1, routed)           0.000    13.388    U_RA_PQ_S/genblk3[4].U_REG/q[value][4]_i_1__2_n_0
    SLICE_X3Y96          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.605    19.028    U_RA_PQ_S/genblk3[4].U_REG/clk_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][4]/C
                         clock pessimism              0.259    19.287    
                         clock uncertainty           -0.035    19.251    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.031    19.282    U_RA_PQ_S/genblk3[4].U_REG/q_reg[value][4]
  -------------------------------------------------------------------
                         required time                         19.282    
                         arrival time                         -13.388    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 2.307ns (28.708%)  route 5.729ns (71.292%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 19.027 - 14.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.724     5.327    U_RA_PQ_S/genblk3[3].U_REG/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/Q
                         net (fo=9, routed)           1.184     6.989    U_RA_PQ_S/genblk3[3].U_REG/Q[3]
    SLICE_X7Y94          LUT4 (Prop_lut4_I0_O)        0.296     7.285 r  U_RA_PQ_S/genblk3[3].U_REG/maxv1_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.285    U_RA_PQ_S/genblk1[3].U_SORTODD/S[1]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  U_RA_PQ_S/genblk1[3].U_SORTODD/maxv1_carry/CO[3]
                         net (fo=84, routed)          1.998     9.833    U_RA_PQ_S/genblk3[4].U_REG/CO[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.146     9.979 f  U_RA_PQ_S/genblk3[4].U_REG/q[key][7]_i_2__1/O
                         net (fo=2, routed)           0.593    10.572    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][7]_4
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.328    10.900 r  U_RA_PQ_S/genblk3[6].U_REG/maxv1_carry_i_1__2/O
                         net (fo=1, routed)           0.331    11.231    U_RA_PQ_S/genblk2[4].U_SORTEVEN/DI[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.616 r  U_RA_PQ_S/genblk2[4].U_SORTEVEN/maxv1_carry/CO[3]
                         net (fo=32, routed)          1.623    13.239    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][1]_4[0]
    SLICE_X4Y98          LUT5 (Prop_lut5_I3_O)        0.124    13.363 r  U_RA_PQ_S/genblk3[6].U_REG/q[value][1]_i_1__3/O
                         net (fo=1, routed)           0.000    13.363    U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][7]_1[1]
    SLICE_X4Y98          FDRE                                         r  U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.604    19.027    U_RA_PQ_S/genblk3[5].U_REG/clk_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][1]/C
                         clock pessimism              0.276    19.303    
                         clock uncertainty           -0.035    19.267    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.029    19.296    U_RA_PQ_S/genblk3[5].U_REG/q_reg[value][1]
  -------------------------------------------------------------------
                         required time                         19.296    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.307ns (29.088%)  route 5.624ns (70.912%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 19.026 - 14.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.724     5.327    U_RA_PQ_S/genblk3[3].U_REG/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/Q
                         net (fo=9, routed)           1.184     6.989    U_RA_PQ_S/genblk3[3].U_REG/Q[3]
    SLICE_X7Y94          LUT4 (Prop_lut4_I0_O)        0.296     7.285 r  U_RA_PQ_S/genblk3[3].U_REG/maxv1_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.285    U_RA_PQ_S/genblk1[3].U_SORTODD/S[1]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  U_RA_PQ_S/genblk1[3].U_SORTODD/maxv1_carry/CO[3]
                         net (fo=84, routed)          1.998     9.833    U_RA_PQ_S/genblk3[4].U_REG/CO[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.146     9.979 f  U_RA_PQ_S/genblk3[4].U_REG/q[key][7]_i_2__1/O
                         net (fo=2, routed)           0.593    10.572    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][7]_4
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.328    10.900 r  U_RA_PQ_S/genblk3[6].U_REG/maxv1_carry_i_1__2/O
                         net (fo=1, routed)           0.331    11.231    U_RA_PQ_S/genblk2[4].U_SORTEVEN/DI[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.616 r  U_RA_PQ_S/genblk2[4].U_SORTEVEN/maxv1_carry/CO[3]
                         net (fo=32, routed)          1.047    12.663    U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][1]_1[0]
    SLICE_X7Y93          LUT5 (Prop_lut5_I3_O)        0.124    12.787 r  U_RA_PQ_S/genblk3[4].U_REG/q[key][6]_i_1__1/O
                         net (fo=1, routed)           0.471    13.258    U_RA_PQ_S/genblk3[4].U_REG/q[key][6]_i_1__1_n_0
    SLICE_X7Y93          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.603    19.026    U_RA_PQ_S/genblk3[4].U_REG/clk_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][6]/C
                         clock pessimism              0.279    19.305    
                         clock uncertainty           -0.035    19.269    
    SLICE_X7Y93          FDRE (Setup_fdre_C_D)       -0.067    19.202    U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][6]
  -------------------------------------------------------------------
                         required time                         19.202    
                         arrival time                         -13.258    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[5].U_REG/q_reg[key][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 2.307ns (29.361%)  route 5.550ns (70.639%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 18.950 - 14.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.724     5.327    U_RA_PQ_S/genblk3[3].U_REG/clk_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.478     5.805 r  U_RA_PQ_S/genblk3[3].U_REG/q_reg[key][3]/Q
                         net (fo=9, routed)           1.184     6.989    U_RA_PQ_S/genblk3[3].U_REG/Q[3]
    SLICE_X7Y94          LUT4 (Prop_lut4_I0_O)        0.296     7.285 r  U_RA_PQ_S/genblk3[3].U_REG/maxv1_carry_i_7__3/O
                         net (fo=1, routed)           0.000     7.285    U_RA_PQ_S/genblk1[3].U_SORTODD/S[1]
    SLICE_X7Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.835 r  U_RA_PQ_S/genblk1[3].U_SORTODD/maxv1_carry/CO[3]
                         net (fo=84, routed)          1.998     9.833    U_RA_PQ_S/genblk3[4].U_REG/CO[0]
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.146     9.979 f  U_RA_PQ_S/genblk3[4].U_REG/q[key][7]_i_2__1/O
                         net (fo=2, routed)           0.593    10.572    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][7]_4
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.328    10.900 r  U_RA_PQ_S/genblk3[6].U_REG/maxv1_carry_i_1__2/O
                         net (fo=1, routed)           0.331    11.231    U_RA_PQ_S/genblk2[4].U_SORTEVEN/DI[3]
    SLICE_X9Y93          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.616 r  U_RA_PQ_S/genblk2[4].U_SORTEVEN/maxv1_carry/CO[3]
                         net (fo=32, routed)          0.968    12.584    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][1]_4[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.124    12.708 r  U_RA_PQ_S/genblk3[6].U_REG/q[key][2]_i_1__2/O
                         net (fo=1, routed)           0.476    13.184    U_RA_PQ_S/genblk3[5].U_REG/D[2]
    SLICE_X10Y94         FDRE                                         r  U_RA_PQ_S/genblk3[5].U_REG/q_reg[key][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.527    18.950    U_RA_PQ_S/genblk3[5].U_REG/clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  U_RA_PQ_S/genblk3[5].U_REG/q_reg[key][2]/C
                         clock pessimism              0.259    19.209    
                         clock uncertainty           -0.035    19.173    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)       -0.028    19.145    U_RA_PQ_S/genblk3[5].U_REG/q_reg[key][2]
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 deqDEBOUNCE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            deqDEBOUNCE/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.605     1.524    deqDEBOUNCE/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  deqDEBOUNCE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  deqDEBOUNCE/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.774    deqDEBOUNCE/count_reg_n_0_[15]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  deqDEBOUNCE/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    deqDEBOUNCE/count_reg[12]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  deqDEBOUNCE/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.988    deqDEBOUNCE/count_reg[16]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  deqDEBOUNCE/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.872     2.037    deqDEBOUNCE/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  deqDEBOUNCE/count_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    deqDEBOUNCE/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 deqDEBOUNCE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            deqDEBOUNCE/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.605     1.524    deqDEBOUNCE/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  deqDEBOUNCE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  deqDEBOUNCE/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.774    deqDEBOUNCE/count_reg_n_0_[15]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  deqDEBOUNCE/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    deqDEBOUNCE/count_reg[12]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  deqDEBOUNCE/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.999    deqDEBOUNCE/count_reg[16]_i_1__0_n_5
    SLICE_X1Y100         FDRE                                         r  deqDEBOUNCE/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.872     2.037    deqDEBOUNCE/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  deqDEBOUNCE/count_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    deqDEBOUNCE/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 deqDEBOUNCE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            deqDEBOUNCE/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.605     1.524    deqDEBOUNCE/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  deqDEBOUNCE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  deqDEBOUNCE/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.774    deqDEBOUNCE/count_reg_n_0_[15]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  deqDEBOUNCE/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    deqDEBOUNCE/count_reg[12]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  deqDEBOUNCE/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.024    deqDEBOUNCE/count_reg[16]_i_1__0_n_6
    SLICE_X1Y100         FDRE                                         r  deqDEBOUNCE/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.872     2.037    deqDEBOUNCE/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  deqDEBOUNCE/count_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    deqDEBOUNCE/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 deqDEBOUNCE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            deqDEBOUNCE/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.605     1.524    deqDEBOUNCE/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  deqDEBOUNCE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  deqDEBOUNCE/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.774    deqDEBOUNCE/count_reg_n_0_[15]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  deqDEBOUNCE/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    deqDEBOUNCE/count_reg[12]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  deqDEBOUNCE/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.024    deqDEBOUNCE/count_reg[16]_i_1__0_n_4
    SLICE_X1Y100         FDRE                                         r  deqDEBOUNCE/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.872     2.037    deqDEBOUNCE/clk_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  deqDEBOUNCE/count_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    deqDEBOUNCE/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 deqDEBOUNCE/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            deqDEBOUNCE/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.605     1.524    deqDEBOUNCE/clk_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  deqDEBOUNCE/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  deqDEBOUNCE/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.774    deqDEBOUNCE/count_reg_n_0_[15]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  deqDEBOUNCE/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.934    deqDEBOUNCE/count_reg[12]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  deqDEBOUNCE/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    deqDEBOUNCE/count_reg[16]_i_1__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  deqDEBOUNCE/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.027    deqDEBOUNCE/count_reg[20]_i_1__0_n_7
    SLICE_X1Y101         FDRE                                         r  deqDEBOUNCE/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.872     2.037    deqDEBOUNCE/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  deqDEBOUNCE/count_reg[20]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    deqDEBOUNCE/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.576     1.495    U_RA_PQ_S/genblk3[8].U_REG/clk_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][0]/Q
                         net (fo=2, routed)           0.091     1.727    U_RA_PQ_S/genblk3[8].U_REG/q_reg[value_n_0_][0]
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.045     1.772 r  U_RA_PQ_S/genblk3[8].U_REG/q[value][0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.772    U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][7]_1[0]
    SLICE_X8Y98          FDRE                                         r  U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.847     2.012    U_RA_PQ_S/genblk3[7].U_REG/clk_IBUF_BUFG
    SLICE_X8Y98          FDRE                                         r  U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][0]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X8Y98          FDRE (Hold_fdre_C_D)         0.121     1.629    U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.604     1.523    U_RA_PQ_S/genblk3[7].U_REG/clk_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][3]/Q
                         net (fo=3, routed)           0.110     1.774    U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][7]_2[3]
    SLICE_X7Y98          FDRE                                         r  U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.875     2.040    U_RA_PQ_S/genblk3[8].U_REG/clk_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][3]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.070     1.609    U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_RA_PQ_S/genblk3[7].U_REG/q_reg[key][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[8].U_REG/q_reg[key][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.499%)  route 0.150ns (51.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.575     1.494    U_RA_PQ_S/genblk3[7].U_REG/clk_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  U_RA_PQ_S/genblk3[7].U_REG/q_reg[key][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_RA_PQ_S/genblk3[7].U_REG/q_reg[key][2]/Q
                         net (fo=7, routed)           0.150     1.785    U_RA_PQ_S/genblk3[8].U_REG/Q[2]
    SLICE_X9Y94          FDRE                                         r  U_RA_PQ_S/genblk3[8].U_REG/q_reg[key][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.846     2.011    U_RA_PQ_S/genblk3[8].U_REG/clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  U_RA_PQ_S/genblk3[8].U_REG/q_reg[key][2]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.070     1.601    U_RA_PQ_S/genblk3[8].U_REG/q_reg[key][2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U_RA_PQ_S/genblk3[2].U_REG/q_reg[value][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[1].U_REG/q_reg[value][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.871%)  route 0.105ns (36.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.602     1.521    U_RA_PQ_S/genblk3[2].U_REG/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  U_RA_PQ_S/genblk3[2].U_REG/q_reg[value][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  U_RA_PQ_S/genblk3[2].U_REG/q_reg[value][6]/Q
                         net (fo=2, routed)           0.105     1.768    U_RA_PQ_S/genblk3[2].U_REG/q_reg[value_n_0_][6]
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  U_RA_PQ_S/genblk3[2].U_REG/q[value][6]_i_1/O
                         net (fo=1, routed)           0.000     1.813    U_RA_PQ_S/genblk3[1].U_REG/q_reg[value][7]_1[6]
    SLICE_X5Y91          FDRE                                         r  U_RA_PQ_S/genblk3[1].U_REG/q_reg[value][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.873     2.038    U_RA_PQ_S/genblk3[1].U_REG/clk_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  U_RA_PQ_S/genblk3[1].U_REG/q_reg[value][6]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.091     1.628    U_RA_PQ_S/genblk3[1].U_REG/q_reg[value][6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.575     1.494    U_RA_PQ_S/genblk3[8].U_REG/clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][6]/Q
                         net (fo=2, routed)           0.138     1.773    U_RA_PQ_S/genblk3[8].U_REG/q_reg[value_n_0_][6]
    SLICE_X8Y94          LUT5 (Prop_lut5_I2_O)        0.045     1.818 r  U_RA_PQ_S/genblk3[8].U_REG/q[value][6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.818    U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][7]_1[6]
    SLICE_X8Y94          FDRE                                         r  U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.846     2.011    U_RA_PQ_S/genblk3[7].U_REG/clk_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][6]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121     1.628    U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X1Y92     SEVENSEG/U_CT/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X1Y92     SEVENSEG/U_CT/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X1Y92     SEVENSEG/U_CT/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X2Y88     SEVENSEG/U_ENB/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X2Y88     SEVENSEG/U_ENB/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X2Y88     SEVENSEG/U_ENB/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X2Y88     SEVENSEG/U_ENB/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X2Y89     SEVENSEG/U_ENB/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X2Y89     SEVENSEG/U_ENB/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X10Y94    U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X11Y93    U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X9Y92     U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X8Y91     U_RA_PQ_S/genblk3[4].U_REG/q_reg[key][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X10Y95    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X11Y94    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X11Y95    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X10Y96    U_RA_PQ_S/genblk3[8].U_REG/q_reg[key][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X10Y96    U_RA_PQ_S/genblk3[8].U_REG/q_reg[key][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X10Y94    U_RA_PQ_S/genblk3[5].U_REG/q_reg[key][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X10Y97    U_RA_PQ_S/genblk3[6].U_REG/q_reg[key][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X9Y98     U_RA_PQ_S/genblk3[8].U_REG/q_reg[value][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X8Y98     U_RA_PQ_S/genblk3[6].U_REG/q_reg[value][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X10Y97    U_RA_PQ_S/genblk3[7].U_REG/q_reg[key][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X8Y98     U_RA_PQ_S/genblk3[7].U_REG/q_reg[value][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X1Y92     SEVENSEG/U_CT/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X1Y92     SEVENSEG/U_CT/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X1Y92     SEVENSEG/U_CT/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X1Y92     SEVENSEG/U_CT/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X1Y92     SEVENSEG/U_CT/q_reg[2]/C



