// Seed: 3510586070
module module_0 (
    input tri id_0,
    output tri id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    output tri id_7,
    output supply0 id_8,
    output wand id_9,
    input supply0 id_10,
    input wire id_11,
    output supply0 id_12,
    input wor id_13,
    input supply1 id_14,
    input supply0 id_15,
    output supply1 id_16
);
  localparam id_18 = 1;
  wire  id_19;
  logic id_20;
  ;
  integer id_21;
  wire id_22;
  ;
  assign module_1.id_2 = 0;
  wire id_23;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1
    , id_26,
    input tri0 id_2,
    output uwire id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    input wire id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri0 id_11,
    input tri id_12,
    input wire id_13,
    output tri id_14,
    input tri0 id_15,
    output wor id_16,
    output tri0 id_17,
    input wor id_18,
    input uwire id_19,
    input tri1 id_20,
    output wor id_21,
    output logic id_22,
    input supply0 id_23,
    input wand id_24
);
  final begin : LABEL_0
    id_22 <= id_13;
  end
  wire id_27;
  wire id_28;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_8,
      id_1,
      id_6,
      id_21,
      id_3,
      id_1,
      id_14,
      id_14,
      id_7,
      id_23,
      id_3,
      id_9,
      id_9,
      id_24,
      id_1
  );
endmodule
