#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Mar 18 10:40:16 2015
# Process ID: 13056
# Log file: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/vivado.log
# Journal file: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Xilinx\Vivado\2014.2\progetti\WP1\WP1\WP1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/wp1/ip_repo/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 840.293 ; gain = 27.410
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.4 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:util_ds_buf:1.0 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:1.0 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:1.0 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:util_ds_buf:1.0 - util_ds_buf_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:1.0 - util_ds_buf_4
Adding component instance block -- xilinx.com:ip:selectio_wiz:5.1 - selectio_wiz_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- Lpsc.in2p3.fr:user:Interface_uub:1.01 - Interface_uub_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <WP1_system> from BD file <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd>
open_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1047.676 ; gain = 204.598
startgroup
create_bd_cell -type ip -vlnv Lpsc.in2p3.fr:user:Interface_uub:1.01 Interface_uub_1
endgroup
set_property location {7.5 2393 925} [get_bd_cells Interface_uub_1]
delete_bd_objs [get_bd_cells Interface_uub_1]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/wp1/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
set_property ip_repo_paths  c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog -add_ip C:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0/component.xml -repo_path c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo
INFO: [IP_Flow 19-1655] Copied IP 'xilinx.com:ip:util_ds_buf:1.0' into repository 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo' at c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo/util_dis_buf_v1_0_1.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in locations: 
   c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo/util_dis_buf_v1_0_1
   c:/Xilinx/Vivado/2014.2/data/rsb/iprepos/util_ds_buf_v1_0
update_ip_catalog -delete_ip xilinx.com:ip:util_ds_buf:1.0 -repo_path c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo
INFO: [IP_Flow 19-1659] Deleted IP 'xilinx.com:ip:util_ds_buf:1.0' from repository 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo' at c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo/util_dis_buf_v1_0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/WP1/ip_repo/util_dis_buf_v1_0_1' will take precedence over the same IP in the Xilinx installed IP.
startgroup
create_bd_cell -type ip -vlnv Lpsc.in2p3.fr:user:Interface_uub:1.01 Interface_uub_1
endgroup
delete_bd_objs [get_bd_cells Interface_uub_1]
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_nets xlconstant_3_dout] [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_nets xlconstant_1_dout] [get_bd_nets xlconstant_2_dout] [get_bd_nets selectio_wiz_1_data_in_to_device] [get_bd_nets selectio_wiz_0_data_in_to_device] [get_bd_cells Interface_uub_0]
set_property location {1 272 408} [get_bd_cells processing_system7_0]
set_property location {2.5 1085 491} [get_bd_cells processing_system7_0_axi_periph]
set_property location {1 380 755} [get_bd_cells rst_processing_system7_0_100M]
set_property location {2 980 522} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2.5 995 528} [get_bd_cells processing_system7_0_axi_periph]
set_property location {4 1605 568} [get_bd_cells axi_gpio_0]
set_property location {4 1606 508} [get_bd_cells axi_gpio_0]
set_property location {1 269 974} [get_bd_cells util_ds_buf_2]
regenerate_bd_layout -routing
set_property location {2 794 920} [get_bd_cells selectio_wiz_0]
set_property location {2 756 1167} [get_bd_cells xlconstant_1]
set_property location {1 364 1152} [get_bd_cells util_ds_buf_2]
set_property location {1 338 1029} [get_bd_cells util_ds_buf_4]
set_property location {126 1174} [get_bd_ports ADC1_N]
regenerate_bd_layout -routing
set_property location {2.5 923 415} [get_bd_cells processing_system7_0_axi_periph]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
startgroup
create_bd_cell -type ip -vlnv Lpsc.in2p3.fr:user:Interface_uub:1.01 Interface_uub_0
endgroup
delete_bd_objs [get_bd_cells Interface_uub_0]
set_property ip_repo_paths  {} [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property ip_repo_paths  C:/Xilinx/Vivado/2014.2/progetti/ip_repo [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
startgroup
create_bd_cell -type ip -vlnv Lpsc.in2p3.fr:user:Interface_uub:1.01 Interface_uub_0
WARNING: [IP_Flow 19-3816] IP 'WP1_system_Interface_uub_0_2' has the same version but different revision to another IP in the project. This may lead to errors during synthesis or simulation. Please select 'Report IP Status' from the 'Tools/Report' menu for more information.
endgroup
set_property location {3.5 1416 990} [get_bd_cells Interface_uub_0]
connect_bd_net [get_bd_pins selectio_wiz_1/data_in_to_device] [get_bd_pins Interface_uub_0/adc0]
connect_bd_net [get_bd_pins selectio_wiz_0/data_in_to_device] [get_bd_pins Interface_uub_0/adc1]
set_property location {2 810 1164} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins Interface_uub_0/adc2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins Interface_uub_0/adc3]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins Interface_uub_0/adc4]
connect_bd_intf_net [get_bd_intf_pins Interface_uub_0/S00_AXI] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins Interface_uub_0/FPGA_CK] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {2 783 179} [get_bd_cells util_ds_buf_3]
set_property location {2 900 61} [get_bd_cells util_ds_buf_1]
connect_bd_net [get_bd_pins Interface_uub_0/ADC_CK] [get_bd_pins util_ds_buf_3/IBUF_OUT]
set_property location {5 1889 172} [get_bd_cells util_ds_buf_0]
set_property location {2093 180} [get_bd_ports adc_clk_N]
set_property location {3 1188 558} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2.5 1072 575} [get_bd_cells processing_system7_0_axi_periph]
set_property location {4.5 1746 567} [get_bd_cells axi_gpio_0]
ipx::edit_ip_in_project -upgrade true -name {Interface_uub_v1_01_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/Interface_uub_v1_01_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_uub_v1_01_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
current_project WP1
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/Interface_uub_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd'
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/Interface_uub_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd 
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd'
[Wed Mar 18 10:55:31 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
reset_run synth_1
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins Interface_uub_0/s00_axi_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins Interface_uub_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
WARNING: [PS7-6] LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recomndation is to use 1.8/2.5V IO.
CRITICAL WARNING: [BD 41-1356] Address block </Interface_uub_0/S00_AXI/S00_AXI_reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Interface_uub_0/sw
/Interface_uub_0/ec0_in
/Interface_uub_0/ec1_in
/Interface_uub_0/TRIG_IN
/Interface_uub_0/PPS_IN

Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_uub_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_uub_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_s00_mmu_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_s00_mmu_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_uub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
[Wed Mar 18 10:57:22 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1204.238 ; gain = 17.637
current_project Interface_uub_v1_01_project
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:188]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:465]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:467]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 11:05:34 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_uub_v1_01_project/Interface_uub_v1_01_project.runs/synth_1/runme.log
current_project WP1
current_project Interface_uub_v1_01_project
ipx::create_xgui_files [ipx::current_core]
current_project WP1
current_project Interface_uub_v1_01_project
update_compile_order -fileset sources_1
ipx::create_xgui_files [ipx::current_core]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 11:13:12 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_uub_v1_01_project/Interface_uub_v1_01_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 11:14:02 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_uub_v1_01_project/Interface_uub_v1_01_project.runs/synth_1/runme.log
set_property vendor {INFN Lecce} [ipx::current_core]
undo
INFO: [Common 17-17] undo 'set_property vendor {INFN Lecce} [ipx::current_core]'
set_property vendor {le.infn.it} [ipx::current_core]
set_property display_name {Interface_ADC_AXI} [ipx::current_core]
set_property name {Interface Twin ADC} [ipx::current_core]
set_property name {Interface_ADC} [ipx::current_core]
set_property version {1.0} [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
current_project WP1
current_project Interface_uub_v1_01_project
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-1972] Upgraded WP1_system_Interface_uub_0_2 from Interface_uub 1.01 to Interface_ADC_AXI 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_uub_0_2/WP1_system_Interface_uub_0_2.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.051 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 11:21:37 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1
[Wed Mar 18 11:24:06 2015] Launched impl_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/impl_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_uub_0_2 (Interface_ADC_AXI 1.0) from revision 1 to revision 2
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_uub_0_2/WP1_system_Interface_uub_0_2.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.203 ; gain = 14.152
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
CRITICAL WARNING: [BD 41-1356] Address block </Interface_uub_0/S00_AXI/S00_AXI_reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to map it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Interface_uub_0/sw
/Interface_uub_0/ec0_in
/Interface_uub_0/ec1_in
/Interface_uub_0/TRIG_IN
/Interface_uub_0/PPS_IN

Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_uub_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_uub_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_s00_mmu_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_s00_mmu_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_uub_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_mmu .
[Wed Mar 18 11:26:07 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1356.328 ; gain = 12.125
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
save_project_as interface_ADC C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC -force
import_files
close_project
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 11:33:22 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1
[Wed Mar 18 11:33:49 2015] Launched impl_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/impl_1/runme.log
ipx::create_xgui_files [ipx::current_core]
startgroup
current_project WP1
create_bd_cell -type ip -vlnv le.infn.it:user:Interface_ADC:1.0 Interface_ADC_0
endgroup
set_property location {5 1846 1129} [get_bd_cells Interface_ADC_0]
delete_bd_objs [get_bd_cells Interface_ADC_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells Interface_ADC_0]'
delete_bd_objs [get_bd_nets xlconstant_2_dout] [get_bd_nets selectio_wiz_0_data_in_to_device] [get_bd_nets xlconstant_1_dout] [get_bd_nets xlconstant_3_dout] [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_nets selectio_wiz_1_data_in_to_device] [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_cells Interface_uub_0]
set_property location {4.5 1634 1075} [get_bd_cells Interface_ADC_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Interface_ADC_0/S00_AXI]
</Interface_ADC_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
connect_bd_net [get_bd_pins Interface_ADC_0/ADC_CK] [get_bd_pins util_ds_buf_3/IBUF_OUT]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins Interface_ADC_0/FPGA_CK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins selectio_wiz_1/data_in_to_device] [get_bd_pins Interface_ADC_0/adc0]
connect_bd_net [get_bd_pins Interface_ADC_0/adc1] [get_bd_pins selectio_wiz_0/data_in_to_device]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins Interface_ADC_0/adc2]
connect_bd_net [get_bd_pins Interface_ADC_0/adc3] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins Interface_ADC_0/adc4]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
current_project Interface_ADC_v1_0_project
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 11:40:17 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
current_project WP1
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
current_project Interface_ADC_v1_0_project
ipx::create_xgui_files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [BD 41-1162] The cell '/Interface_ADC_0' is already at its latest version.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Interface_ADC_0/sw
/Interface_ADC_0/ec0_in
/Interface_ADC_0/ec1_in
/Interface_ADC_0/TRIG_IN
/Interface_ADC_0/PPS_IN

Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Wed Mar 18 11:43:57 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1392.398 ; gain = 13.070
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
current_project WP1
reset_run synth_1
current_project Interface_ADC_v1_0_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 11:46:15 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 2 to revision 3
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'WP1_system_Interface_ADC_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.398 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Interface_ADC_0/TRIG_IN

Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Wed Mar 18 11:47:48 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1403.523 ; gain = 11.125
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 18 11:51:29 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
startgroup
create_bd_port -dir I TRIG_IN
connect_bd_net [get_bd_pins /Interface_ADC_0/TRIG_IN] [get_bd_ports TRIG_IN]
endgroup
startgroup
create_bd_port -dir O TRIG_OUT
connect_bd_net [get_bd_pins /Interface_ADC_0/TRIG_OUT] [get_bd_ports TRIG_OUT]
endgroup
open_run impl_1
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_early.xdc]
Finished Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_early.xdc]
Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system.xdc]
Finished Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system.xdc]
Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_late.xdc]
Finished Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.501 . Memory (MB): peak = 1643.211 ; gain = 0.000
Restoring placement.
Restored 843 out of 843 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1730.059 ; gain = 326.535
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 18 11:55:57 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
create_bd_cell: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2189.020 ; gain = 0.000
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Wed Mar 18 11:59:37 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:01:15 . Memory (MB): peak = 2211.074 ; gain = 22.055
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
[Wed Mar 18 12:08:46 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
startgroup
set_property -dict [list CONFIG.CONST_VAL {33554158}] [get_bd_cells xlconstant_2]
endgroup
close_design
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs impl_1
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_xlconstant_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 18 12:16:10 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Wed Mar 18 12:16:10 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2211.074 ; gain = 0.000
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
[Wed Mar 18 14:32:03 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 18 14:36:21 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets TRIG_IN_1] [get_bd_ports TRIG_IN]
delete_bd_objs [get_bd_nets Interface_ADC_0_TRIG_OUT] [get_bd_ports TRIG_OUT]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Interface_ADC_0/TRIG_IN

Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Wed Mar 18 14:38:42 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2211.074 ; gain = 0.000
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 18 14:42:50 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_early.xdc]
Finished Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_early.xdc]
Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system.xdc]
Finished Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system.xdc]
Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_late.xdc]
Finished Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.749 . Memory (MB): peak = 2211.074 ; gain = 0.000
Restoring placement.
Restored 840 out of 840 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.074 ; gain = 0.000
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
startgroup
create_bd_port -dir I TRIG_IN
connect_bd_net [get_bd_pins /Interface_ADC_0/TRIG_IN] [get_bd_ports TRIG_IN]
endgroup
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Wed Mar 18 14:46:14 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2241.254 ; gain = 16.137
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 18 14:49:57 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_early.xdc]
Finished Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_early.xdc]
Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system.xdc]
Finished Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system.xdc]
Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_late.xdc]
Finished Parsing XDC File [c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/.Xil/Vivado-13056-User-PC/dcp/WP1_system_late.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 2241.254 ; gain = 0.000
Restoring placement.
Restored 840 out of 840 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2241.254 ; gain = 0.000
set_property iostandard LVCMOS18 [get_ports [list TRIG_IN]]
set_property iostandard LVCMOS25 [get_ports [list TRIG_IN]]
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_2_0/WP1_system_xlconstant_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_3_0/WP1_system_xlconstant_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Common 17-14] Message 'Memdata 28-152' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[Wed Mar 18 14:58:04 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

delete_bd_objs [get_bd_nets selectio_wiz_0_data_in_to_device]
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins Interface_ADC_0/adc1] [get_bd_pins xlconstant_1/dout]
delete_bd_objs [get_bd_nets xlconstant_2_dout] [get_bd_cells xlconstant_2]
delete_bd_objs [get_bd_nets xlconstant_3_dout] [get_bd_cells xlconstant_3]
startgroup
set_property -dict [list CONFIG.CONST_VAL {33550062}] [get_bd_cells xlconstant_1]
endgroup
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins Interface_ADC_0/adc3] [get_bd_pins xlconstant_1/dout]
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins Interface_ADC_0/adc4] [get_bd_pins xlconstant_1/dout]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Wed Mar 18 15:18:16 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2367.035 ; gain = 66.063
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 18 17:58:13 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
ipx::create_xgui_files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 18:30:31 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
current_project WP1
disconnect_bd_net /xlconstant_1_dout [get_bd_pins Interface_ADC_0/adc4]
disconnect_bd_net /xlconstant_1_dout [get_bd_pins Interface_ADC_0/adc3]
current_project Interface_ADC_v1_0_project
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 18:34:51 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 18:36:17 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 18:45:49 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 18:49:52 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 18:59:30 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 18 19:01:26 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2367.035 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 3 to revision 4
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'WP1_system_Interface_ADC_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2367.035 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Wed Mar 18 19:02:58 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2367.035 ; gain = 0.000
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 18 19:07:42 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 18 19:09:48 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

delete_bd_objs [get_bd_nets util_ds_buf_3_IBUF_OUT]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets util_ds_buf_3_IBUF_OUT]'
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
current_project WP1
disconnect_bd_net /xlconstant_1_dout [get_bd_pins Interface_ADC_0/adc1]
connect_bd_net [get_bd_pins Interface_ADC_0/adc1] [get_bd_pins selectio_wiz_0/data_in_to_device]
set_property location {2 831 1073} [get_bd_cells selectio_wiz_0]
set_property location {2 805 1058} [get_bd_cells selectio_wiz_0]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Wed Mar 18 19:41:38 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2367.035 ; gain = 0.000
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 11:23:15 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 11:25:55 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

current_project Interface_ADC_v1_0_project
current_project WP1
delete_bd_objs [get_bd_nets util_ds_buf_3_IBUF_OUT]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins Interface_ADC_0/ADC_CK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Thu Mar 19 12:42:04 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2367.035 ; gain = 0.000
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 12:45:33 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 12:47:27 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

launch_sdk -workspace C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1 -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1 -hwspec C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_nets selectio_wiz_0_data_in_to_device]
connect_bd_net -net [get_bd_nets xlconstant_1_dout] [get_bd_pins Interface_ADC_0/adc1] [get_bd_pins xlconstant_1/dout]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Thu Mar 19 16:35:31 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2367.035 ; gain = 0.000
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 16:40:36 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 16:42:59 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

disconnect_bd_net /xlconstant_1_dout [get_bd_pins Interface_ADC_0/adc1]
connect_bd_net [get_bd_pins selectio_wiz_0/data_in_to_device] [get_bd_pins Interface_ADC_0/adc1]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins Interface_ADC_0/FPGA_CK]
connect_bd_net [get_bd_pins util_ds_buf_3/IBUF_OUT] [get_bd_pins Interface_ADC_0/FPGA_CK]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins Interface_ADC_0/ADC_CK]
connect_bd_net -net [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_pins Interface_ADC_0/ADC_CK] [get_bd_pins util_ds_buf_3/IBUF_OUT]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Thu Mar 19 17:01:38 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2378.305 ; gain = 11.270
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins selectio_wiz_1/clk_in]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins selectio_wiz_0/clk_in]
connect_bd_net -net [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_pins selectio_wiz_0/clk_in] [get_bd_pins util_ds_buf_3/IBUF_OUT]
connect_bd_net -net [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_pins selectio_wiz_1/clk_in] [get_bd_pins util_ds_buf_3/IBUF_OUT]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Thu Mar 19 17:02:55 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2390.332 ; gain = 12.027
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 17:07:48 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
disconnect_bd_net /util_ds_buf_3_IBUF_OUT [get_bd_pins selectio_wiz_1/clk_in]
disconnect_bd_net /util_ds_buf_3_IBUF_OUT [get_bd_pins selectio_wiz_0/clk_in]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins selectio_wiz_0/clk_in] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins selectio_wiz_1/clk_in] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Thu Mar 19 17:13:21 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2407.266 ; gain = 10.434
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 17:16:44 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 17:18:33 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

current_project Interface_ADC_v1_0_project
current_project WP1
current_project Interface_ADC_v1_0_project
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Thu Mar 19 17:41:15 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2407.266 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 4 to revision 5
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2407.266 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Thu Mar 19 17:44:14 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2414.984 ; gain = 7.719
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 17:47:22 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
disconnect_bd_net /util_ds_buf_3_IBUF_OUT [get_bd_pins Interface_ADC_0/FPGA_CK]
connect_bd_net -net [get_bd_nets util_ds_buf_3_IBUF_OUT] [get_bd_pins Interface_ADC_0/FPGA_CK] [get_bd_pins util_ds_buf_3/IBUF_OUT]
disconnect_bd_net /util_ds_buf_3_IBUF_OUT [get_bd_pins Interface_ADC_0/FPGA_CK]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins Interface_ADC_0/FPGA_CK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Thu Mar 19 17:50:06 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2424.711 ; gain = 9.727
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2424.711 ; gain = 0.000
update_compile_order -fileset sim_1
current_project WP1
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 17:53:25 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
current_project Interface_ADC_v1_0_project
current_project WP1
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 19 17:55:15 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

startgroup
set_property -dict [list CONFIG.CONST_VAL {472783918}] [get_bd_cells xlconstant_1]
endgroup
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Fri Mar 20 10:48:10 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2451.641 ; gain = 23.242
launch_runs impl_1
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Fri Mar 20 10:51:32 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Fri Mar 20 10:53:26 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
current_project Interface_ADC_v1_0_project
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 12:43:52 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 2515.434 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 5 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
upgrade_bd_cells: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2517.539 ; gain = 2.105
ipx::update_ip_instances: Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 2517.539 ; gain = 5.750
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Tue Mar 24 12:47:15 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:01:00 . Memory (MB): peak = 2539.156 ; gain = 21.617
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Tue Mar 24 15:49:03 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2539.156 ; gain = 0.000
update_compile_order -fileset sim_1
current_project WP1
startgroup
set_property package_pin L18 [get_ports {ADC1_CLK_P[0]}]
endgroup
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
delete_bd_objs [get_bd_nets util_ds_buf_3_IBUF_OUT]
delete_bd_objs [get_bd_nets util_ds_buf_1_IBUF_OUT]
connect_bd_net [get_bd_ports ADC1_clk] [get_bd_pins util_ds_buf_3/IBUF_OUT]
connect_bd_net [get_bd_pins Interface_ADC_0/ADC_CK] [get_bd_pins util_ds_buf_1/IBUF_OUT]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
startgroup
set_property package_pin C15 [get_ports {ADC2_CLK_P[0]}]
endgroup
save_constraints -force
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Tue Mar 24 16:14:01 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2561.516 ; gain = 7.086
current_project Interface_ADC_v1_0_project
current_project WP1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Tue Mar 24 16:17:20 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
current_project Interface_ADC_v1_0_project
current_project WP1
open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
current_project Interface_ADC_v1_0_project
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 17:07:58 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 17:10:53 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2561.516 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 6 to revision 7
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2561.516 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Tue Mar 24 17:13:29 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2576.137 ; gain = 14.621
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Tue Mar 24 17:17:14 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2576.137 ; gain = 0.000
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 17:30:38 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2576.137 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 7 to revision 8
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2576.137 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Tue Mar 24 17:32:24 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2593.234 ; gain = 17.098
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Tue Mar 24 17:36:10 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
current_project WP1
current_project Interface_ADC_v1_0_project
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 18:01:28 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2593.234 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 8 to revision 9
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2593.234 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd" into library xil_defaultlib [C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hdl/WP1_system.vhd:1]
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
[Tue Mar 24 18:03:29 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2615.676 ; gain = 22.441
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Tue Mar 24 18:06:56 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

open_bd_design {C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd}
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2640.000 ; gain = 0.000
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 18:17:25 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 18:22:51 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 18:23:29 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 18:27:18 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2640.000 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 9 to revision 10
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2640.000 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Tue Mar 24 18:29:19 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Tue Mar 24 18:29:19 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2641.234 ; gain = 1.234
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 19:29:54 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2641.234 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 10 to revision 11
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2641.234 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
current_project WP1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_1_0/WP1_system_xlconstant_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Tue Mar 24 19:31:30 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Tue Mar 24 19:31:30 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2660.309 ; gain = 19.074
current_project Interface_ADC_v1_0_project
file mkdir c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.sdk
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Tue Mar 24 19:39:42 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2660.309 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 11 to revision 12
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2660.309 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2660.309 ; gain = 0.000
update_compile_order -fileset sim_1
ipx::remove_all_port [ipx::current_core]
current_project WP1
ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd} -top_module_name {Interface_uub_v1_0}
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
set_property group_name {UnGrouped} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property group_name {UnGrouped} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property group_name {UnGrouped} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property group_name {UnGrouped} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_DATA_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_ADDR_WIDTH [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_BASEADDR [ipx::current_core]]
set_property page_name {} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
set_property order {0} [ipx::get_user_parameter C_S00_AXI_HIGHADDR [ipx::current_core]]
ipx::create_xgui_files [ipx::current_core]
current_project Interface_ADC_v1_0_project
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2671.707 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 12 to revision 13
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'WP1_system_Interface_ADC_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
CRITICAL WARNING: [BD 41-1167] The pin 'adc2' is not found on the upgraded version of the cell '/Interface_ADC_0'. Its connection to the net 'xlconstant_1_dout' has been removed.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.348 ; gain = 7.461
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2683.273 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 13 to revision 14
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2686.418 ; gain = 9.652
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Tue Mar 24 19:57:44 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Tue Mar 24 19:57:44 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2705.582 ; gain = 19.164
ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
file mkdir c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.sdk
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2705.582 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2705.582 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Tue Mar 24 20:21:55 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Tue Mar 24 20:21:55 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2728.813 ; gain = 23.230
set_property location {4 1626 1122} [get_bd_cells Interface_ADC_0]
set_property location {1 348 1101} [get_bd_cells util_ds_buf_2]
set_property location {2 785 1120} [get_bd_cells selectio_wiz_0]
set_property location {4 1630 1110} [get_bd_cells Interface_ADC_0]
set_property location {4 1628 1130} [get_bd_cells Interface_ADC_0]
regenerate_bd_layout -routing
set_property location {2 814 578} [get_bd_cells xlconstant_0]
save_bd_design
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 25 09:33:48 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
current_project WP1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 25 09:36:03 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

current_project Interface_ADC_v1_0_project
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 25 09:44:52 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2739.066 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 15 to revision 16
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 2739.066 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 25 09:46:41 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Wed Mar 25 09:46:41 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2749.793 ; gain = 10.727
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2749.793 ; gain = 0.000
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 25 10:15:20 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2749.793 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 16 to revision 17
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2749.793 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 25 10:17:16 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Wed Mar 25 10:17:16 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2767.637 ; gain = 17.844
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 25 10:51:26 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2775.656 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 17 to revision 18
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2775.656 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 25 10:52:53 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Wed Mar 25 10:52:53 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2789.766 ; gain = 14.109
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 25 11:13:46 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2792.609 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 18 to revision 19
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2792.609 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 25 11:14:53 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Wed Mar 25 11:14:53 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2805.508 ; gain = 12.898
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2805.508 ; gain = 0.000
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Wed Mar 25 12:02:32 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2807.563 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 19 to revision 20
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2807.563 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Wed Mar 25 12:04:11 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Wed Mar 25 12:04:11 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2824.070 ; gain = 16.508
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/hdl/Interface_uub_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/Interface_uub_v1_0_S00_AXI.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd" into library xil_defaultlib [c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/src/test_uub.vhd:1]
[Thu Mar 26 16:59:27 2015] Launched synth_1...
Run output will be captured here: c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project/Interface_ADC_v1_0_project.runs/synth_1/runme.log
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'le.infn.it:user:Interface_ADC:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0' will take precedence over the same IP in location c:/Xilinx/Vivado/2014.2/progetti/ip_repo/Interface_uub_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2840.777 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded WP1_system_Interface_ADC_0_0 (Interface_ADC_AXI 1.0) from revision 20 to revision 21
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.upgrade_log'.
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2840.777 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Exporting to file C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/hw_handoff/WP1_system.hwh
VHDL Output written to : WP1_system.vhd
VHDL Output written to : WP1_system_wrapper.vhd
Wrote  : <C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/WP1_system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_2_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_3_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_util_ds_buf_4_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'WP1_system_selectio_wiz_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_Interface_ADC_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'WP1_system_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'WP1_system_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:12.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block selectio_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Interface_ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_0/WP1_system_processing_system7_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_axi_gpio_0_0/WP1_system_axi_gpio_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_processing_system7_0_axi_periph_0/WP1_system_processing_system7_0_axi_periph_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_rst_processing_system7_0_100M_0/WP1_system_rst_processing_system7_0_100M_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_0_0/WP1_system_util_ds_buf_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_1_0/WP1_system_util_ds_buf_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xbar_0/WP1_system_xbar_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_0_0/WP1_system_selectio_wiz_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_2_0/WP1_system_util_ds_buf_2_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_3_0/WP1_system_util_ds_buf_3_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_xlconstant_0_0/WP1_system_xlconstant_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_util_ds_buf_4_0/WP1_system_util_ds_buf_4_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_selectio_wiz_1_0/WP1_system_selectio_wiz_1_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_Interface_ADC_0_0/WP1_system_Interface_ADC_0_0.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. c:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.srcs/sources_1/bd/WP1_system/ip/WP1_system_auto_pc_0/WP1_system_auto_pc_0.xci
[Thu Mar 26 17:03:12 2015] Launched synth_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/synth_1/runme.log
[Thu Mar 26 17:03:12 2015] Launched impl_1...
Run output will be captured here: C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.793 ; gain = 11.016
file copy -force C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1.runs/impl_1/WP1_system.sysdef C:/Xilinx/Vivado/2014.2/progetti/WP1/WP1/WP1_system.hdf

ipx::edit_ip_in_project -upgrade true -name {Interface_ADC_v1_0_project} -directory {C:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/Interface_ADC_v1_0_project} {c:/Xilinx/Vivado/2014.2/progetti/ip_repo/interface_ADC/interface_ADC.srcs/sources_1/imports/interface_uub_1.0/component.xml}
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0/interface_adc_v1_0_project'
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2851.793 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_uub_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx/vivado/2014.2/progetti/ip_repo/interface_adc/interface_adc.srcs/sources_1/imports/interface_uub_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:util_ds_buf:1.0'. The one found in IP location 'c:/Xilinx/Vivado/2014.2/progetti/ip_repo/util_dis_buf_v1_0' will take precedence over the same IP in the Xilinx installed IP.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2851.793 ; gain = 0.000
update_compile_order -fileset sim_1
