Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu May 21 19:22:57 2020
| Host         : fra running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file pynqz2_wrapper_timing_summary_routed.rpt -pb pynqz2_wrapper_timing_summary_routed.pb -rpx pynqz2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynqz2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.237        0.000                      0                58763        0.024        0.000                      0                58669       15.250        0.000                       0                 20053  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         17.237        0.000                      0                58542        0.024        0.000                      0                58448       15.250        0.000                       0                 20053  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              27.906        0.000                      0                  221        0.184        0.000                      0                  221  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.237ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.875ns  (logic 0.999ns (6.716%)  route 13.876ns (93.284%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 35.890 - 33.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.666     2.960    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X38Y11         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518     3.478 f  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/Q
                                       net (fo=858, routed)        10.348    13.826    pynqz2_i/dtpu/dtpu_core/inst/cu/out[3]
    Routing       SLICE_X88Y32                                                      f  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/I3
    Routing       SLICE_X88Y32         LUT4 (Prop_lut4_I3_O)        0.149    13.975 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/O
                                       net (fo=96, routed)          2.507    16.482    pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46_n_0
    Routing       SLICE_X94Y35                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/I0
    Routing       SLICE_X94Y35         LUT5 (Prop_lut5_I0_O)        0.332    16.814 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/O
                                       net (fo=11, routed)          1.021    17.835    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[7]
    Routing       DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.711    35.890    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
                  DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                                       clock pessimism              0.129    36.019    
                                       clock uncertainty           -0.496    35.523    
                  DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                                   -0.450    35.073    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  ---------------------------------------------------------------------------------
                                       required time                         35.073    
                                       arrival time                         -17.835    
  ---------------------------------------------------------------------------------
                                       slack                                 17.237    

Slack (MET) :             17.366ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.746ns  (logic 0.999ns (6.775%)  route 13.747ns (93.225%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 35.890 - 33.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.666     2.960    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X38Y11         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518     3.478 f  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/Q
                                       net (fo=858, routed)        10.348    13.826    pynqz2_i/dtpu/dtpu_core/inst/cu/out[3]
    Routing       SLICE_X88Y32                                                      f  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/I3
    Routing       SLICE_X88Y32         LUT4 (Prop_lut4_I3_O)        0.149    13.975 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/O
                                       net (fo=96, routed)          2.507    16.482    pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46_n_0
    Routing       SLICE_X94Y35                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/I0
    Routing       SLICE_X94Y35         LUT5 (Prop_lut5_I0_O)        0.332    16.814 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/O
                                       net (fo=11, routed)          0.892    17.706    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[7]
    Routing       DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[11]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.711    35.890    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
                  DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                                       clock pessimism              0.129    36.019    
                                       clock uncertainty           -0.496    35.523    
                  DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                                   -0.450    35.073    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  ---------------------------------------------------------------------------------
                                       required time                         35.073    
                                       arrival time                         -17.706    
  ---------------------------------------------------------------------------------
                                       slack                                 17.366    

Slack (MET) :             17.366ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.746ns  (logic 0.999ns (6.775%)  route 13.747ns (93.225%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 35.890 - 33.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.666     2.960    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X38Y11         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518     3.478 f  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/Q
                                       net (fo=858, routed)        10.348    13.826    pynqz2_i/dtpu/dtpu_core/inst/cu/out[3]
    Routing       SLICE_X88Y32                                                      f  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/I3
    Routing       SLICE_X88Y32         LUT4 (Prop_lut4_I3_O)        0.149    13.975 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/O
                                       net (fo=96, routed)          2.507    16.482    pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46_n_0
    Routing       SLICE_X94Y35                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/I0
    Routing       SLICE_X94Y35         LUT5 (Prop_lut5_I0_O)        0.332    16.814 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/O
                                       net (fo=11, routed)          0.892    17.706    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[7]
    Routing       DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.711    35.890    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
                  DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                                       clock pessimism              0.129    36.019    
                                       clock uncertainty           -0.496    35.523    
                  DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                                   -0.450    35.073    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  ---------------------------------------------------------------------------------
                                       required time                         35.073    
                                       arrival time                         -17.706    
  ---------------------------------------------------------------------------------
                                       slack                                 17.366    

Slack (MET) :             17.419ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.693ns  (logic 0.999ns (6.799%)  route 13.694ns (93.201%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 35.890 - 33.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.666     2.960    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X38Y11         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518     3.478 f  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/Q
                                       net (fo=858, routed)        10.348    13.826    pynqz2_i/dtpu/dtpu_core/inst/cu/out[3]
    Routing       SLICE_X88Y32                                                      f  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/I3
    Routing       SLICE_X88Y32         LUT4 (Prop_lut4_I3_O)        0.149    13.975 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/O
                                       net (fo=96, routed)          2.507    16.482    pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46_n_0
    Routing       SLICE_X94Y35                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/I0
    Routing       SLICE_X94Y35         LUT5 (Prop_lut5_I0_O)        0.332    16.814 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/O
                                       net (fo=11, routed)          0.839    17.653    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[7]
    Routing       DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[14]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.711    35.890    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
                  DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                                       clock pessimism              0.129    36.019    
                                       clock uncertainty           -0.496    35.523    
                  DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                                   -0.450    35.073    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  ---------------------------------------------------------------------------------
                                       required time                         35.073    
                                       arrival time                         -17.653    
  ---------------------------------------------------------------------------------
                                       slack                                 17.419    

Slack (MET) :             17.419ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.693ns  (logic 0.999ns (6.799%)  route 13.694ns (93.201%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 35.890 - 33.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.666     2.960    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X38Y11         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518     3.478 f  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/Q
                                       net (fo=858, routed)        10.348    13.826    pynqz2_i/dtpu/dtpu_core/inst/cu/out[3]
    Routing       SLICE_X88Y32                                                      f  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/I3
    Routing       SLICE_X88Y32         LUT4 (Prop_lut4_I3_O)        0.149    13.975 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/O
                                       net (fo=96, routed)          2.507    16.482    pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46_n_0
    Routing       SLICE_X94Y35                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/I0
    Routing       SLICE_X94Y35         LUT5 (Prop_lut5_I0_O)        0.332    16.814 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/O
                                       net (fo=11, routed)          0.839    17.653    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[7]
    Routing       DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[15]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.711    35.890    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
                  DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                                       clock pessimism              0.129    36.019    
                                       clock uncertainty           -0.496    35.523    
                  DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                                   -0.450    35.073    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  ---------------------------------------------------------------------------------
                                       required time                         35.073    
                                       arrival time                         -17.653    
  ---------------------------------------------------------------------------------
                                       slack                                 17.419    

Slack (MET) :             17.425ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.687ns  (logic 0.999ns (6.802%)  route 13.688ns (93.198%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 35.890 - 33.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.666     2.960    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X38Y11         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518     3.478 f  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/Q
                                       net (fo=858, routed)        10.348    13.826    pynqz2_i/dtpu/dtpu_core/inst/cu/out[3]
    Routing       SLICE_X88Y32                                                      f  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/I3
    Routing       SLICE_X88Y32         LUT4 (Prop_lut4_I3_O)        0.149    13.975 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/O
                                       net (fo=96, routed)          2.507    16.482    pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46_n_0
    Routing       SLICE_X94Y35                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/I0
    Routing       SLICE_X94Y35         LUT5 (Prop_lut5_I0_O)        0.332    16.814 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/O
                                       net (fo=11, routed)          0.833    17.647    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[7]
    Routing       DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[16]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.711    35.890    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
                  DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                                       clock pessimism              0.129    36.019    
                                       clock uncertainty           -0.496    35.523    
                  DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                                   -0.450    35.073    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  ---------------------------------------------------------------------------------
                                       required time                         35.073    
                                       arrival time                         -17.647    
  ---------------------------------------------------------------------------------
                                       slack                                 17.425    

Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.674ns  (logic 0.999ns (6.808%)  route 13.675ns (93.192%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 35.890 - 33.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.666     2.960    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X38Y11         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518     3.478 f  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/Q
                                       net (fo=858, routed)        10.348    13.826    pynqz2_i/dtpu/dtpu_core/inst/cu/out[3]
    Routing       SLICE_X88Y32                                                      f  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/I3
    Routing       SLICE_X88Y32         LUT4 (Prop_lut4_I3_O)        0.149    13.975 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/O
                                       net (fo=96, routed)          2.507    16.482    pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46_n_0
    Routing       SLICE_X94Y35                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/I0
    Routing       SLICE_X94Y35         LUT5 (Prop_lut5_I0_O)        0.332    16.814 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/O
                                       net (fo=11, routed)          0.820    17.634    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[7]
    Routing       DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[12]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.711    35.890    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
                  DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                                       clock pessimism              0.129    36.019    
                                       clock uncertainty           -0.496    35.523    
                  DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                                   -0.450    35.073    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  ---------------------------------------------------------------------------------
                                       required time                         35.073    
                                       arrival time                         -17.634    
  ---------------------------------------------------------------------------------
                                       slack                                 17.438    

Slack (MET) :             17.438ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.674ns  (logic 0.999ns (6.808%)  route 13.675ns (93.192%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 35.890 - 33.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.666     2.960    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X38Y11         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518     3.478 f  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/Q
                                       net (fo=858, routed)        10.348    13.826    pynqz2_i/dtpu/dtpu_core/inst/cu/out[3]
    Routing       SLICE_X88Y32                                                      f  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/I3
    Routing       SLICE_X88Y32         LUT4 (Prop_lut4_I3_O)        0.149    13.975 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/O
                                       net (fo=96, routed)          2.507    16.482    pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46_n_0
    Routing       SLICE_X94Y35                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/I0
    Routing       SLICE_X94Y35         LUT5 (Prop_lut5_I0_O)        0.332    16.814 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/O
                                       net (fo=11, routed)          0.820    17.634    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[7]
    Routing       DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.711    35.890    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
                  DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                                       clock pessimism              0.129    36.019    
                                       clock uncertainty           -0.496    35.523    
                  DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                                   -0.450    35.073    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  ---------------------------------------------------------------------------------
                                       required time                         35.073    
                                       arrival time                         -17.634    
  ---------------------------------------------------------------------------------
                                       slack                                 17.438    

Slack (MET) :             17.456ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.657ns  (logic 0.999ns (6.816%)  route 13.658ns (93.184%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 35.890 - 33.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.666     2.960    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X38Y11         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518     3.478 f  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/Q
                                       net (fo=858, routed)        10.348    13.826    pynqz2_i/dtpu/dtpu_core/inst/cu/out[3]
    Routing       SLICE_X88Y32                                                      f  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/I3
    Routing       SLICE_X88Y32         LUT4 (Prop_lut4_I3_O)        0.149    13.975 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/O
                                       net (fo=96, routed)          2.507    16.482    pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46_n_0
    Routing       SLICE_X94Y35                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/I0
    Routing       SLICE_X94Y35         LUT5 (Prop_lut5_I0_O)        0.332    16.814 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/O
                                       net (fo=11, routed)          0.802    17.617    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[7]
    Routing       DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[17]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.711    35.890    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
                  DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                                       clock pessimism              0.129    36.019    
                                       clock uncertainty           -0.496    35.523    
                  DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                                   -0.450    35.073    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  ---------------------------------------------------------------------------------
                                       required time                         35.073    
                                       arrival time                         -17.617    
  ---------------------------------------------------------------------------------
                                       slack                                 17.456    

Slack (MET) :             17.465ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.648ns  (logic 0.999ns (6.820%)  route 13.649ns (93.180%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 35.890 - 33.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.666     2.960    pynqz2_i/dtpu/dtpu_core/inst/cu/clk
                  SLICE_X38Y11         FDRE                                         r  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.518     3.478 f  pynqz2_i/dtpu/dtpu_core/inst/cu/data_precision_reg[3]/Q
                                       net (fo=858, routed)        10.348    13.826    pynqz2_i/dtpu/dtpu_core/inst/cu/out[3]
    Routing       SLICE_X88Y32                                                      f  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/I3
    Routing       SLICE_X88Y32         LUT4 (Prop_lut4_I3_O)        0.149    13.975 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46/O
                                       net (fo=96, routed)          2.507    16.482    pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_9__46_n_0
    Routing       SLICE_X94Y35                                                      r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/I0
    Routing       SLICE_X94Y35         LUT5 (Prop_lut5_I0_O)        0.332    16.814 r  pynqz2_i/dtpu/dtpu_core/inst/cu/smac_8_i_1__1/O
                                       net (fo=11, routed)          0.793    17.608    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/B[7]
    Routing       DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/B[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.711    35.890    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
                  DSP48_X3Y16          DSP48E1                                      r  pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                                       clock pessimism              0.129    36.019    
                                       clock uncertainty           -0.496    35.523    
                  DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                                   -0.450    35.073    pynqz2_i/dtpu/dtpu_core/inst/engine/kernel/rows[0].columns[5].dsp_generation_3.mac_i_j/smac_i/smac_8/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  ---------------------------------------------------------------------------------
                                       required time                         35.073    
                                       arrival time                         -17.608    
  ---------------------------------------------------------------------------------
                                       slack                                 17.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1134]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1134]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.947%)  route 0.185ns (53.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.590     0.926    pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
                  SLICE_X30Y46         FDRE                                         r  pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1134]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.090 r  pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1134]/Q
                                       net (fo=2, routed)           0.185     1.275    pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/D[38]
    Routing       SLICE_X29Y52         FDRE                                         r  pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1134]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.845     1.211    pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
                  SLICE_X29Y52         FDRE                                         r  pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1134]/C
                                       clock pessimism             -0.030     1.181    
                  SLICE_X29Y52         FDRE (Hold_fdre_C_D)         0.070     1.251    pynqz2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1134]
  ---------------------------------------------------------------------------------
                                       required time                         -1.251    
                                       arrival time                           1.275    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.289%)  route 0.165ns (52.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.552     0.888    pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
                  SLICE_X50Y55         FDRE                                         r  pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  pynqz2_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[4]/Q
                                       net (fo=2, routed)           0.165     1.201    pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_axi_rdata[4]
    Routing       SLICE_X49Y57         FDRE                                         r  pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.823     1.189    pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/aclk
                  SLICE_X49Y57         FDRE                                         r  pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[4]/C
                                       clock pessimism             -0.035     1.154    
                  SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.022     1.176    pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -1.176    
                                       arrival time                           1.201    
  ---------------------------------------------------------------------------------
                                       slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_infifo/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.272%)  route 0.227ns (61.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.580     0.916    pynqz2_i/axi_dma_infifo/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
                  SLICE_X67Y51         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X67Y51         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pynqz2_i/axi_dma_infifo/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/Q
                                       net (fo=2, routed)           0.227     1.284    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[21]
    Routing       SLICE_X70Y49         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.855     1.221    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
                  SLICE_X70Y49         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]/C
                                       clock pessimism             -0.030     1.191    
                  SLICE_X70Y49         FDRE (Hold_fdre_C_D)         0.066     1.257    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]
  ---------------------------------------------------------------------------------
                                       required time                         -1.257    
                                       arrival time                           1.284    
  ---------------------------------------------------------------------------------
                                       slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.083%)  route 0.191ns (59.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.557     0.893    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
                  SLICE_X45Y50         FDRE                                         r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/Q
                                       net (fo=2, routed)           0.191     1.212    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[59]
    Routing       SLICE_X44Y49         FDRE                                         r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[31]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.830     1.196    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
                  SLICE_X44Y49         FDRE                                         r  pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[31]/C
                                       clock pessimism             -0.030     1.166    
                  SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.018     1.184    pynqz2_i/axi_dma_csr_mem/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[31]
  ---------------------------------------------------------------------------------
                                       required time                         -1.184    
                                       arrival time                           1.212    
  ---------------------------------------------------------------------------------
                                       slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.729%)  route 0.194ns (60.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.580     0.916    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
                  SLICE_X64Y50         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/Q
                                       net (fo=2, routed)           0.194     1.238    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[48]
    Routing       SLICE_X64Y47         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[26]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.854     1.220    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
                  SLICE_X64Y47         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[26]/C
                                       clock pessimism             -0.030     1.190    
                  SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.019     1.209    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                         -1.209    
                                       arrival time                           1.238    
  ---------------------------------------------------------------------------------
                                       slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.596     0.932    pynqz2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
                  SLICE_X11Y43         FDRE                                         r  pynqz2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  pynqz2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][138]/Q
                                       net (fo=1, routed)           0.056     1.128    pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/DIA0
    Routing       SLICE_X10Y43         RAMD32                                       r  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.865     1.231    pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/WCLK
                  SLICE_X10Y43         RAMD32                                       r  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA/CLK
                                       clock pessimism             -0.286     0.944    
                  SLICE_X10Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.147     1.091    pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         -1.092    
                                       arrival time                           1.128    
  ---------------------------------------------------------------------------------
                                       slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.572     0.908    pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
                  SLICE_X27Y57         FDRE                                         r  pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  pynqz2_i/axi_dma_outfifo/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[5]/Q
                                       net (fo=1, routed)           0.116     1.165    pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    Routing       SLICE_X30Y57         SRLC32E                                      r  pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.843     1.209    pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                  SLICE_X30Y57         SRLC32E                                      r  pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                                       clock pessimism             -0.264     0.945    
                  SLICE_X30Y57         SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.183     1.128    pynqz2_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.128    
                                       arrival time                           1.165    
  ---------------------------------------------------------------------------------
                                       slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.227ns (47.374%)  route 0.252ns (52.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.557     0.893    pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
                  SLICE_X40Y99         FDRE                                         r  pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/Q
                                       net (fo=1, routed)           0.252     1.273    pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[6]
    Routing       SLICE_X40Y100                                                     r  pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1/I2
    Routing       SLICE_X40Y100        LUT3 (Prop_lut3_I2_O)        0.099     1.372 r  pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1/O
                                       net (fo=1, routed)           0.000     1.372    pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1_n_0
    Routing       SLICE_X40Y100        FDRE                                         r  pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.911     1.277    pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
                  SLICE_X40Y100        FDRE                                         r  pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                                       clock pessimism             -0.035     1.242    
                  SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    pynqz2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         -1.334    
                                       arrival time                           1.372    
  ---------------------------------------------------------------------------------
                                       slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.348%)  route 0.237ns (62.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
                  SLICE_X51Y60         FDRE                                         r  pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  pynqz2_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/Q
                                       net (fo=2, routed)           0.237     1.263    pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rdata[0]
    Routing       SLICE_X45Y60         FDRE                                         r  pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
                  SLICE_X45Y60         FDRE                                         r  pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.070     1.223    pynqz2_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.223    
                                       arrival time                           1.263    
  ---------------------------------------------------------------------------------
                                       slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pynqz2_i/axi_dma_infifo/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.835%)  route 0.228ns (58.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.580     0.916    pynqz2_i/axi_dma_infifo/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
                  SLICE_X66Y52         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[38]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X66Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  pynqz2_i/axi_dma_infifo/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[38]/Q
                                       net (fo=1, routed)           0.228     1.308    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[25]
    Routing       SLICE_X66Y49         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.854     1.220    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
                  SLICE_X66Y49         FDRE                                         r  pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
                                       clock pessimism             -0.030     1.190    
                  SLICE_X66Y49         FDRE (Hold_fdre_C_D)         0.076     1.266    pynqz2_i/axi_dma_infifo/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]
  ---------------------------------------------------------------------------------
                                       required time                         -1.266    
                                       arrival time                           1.308    
  ---------------------------------------------------------------------------------
                                       slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X0Y5   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X0Y5   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[9].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X0Y2   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X0Y2   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X0Y0   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X0Y0   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[2].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X0Y1   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X0Y1   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[3].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X0Y9   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X0Y9   pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[1].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/LINEAR_BANK_GEN.MEM_I/ARG_MEM_I/SAME_WIDTH_GEN.BANK_I/ONE_COL_GEN.MEM_BANK_GEN[0].BRAM_7_SERIES.bram.BRAM_I/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X14Y41  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X16Y43  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X16Y43  pynqz2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X62Y61  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X62Y61  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X62Y61  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X62Y61  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X62Y61  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X62Y61  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X62Y61  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.500      15.250     SLICE_X62Y61  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X62Y60  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X62Y60  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO_NEW/FIF_DMG_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       27.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.906ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.419ns (10.822%)  route 3.453ns (89.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 35.669 - 33.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.636     2.930    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.349 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          3.453     6.802    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/out
    Routing       SLICE_X37Y13         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.490    35.669    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/s_axis_aclk
                  SLICE_X37Y13         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]/C
                                       clock pessimism              0.115    35.784    
                                       clock uncertainty           -0.496    35.288    
                  SLICE_X37Y13         FDCE (Recov_fdce_C_CLR)     -0.580    34.708    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.wr_pntr_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         34.708    
                                       arrival time                          -6.802    
  ---------------------------------------------------------------------------------
                                       slack                                 27.906    

Slack (MET) :             28.163ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.MBn.pntr_dist_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.419ns (11.588%)  route 3.197ns (88.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 35.671 - 33.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.636     2.930    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.349 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          3.197     6.546    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/out
    Routing       SLICE_X35Y14         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.MBn.pntr_dist_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.491    35.671    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/s_axis_aclk
                  SLICE_X35Y14         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.MBn.pntr_dist_reg[0]/C
                                       clock pessimism              0.115    35.785    
                                       clock uncertainty           -0.496    35.289    
                  SLICE_X35Y14         FDCE (Recov_fdce_C_CLR)     -0.580    34.709    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.MBn.pntr_dist_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         34.709    
                                       arrival time                          -6.546    
  ---------------------------------------------------------------------------------
                                       slack                                 28.163    

Slack (MET) :             29.156ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.419ns (15.748%)  route 2.242ns (84.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 35.663 - 33.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.636     2.930    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.349 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          2.242     5.591    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]_1
    Routing       SLICE_X32Y29         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.484    35.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/s_axis_aclk
                  SLICE_X32Y29         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism              0.115    35.778    
                                       clock uncertainty           -0.496    35.282    
                  SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.536    34.746    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         34.746    
                                       arrival time                          -5.591    
  ---------------------------------------------------------------------------------
                                       slack                                 29.156    

Slack (MET) :             29.156ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.419ns (15.748%)  route 2.242ns (84.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 35.663 - 33.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.636     2.930    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.349 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          2.242     5.591    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]_1
    Routing       SLICE_X32Y29         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.484    35.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/s_axis_aclk
                  SLICE_X32Y29         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism              0.115    35.778    
                                       clock uncertainty           -0.496    35.282    
                  SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.536    34.746    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         34.746    
                                       arrival time                          -5.591    
  ---------------------------------------------------------------------------------
                                       slack                                 29.156    

Slack (MET) :             29.198ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.419ns (15.748%)  route 2.242ns (84.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 35.663 - 33.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.636     2.930    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.349 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          2.242     5.591    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]_1
    Routing       SLICE_X32Y29         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.484    35.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/s_axis_aclk
                  SLICE_X32Y29         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism              0.115    35.778    
                                       clock uncertainty           -0.496    35.282    
                  SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.494    34.788    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         34.788    
                                       arrival time                          -5.591    
  ---------------------------------------------------------------------------------
                                       slack                                 29.198    

Slack (MET) :             29.198ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.419ns (15.748%)  route 2.242ns (84.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 35.663 - 33.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.636     2.930    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.349 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          2.242     5.591    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]_1
    Routing       SLICE_X32Y29         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.484    35.664    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/s_axis_aclk
                  SLICE_X32Y29         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism              0.115    35.778    
                                       clock uncertainty           -0.496    35.282    
                  SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.494    34.788    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         34.788    
                                       arrival time                          -5.591    
  ---------------------------------------------------------------------------------
                                       slack                                 29.198    

Slack (MET) :             29.377ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.478ns (19.940%)  route 1.919ns (80.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 35.647 - 33.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.635     2.929    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y62         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y62         FDPE (Prop_fdpe_C_Q)         0.478     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                                       net (fo=42, routed)          1.919     5.326    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    Routing       SLICE_X47Y68         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.468    35.647    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X47Y68         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[1]/C
                                       clock pessimism              0.129    35.776    
                                       clock uncertainty           -0.496    35.279    
                  SLICE_X47Y68         FDCE (Recov_fdce_C_CLR)     -0.576    34.703    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         34.703    
                                       arrival time                          -5.326    
  ---------------------------------------------------------------------------------
                                       slack                                 29.377    

Slack (MET) :             29.377ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.478ns (19.940%)  route 1.919ns (80.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 35.647 - 33.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.635     2.929    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X50Y62         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X50Y62         FDPE (Prop_fdpe_C_Q)         0.478     3.407 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst_reg/Q
                                       net (fo=42, routed)          1.919     5.326    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_rst
    Routing       SLICE_X47Y68         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[2]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.468    35.647    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X47Y68         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[2]/C
                                       clock pessimism              0.129    35.776    
                                       clock uncertainty           -0.496    35.279    
                  SLICE_X47Y68         FDCE (Recov_fdce_C_CLR)     -0.576    34.703    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ctrl_reg_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         34.703    
                                       arrival time                          -5.326    
  ---------------------------------------------------------------------------------
                                       slack                                 29.377    

Slack (MET) :             29.382ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/rd_pntr_bin_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.419ns (17.568%)  route 1.966ns (82.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.659 - 33.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.636     2.930    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.419     3.349 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          1.966     5.315    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/out
    Routing       SLICE_X45Y26         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/rd_pntr_bin_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.479    35.659    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/s_axis_aclk
                  SLICE_X45Y26         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/rd_pntr_bin_reg[0]/C
                                       clock pessimism              0.115    35.773    
                                       clock uncertainty           -0.496    35.277    
                  SLICE_X45Y26         FDCE (Recov_fdce_C_CLR)     -0.580    34.697    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_3/rd_pntr_bin_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         34.697    
                                       arrival time                          -5.315    
  ---------------------------------------------------------------------------------
                                       slack                                 29.382    

Slack (MET) :             29.630ns  (required time - arrival time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.456ns (19.809%)  route 1.846ns (80.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 35.645 - 33.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.193     1.193    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.646     2.940    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X44Y63         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X44Y63         FDPE (Prop_fdpe_C_Q)         0.456     3.396 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/ap_rst_fb_reg/Q
                                       net (fo=47, routed)          1.846     5.242    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/axi_ap_rst
    Routing       SLICE_X52Y56         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   33.000    33.000 r  
                  PS7_X0Y0             PS7                          0.000    33.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.088    34.088    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.179 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       1.466    35.645    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
                  SLICE_X52Y56         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[12]/C
                                       clock pessimism              0.129    35.774    
                                       clock uncertainty           -0.496    35.277    
                  SLICE_X52Y56         FDCE (Recov_fdce_C_CLR)     -0.405    34.872    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/oarg_sw_length_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         34.872    
                                       arrival time                          -5.242    
  ---------------------------------------------------------------------------------
                                       slack                                 29.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.794%)  route 0.202ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          0.202     1.216    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/out
    Routing       SLICE_X46Y61         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/s_axis_aclk
                  SLICE_X46Y61         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X46Y61         FDCE (Remov_fdce_C_CLR)     -0.121     1.032    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.032    
                                       arrival time                           1.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.794%)  route 0.202ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          0.202     1.216    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/out
    Routing       SLICE_X46Y61         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/s_axis_aclk
                  SLICE_X46Y61         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X46Y61         FDCE (Remov_fdce_C_CLR)     -0.121     1.032    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.032    
                                       arrival time                           1.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.794%)  route 0.202ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          0.202     1.216    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/out
    Routing       SLICE_X46Y61         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/s_axis_aclk
                  SLICE_X46Y61         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X46Y61         FDCE (Remov_fdce_C_CLR)     -0.121     1.032    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.032    
                                       arrival time                           1.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.794%)  route 0.202ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          0.202     1.216    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/out
    Routing       SLICE_X46Y61         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/s_axis_aclk
                  SLICE_X46Y61         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X46Y61         FDCE (Remov_fdce_C_CLR)     -0.121     1.032    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.032    
                                       arrival time                           1.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.794%)  route 0.202ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          0.202     1.216    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/out
    Routing       SLICE_X46Y61         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/rd_pntr_bin_reg[1]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/s_axis_aclk
                  SLICE_X46Y61         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/rd_pntr_bin_reg[1]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X46Y61         FDCE (Remov_fdce_C_CLR)     -0.121     1.032    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_2/rd_pntr_bin_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -1.032    
                                       arrival time                           1.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.794%)  route 0.202ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          0.202     1.216    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/out
    Routing       SLICE_X47Y61         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/s_axis_aclk
                  SLICE_X47Y61         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X47Y61         FDCE (Remov_fdce_C_CLR)     -0.146     1.007    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.007    
                                       arrival time                           1.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.794%)  route 0.202ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          0.202     1.216    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/out
    Routing       SLICE_X47Y61         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/s_axis_aclk
                  SLICE_X47Y61         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X47Y61         FDCE (Remov_fdce_C_CLR)     -0.146     1.007    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.007    
                                       arrival time                           1.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.794%)  route 0.202ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          0.202     1.216    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[3].wr_stg_inst/out
    Routing       SLICE_X47Y61         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[3].wr_stg_inst/s_axis_aclk
                  SLICE_X47Y61         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X47Y61         FDCE (Remov_fdce_C_CLR)     -0.146     1.007    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.007    
                                       arrival time                           1.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.794%)  route 0.202ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          0.202     1.216    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[4].wr_stg_inst/out
    Routing       SLICE_X47Y61         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[4].wr_stg_inst/s_axis_aclk
                  SLICE_X47Y61         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X47Y61         FDCE (Remov_fdce_C_CLR)     -0.146     1.007    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/gsync_stage[4].wr_stg_inst/Q_reg_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.007    
                                       arrival time                           1.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.794%)  route 0.202ns (61.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.310     0.310    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.550     0.886    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/s_axis_aclk
                  SLICE_X53Y61         FDPE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X53Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.014 f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/axi_rst_reg/Q
                                       net (fo=36, routed)          0.202     1.216    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/out
    Routing       SLICE_X47Y61         FDCE                                         f  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/rd_pntr_bin_reg[0]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  pynqz2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.337     0.337    pynqz2_i/processing_system7_0/inst/FCLK_CLK0
                  BUFGCTRL_X0Y16                                                    r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pynqz2_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                                       net (fo=20054, routed)       0.822     1.188    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/s_axis_aclk
                  SLICE_X47Y61         FDCE                                         r  pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/rd_pntr_bin_reg[0]/C
                                       clock pessimism             -0.035     1.153    
                  SLICE_X47Y61         FDCE (Remov_fdce_C_CLR)     -0.146     1.007    pynqz2_i/dtpu/axis_accelerator_ada/U0/XD_ADAPTER_CORE_I/XD_INPUT_ARGS_I/IARGS_GEN.INPUT_ARGS_GEN[0].S2M_GEN.IARG_AP_S2M_I/MEM_CTRL_I/NEW_INTRO.clkx_1/rd_pntr_bin_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.007    
                                       arrival time                           1.216    
  ---------------------------------------------------------------------------------
                                       slack                                  0.209    





