<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Jan 21 00:16:08 2024" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="Clk_Div" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="CLK_I" SIGIS="clk" SIGNAME="External_Ports_CLK_I">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Clock_Divider_2" PORT="CLK_I"/>
        <CONNECTION INSTANCE="Clock_Divider_1" PORT="CLK_I"/>
        <CONNECTION INSTANCE="Clock_Divider_0" PORT="CLK_I"/>
        <CONNECTION INSTANCE="Clock_Divider_3" PORT="CLK_I"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED0" SIGIS="undef" SIGNAME="Clock_Divider_0_CLK_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Clock_Divider_0" PORT="CLK_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED1" SIGIS="undef" SIGNAME="Clock_Divider_1_CLK_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Clock_Divider_1" PORT="CLK_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED2" SIGIS="undef" SIGNAME="Clock_Divider_2_CLK_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Clock_Divider_2" PORT="CLK_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED3" SIGIS="undef" SIGNAME="Clock_Divider_3_CLK_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Clock_Divider_3" PORT="CLK_O"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Clock_Divider_0" HWVERSION="1.0" INSTANCE="Clock_Divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Clock_Divider" VLNV="xilinx.com:module_ref:Clock_Divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x7735940"/>
        <PARAMETER NAME="Component_Name" VALUE="Clk_Div_Clock_Divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_I" SIGIS="undef" SIGNAME="External_Ports_CLK_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_O" SIGIS="undef" SIGNAME="Clock_Divider_0_CLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Clock_Divider_1" HWVERSION="1.0" INSTANCE="Clock_Divider_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Clock_Divider" VLNV="xilinx.com:module_ref:Clock_Divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x389ACA0"/>
        <PARAMETER NAME="Component_Name" VALUE="Clk_Div_Clock_Divider_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_I" SIGIS="undef" SIGNAME="External_Ports_CLK_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_O" SIGIS="undef" SIGNAME="Clock_Divider_1_CLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Clock_Divider_2" HWVERSION="1.0" INSTANCE="Clock_Divider_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Clock_Divider" VLNV="xilinx.com:module_ref:Clock_Divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x1DCD650"/>
        <PARAMETER NAME="Component_Name" VALUE="Clk_Div_Clock_Divider_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_I" SIGIS="undef" SIGNAME="External_Ports_CLK_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_O" SIGIS="undef" SIGNAME="Clock_Divider_2_CLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Clock_Divider_3" HWVERSION="1.0" INSTANCE="Clock_Divider_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Clock_Divider" VLNV="xilinx.com:module_ref:Clock_Divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIVISOR" VALUE="0x0EE6828"/>
        <PARAMETER NAME="Component_Name" VALUE="Clk_Div_Clock_Divider_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CLK_I" SIGIS="undef" SIGNAME="External_Ports_CLK_I">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK_I"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CLK_O" SIGIS="undef" SIGNAME="Clock_Divider_3_CLK_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
