#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002953d27f880 .scope module, "three_to_eight_tb" "three_to_eight_tb" 2 4;
 .timescale -9 -9;
v000002953d2e28f0_0 .var "A0", 0 0;
v000002953d2e2210_0 .var "A1", 0 0;
v000002953d2e2b70_0 .var "A2", 0 0;
v000002953d2e2d50_0 .net "Y0", 0 0, v000002953d2e2990_0;  1 drivers
v000002953d2e34d0_0 .net "Y1", 0 0, v000002953d2e32f0_0;  1 drivers
v000002953d2e3ed0_0 .net "Y2", 0 0, v000002953d2e2530_0;  1 drivers
v000002953d2e36b0_0 .net "Y3", 0 0, v000002953d2e3d90_0;  1 drivers
v000002953d2e3cf0_0 .net "Y4", 0 0, v000002953d2e3110_0;  1 drivers
v000002953d2e3f70_0 .net "Y5", 0 0, v000002953d2e2670_0;  1 drivers
v000002953d2e22b0_0 .net "Y6", 0 0, v000002953d2e3570_0;  1 drivers
v000002953d2e2c10_0 .net "Y7", 0 0, v000002953d2e2fd0_0;  1 drivers
v000002953d2e2cb0_0 .var "enable", 0 0;
v000002953d2e2e90_0 .var/i "i", 31 0;
S_000002953d23d220 .scope module, "uut" "three_to_eight" 2 8, 3 8 0, S_000002953d27f880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "B2";
    .port_info 1 /INPUT 1 "B1";
    .port_info 2 /INPUT 1 "B0";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "P7";
    .port_info 5 /OUTPUT 1 "P6";
    .port_info 6 /OUTPUT 1 "P5";
    .port_info 7 /OUTPUT 1 "P4";
    .port_info 8 /OUTPUT 1 "P3";
    .port_info 9 /OUTPUT 1 "P2";
    .port_info 10 /OUTPUT 1 "P1";
    .port_info 11 /OUTPUT 1 "P0";
v000002953d2e3b10_0 .net "B0", 0 0, v000002953d2e28f0_0;  1 drivers
v000002953d2e2df0_0 .net "B1", 0 0, v000002953d2e2210_0;  1 drivers
v000002953d2e27b0_0 .net "B2", 0 0, v000002953d2e2b70_0;  1 drivers
v000002953d2e3930_0 .net "D0", 0 0, v000002953d27e7b0_0;  1 drivers
v000002953d2e2170_0 .net "D1", 0 0, v000002953d27e350_0;  1 drivers
v000002953d2e2ad0_0 .net "D2", 0 0, v000002953d27e530_0;  1 drivers
v000002953d2e3890_0 .net "D3", 0 0, v000002953d27e670_0;  1 drivers
v000002953d2e3430_0 .net "P0", 0 0, v000002953d2e2990_0;  alias, 1 drivers
v000002953d2e2490_0 .net "P1", 0 0, v000002953d2e32f0_0;  alias, 1 drivers
v000002953d2e2350_0 .net "P2", 0 0, v000002953d2e2530_0;  alias, 1 drivers
v000002953d2e2a30_0 .net "P3", 0 0, v000002953d2e3d90_0;  alias, 1 drivers
v000002953d2e3e30_0 .net "P4", 0 0, v000002953d2e3110_0;  alias, 1 drivers
v000002953d2e3610_0 .net "P5", 0 0, v000002953d2e2670_0;  alias, 1 drivers
v000002953d2e3a70_0 .net "P6", 0 0, v000002953d2e3570_0;  alias, 1 drivers
v000002953d2e3390_0 .net "P7", 0 0, v000002953d2e2fd0_0;  alias, 1 drivers
v000002953d2e39d0_0 .net "enable", 0 0, v000002953d2e2cb0_0;  1 drivers
L_000002953d2e50a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002953d2e2850_0 .net "zer_net", 0 0, L_000002953d2e50a8;  1 drivers
S_000002953d23d480 .scope module, "decode1" "two_to_four" 3 13, 3 19 0, S_000002953d23d220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Y3";
    .port_info 4 /OUTPUT 1 "Y2";
    .port_info 5 /OUTPUT 1 "Y1";
    .port_info 6 /OUTPUT 1 "Y0";
L_000002953d2e47e0 .functor NOT 1, L_000002953d2e50a8, C4<0>, C4<0>, C4<0>;
L_000002953d2e4a10 .functor NOT 1, v000002953d2e2b70_0, C4<0>, C4<0>, C4<0>;
L_000002953d2e4bd0 .functor AND 1, L_000002953d2e50a8, v000002953d2e2b70_0, C4<1>, C4<1>;
L_000002953d2e4a80 .functor AND 1, L_000002953d2e50a8, L_000002953d2e4a10, C4<1>, C4<1>;
L_000002953d2e4850 .functor AND 1, L_000002953d2e47e0, v000002953d2e2b70_0, C4<1>, C4<1>;
L_000002953d2e45b0 .functor AND 1, L_000002953d2e47e0, L_000002953d2e4a10, C4<1>, C4<1>;
v000002953d27ddb0_0 .net "A0", 0 0, v000002953d2e2b70_0;  alias, 1 drivers
v000002953d27ec10_0 .net "A1", 0 0, L_000002953d2e50a8;  alias, 1 drivers
v000002953d27e8f0_0 .net "C0", 0 0, L_000002953d2e45b0;  1 drivers
v000002953d27e5d0_0 .net "C1", 0 0, L_000002953d2e4850;  1 drivers
v000002953d27df90_0 .net "C2", 0 0, L_000002953d2e4a80;  1 drivers
v000002953d27e3f0_0 .net "C3", 0 0, L_000002953d2e4bd0;  1 drivers
v000002953d27e7b0_0 .var "Y0", 0 0;
v000002953d27e350_0 .var "Y1", 0 0;
v000002953d27e530_0 .var "Y2", 0 0;
v000002953d27e670_0 .var "Y3", 0 0;
v000002953d27def0_0 .net "enable", 0 0, v000002953d2e2cb0_0;  alias, 1 drivers
v000002953d27e0d0_0 .net "nA0", 0 0, L_000002953d2e4a10;  1 drivers
v000002953d27e990_0 .net "nA1", 0 0, L_000002953d2e47e0;  1 drivers
E_000002953d276ba0/0 .event anyedge, v000002953d27def0_0, v000002953d27e3f0_0, v000002953d27df90_0, v000002953d27e5d0_0;
E_000002953d276ba0/1 .event anyedge, v000002953d27e8f0_0;
E_000002953d276ba0 .event/or E_000002953d276ba0/0, E_000002953d276ba0/1;
S_000002953d2843c0 .scope module, "decode2" "two_to_four" 3 14, 3 19 0, S_000002953d23d220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Y3";
    .port_info 4 /OUTPUT 1 "Y2";
    .port_info 5 /OUTPUT 1 "Y1";
    .port_info 6 /OUTPUT 1 "Y0";
L_000002953d2e44d0 .functor NOT 1, v000002953d2e2210_0, C4<0>, C4<0>, C4<0>;
L_000002953d2e4620 .functor NOT 1, v000002953d2e28f0_0, C4<0>, C4<0>, C4<0>;
L_000002953d2e4f50 .functor AND 1, v000002953d2e2210_0, v000002953d2e28f0_0, C4<1>, C4<1>;
L_000002953d2e40e0 .functor AND 1, v000002953d2e2210_0, L_000002953d2e4620, C4<1>, C4<1>;
L_000002953d2e4d90 .functor AND 1, L_000002953d2e44d0, v000002953d2e28f0_0, C4<1>, C4<1>;
L_000002953d2e43f0 .functor AND 1, L_000002953d2e44d0, L_000002953d2e4620, C4<1>, C4<1>;
v000002953d27e710_0 .net "A0", 0 0, v000002953d2e28f0_0;  alias, 1 drivers
v000002953d27ea30_0 .net "A1", 0 0, v000002953d2e2210_0;  alias, 1 drivers
v000002953d27e170_0 .net "C0", 0 0, L_000002953d2e43f0;  1 drivers
v000002953d27ead0_0 .net "C1", 0 0, L_000002953d2e4d90;  1 drivers
v000002953d27eb70_0 .net "C2", 0 0, L_000002953d2e40e0;  1 drivers
v000002953d27e210_0 .net "C3", 0 0, L_000002953d2e4f50;  1 drivers
v000002953d2e2990_0 .var "Y0", 0 0;
v000002953d2e32f0_0 .var "Y1", 0 0;
v000002953d2e2530_0 .var "Y2", 0 0;
v000002953d2e3d90_0 .var "Y3", 0 0;
v000002953d2e2710_0 .net "enable", 0 0, v000002953d27e7b0_0;  alias, 1 drivers
v000002953d2e3070_0 .net "nA0", 0 0, L_000002953d2e4620;  1 drivers
v000002953d2e23f0_0 .net "nA1", 0 0, L_000002953d2e44d0;  1 drivers
E_000002953d2771e0/0 .event anyedge, v000002953d27e7b0_0, v000002953d27e210_0, v000002953d27eb70_0, v000002953d27ead0_0;
E_000002953d2771e0/1 .event anyedge, v000002953d27e170_0;
E_000002953d2771e0 .event/or E_000002953d2771e0/0, E_000002953d2771e0/1;
S_000002953d284550 .scope module, "decode3" "two_to_four" 3 15, 3 19 0, S_000002953d23d220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A1";
    .port_info 1 /INPUT 1 "A0";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Y3";
    .port_info 4 /OUTPUT 1 "Y2";
    .port_info 5 /OUTPUT 1 "Y1";
    .port_info 6 /OUTPUT 1 "Y0";
L_000002953d2e4c40 .functor NOT 1, v000002953d2e2210_0, C4<0>, C4<0>, C4<0>;
L_000002953d2e48c0 .functor NOT 1, v000002953d2e28f0_0, C4<0>, C4<0>, C4<0>;
L_000002953d2e4380 .functor AND 1, v000002953d2e2210_0, v000002953d2e28f0_0, C4<1>, C4<1>;
L_000002953d2e4af0 .functor AND 1, v000002953d2e2210_0, L_000002953d2e48c0, C4<1>, C4<1>;
L_000002953d2e41c0 .functor AND 1, L_000002953d2e4c40, v000002953d2e28f0_0, C4<1>, C4<1>;
L_000002953d2e4460 .functor AND 1, L_000002953d2e4c40, L_000002953d2e48c0, C4<1>, C4<1>;
v000002953d2e20d0_0 .net "A0", 0 0, v000002953d2e28f0_0;  alias, 1 drivers
v000002953d2e3c50_0 .net "A1", 0 0, v000002953d2e2210_0;  alias, 1 drivers
v000002953d2e31b0_0 .net "C0", 0 0, L_000002953d2e4460;  1 drivers
v000002953d2e37f0_0 .net "C1", 0 0, L_000002953d2e41c0;  1 drivers
v000002953d2e3bb0_0 .net "C2", 0 0, L_000002953d2e4af0;  1 drivers
v000002953d2e2f30_0 .net "C3", 0 0, L_000002953d2e4380;  1 drivers
v000002953d2e3110_0 .var "Y0", 0 0;
v000002953d2e2670_0 .var "Y1", 0 0;
v000002953d2e3570_0 .var "Y2", 0 0;
v000002953d2e2fd0_0 .var "Y3", 0 0;
v000002953d2e3250_0 .net "enable", 0 0, v000002953d27e350_0;  alias, 1 drivers
v000002953d2e3750_0 .net "nA0", 0 0, L_000002953d2e48c0;  1 drivers
v000002953d2e25d0_0 .net "nA1", 0 0, L_000002953d2e4c40;  1 drivers
E_000002953d285e80/0 .event anyedge, v000002953d27e350_0, v000002953d2e2f30_0, v000002953d2e3bb0_0, v000002953d2e37f0_0;
E_000002953d285e80/1 .event anyedge, v000002953d2e31b0_0;
E_000002953d285e80 .event/or E_000002953d285e80/0, E_000002953d285e80/1;
    .scope S_000002953d23d480;
T_0 ;
    %wait E_000002953d276ba0;
    %load/vec4 v000002953d27def0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d27e670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d27e530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d27e350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d27e7b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002953d27e3f0_0;
    %assign/vec4 v000002953d27e670_0, 0;
    %load/vec4 v000002953d27df90_0;
    %assign/vec4 v000002953d27e530_0, 0;
    %load/vec4 v000002953d27e5d0_0;
    %assign/vec4 v000002953d27e350_0, 0;
    %load/vec4 v000002953d27e8f0_0;
    %assign/vec4 v000002953d27e7b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002953d2843c0;
T_1 ;
    %wait E_000002953d2771e0;
    %load/vec4 v000002953d2e2710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e3d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e2530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e32f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e2990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002953d27e210_0;
    %assign/vec4 v000002953d2e3d90_0, 0;
    %load/vec4 v000002953d27eb70_0;
    %assign/vec4 v000002953d2e2530_0, 0;
    %load/vec4 v000002953d27ead0_0;
    %assign/vec4 v000002953d2e32f0_0, 0;
    %load/vec4 v000002953d27e170_0;
    %assign/vec4 v000002953d2e2990_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002953d284550;
T_2 ;
    %wait E_000002953d285e80;
    %load/vec4 v000002953d2e3250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e2fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e3570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e2670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e3110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002953d2e2f30_0;
    %assign/vec4 v000002953d2e2fd0_0, 0;
    %load/vec4 v000002953d2e3bb0_0;
    %assign/vec4 v000002953d2e3570_0, 0;
    %load/vec4 v000002953d2e37f0_0;
    %assign/vec4 v000002953d2e2670_0, 0;
    %load/vec4 v000002953d2e31b0_0;
    %assign/vec4 v000002953d2e3110_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002953d27f880;
T_3 ;
    %vpi_call 2 10 "$dumpfile", "three_to_eight_tb.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002953d27f880 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e28f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e2210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e2b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002953d2e2cb0_0, 0;
    %vpi_call 2 16 "$monitor", "%t Enable=%0b A2=%0b A1=%0b A0=%0b Y7=%0b Y6=%0b Y5=%0b Y4=%0b Y3=%0b Y2=%0b Y1=%0b Y0=%0b", $time, v000002953d2e2cb0_0, v000002953d2e2b70_0, v000002953d2e2210_0, v000002953d2e28f0_0, v000002953d2e2c10_0, v000002953d2e22b0_0, v000002953d2e3f70_0, v000002953d2e3cf0_0, v000002953d2e36b0_0, v000002953d2e3ed0_0, v000002953d2e34d0_0, v000002953d2e2d50_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002953d2e2e90_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002953d2e2e90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 5, 0;
    %load/vec4 v000002953d2e2e90_0;
    %pad/s 4;
    %split/vec4 1;
    %store/vec4 v000002953d2e28f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002953d2e2210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002953d2e2b70_0, 0, 1;
    %store/vec4 v000002953d2e2cb0_0, 0, 1;
    %load/vec4 v000002953d2e2e90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002953d2e2e90_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %delay 85, 0;
    %vpi_call 2 20 "$display", "Test complete" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "three_to_eight_tb.v";
    "./three_to_eight.v";
