
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.95

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[0]$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.50    1.50 ^ input external delay
     1    0.21    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.18    0.44    0.33    1.83 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.44    0.00    1.83 ^ qnr.dep[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.83   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.dep[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.27    0.27   library removal time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  1.55   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.37    0.37 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dc_diff_doe (net)
                  0.06    0.00    0.37 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.37   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.50    1.50 ^ input external delay
     1    0.21    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.18    0.44    0.33    1.83 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.44    0.00    1.83 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.83   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.10    7.40   library recovery time
                                  7.40   data required time
-----------------------------------------------------------------------------
                                  7.40   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  5.57   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_0.dct_unit_7.macu.mult_res[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.29    1.08    1.01    1.01 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.08    0.00    1.01 ^ _46623_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   139    3.00    0.78    0.60    1.62 v _46623_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _04423_ (net)
                  0.78    0.00    1.62 v place1056/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    26    0.72    0.19    0.40    2.02 v place1056/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1056 (net)
                  0.19    0.00    2.02 v _48091_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.10    0.24    2.25 v _48091_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _26912_[0] (net)
                  0.10    0.00    2.25 v _78526_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.12    0.54    2.80 ^ _78526_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _26914_[0] (net)
                  0.12    0.00    2.80 ^ _78528_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.14    0.45    3.24 v _78528_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _26919_[0] (net)
                  0.14    0.00    3.24 v _78530_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.12    0.55    3.79 ^ _78530_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _26926_[0] (net)
                  0.12    0.00    3.79 ^ _78531_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.13    0.44    4.23 v _78531_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _26928_[0] (net)
                  0.13    0.00    4.23 v _54222_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    4.29 ^ _54222_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _41837_[0] (net)
                  0.08    0.00    4.29 ^ _83434_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.16    0.35    4.64 v _83434_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _41839_[0] (net)
                  0.16    0.00    4.64 v _57744_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.18    4.83 v _57744_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _06533_ (net)
                  0.07    0.00    4.83 v _57745_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     3    0.04    0.64    0.43    5.25 ^ _57745_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _06534_ (net)
                  0.64    0.00    5.25 ^ _57759_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.27    0.16    5.41 v _57759_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _06546_ (net)
                  0.27    0.00    5.41 v _57762_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.04    0.09    0.24    5.65 v _57762_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _06549_ (net)
                  0.09    0.00    5.65 v _57774_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    5.86 v _57774_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06559_ (net)
                  0.09    0.00    5.86 v _57775_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    5.98 ^ _57775_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _06560_ (net)
                  0.18    0.00    5.98 ^ _57776_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    6.24 v _57776_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _06561_ (net)
                  0.08    0.00    6.24 v _57777_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.21    6.45 v _57777_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00297_ (net)
                  0.09    0.00    6.45 v fdct_zigzag.dct_mod.dct_block_0.dct_unit_7.macu.mult_res[15]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  6.45   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_7.macu.mult_res[15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.10    7.40   library setup time
                                  7.40   data required time
-----------------------------------------------------------------------------
                                  7.40   data required time
                                 -6.45   data arrival time
-----------------------------------------------------------------------------
                                  0.95   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.50    1.50 ^ input external delay
     1    0.21    0.00    0.00    1.50 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.50 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.18    0.44    0.33    1.83 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.44    0.00    1.83 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.83   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.10    7.40   library recovery time
                                  7.40   data required time
-----------------------------------------------------------------------------
                                  7.40   data required time
                                 -1.83   data arrival time
-----------------------------------------------------------------------------
                                  5.57   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_0.dct_unit_7.macu.mult_res[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.29    1.08    1.01    1.01 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.08    0.00    1.01 ^ _46623_/I (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   139    3.00    0.78    0.60    1.62 v _46623_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
                                         _04423_ (net)
                  0.78    0.00    1.62 v place1056/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    26    0.72    0.19    0.40    2.02 v place1056/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1056 (net)
                  0.19    0.00    2.02 v _48091_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.10    0.24    2.25 v _48091_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _26912_[0] (net)
                  0.10    0.00    2.25 v _78526_/A (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.12    0.54    2.80 ^ _78526_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _26914_[0] (net)
                  0.12    0.00    2.80 ^ _78528_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.14    0.45    3.24 v _78528_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _26919_[0] (net)
                  0.14    0.00    3.24 v _78530_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.02    0.12    0.55    3.79 ^ _78530_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _26926_[0] (net)
                  0.12    0.00    3.79 ^ _78531_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     1    0.01    0.13    0.44    4.23 v _78531_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _26928_[0] (net)
                  0.13    0.00    4.23 v _54222_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    4.29 ^ _54222_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _41837_[0] (net)
                  0.08    0.00    4.29 ^ _83434_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.16    0.35    4.64 v _83434_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _41839_[0] (net)
                  0.16    0.00    4.64 v _57744_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.18    4.83 v _57744_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _06533_ (net)
                  0.07    0.00    4.83 v _57745_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     3    0.04    0.64    0.43    5.25 ^ _57745_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _06534_ (net)
                  0.64    0.00    5.25 ^ _57759_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.27    0.16    5.41 v _57759_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _06546_ (net)
                  0.27    0.00    5.41 v _57762_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.04    0.09    0.24    5.65 v _57762_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _06549_ (net)
                  0.09    0.00    5.65 v _57774_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    5.86 v _57774_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _06559_ (net)
                  0.09    0.00    5.86 v _57775_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    5.98 ^ _57775_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _06560_ (net)
                  0.18    0.00    5.98 ^ _57776_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    6.24 v _57776_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _06561_ (net)
                  0.08    0.00    6.24 v _57777_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.21    6.45 v _57777_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00297_ (net)
                  0.09    0.00    6.45 v fdct_zigzag.dct_mod.dct_block_0.dct_unit_7.macu.mult_res[15]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  6.45   data arrival time

                  0.00    7.50    7.50   clock clk (rise edge)
                          0.00    7.50   clock network delay (ideal)
                          0.00    7.50   clock reconvergence pessimism
                                  7.50 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_7.macu.mult_res[15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.10    7.40   library setup time
                                  7.40   data required time
-----------------------------------------------------------------------------
                                  7.40   data required time
                                 -6.45   data arrival time
-----------------------------------------------------------------------------
                                  0.95   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.8325518369674683

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2973

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.1811782866716385

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8121

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_0.dct_unit_7.macu.mult_res[15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   1.01    1.01 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.60    1.62 v _46623_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_20)
   0.40    2.02 v place1056/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.24    2.25 v _48091_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.54    2.80 ^ _78526_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.45    3.24 v _78528_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.55    3.79 ^ _78530_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.44    4.23 v _78531_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.07    4.29 ^ _54222_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.35    4.64 v _83434_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.18    4.83 v _57744_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.43    5.25 ^ _57745_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.16    5.41 v _57759_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.24    5.65 v _57762_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
   0.20    5.86 v _57774_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.12    5.98 ^ _57775_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.26    6.24 v _57776_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.21    6.45 v _57777_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    6.45 v fdct_zigzag.dct_mod.dct_block_0.dct_unit_7.macu.mult_res[15]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           6.45   data arrival time

   7.50    7.50   clock clk (rise edge)
   0.00    7.50   clock network delay (ideal)
   0.00    7.50   clock reconvergence pessimism
           7.50 ^ fdct_zigzag.dct_mod.dct_block_0.dct_unit_7.macu.mult_res[15]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.10    7.40   library setup time
           7.40   data required time
---------------------------------------------------------
           7.40   data required time
          -6.45   data arrival time
---------------------------------------------------------
           0.95   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.37 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.37 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.37   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.37   data arrival time
---------------------------------------------------------
           0.30   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
6.4479

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.9533

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
14.784659

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e+00   4.09e-01   2.58e-06   1.52e+00   8.2%
Combinational          1.15e+01   5.61e+00   9.24e-06   1.71e+01  91.8%
Clock                  0.00e+00   0.00e+00   2.95e-07   2.95e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.26e+01   6.01e+00   1.21e-05   1.86e+01 100.0%
                          67.6%      32.4%       0.0%
