vendor_name = ModelSim
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/register_file.list
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/instruction_memory.list
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/data_memory.list
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/Forward_C_mux.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/Mips.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/IF_PC_Mux.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/IF_PC_Add.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/IF_PC_Reg.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/IF_Instruction_Memory.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/IF_ID_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/ID_EX_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/ID_Registers.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/ID_Sign_Extension.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/EX_ALU_Mux.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/EX_Dest_Mux.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/EX_PC_Add.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/EX_Shift_Left_2.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/EX_MEM_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/EX_ALU.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/EX_ALU_Control.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/MEM_Branch_AND.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/MEM_WB_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/MEM_Data_Memory.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/WB_MemtoReg_Mux.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/ID_Control.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/IF_ID_EX_MEM_testing.vwf
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/IF_ID_EX_MEM_WB_testing.vwf
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/Data_Forwarding_unit.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_A.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_B.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/Mips.sdc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/Data_forwarding_mux_MEM.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/ID_Branch_AND.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/ID_Comparator.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/Forward_D_mux.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/ID_Shift_Left_2.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/ID_PC_Add.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/IF_Flush_mux.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/Jump_address_unit.v
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/db/Mips.cbx.xml
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/altsyncram.tdf
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/stratix_ram_block.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/lpm_mux.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/lpm_decode.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/aglobal120.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/a_rdenreg.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/altrom.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/altram.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/altdpram.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/cbx.lst
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/db/altsyncram_fpi1.tdf
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/db/altsyncram_pgh1.tdf
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/lpm_mult.tdf
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/lpm_add_sub.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/multcore.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/bypassff.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/megafunctions/altshift.inc
source_file = 1, C:/Users/Frank-Laptop/Documents/MIPS32_verilog/Manchun/db/mult_7dt.tdf
design_name = Mips
instance = comp, \ID_Registers|register_rtl_0|auto_generated|ram_block1a0 , ID_Registers|register_rtl_0|auto_generated|ram_block1a0, Mips, 1
instance = comp, \ID_Registers|register_rtl_1|auto_generated|ram_block1a0 , ID_Registers|register_rtl_1|auto_generated|ram_block1a0, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[2]~0 , ID_PC_Add|Branch_Dest_ID[2]~0, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[3]~2 , IF_PC_Add|PC_Plus_4_IF[3]~2, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[4]~4 , IF_PC_Add|PC_Plus_4_IF[4]~4, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[5]~6 , ID_PC_Add|Branch_Dest_ID[5]~6, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[6]~8 , ID_PC_Add|Branch_Dest_ID[6]~8, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[7]~10 , ID_PC_Add|Branch_Dest_ID[7]~10, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[8]~12 , IF_PC_Add|PC_Plus_4_IF[8]~12, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[10]~16 , ID_PC_Add|Branch_Dest_ID[10]~16, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[11]~18 , ID_PC_Add|Branch_Dest_ID[11]~18, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[13]~22 , ID_PC_Add|Branch_Dest_ID[13]~22, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[17]~30 , ID_PC_Add|Branch_Dest_ID[17]~30, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[21]~38 , ID_PC_Add|Branch_Dest_ID[21]~38, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[22]~40 , ID_PC_Add|Branch_Dest_ID[22]~40, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[23]~42 , ID_PC_Add|Branch_Dest_ID[23]~42, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[24]~44 , ID_PC_Add|Branch_Dest_ID[24]~44, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[25]~46 , ID_PC_Add|Branch_Dest_ID[25]~46, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[26]~48 , ID_PC_Add|Branch_Dest_ID[26]~48, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[30]~56 , ID_PC_Add|Branch_Dest_ID[30]~56, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|mac_out2 , EX_ALU|Mult0|auto_generated|mac_out2, Mips, 1
instance = comp, \EX_ALU|Add0~7 , EX_ALU|Add0~7, Mips, 1
instance = comp, \EX_ALU|Add0~13 , EX_ALU|Add0~13, Mips, 1
instance = comp, \EX_ALU|Add0~34 , EX_ALU|Add0~34, Mips, 1
instance = comp, \EX_ALU|Add0~37 , EX_ALU|Add0~37, Mips, 1
instance = comp, \EX_ALU|Add0~40 , EX_ALU|Add0~40, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|mac_out4 , EX_ALU|Mult0|auto_generated|mac_out4, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|mac_out6 , EX_ALU|Mult0|auto_generated|mac_out6, Mips, 1
instance = comp, \EX_ALU|Add0~61 , EX_ALU|Add0~61, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~4 , EX_ALU|Mult0|auto_generated|op_2~4, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~6 , EX_ALU|Mult0|auto_generated|op_2~6, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~8 , EX_ALU|Mult0|auto_generated|op_2~8, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~10 , EX_ALU|Mult0|auto_generated|op_2~10, Mips, 1
instance = comp, \EX_ALU|Add0~76 , EX_ALU|Add0~76, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~12 , EX_ALU|Mult0|auto_generated|op_2~12, Mips, 1
instance = comp, \EX_ALU|Add0~79 , EX_ALU|Add0~79, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~22 , EX_ALU|Mult0|auto_generated|op_2~22, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 , MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 , MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[12] , ID_Registers|register_rtl_0_bypass[12], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[3] , ID_Registers|register_rtl_0_bypass[3], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[7] , ID_Registers|register_rtl_0_bypass[7], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[9] , ID_Registers|register_rtl_0_bypass[9], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[10] , ID_Registers|register_rtl_0_bypass[10], Mips, 1
instance = comp, \ID_Registers|register~2 , ID_Registers|register~2, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Instruction_WB[17] , MEM_WB_Pipeline_Stage|Instruction_WB[17], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Instruction_WB[16] , MEM_WB_Pipeline_Stage|Instruction_WB[16], Mips, 1
instance = comp, \Data_Forwarding_unit|Equal16~0 , Data_Forwarding_unit|Equal16~0, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_Reg_Delay[1]~1 , Data_Forwarding_unit|Forward_Reg_Delay[1]~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Equal19~0 , Data_Forwarding_unit|Equal19~0, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[0]~0 , Forward_C_mux|Forward_C_out[0]~0, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[1]~1 , Forward_C_mux|Forward_C_out[1]~1, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[2] , ID_Registers|register_rtl_1_bypass[2], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[6] , ID_Registers|register_rtl_1_bypass[6], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[9] , ID_Registers|register_rtl_1_bypass[9], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[10] , ID_Registers|register_rtl_1_bypass[10], Mips, 1
instance = comp, \ID_Registers|register~6 , ID_Registers|register~6, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_D~0 , Data_Forwarding_unit|Forward_D~0, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[1]~0 , Forward_D_mux|Forward_D_out[1]~0, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[12] , ID_Registers|register_rtl_1_bypass[12], Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[0]~1 , Forward_D_mux|Forward_D_out[0]~1, Mips, 1
instance = comp, \ID_Comparator|Equal0~0 , ID_Comparator|Equal0~0, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[2]~2 , Forward_C_mux|Forward_C_out[2]~2, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[18] , ID_Registers|register_rtl_0_bypass[18], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[22] , ID_Registers|register_rtl_1_bypass[22], Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[4]~5 , Forward_D_mux|Forward_D_out[4]~5, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[25] , ID_Registers|register_rtl_1_bypass[25], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[26] , ID_Registers|register_rtl_1_bypass[26], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[7]~12 , ID_Registers|Read_Data_2_ID[7]~12, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[23] , ID_Registers|register_rtl_1_bypass[23], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[24] , ID_Registers|register_rtl_1_bypass[24], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[6]~14 , ID_Registers|Read_Data_2_ID[6]~14, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[6]~15 , ID_Registers|Read_Data_2_ID[6]~15, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[6]~7 , Forward_D_mux|Forward_D_out[6]~7, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[28] , ID_Registers|register_rtl_0_bypass[28], Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[8]~8 , Forward_C_mux|Forward_C_out[8]~8, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[30] , ID_Registers|register_rtl_0_bypass[30], Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[9]~9 , Forward_C_mux|Forward_C_out[9]~9, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[9]~8 , Forward_D_mux|Forward_D_out[9]~8, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[27] , ID_Registers|register_rtl_1_bypass[27], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[28] , ID_Registers|register_rtl_1_bypass[28], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[8]~18 , ID_Registers|Read_Data_2_ID[8]~18, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[8]~19 , ID_Registers|Read_Data_2_ID[8]~19, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[8]~9 , Forward_D_mux|Forward_D_out[8]~9, Mips, 1
instance = comp, \ID_Comparator|Equal0~5 , ID_Comparator|Equal0~5, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[10]~10 , Forward_C_mux|Forward_C_out[10]~10, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[34] , ID_Registers|register_rtl_0_bypass[34], Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[11]~11 , Forward_C_mux|Forward_C_out[11]~11, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[34] , ID_Registers|register_rtl_1_bypass[34], Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[11]~10 , Forward_D_mux|Forward_D_out[11]~10, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[31] , ID_Registers|register_rtl_1_bypass[31], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[32] , ID_Registers|register_rtl_1_bypass[32], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[10]~22 , ID_Registers|Read_Data_2_ID[10]~22, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[10]~23 , ID_Registers|Read_Data_2_ID[10]~23, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[10]~11 , Forward_D_mux|Forward_D_out[10]~11, Mips, 1
instance = comp, \ID_Comparator|Equal0~6 , ID_Comparator|Equal0~6, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[36] , ID_Registers|register_rtl_0_bypass[36], Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[12]~12 , Forward_C_mux|Forward_C_out[12]~12, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[38] , ID_Registers|register_rtl_0_bypass[38], Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[13]~13 , Forward_C_mux|Forward_C_out[13]~13, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[37] , ID_Registers|register_rtl_1_bypass[37], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[38] , ID_Registers|register_rtl_1_bypass[38], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[13]~24 , ID_Registers|Read_Data_2_ID[13]~24, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[13]~25 , ID_Registers|Read_Data_2_ID[13]~25, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[13]~12 , Forward_D_mux|Forward_D_out[13]~12, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[36] , ID_Registers|register_rtl_1_bypass[36], Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[12]~13 , Forward_D_mux|Forward_D_out[12]~13, Mips, 1
instance = comp, \ID_Comparator|Equal0~7 , ID_Comparator|Equal0~7, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[14]~14 , Forward_C_mux|Forward_C_out[14]~14, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[15]~15 , Forward_C_mux|Forward_C_out[15]~15, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[15]~14 , Forward_D_mux|Forward_D_out[15]~14, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[39] , ID_Registers|register_rtl_1_bypass[39], Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[14]~15 , Forward_D_mux|Forward_D_out[14]~15, Mips, 1
instance = comp, \ID_Comparator|Equal0~8 , ID_Comparator|Equal0~8, Mips, 1
instance = comp, \ID_Comparator|Equal0~9 , ID_Comparator|Equal0~9, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[44] , ID_Registers|register_rtl_0_bypass[44], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[46] , ID_Registers|register_rtl_0_bypass[46], Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[17]~17 , Forward_C_mux|Forward_C_out[17]~17, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[46] , ID_Registers|register_rtl_1_bypass[46], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[44] , ID_Registers|register_rtl_1_bypass[44], Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[18]~18 , Forward_C_mux|Forward_C_out[18]~18, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[19]~19 , Forward_C_mux|Forward_C_out[19]~19, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[49] , ID_Registers|register_rtl_1_bypass[49], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[50] , ID_Registers|register_rtl_1_bypass[50], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[19]~36 , ID_Registers|Read_Data_2_ID[19]~36, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[19]~37 , ID_Registers|Read_Data_2_ID[19]~37, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[19]~18 , Forward_D_mux|Forward_D_out[19]~18, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[18]~19 , Forward_D_mux|Forward_D_out[18]~19, Mips, 1
instance = comp, \ID_Comparator|Equal0~11 , ID_Comparator|Equal0~11, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[20]~20 , Forward_C_mux|Forward_C_out[20]~20, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[23]~23 , Forward_C_mux|Forward_C_out[23]~23, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[60] , ID_Registers|register_rtl_0_bypass[60], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[61] , ID_Registers|register_rtl_1_bypass[61], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[62] , ID_Registers|register_rtl_1_bypass[62], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[25]~48 , ID_Registers|Read_Data_2_ID[25]~48, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[25]~49 , ID_Registers|Read_Data_2_ID[25]~49, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[25]~24 , Forward_D_mux|Forward_D_out[25]~24, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[66] , ID_Registers|register_rtl_0_bypass[66], Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[27]~26 , Forward_D_mux|Forward_D_out[27]~26, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[63] , ID_Registers|register_rtl_1_bypass[63], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[64] , ID_Registers|register_rtl_1_bypass[64], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[26]~54 , ID_Registers|Read_Data_2_ID[26]~54, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[68] , ID_Registers|register_rtl_0_bypass[68], Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[28]~28 , Forward_C_mux|Forward_C_out[28]~28, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[29]~29 , Forward_C_mux|Forward_C_out[29]~29, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[69] , ID_Registers|register_rtl_1_bypass[69], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[70] , ID_Registers|register_rtl_1_bypass[70], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[29]~56 , ID_Registers|Read_Data_2_ID[29]~56, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[29]~57 , ID_Registers|Read_Data_2_ID[29]~57, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[29]~28 , Forward_D_mux|Forward_D_out[29]~28, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[67] , ID_Registers|register_rtl_1_bypass[67], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[68] , ID_Registers|register_rtl_1_bypass[68], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[28]~58 , ID_Registers|Read_Data_2_ID[28]~58, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[28]~59 , ID_Registers|Read_Data_2_ID[28]~59, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[28]~29 , Forward_D_mux|Forward_D_out[28]~29, Mips, 1
instance = comp, \ID_Comparator|Equal0~17 , ID_Comparator|Equal0~17, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[74] , ID_Registers|register_rtl_0_bypass[74], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[73] , ID_Registers|register_rtl_1_bypass[73], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[74] , ID_Registers|register_rtl_1_bypass[74], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[31]~60 , ID_Registers|Read_Data_2_ID[31]~60, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[31]~61 , ID_Registers|Read_Data_2_ID[31]~61, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[31]~30 , Forward_D_mux|Forward_D_out[31]~30, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[0]~2 , IF_Flush_mux|Instruction_IF[0]~2, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~0 , IF_Instruction_Memory|memory~0, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~3 , IF_Instruction_Memory|memory~3, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~8 , IF_Instruction_Memory|memory~8, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~9 , IF_Instruction_Memory|memory~9, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~10 , IF_Instruction_Memory|memory~10, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~11 , IF_Instruction_Memory|memory~11, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[29]~22 , IF_Flush_mux|Instruction_IF[29]~22, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~24 , IF_Instruction_Memory|memory~24, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~31 , IF_Instruction_Memory|memory~31, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[20]~31 , IF_Flush_mux|Instruction_IF[20]~31, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[22]~34 , IF_Flush_mux|Instruction_IF[22]~34, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[22]~35 , IF_Flush_mux|Instruction_IF[22]~35, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[22]~36 , IF_Flush_mux|Instruction_IF[22]~36, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~33 , IF_Instruction_Memory|memory~33, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[23]~38 , IF_Flush_mux|Instruction_IF[23]~38, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~34 , IF_Instruction_Memory|memory~34, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[24]~40 , IF_Flush_mux|Instruction_IF[24]~40, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~37 , IF_Instruction_Memory|memory~37, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~38 , IF_Instruction_Memory|memory~38, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[27]~45 , IF_Flush_mux|Instruction_IF[27]~45, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~39 , IF_Instruction_Memory|memory~39, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[0], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[2], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[3], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[4], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[5], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[6], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[8], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[9], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[11] , IF_PC_Reg|PC_IF[11], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[13] , IF_PC_Reg|PC_IF[13], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[14], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[14] , IF_PC_Reg|PC_IF[14], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[15] , IF_PC_Reg|PC_IF[15], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[16] , IF_PC_Reg|PC_IF[16], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[17] , IF_PC_Reg|PC_IF[17], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[19] , IF_PC_Reg|PC_IF[19], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[20] , IF_PC_Reg|PC_IF[20], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[21], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[22], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[22] , IF_PC_Reg|PC_IF[22], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[23], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[24], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[25], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[25] , IF_PC_Reg|PC_IF[25], Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[27] , IF_PC_Reg|PC_IF[27], Mips, 1
instance = comp, \Data_Forwarding_unit|ID_Control_Noop~0 , Data_Forwarding_unit|ID_Control_Noop~0, Mips, 1
instance = comp, \Data_Forwarding_unit|ID_Control_Noop~1 , Data_Forwarding_unit|ID_Control_Noop~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_B[0]~0 , Data_Forwarding_unit|Forward_B[0]~0, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_B[0]~1 , Data_Forwarding_unit|Forward_B[0]~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Equal10~0 , Data_Forwarding_unit|Equal10~0, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_B[0]~2 , Data_Forwarding_unit|Forward_B[0]~2, Mips, 1
instance = comp, \Data_Forwarding_unit|always0~7 , Data_Forwarding_unit|always0~7, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] , ID_EX_Pipeline_Stage|Read_Data_2_EX[5], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] , ID_EX_Pipeline_Stage|Read_Data_2_EX[6], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] , ID_EX_Pipeline_Stage|Read_Data_2_EX[7], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux24~0 , Data_forwarding_mux_B|Mux24~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] , ID_EX_Pipeline_Stage|Read_Data_2_EX[8], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux23~0 , Data_forwarding_mux_B|Mux23~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] , ID_EX_Pipeline_Stage|Read_Data_2_EX[10], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux21~0 , Data_forwarding_mux_B|Mux21~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] , ID_EX_Pipeline_Stage|Read_Data_2_EX[13], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] , ID_EX_Pipeline_Stage|Read_Data_2_EX[17], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux14~0 , Data_forwarding_mux_B|Mux14~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] , ID_EX_Pipeline_Stage|Read_Data_2_EX[19], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux12~0 , Data_forwarding_mux_B|Mux12~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] , ID_EX_Pipeline_Stage|Read_Data_2_EX[21], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] , ID_EX_Pipeline_Stage|Read_Data_2_EX[22], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] , ID_EX_Pipeline_Stage|Read_Data_2_EX[24], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] , ID_EX_Pipeline_Stage|Read_Data_2_EX[25], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] , ID_EX_Pipeline_Stage|Read_Data_2_EX[28], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux3~0 , Data_forwarding_mux_B|Mux3~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] , ID_EX_Pipeline_Stage|Read_Data_2_EX[29], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] , ID_EX_Pipeline_Stage|Read_Data_2_EX[30], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux1~0 , Data_forwarding_mux_B|Mux1~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] , ID_EX_Pipeline_Stage|Read_Data_2_EX[31], Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[3]~5 , EX_ALU_Control|ALU_Control_EX[3]~5, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_A[0]~0 , Data_Forwarding_unit|Forward_A[0]~0, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_A[0]~3 , Data_Forwarding_unit|Forward_A[0]~3, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_A[0]~4 , Data_Forwarding_unit|Forward_A[0]~4, Mips, 1
instance = comp, \EX_ALU|Add0~1 , EX_ALU|Add0~1, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~7 , EX_ALU_Control|ALU_Control_EX[2]~7, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] , ID_EX_Pipeline_Stage|Read_Data_1_EX[31], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] , ID_EX_Pipeline_Stage|Read_Data_1_EX[30], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] , ID_EX_Pipeline_Stage|Read_Data_1_EX[29], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] , ID_EX_Pipeline_Stage|Read_Data_1_EX[28], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] , ID_EX_Pipeline_Stage|Read_Data_1_EX[26], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] , ID_EX_Pipeline_Stage|Read_Data_1_EX[25], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] , ID_EX_Pipeline_Stage|Read_Data_1_EX[24], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] , ID_EX_Pipeline_Stage|Read_Data_1_EX[22], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] , ID_EX_Pipeline_Stage|Read_Data_1_EX[20], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] , ID_EX_Pipeline_Stage|Read_Data_1_EX[19], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] , ID_EX_Pipeline_Stage|Read_Data_1_EX[16], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] , ID_EX_Pipeline_Stage|Read_Data_1_EX[13], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] , ID_EX_Pipeline_Stage|Read_Data_1_EX[12], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] , ID_EX_Pipeline_Stage|Read_Data_1_EX[5], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux26~0 , Data_forwarding_mux_A|Mux26~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] , ID_EX_Pipeline_Stage|Read_Data_1_EX[3], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux28~0 , Data_forwarding_mux_A|Mux28~0, Mips, 1
instance = comp, \EX_ALU|Mux31~1 , EX_ALU|Mux31~1, Mips, 1
instance = comp, \EX_ALU|Mux31~2 , EX_ALU|Mux31~2, Mips, 1
instance = comp, \EX_ALU|Add0~6 , EX_ALU|Add0~6, Mips, 1
instance = comp, \EX_ALU|Mux30~0 , EX_ALU|Mux30~0, Mips, 1
instance = comp, \EX_ALU|Add0~15 , EX_ALU|Add0~15, Mips, 1
instance = comp, \EX_ALU|Add0~21 , EX_ALU|Add0~21, Mips, 1
instance = comp, \EX_ALU|Add0~24 , EX_ALU|Add0~24, Mips, 1
instance = comp, \EX_ALU|Add0~27 , EX_ALU|Add0~27, Mips, 1
instance = comp, \EX_ALU|Add0~30 , EX_ALU|Add0~30, Mips, 1
instance = comp, \EX_ALU|Add0~39 , EX_ALU|Add0~39, Mips, 1
instance = comp, \EX_ALU|Add0~42 , EX_ALU|Add0~42, Mips, 1
instance = comp, \EX_ALU|Add0~45 , EX_ALU|Add0~45, Mips, 1
instance = comp, \EX_ALU|Add0~66 , EX_ALU|Add0~66, Mips, 1
instance = comp, \EX_ALU|Add0~69 , EX_ALU|Add0~69, Mips, 1
instance = comp, \EX_ALU|Add0~75 , EX_ALU|Add0~75, Mips, 1
instance = comp, \EX_ALU|Add0~81 , EX_ALU|Add0~81, Mips, 1
instance = comp, \EX_ALU|Add0~84 , EX_ALU|Add0~84, Mips, 1
instance = comp, \EX_ALU|Add0~87 , EX_ALU|Add0~87, Mips, 1
instance = comp, \EX_ALU|Add0~93 , EX_ALU|Add0~93, Mips, 1
instance = comp, \EX_ALU|Equal0~0 , EX_ALU|Equal0~0, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[17] , EX_MEM_Pipeline_Stage|Instruction_MEM[17], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[16] , EX_MEM_Pipeline_Stage|Instruction_MEM[16], Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_MEM~0 , Data_Forwarding_unit|Forward_MEM~0, Mips, 1
instance = comp, \ID_Registers|always2~0 , ID_Registers|always2~0, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[20], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[2] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[2], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[5] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[5], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[7], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[8] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[8], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[6] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[6], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory~2 , MEM_Data_Memory|Data_Memory~2, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[10] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[10], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[14] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[14], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~0 , MEM_Data_Memory|Read_Data_MEM~0, Mips, 1
instance = comp, \MEM_Data_Memory|always0~0 , MEM_Data_Memory|always0~0, Mips, 1
instance = comp, \MEM_Data_Memory|always0~3 , MEM_Data_Memory|always0~3, Mips, 1
instance = comp, \MEM_Data_Memory|always0~7 , MEM_Data_Memory|always0~7, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[23] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[23], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[24], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~4 , MEM_Data_Memory|Read_Data_MEM~4, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~5 , MEM_Data_Memory|Read_Data_MEM~5, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[25] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[25], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[26], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~6 , MEM_Data_Memory|Read_Data_MEM~6, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~7 , MEM_Data_Memory|Read_Data_MEM~7, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[27] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[27], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[28], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~8 , MEM_Data_Memory|Read_Data_MEM~8, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~9 , MEM_Data_Memory|Read_Data_MEM~9, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[30], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~10 , MEM_Data_Memory|Read_Data_MEM~10, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[31] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[31], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[32], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~12 , MEM_Data_Memory|Read_Data_MEM~12, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~13 , MEM_Data_Memory|Read_Data_MEM~13, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[34], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~14 , MEM_Data_Memory|Read_Data_MEM~14, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[42], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~22 , MEM_Data_Memory|Read_Data_MEM~22, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[44], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~24 , MEM_Data_Memory|Read_Data_MEM~24, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[48], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[50], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~30 , MEM_Data_Memory|Read_Data_MEM~30, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[52], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~32 , MEM_Data_Memory|Read_Data_MEM~32, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[54], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~34 , MEM_Data_Memory|Read_Data_MEM~34, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[55] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[55], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[56], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~36 , MEM_Data_Memory|Read_Data_MEM~36, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~37 , MEM_Data_Memory|Read_Data_MEM~37, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[59], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[60], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~40 , MEM_Data_Memory|Read_Data_MEM~40, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~41 , MEM_Data_Memory|Read_Data_MEM~41, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[61] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[61], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[62], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~42 , MEM_Data_Memory|Read_Data_MEM~42, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~43 , MEM_Data_Memory|Read_Data_MEM~43, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[63] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[63], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[64], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~44 , MEM_Data_Memory|Read_Data_MEM~44, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~45 , MEM_Data_Memory|Read_Data_MEM~45, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[67] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[67], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[68], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~48 , MEM_Data_Memory|Read_Data_MEM~48, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~49 , MEM_Data_Memory|Read_Data_MEM~49, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[70], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~50 , MEM_Data_Memory|Read_Data_MEM~50, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[73] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[73], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[77] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[77], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[78], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~58 , MEM_Data_Memory|Read_Data_MEM~58, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~59 , MEM_Data_Memory|Read_Data_MEM~59, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[79] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[79], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[80], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~60 , MEM_Data_Memory|Read_Data_MEM~60, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~61 , MEM_Data_Memory|Read_Data_MEM~61, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[81] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[81], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[82], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~62 , MEM_Data_Memory|Read_Data_MEM~62, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~63 , MEM_Data_Memory|Read_Data_MEM~63, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~45 , IF_Instruction_Memory|memory~45, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~46 , IF_Instruction_Memory|memory~46, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder , EX_MEM_Pipeline_Stage|Instruction_MEM[16]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[39]~feeder , ID_Registers|register_rtl_1_bypass[39]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[7]~feeder , ID_Registers|register_rtl_0_bypass[7]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[12]~feeder , ID_Registers|register_rtl_0_bypass[12]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[12]~feeder , ID_Registers|register_rtl_1_bypass[12]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[18]~feeder , ID_Registers|register_rtl_0_bypass[18]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[22]~feeder , ID_Registers|register_rtl_1_bypass[22]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[26]~feeder , ID_Registers|register_rtl_1_bypass[26]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[24]~feeder , ID_Registers|register_rtl_1_bypass[24]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[28]~feeder , ID_Registers|register_rtl_0_bypass[28]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[30]~feeder , ID_Registers|register_rtl_0_bypass[30]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[28]~feeder , ID_Registers|register_rtl_1_bypass[28]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[34]~feeder , ID_Registers|register_rtl_0_bypass[34]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[34]~feeder , ID_Registers|register_rtl_1_bypass[34]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[32]~feeder , ID_Registers|register_rtl_1_bypass[32]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[36]~feeder , ID_Registers|register_rtl_0_bypass[36]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[38]~feeder , ID_Registers|register_rtl_0_bypass[38]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[38]~feeder , ID_Registers|register_rtl_1_bypass[38]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[36]~feeder , ID_Registers|register_rtl_1_bypass[36]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[44]~feeder , ID_Registers|register_rtl_0_bypass[44]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[46]~feeder , ID_Registers|register_rtl_0_bypass[46]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[46]~feeder , ID_Registers|register_rtl_1_bypass[46]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[44]~feeder , ID_Registers|register_rtl_1_bypass[44]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[50]~feeder , ID_Registers|register_rtl_1_bypass[50]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[60]~feeder , ID_Registers|register_rtl_0_bypass[60]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[62]~feeder , ID_Registers|register_rtl_1_bypass[62]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[66]~feeder , ID_Registers|register_rtl_0_bypass[66]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[64]~feeder , ID_Registers|register_rtl_1_bypass[64]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[68]~feeder , ID_Registers|register_rtl_0_bypass[68]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[70]~feeder , ID_Registers|register_rtl_1_bypass[70]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[68]~feeder , ID_Registers|register_rtl_1_bypass[68]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[74]~feeder , ID_Registers|register_rtl_0_bypass[74]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[74]~feeder , ID_Registers|register_rtl_1_bypass[74]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder, Mips, 1
instance = comp, \clkout[0]~output , clkout[0]~output, Mips, 1
instance = comp, \clkout[1]~output , clkout[1]~output, Mips, 1
instance = comp, \clkout[2]~output , clkout[2]~output, Mips, 1
instance = comp, \clkout[3]~output , clkout[3]~output, Mips, 1
instance = comp, \clkout[4]~output , clkout[4]~output, Mips, 1
instance = comp, \clkout[5]~output , clkout[5]~output, Mips, 1
instance = comp, \Instruction_IF[0]~output , Instruction_IF[0]~output, Mips, 1
instance = comp, \Instruction_IF[1]~output , Instruction_IF[1]~output, Mips, 1
instance = comp, \Instruction_IF[2]~output , Instruction_IF[2]~output, Mips, 1
instance = comp, \Instruction_IF[3]~output , Instruction_IF[3]~output, Mips, 1
instance = comp, \Instruction_IF[4]~output , Instruction_IF[4]~output, Mips, 1
instance = comp, \Instruction_IF[5]~output , Instruction_IF[5]~output, Mips, 1
instance = comp, \Instruction_IF[6]~output , Instruction_IF[6]~output, Mips, 1
instance = comp, \Instruction_IF[7]~output , Instruction_IF[7]~output, Mips, 1
instance = comp, \Instruction_IF[8]~output , Instruction_IF[8]~output, Mips, 1
instance = comp, \Instruction_IF[9]~output , Instruction_IF[9]~output, Mips, 1
instance = comp, \Instruction_IF[10]~output , Instruction_IF[10]~output, Mips, 1
instance = comp, \Instruction_IF[11]~output , Instruction_IF[11]~output, Mips, 1
instance = comp, \Instruction_IF[12]~output , Instruction_IF[12]~output, Mips, 1
instance = comp, \Instruction_IF[13]~output , Instruction_IF[13]~output, Mips, 1
instance = comp, \Instruction_IF[14]~output , Instruction_IF[14]~output, Mips, 1
instance = comp, \Instruction_IF[15]~output , Instruction_IF[15]~output, Mips, 1
instance = comp, \Instruction_IF[16]~output , Instruction_IF[16]~output, Mips, 1
instance = comp, \Instruction_IF[17]~output , Instruction_IF[17]~output, Mips, 1
instance = comp, \Instruction_IF[18]~output , Instruction_IF[18]~output, Mips, 1
instance = comp, \Instruction_IF[19]~output , Instruction_IF[19]~output, Mips, 1
instance = comp, \Instruction_IF[20]~output , Instruction_IF[20]~output, Mips, 1
instance = comp, \Instruction_IF[21]~output , Instruction_IF[21]~output, Mips, 1
instance = comp, \Instruction_IF[22]~output , Instruction_IF[22]~output, Mips, 1
instance = comp, \Instruction_IF[23]~output , Instruction_IF[23]~output, Mips, 1
instance = comp, \Instruction_IF[24]~output , Instruction_IF[24]~output, Mips, 1
instance = comp, \Instruction_IF[25]~output , Instruction_IF[25]~output, Mips, 1
instance = comp, \Instruction_IF[26]~output , Instruction_IF[26]~output, Mips, 1
instance = comp, \Instruction_IF[27]~output , Instruction_IF[27]~output, Mips, 1
instance = comp, \Instruction_IF[28]~output , Instruction_IF[28]~output, Mips, 1
instance = comp, \Instruction_IF[29]~output , Instruction_IF[29]~output, Mips, 1
instance = comp, \Instruction_IF[30]~output , Instruction_IF[30]~output, Mips, 1
instance = comp, \Instruction_IF[31]~output , Instruction_IF[31]~output, Mips, 1
instance = comp, \Next_PC_IF[0]~output , Next_PC_IF[0]~output, Mips, 1
instance = comp, \Next_PC_IF[1]~output , Next_PC_IF[1]~output, Mips, 1
instance = comp, \Next_PC_IF[2]~output , Next_PC_IF[2]~output, Mips, 1
instance = comp, \Next_PC_IF[3]~output , Next_PC_IF[3]~output, Mips, 1
instance = comp, \Next_PC_IF[4]~output , Next_PC_IF[4]~output, Mips, 1
instance = comp, \Next_PC_IF[5]~output , Next_PC_IF[5]~output, Mips, 1
instance = comp, \Next_PC_IF[6]~output , Next_PC_IF[6]~output, Mips, 1
instance = comp, \Next_PC_IF[7]~output , Next_PC_IF[7]~output, Mips, 1
instance = comp, \Next_PC_IF[8]~output , Next_PC_IF[8]~output, Mips, 1
instance = comp, \Next_PC_IF[9]~output , Next_PC_IF[9]~output, Mips, 1
instance = comp, \Next_PC_IF[10]~output , Next_PC_IF[10]~output, Mips, 1
instance = comp, \Next_PC_IF[11]~output , Next_PC_IF[11]~output, Mips, 1
instance = comp, \Next_PC_IF[12]~output , Next_PC_IF[12]~output, Mips, 1
instance = comp, \Next_PC_IF[13]~output , Next_PC_IF[13]~output, Mips, 1
instance = comp, \Next_PC_IF[14]~output , Next_PC_IF[14]~output, Mips, 1
instance = comp, \Next_PC_IF[15]~output , Next_PC_IF[15]~output, Mips, 1
instance = comp, \Next_PC_IF[16]~output , Next_PC_IF[16]~output, Mips, 1
instance = comp, \Next_PC_IF[17]~output , Next_PC_IF[17]~output, Mips, 1
instance = comp, \Next_PC_IF[18]~output , Next_PC_IF[18]~output, Mips, 1
instance = comp, \Next_PC_IF[19]~output , Next_PC_IF[19]~output, Mips, 1
instance = comp, \Next_PC_IF[20]~output , Next_PC_IF[20]~output, Mips, 1
instance = comp, \Next_PC_IF[21]~output , Next_PC_IF[21]~output, Mips, 1
instance = comp, \Next_PC_IF[22]~output , Next_PC_IF[22]~output, Mips, 1
instance = comp, \Next_PC_IF[23]~output , Next_PC_IF[23]~output, Mips, 1
instance = comp, \Next_PC_IF[24]~output , Next_PC_IF[24]~output, Mips, 1
instance = comp, \Next_PC_IF[25]~output , Next_PC_IF[25]~output, Mips, 1
instance = comp, \Next_PC_IF[26]~output , Next_PC_IF[26]~output, Mips, 1
instance = comp, \Next_PC_IF[27]~output , Next_PC_IF[27]~output, Mips, 1
instance = comp, \Next_PC_IF[28]~output , Next_PC_IF[28]~output, Mips, 1
instance = comp, \Next_PC_IF[29]~output , Next_PC_IF[29]~output, Mips, 1
instance = comp, \Next_PC_IF[30]~output , Next_PC_IF[30]~output, Mips, 1
instance = comp, \Next_PC_IF[31]~output , Next_PC_IF[31]~output, Mips, 1
instance = comp, \Instruction_ID[0]~output , Instruction_ID[0]~output, Mips, 1
instance = comp, \Instruction_ID[1]~output , Instruction_ID[1]~output, Mips, 1
instance = comp, \Instruction_ID[2]~output , Instruction_ID[2]~output, Mips, 1
instance = comp, \Instruction_ID[3]~output , Instruction_ID[3]~output, Mips, 1
instance = comp, \Instruction_ID[4]~output , Instruction_ID[4]~output, Mips, 1
instance = comp, \Instruction_ID[5]~output , Instruction_ID[5]~output, Mips, 1
instance = comp, \Instruction_ID[6]~output , Instruction_ID[6]~output, Mips, 1
instance = comp, \Instruction_ID[7]~output , Instruction_ID[7]~output, Mips, 1
instance = comp, \Instruction_ID[8]~output , Instruction_ID[8]~output, Mips, 1
instance = comp, \Instruction_ID[9]~output , Instruction_ID[9]~output, Mips, 1
instance = comp, \Instruction_ID[10]~output , Instruction_ID[10]~output, Mips, 1
instance = comp, \Instruction_ID[11]~output , Instruction_ID[11]~output, Mips, 1
instance = comp, \Instruction_ID[12]~output , Instruction_ID[12]~output, Mips, 1
instance = comp, \Instruction_ID[13]~output , Instruction_ID[13]~output, Mips, 1
instance = comp, \Instruction_ID[14]~output , Instruction_ID[14]~output, Mips, 1
instance = comp, \Instruction_ID[15]~output , Instruction_ID[15]~output, Mips, 1
instance = comp, \Instruction_ID[16]~output , Instruction_ID[16]~output, Mips, 1
instance = comp, \Instruction_ID[17]~output , Instruction_ID[17]~output, Mips, 1
instance = comp, \Instruction_ID[18]~output , Instruction_ID[18]~output, Mips, 1
instance = comp, \Instruction_ID[19]~output , Instruction_ID[19]~output, Mips, 1
instance = comp, \Instruction_ID[20]~output , Instruction_ID[20]~output, Mips, 1
instance = comp, \Instruction_ID[21]~output , Instruction_ID[21]~output, Mips, 1
instance = comp, \Instruction_ID[22]~output , Instruction_ID[22]~output, Mips, 1
instance = comp, \Instruction_ID[23]~output , Instruction_ID[23]~output, Mips, 1
instance = comp, \Instruction_ID[24]~output , Instruction_ID[24]~output, Mips, 1
instance = comp, \Instruction_ID[25]~output , Instruction_ID[25]~output, Mips, 1
instance = comp, \Instruction_ID[26]~output , Instruction_ID[26]~output, Mips, 1
instance = comp, \Instruction_ID[27]~output , Instruction_ID[27]~output, Mips, 1
instance = comp, \Instruction_ID[28]~output , Instruction_ID[28]~output, Mips, 1
instance = comp, \Instruction_ID[29]~output , Instruction_ID[29]~output, Mips, 1
instance = comp, \Instruction_ID[30]~output , Instruction_ID[30]~output, Mips, 1
instance = comp, \Instruction_ID[31]~output , Instruction_ID[31]~output, Mips, 1
instance = comp, \Read_Address_1_ID[0]~output , Read_Address_1_ID[0]~output, Mips, 1
instance = comp, \Read_Address_1_ID[1]~output , Read_Address_1_ID[1]~output, Mips, 1
instance = comp, \Read_Address_1_ID[2]~output , Read_Address_1_ID[2]~output, Mips, 1
instance = comp, \Read_Address_1_ID[3]~output , Read_Address_1_ID[3]~output, Mips, 1
instance = comp, \Read_Address_1_ID[4]~output , Read_Address_1_ID[4]~output, Mips, 1
instance = comp, \Read_Data_1_ID[0]~output , Read_Data_1_ID[0]~output, Mips, 1
instance = comp, \Read_Data_1_ID[1]~output , Read_Data_1_ID[1]~output, Mips, 1
instance = comp, \Read_Data_1_ID[2]~output , Read_Data_1_ID[2]~output, Mips, 1
instance = comp, \Read_Data_1_ID[3]~output , Read_Data_1_ID[3]~output, Mips, 1
instance = comp, \Read_Data_1_ID[4]~output , Read_Data_1_ID[4]~output, Mips, 1
instance = comp, \Read_Data_1_ID[5]~output , Read_Data_1_ID[5]~output, Mips, 1
instance = comp, \Read_Data_1_ID[6]~output , Read_Data_1_ID[6]~output, Mips, 1
instance = comp, \Read_Data_1_ID[7]~output , Read_Data_1_ID[7]~output, Mips, 1
instance = comp, \Read_Data_1_ID[8]~output , Read_Data_1_ID[8]~output, Mips, 1
instance = comp, \Read_Data_1_ID[9]~output , Read_Data_1_ID[9]~output, Mips, 1
instance = comp, \Read_Data_1_ID[10]~output , Read_Data_1_ID[10]~output, Mips, 1
instance = comp, \Read_Data_1_ID[11]~output , Read_Data_1_ID[11]~output, Mips, 1
instance = comp, \Read_Data_1_ID[12]~output , Read_Data_1_ID[12]~output, Mips, 1
instance = comp, \Read_Data_1_ID[13]~output , Read_Data_1_ID[13]~output, Mips, 1
instance = comp, \Read_Data_1_ID[14]~output , Read_Data_1_ID[14]~output, Mips, 1
instance = comp, \Read_Data_1_ID[15]~output , Read_Data_1_ID[15]~output, Mips, 1
instance = comp, \Read_Data_1_ID[16]~output , Read_Data_1_ID[16]~output, Mips, 1
instance = comp, \Read_Data_1_ID[17]~output , Read_Data_1_ID[17]~output, Mips, 1
instance = comp, \Read_Data_1_ID[18]~output , Read_Data_1_ID[18]~output, Mips, 1
instance = comp, \Read_Data_1_ID[19]~output , Read_Data_1_ID[19]~output, Mips, 1
instance = comp, \Read_Data_1_ID[20]~output , Read_Data_1_ID[20]~output, Mips, 1
instance = comp, \Read_Data_1_ID[21]~output , Read_Data_1_ID[21]~output, Mips, 1
instance = comp, \Read_Data_1_ID[22]~output , Read_Data_1_ID[22]~output, Mips, 1
instance = comp, \Read_Data_1_ID[23]~output , Read_Data_1_ID[23]~output, Mips, 1
instance = comp, \Read_Data_1_ID[24]~output , Read_Data_1_ID[24]~output, Mips, 1
instance = comp, \Read_Data_1_ID[25]~output , Read_Data_1_ID[25]~output, Mips, 1
instance = comp, \Read_Data_1_ID[26]~output , Read_Data_1_ID[26]~output, Mips, 1
instance = comp, \Read_Data_1_ID[27]~output , Read_Data_1_ID[27]~output, Mips, 1
instance = comp, \Read_Data_1_ID[28]~output , Read_Data_1_ID[28]~output, Mips, 1
instance = comp, \Read_Data_1_ID[29]~output , Read_Data_1_ID[29]~output, Mips, 1
instance = comp, \Read_Data_1_ID[30]~output , Read_Data_1_ID[30]~output, Mips, 1
instance = comp, \Read_Data_1_ID[31]~output , Read_Data_1_ID[31]~output, Mips, 1
instance = comp, \ALUOp_ID[0]~output , ALUOp_ID[0]~output, Mips, 1
instance = comp, \ALUOp_ID[1]~output , ALUOp_ID[1]~output, Mips, 1
instance = comp, \ALUSrc_ID~output , ALUSrc_ID~output, Mips, 1
instance = comp, \Branch_ID~output , Branch_ID~output, Mips, 1
instance = comp, \MemRead_ID~output , MemRead_ID~output, Mips, 1
instance = comp, \MemWrite_ID~output , MemWrite_ID~output, Mips, 1
instance = comp, \MemtoReg_ID~output , MemtoReg_ID~output, Mips, 1
instance = comp, \PCSrc_ID~output , PCSrc_ID~output, Mips, 1
instance = comp, \Instruction_EX[0]~output , Instruction_EX[0]~output, Mips, 1
instance = comp, \Instruction_EX[1]~output , Instruction_EX[1]~output, Mips, 1
instance = comp, \Instruction_EX[2]~output , Instruction_EX[2]~output, Mips, 1
instance = comp, \Instruction_EX[3]~output , Instruction_EX[3]~output, Mips, 1
instance = comp, \Instruction_EX[4]~output , Instruction_EX[4]~output, Mips, 1
instance = comp, \Instruction_EX[5]~output , Instruction_EX[5]~output, Mips, 1
instance = comp, \Instruction_EX[6]~output , Instruction_EX[6]~output, Mips, 1
instance = comp, \Instruction_EX[7]~output , Instruction_EX[7]~output, Mips, 1
instance = comp, \Instruction_EX[8]~output , Instruction_EX[8]~output, Mips, 1
instance = comp, \Instruction_EX[9]~output , Instruction_EX[9]~output, Mips, 1
instance = comp, \Instruction_EX[10]~output , Instruction_EX[10]~output, Mips, 1
instance = comp, \Instruction_EX[11]~output , Instruction_EX[11]~output, Mips, 1
instance = comp, \Instruction_EX[12]~output , Instruction_EX[12]~output, Mips, 1
instance = comp, \Instruction_EX[13]~output , Instruction_EX[13]~output, Mips, 1
instance = comp, \Instruction_EX[14]~output , Instruction_EX[14]~output, Mips, 1
instance = comp, \Instruction_EX[15]~output , Instruction_EX[15]~output, Mips, 1
instance = comp, \Instruction_EX[16]~output , Instruction_EX[16]~output, Mips, 1
instance = comp, \Instruction_EX[17]~output , Instruction_EX[17]~output, Mips, 1
instance = comp, \Instruction_EX[18]~output , Instruction_EX[18]~output, Mips, 1
instance = comp, \Instruction_EX[19]~output , Instruction_EX[19]~output, Mips, 1
instance = comp, \Instruction_EX[20]~output , Instruction_EX[20]~output, Mips, 1
instance = comp, \Instruction_EX[21]~output , Instruction_EX[21]~output, Mips, 1
instance = comp, \Instruction_EX[22]~output , Instruction_EX[22]~output, Mips, 1
instance = comp, \Instruction_EX[23]~output , Instruction_EX[23]~output, Mips, 1
instance = comp, \Instruction_EX[24]~output , Instruction_EX[24]~output, Mips, 1
instance = comp, \Instruction_EX[25]~output , Instruction_EX[25]~output, Mips, 1
instance = comp, \Instruction_EX[26]~output , Instruction_EX[26]~output, Mips, 1
instance = comp, \Instruction_EX[27]~output , Instruction_EX[27]~output, Mips, 1
instance = comp, \Instruction_EX[28]~output , Instruction_EX[28]~output, Mips, 1
instance = comp, \Instruction_EX[29]~output , Instruction_EX[29]~output, Mips, 1
instance = comp, \Instruction_EX[30]~output , Instruction_EX[30]~output, Mips, 1
instance = comp, \Instruction_EX[31]~output , Instruction_EX[31]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[0]~output , ALU_Data_2_EX[0]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[1]~output , ALU_Data_2_EX[1]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[2]~output , ALU_Data_2_EX[2]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[3]~output , ALU_Data_2_EX[3]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[4]~output , ALU_Data_2_EX[4]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[5]~output , ALU_Data_2_EX[5]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[6]~output , ALU_Data_2_EX[6]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[7]~output , ALU_Data_2_EX[7]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[8]~output , ALU_Data_2_EX[8]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[9]~output , ALU_Data_2_EX[9]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[10]~output , ALU_Data_2_EX[10]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[11]~output , ALU_Data_2_EX[11]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[12]~output , ALU_Data_2_EX[12]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[13]~output , ALU_Data_2_EX[13]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[14]~output , ALU_Data_2_EX[14]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[15]~output , ALU_Data_2_EX[15]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[16]~output , ALU_Data_2_EX[16]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[17]~output , ALU_Data_2_EX[17]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[18]~output , ALU_Data_2_EX[18]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[19]~output , ALU_Data_2_EX[19]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[20]~output , ALU_Data_2_EX[20]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[21]~output , ALU_Data_2_EX[21]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[22]~output , ALU_Data_2_EX[22]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[23]~output , ALU_Data_2_EX[23]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[24]~output , ALU_Data_2_EX[24]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[25]~output , ALU_Data_2_EX[25]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[26]~output , ALU_Data_2_EX[26]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[27]~output , ALU_Data_2_EX[27]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[28]~output , ALU_Data_2_EX[28]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[29]~output , ALU_Data_2_EX[29]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[30]~output , ALU_Data_2_EX[30]~output, Mips, 1
instance = comp, \ALU_Data_2_EX[31]~output , ALU_Data_2_EX[31]~output, Mips, 1
instance = comp, \ALU_Control_EX[0]~output , ALU_Control_EX[0]~output, Mips, 1
instance = comp, \ALU_Control_EX[1]~output , ALU_Control_EX[1]~output, Mips, 1
instance = comp, \ALU_Control_EX[2]~output , ALU_Control_EX[2]~output, Mips, 1
instance = comp, \ALU_Control_EX[3]~output , ALU_Control_EX[3]~output, Mips, 1
instance = comp, \ALU_Result_EX[0]~output , ALU_Result_EX[0]~output, Mips, 1
instance = comp, \ALU_Result_EX[1]~output , ALU_Result_EX[1]~output, Mips, 1
instance = comp, \ALU_Result_EX[2]~output , ALU_Result_EX[2]~output, Mips, 1
instance = comp, \ALU_Result_EX[3]~output , ALU_Result_EX[3]~output, Mips, 1
instance = comp, \ALU_Result_EX[4]~output , ALU_Result_EX[4]~output, Mips, 1
instance = comp, \ALU_Result_EX[5]~output , ALU_Result_EX[5]~output, Mips, 1
instance = comp, \ALU_Result_EX[6]~output , ALU_Result_EX[6]~output, Mips, 1
instance = comp, \ALU_Result_EX[7]~output , ALU_Result_EX[7]~output, Mips, 1
instance = comp, \ALU_Result_EX[8]~output , ALU_Result_EX[8]~output, Mips, 1
instance = comp, \ALU_Result_EX[9]~output , ALU_Result_EX[9]~output, Mips, 1
instance = comp, \ALU_Result_EX[10]~output , ALU_Result_EX[10]~output, Mips, 1
instance = comp, \ALU_Result_EX[11]~output , ALU_Result_EX[11]~output, Mips, 1
instance = comp, \ALU_Result_EX[12]~output , ALU_Result_EX[12]~output, Mips, 1
instance = comp, \ALU_Result_EX[13]~output , ALU_Result_EX[13]~output, Mips, 1
instance = comp, \ALU_Result_EX[14]~output , ALU_Result_EX[14]~output, Mips, 1
instance = comp, \ALU_Result_EX[15]~output , ALU_Result_EX[15]~output, Mips, 1
instance = comp, \ALU_Result_EX[16]~output , ALU_Result_EX[16]~output, Mips, 1
instance = comp, \ALU_Result_EX[17]~output , ALU_Result_EX[17]~output, Mips, 1
instance = comp, \ALU_Result_EX[18]~output , ALU_Result_EX[18]~output, Mips, 1
instance = comp, \ALU_Result_EX[19]~output , ALU_Result_EX[19]~output, Mips, 1
instance = comp, \ALU_Result_EX[20]~output , ALU_Result_EX[20]~output, Mips, 1
instance = comp, \ALU_Result_EX[21]~output , ALU_Result_EX[21]~output, Mips, 1
instance = comp, \ALU_Result_EX[22]~output , ALU_Result_EX[22]~output, Mips, 1
instance = comp, \ALU_Result_EX[23]~output , ALU_Result_EX[23]~output, Mips, 1
instance = comp, \ALU_Result_EX[24]~output , ALU_Result_EX[24]~output, Mips, 1
instance = comp, \ALU_Result_EX[25]~output , ALU_Result_EX[25]~output, Mips, 1
instance = comp, \ALU_Result_EX[26]~output , ALU_Result_EX[26]~output, Mips, 1
instance = comp, \ALU_Result_EX[27]~output , ALU_Result_EX[27]~output, Mips, 1
instance = comp, \ALU_Result_EX[28]~output , ALU_Result_EX[28]~output, Mips, 1
instance = comp, \ALU_Result_EX[29]~output , ALU_Result_EX[29]~output, Mips, 1
instance = comp, \ALU_Result_EX[30]~output , ALU_Result_EX[30]~output, Mips, 1
instance = comp, \ALU_Result_EX[31]~output , ALU_Result_EX[31]~output, Mips, 1
instance = comp, \Write_Register_EX[0]~output , Write_Register_EX[0]~output, Mips, 1
instance = comp, \Write_Register_EX[1]~output , Write_Register_EX[1]~output, Mips, 1
instance = comp, \Write_Register_EX[2]~output , Write_Register_EX[2]~output, Mips, 1
instance = comp, \Write_Register_EX[3]~output , Write_Register_EX[3]~output, Mips, 1
instance = comp, \Write_Register_EX[4]~output , Write_Register_EX[4]~output, Mips, 1
instance = comp, \Zero_EX~output , Zero_EX~output, Mips, 1
instance = comp, \ALU_Result_MEM[0]~output , ALU_Result_MEM[0]~output, Mips, 1
instance = comp, \ALU_Result_MEM[1]~output , ALU_Result_MEM[1]~output, Mips, 1
instance = comp, \ALU_Result_MEM[2]~output , ALU_Result_MEM[2]~output, Mips, 1
instance = comp, \ALU_Result_MEM[3]~output , ALU_Result_MEM[3]~output, Mips, 1
instance = comp, \ALU_Result_MEM[4]~output , ALU_Result_MEM[4]~output, Mips, 1
instance = comp, \ALU_Result_MEM[5]~output , ALU_Result_MEM[5]~output, Mips, 1
instance = comp, \ALU_Result_MEM[6]~output , ALU_Result_MEM[6]~output, Mips, 1
instance = comp, \ALU_Result_MEM[7]~output , ALU_Result_MEM[7]~output, Mips, 1
instance = comp, \ALU_Result_MEM[8]~output , ALU_Result_MEM[8]~output, Mips, 1
instance = comp, \ALU_Result_MEM[9]~output , ALU_Result_MEM[9]~output, Mips, 1
instance = comp, \ALU_Result_MEM[10]~output , ALU_Result_MEM[10]~output, Mips, 1
instance = comp, \ALU_Result_MEM[11]~output , ALU_Result_MEM[11]~output, Mips, 1
instance = comp, \ALU_Result_MEM[12]~output , ALU_Result_MEM[12]~output, Mips, 1
instance = comp, \ALU_Result_MEM[13]~output , ALU_Result_MEM[13]~output, Mips, 1
instance = comp, \ALU_Result_MEM[14]~output , ALU_Result_MEM[14]~output, Mips, 1
instance = comp, \ALU_Result_MEM[15]~output , ALU_Result_MEM[15]~output, Mips, 1
instance = comp, \ALU_Result_MEM[16]~output , ALU_Result_MEM[16]~output, Mips, 1
instance = comp, \ALU_Result_MEM[17]~output , ALU_Result_MEM[17]~output, Mips, 1
instance = comp, \ALU_Result_MEM[18]~output , ALU_Result_MEM[18]~output, Mips, 1
instance = comp, \ALU_Result_MEM[19]~output , ALU_Result_MEM[19]~output, Mips, 1
instance = comp, \ALU_Result_MEM[20]~output , ALU_Result_MEM[20]~output, Mips, 1
instance = comp, \ALU_Result_MEM[21]~output , ALU_Result_MEM[21]~output, Mips, 1
instance = comp, \ALU_Result_MEM[22]~output , ALU_Result_MEM[22]~output, Mips, 1
instance = comp, \ALU_Result_MEM[23]~output , ALU_Result_MEM[23]~output, Mips, 1
instance = comp, \ALU_Result_MEM[24]~output , ALU_Result_MEM[24]~output, Mips, 1
instance = comp, \ALU_Result_MEM[25]~output , ALU_Result_MEM[25]~output, Mips, 1
instance = comp, \ALU_Result_MEM[26]~output , ALU_Result_MEM[26]~output, Mips, 1
instance = comp, \ALU_Result_MEM[27]~output , ALU_Result_MEM[27]~output, Mips, 1
instance = comp, \ALU_Result_MEM[28]~output , ALU_Result_MEM[28]~output, Mips, 1
instance = comp, \ALU_Result_MEM[29]~output , ALU_Result_MEM[29]~output, Mips, 1
instance = comp, \ALU_Result_MEM[30]~output , ALU_Result_MEM[30]~output, Mips, 1
instance = comp, \ALU_Result_MEM[31]~output , ALU_Result_MEM[31]~output, Mips, 1
instance = comp, \Write_Data_MEM[0]~output , Write_Data_MEM[0]~output, Mips, 1
instance = comp, \Write_Data_MEM[1]~output , Write_Data_MEM[1]~output, Mips, 1
instance = comp, \Write_Data_MEM[2]~output , Write_Data_MEM[2]~output, Mips, 1
instance = comp, \Write_Data_MEM[3]~output , Write_Data_MEM[3]~output, Mips, 1
instance = comp, \Write_Data_MEM[4]~output , Write_Data_MEM[4]~output, Mips, 1
instance = comp, \Write_Data_MEM[5]~output , Write_Data_MEM[5]~output, Mips, 1
instance = comp, \Write_Data_MEM[6]~output , Write_Data_MEM[6]~output, Mips, 1
instance = comp, \Write_Data_MEM[7]~output , Write_Data_MEM[7]~output, Mips, 1
instance = comp, \Write_Data_MEM[8]~output , Write_Data_MEM[8]~output, Mips, 1
instance = comp, \Write_Data_MEM[9]~output , Write_Data_MEM[9]~output, Mips, 1
instance = comp, \Write_Data_MEM[10]~output , Write_Data_MEM[10]~output, Mips, 1
instance = comp, \Write_Data_MEM[11]~output , Write_Data_MEM[11]~output, Mips, 1
instance = comp, \Write_Data_MEM[12]~output , Write_Data_MEM[12]~output, Mips, 1
instance = comp, \Write_Data_MEM[13]~output , Write_Data_MEM[13]~output, Mips, 1
instance = comp, \Write_Data_MEM[14]~output , Write_Data_MEM[14]~output, Mips, 1
instance = comp, \Write_Data_MEM[15]~output , Write_Data_MEM[15]~output, Mips, 1
instance = comp, \Write_Data_MEM[16]~output , Write_Data_MEM[16]~output, Mips, 1
instance = comp, \Write_Data_MEM[17]~output , Write_Data_MEM[17]~output, Mips, 1
instance = comp, \Write_Data_MEM[18]~output , Write_Data_MEM[18]~output, Mips, 1
instance = comp, \Write_Data_MEM[19]~output , Write_Data_MEM[19]~output, Mips, 1
instance = comp, \Write_Data_MEM[20]~output , Write_Data_MEM[20]~output, Mips, 1
instance = comp, \Write_Data_MEM[21]~output , Write_Data_MEM[21]~output, Mips, 1
instance = comp, \Write_Data_MEM[22]~output , Write_Data_MEM[22]~output, Mips, 1
instance = comp, \Write_Data_MEM[23]~output , Write_Data_MEM[23]~output, Mips, 1
instance = comp, \Write_Data_MEM[24]~output , Write_Data_MEM[24]~output, Mips, 1
instance = comp, \Write_Data_MEM[25]~output , Write_Data_MEM[25]~output, Mips, 1
instance = comp, \Write_Data_MEM[26]~output , Write_Data_MEM[26]~output, Mips, 1
instance = comp, \Write_Data_MEM[27]~output , Write_Data_MEM[27]~output, Mips, 1
instance = comp, \Write_Data_MEM[28]~output , Write_Data_MEM[28]~output, Mips, 1
instance = comp, \Write_Data_MEM[29]~output , Write_Data_MEM[29]~output, Mips, 1
instance = comp, \Write_Data_MEM[30]~output , Write_Data_MEM[30]~output, Mips, 1
instance = comp, \Write_Data_MEM[31]~output , Write_Data_MEM[31]~output, Mips, 1
instance = comp, \Read_Data_MEM[0]~output , Read_Data_MEM[0]~output, Mips, 1
instance = comp, \Read_Data_MEM[1]~output , Read_Data_MEM[1]~output, Mips, 1
instance = comp, \Read_Data_MEM[2]~output , Read_Data_MEM[2]~output, Mips, 1
instance = comp, \Read_Data_MEM[3]~output , Read_Data_MEM[3]~output, Mips, 1
instance = comp, \Read_Data_MEM[4]~output , Read_Data_MEM[4]~output, Mips, 1
instance = comp, \Read_Data_MEM[5]~output , Read_Data_MEM[5]~output, Mips, 1
instance = comp, \Read_Data_MEM[6]~output , Read_Data_MEM[6]~output, Mips, 1
instance = comp, \Read_Data_MEM[7]~output , Read_Data_MEM[7]~output, Mips, 1
instance = comp, \Read_Data_MEM[8]~output , Read_Data_MEM[8]~output, Mips, 1
instance = comp, \Read_Data_MEM[9]~output , Read_Data_MEM[9]~output, Mips, 1
instance = comp, \Read_Data_MEM[10]~output , Read_Data_MEM[10]~output, Mips, 1
instance = comp, \Read_Data_MEM[11]~output , Read_Data_MEM[11]~output, Mips, 1
instance = comp, \Read_Data_MEM[12]~output , Read_Data_MEM[12]~output, Mips, 1
instance = comp, \Read_Data_MEM[13]~output , Read_Data_MEM[13]~output, Mips, 1
instance = comp, \Read_Data_MEM[14]~output , Read_Data_MEM[14]~output, Mips, 1
instance = comp, \Read_Data_MEM[15]~output , Read_Data_MEM[15]~output, Mips, 1
instance = comp, \Read_Data_MEM[16]~output , Read_Data_MEM[16]~output, Mips, 1
instance = comp, \Read_Data_MEM[17]~output , Read_Data_MEM[17]~output, Mips, 1
instance = comp, \Read_Data_MEM[18]~output , Read_Data_MEM[18]~output, Mips, 1
instance = comp, \Read_Data_MEM[19]~output , Read_Data_MEM[19]~output, Mips, 1
instance = comp, \Read_Data_MEM[20]~output , Read_Data_MEM[20]~output, Mips, 1
instance = comp, \Read_Data_MEM[21]~output , Read_Data_MEM[21]~output, Mips, 1
instance = comp, \Read_Data_MEM[22]~output , Read_Data_MEM[22]~output, Mips, 1
instance = comp, \Read_Data_MEM[23]~output , Read_Data_MEM[23]~output, Mips, 1
instance = comp, \Read_Data_MEM[24]~output , Read_Data_MEM[24]~output, Mips, 1
instance = comp, \Read_Data_MEM[25]~output , Read_Data_MEM[25]~output, Mips, 1
instance = comp, \Read_Data_MEM[26]~output , Read_Data_MEM[26]~output, Mips, 1
instance = comp, \Read_Data_MEM[27]~output , Read_Data_MEM[27]~output, Mips, 1
instance = comp, \Read_Data_MEM[28]~output , Read_Data_MEM[28]~output, Mips, 1
instance = comp, \Read_Data_MEM[29]~output , Read_Data_MEM[29]~output, Mips, 1
instance = comp, \Read_Data_MEM[30]~output , Read_Data_MEM[30]~output, Mips, 1
instance = comp, \Read_Data_MEM[31]~output , Read_Data_MEM[31]~output, Mips, 1
instance = comp, \Read_Data_WB[0]~output , Read_Data_WB[0]~output, Mips, 1
instance = comp, \Read_Data_WB[1]~output , Read_Data_WB[1]~output, Mips, 1
instance = comp, \Read_Data_WB[2]~output , Read_Data_WB[2]~output, Mips, 1
instance = comp, \Read_Data_WB[3]~output , Read_Data_WB[3]~output, Mips, 1
instance = comp, \Read_Data_WB[4]~output , Read_Data_WB[4]~output, Mips, 1
instance = comp, \Read_Data_WB[5]~output , Read_Data_WB[5]~output, Mips, 1
instance = comp, \Read_Data_WB[6]~output , Read_Data_WB[6]~output, Mips, 1
instance = comp, \Read_Data_WB[7]~output , Read_Data_WB[7]~output, Mips, 1
instance = comp, \Read_Data_WB[8]~output , Read_Data_WB[8]~output, Mips, 1
instance = comp, \Read_Data_WB[9]~output , Read_Data_WB[9]~output, Mips, 1
instance = comp, \Read_Data_WB[10]~output , Read_Data_WB[10]~output, Mips, 1
instance = comp, \Read_Data_WB[11]~output , Read_Data_WB[11]~output, Mips, 1
instance = comp, \Read_Data_WB[12]~output , Read_Data_WB[12]~output, Mips, 1
instance = comp, \Read_Data_WB[13]~output , Read_Data_WB[13]~output, Mips, 1
instance = comp, \Read_Data_WB[14]~output , Read_Data_WB[14]~output, Mips, 1
instance = comp, \Read_Data_WB[15]~output , Read_Data_WB[15]~output, Mips, 1
instance = comp, \Read_Data_WB[16]~output , Read_Data_WB[16]~output, Mips, 1
instance = comp, \Read_Data_WB[17]~output , Read_Data_WB[17]~output, Mips, 1
instance = comp, \Read_Data_WB[18]~output , Read_Data_WB[18]~output, Mips, 1
instance = comp, \Read_Data_WB[19]~output , Read_Data_WB[19]~output, Mips, 1
instance = comp, \Read_Data_WB[20]~output , Read_Data_WB[20]~output, Mips, 1
instance = comp, \Read_Data_WB[21]~output , Read_Data_WB[21]~output, Mips, 1
instance = comp, \Read_Data_WB[22]~output , Read_Data_WB[22]~output, Mips, 1
instance = comp, \Read_Data_WB[23]~output , Read_Data_WB[23]~output, Mips, 1
instance = comp, \Read_Data_WB[24]~output , Read_Data_WB[24]~output, Mips, 1
instance = comp, \Read_Data_WB[25]~output , Read_Data_WB[25]~output, Mips, 1
instance = comp, \Read_Data_WB[26]~output , Read_Data_WB[26]~output, Mips, 1
instance = comp, \Read_Data_WB[27]~output , Read_Data_WB[27]~output, Mips, 1
instance = comp, \Read_Data_WB[28]~output , Read_Data_WB[28]~output, Mips, 1
instance = comp, \Read_Data_WB[29]~output , Read_Data_WB[29]~output, Mips, 1
instance = comp, \Read_Data_WB[30]~output , Read_Data_WB[30]~output, Mips, 1
instance = comp, \Read_Data_WB[31]~output , Read_Data_WB[31]~output, Mips, 1
instance = comp, \ALU_Result_WB[0]~output , ALU_Result_WB[0]~output, Mips, 1
instance = comp, \ALU_Result_WB[1]~output , ALU_Result_WB[1]~output, Mips, 1
instance = comp, \ALU_Result_WB[2]~output , ALU_Result_WB[2]~output, Mips, 1
instance = comp, \ALU_Result_WB[3]~output , ALU_Result_WB[3]~output, Mips, 1
instance = comp, \ALU_Result_WB[4]~output , ALU_Result_WB[4]~output, Mips, 1
instance = comp, \ALU_Result_WB[5]~output , ALU_Result_WB[5]~output, Mips, 1
instance = comp, \ALU_Result_WB[6]~output , ALU_Result_WB[6]~output, Mips, 1
instance = comp, \ALU_Result_WB[7]~output , ALU_Result_WB[7]~output, Mips, 1
instance = comp, \ALU_Result_WB[8]~output , ALU_Result_WB[8]~output, Mips, 1
instance = comp, \ALU_Result_WB[9]~output , ALU_Result_WB[9]~output, Mips, 1
instance = comp, \ALU_Result_WB[10]~output , ALU_Result_WB[10]~output, Mips, 1
instance = comp, \ALU_Result_WB[11]~output , ALU_Result_WB[11]~output, Mips, 1
instance = comp, \ALU_Result_WB[12]~output , ALU_Result_WB[12]~output, Mips, 1
instance = comp, \ALU_Result_WB[13]~output , ALU_Result_WB[13]~output, Mips, 1
instance = comp, \ALU_Result_WB[14]~output , ALU_Result_WB[14]~output, Mips, 1
instance = comp, \ALU_Result_WB[15]~output , ALU_Result_WB[15]~output, Mips, 1
instance = comp, \ALU_Result_WB[16]~output , ALU_Result_WB[16]~output, Mips, 1
instance = comp, \ALU_Result_WB[17]~output , ALU_Result_WB[17]~output, Mips, 1
instance = comp, \ALU_Result_WB[18]~output , ALU_Result_WB[18]~output, Mips, 1
instance = comp, \ALU_Result_WB[19]~output , ALU_Result_WB[19]~output, Mips, 1
instance = comp, \ALU_Result_WB[20]~output , ALU_Result_WB[20]~output, Mips, 1
instance = comp, \ALU_Result_WB[21]~output , ALU_Result_WB[21]~output, Mips, 1
instance = comp, \ALU_Result_WB[22]~output , ALU_Result_WB[22]~output, Mips, 1
instance = comp, \ALU_Result_WB[23]~output , ALU_Result_WB[23]~output, Mips, 1
instance = comp, \ALU_Result_WB[24]~output , ALU_Result_WB[24]~output, Mips, 1
instance = comp, \ALU_Result_WB[25]~output , ALU_Result_WB[25]~output, Mips, 1
instance = comp, \ALU_Result_WB[26]~output , ALU_Result_WB[26]~output, Mips, 1
instance = comp, \ALU_Result_WB[27]~output , ALU_Result_WB[27]~output, Mips, 1
instance = comp, \ALU_Result_WB[28]~output , ALU_Result_WB[28]~output, Mips, 1
instance = comp, \ALU_Result_WB[29]~output , ALU_Result_WB[29]~output, Mips, 1
instance = comp, \ALU_Result_WB[30]~output , ALU_Result_WB[30]~output, Mips, 1
instance = comp, \ALU_Result_WB[31]~output , ALU_Result_WB[31]~output, Mips, 1
instance = comp, \Write_Data_WB[0]~output , Write_Data_WB[0]~output, Mips, 1
instance = comp, \Write_Data_WB[1]~output , Write_Data_WB[1]~output, Mips, 1
instance = comp, \Write_Data_WB[2]~output , Write_Data_WB[2]~output, Mips, 1
instance = comp, \Write_Data_WB[3]~output , Write_Data_WB[3]~output, Mips, 1
instance = comp, \Write_Data_WB[4]~output , Write_Data_WB[4]~output, Mips, 1
instance = comp, \Write_Data_WB[5]~output , Write_Data_WB[5]~output, Mips, 1
instance = comp, \Write_Data_WB[6]~output , Write_Data_WB[6]~output, Mips, 1
instance = comp, \Write_Data_WB[7]~output , Write_Data_WB[7]~output, Mips, 1
instance = comp, \Write_Data_WB[8]~output , Write_Data_WB[8]~output, Mips, 1
instance = comp, \Write_Data_WB[9]~output , Write_Data_WB[9]~output, Mips, 1
instance = comp, \Write_Data_WB[10]~output , Write_Data_WB[10]~output, Mips, 1
instance = comp, \Write_Data_WB[11]~output , Write_Data_WB[11]~output, Mips, 1
instance = comp, \Write_Data_WB[12]~output , Write_Data_WB[12]~output, Mips, 1
instance = comp, \Write_Data_WB[13]~output , Write_Data_WB[13]~output, Mips, 1
instance = comp, \Write_Data_WB[14]~output , Write_Data_WB[14]~output, Mips, 1
instance = comp, \Write_Data_WB[15]~output , Write_Data_WB[15]~output, Mips, 1
instance = comp, \Write_Data_WB[16]~output , Write_Data_WB[16]~output, Mips, 1
instance = comp, \Write_Data_WB[17]~output , Write_Data_WB[17]~output, Mips, 1
instance = comp, \Write_Data_WB[18]~output , Write_Data_WB[18]~output, Mips, 1
instance = comp, \Write_Data_WB[19]~output , Write_Data_WB[19]~output, Mips, 1
instance = comp, \Write_Data_WB[20]~output , Write_Data_WB[20]~output, Mips, 1
instance = comp, \Write_Data_WB[21]~output , Write_Data_WB[21]~output, Mips, 1
instance = comp, \Write_Data_WB[22]~output , Write_Data_WB[22]~output, Mips, 1
instance = comp, \Write_Data_WB[23]~output , Write_Data_WB[23]~output, Mips, 1
instance = comp, \Write_Data_WB[24]~output , Write_Data_WB[24]~output, Mips, 1
instance = comp, \Write_Data_WB[25]~output , Write_Data_WB[25]~output, Mips, 1
instance = comp, \Write_Data_WB[26]~output , Write_Data_WB[26]~output, Mips, 1
instance = comp, \Write_Data_WB[27]~output , Write_Data_WB[27]~output, Mips, 1
instance = comp, \Write_Data_WB[28]~output , Write_Data_WB[28]~output, Mips, 1
instance = comp, \Write_Data_WB[29]~output , Write_Data_WB[29]~output, Mips, 1
instance = comp, \Write_Data_WB[30]~output , Write_Data_WB[30]~output, Mips, 1
instance = comp, \Write_Data_WB[31]~output , Write_Data_WB[31]~output, Mips, 1
instance = comp, \Forward_A[0]~output , Forward_A[0]~output, Mips, 1
instance = comp, \Forward_A[1]~output , Forward_A[1]~output, Mips, 1
instance = comp, \Forward_B[0]~output , Forward_B[0]~output, Mips, 1
instance = comp, \Forward_B[1]~output , Forward_B[1]~output, Mips, 1
instance = comp, \Forward_MEM~output , Forward_MEM~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[0]~output , Read_Data_forward_MEM_MEM[0]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[1]~output , Read_Data_forward_MEM_MEM[1]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[2]~output , Read_Data_forward_MEM_MEM[2]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[3]~output , Read_Data_forward_MEM_MEM[3]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[4]~output , Read_Data_forward_MEM_MEM[4]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[5]~output , Read_Data_forward_MEM_MEM[5]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[6]~output , Read_Data_forward_MEM_MEM[6]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[7]~output , Read_Data_forward_MEM_MEM[7]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[8]~output , Read_Data_forward_MEM_MEM[8]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[9]~output , Read_Data_forward_MEM_MEM[9]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[10]~output , Read_Data_forward_MEM_MEM[10]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[11]~output , Read_Data_forward_MEM_MEM[11]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[12]~output , Read_Data_forward_MEM_MEM[12]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[13]~output , Read_Data_forward_MEM_MEM[13]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[14]~output , Read_Data_forward_MEM_MEM[14]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[15]~output , Read_Data_forward_MEM_MEM[15]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[16]~output , Read_Data_forward_MEM_MEM[16]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[17]~output , Read_Data_forward_MEM_MEM[17]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[18]~output , Read_Data_forward_MEM_MEM[18]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[19]~output , Read_Data_forward_MEM_MEM[19]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[20]~output , Read_Data_forward_MEM_MEM[20]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[21]~output , Read_Data_forward_MEM_MEM[21]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[22]~output , Read_Data_forward_MEM_MEM[22]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[23]~output , Read_Data_forward_MEM_MEM[23]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[24]~output , Read_Data_forward_MEM_MEM[24]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[25]~output , Read_Data_forward_MEM_MEM[25]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[26]~output , Read_Data_forward_MEM_MEM[26]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[27]~output , Read_Data_forward_MEM_MEM[27]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[28]~output , Read_Data_forward_MEM_MEM[28]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[29]~output , Read_Data_forward_MEM_MEM[29]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[30]~output , Read_Data_forward_MEM_MEM[30]~output, Mips, 1
instance = comp, \Read_Data_forward_MEM_MEM[31]~output , Read_Data_forward_MEM_MEM[31]~output, Mips, 1
instance = comp, \IF_ID_pipeline_stall~output , IF_ID_pipeline_stall~output, Mips, 1
instance = comp, \pc_stall~output , pc_stall~output, Mips, 1
instance = comp, \ID_Control_Noop~output , ID_Control_Noop~output, Mips, 1
instance = comp, \Forward_Reg_Delay[0]~output , Forward_Reg_Delay[0]~output, Mips, 1
instance = comp, \Forward_Reg_Delay[1]~output , Forward_Reg_Delay[1]~output, Mips, 1
instance = comp, \Forward_C~output , Forward_C~output, Mips, 1
instance = comp, \Forward_D~output , Forward_D~output, Mips, 1
instance = comp, \Zero_ID~output , Zero_ID~output, Mips, 1
instance = comp, \Clk~input , Clk~input, Mips, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, Mips, 1
instance = comp, \clkout[0]~15 , clkout[0]~15, Mips, 1
instance = comp, \clkout[0]~reg0 , clkout[0]~reg0, Mips, 1
instance = comp, \clkout[1]~5 , clkout[1]~5, Mips, 1
instance = comp, \clkout[1]~reg0 , clkout[1]~reg0, Mips, 1
instance = comp, \clkout[2]~7 , clkout[2]~7, Mips, 1
instance = comp, \clkout[2]~reg0 , clkout[2]~reg0, Mips, 1
instance = comp, \clkout[3]~9 , clkout[3]~9, Mips, 1
instance = comp, \clkout[3]~reg0 , clkout[3]~reg0, Mips, 1
instance = comp, \clkout[4]~11 , clkout[4]~11, Mips, 1
instance = comp, \clkout[4]~reg0 , clkout[4]~reg0, Mips, 1
instance = comp, \clkout[5]~13 , clkout[5]~13, Mips, 1
instance = comp, \clkout[5]~reg0 , clkout[5]~reg0, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[29]~9 , IF_Flush_mux|Instruction_IF[29]~9, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~13 , IF_Instruction_Memory|memory~13, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~5 , IF_Instruction_Memory|memory~5, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~6 , IF_Instruction_Memory|memory~6, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[1]~6 , IF_Flush_mux|Instruction_IF[1]~6, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~1 , IF_Instruction_Memory|memory~1, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[1]~7 , IF_Flush_mux|Instruction_IF[1]~7, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[1]~8 , IF_Flush_mux|Instruction_IF[1]~8, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[1] , IF_ID_Pipeline_Stage|Instruction_ID[1], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[3]~2 , ID_PC_Add|Branch_Dest_ID[3]~2, Mips, 1
instance = comp, \ID_PC_Add|Add0~2 , ID_PC_Add|Add0~2, Mips, 1
instance = comp, \ID_PC_Add|Add0~3 , ID_PC_Add|Add0~3, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[3] , IF_PC_Reg|PC_IF[3], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~4 , IF_Instruction_Memory|memory~4, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~7 , IF_Instruction_Memory|memory~7, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[4]~15 , IF_Flush_mux|Instruction_IF[4]~15, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[4] , IF_ID_Pipeline_Stage|Instruction_ID[4], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[2]~0 , IF_PC_Add|PC_Plus_4_IF[2]~0, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[5]~6 , IF_PC_Add|PC_Plus_4_IF[5]~6, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[6]~8 , IF_PC_Add|PC_Plus_4_IF[6]~8, Mips, 1
instance = comp, \ID_PC_Add|Add0~8 , ID_PC_Add|Add0~8, Mips, 1
instance = comp, \ID_PC_Add|Add0~9 , ID_PC_Add|Add0~9, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[6] , IF_PC_Reg|PC_IF[6], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~20 , IF_Instruction_Memory|memory~20, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~21 , IF_Instruction_Memory|memory~21, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[25]~13 , IF_Flush_mux|Instruction_IF[25]~13, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~22 , IF_Instruction_Memory|memory~22, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[13]~20 , IF_Flush_mux|Instruction_IF[13]~20, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[13] , IF_ID_Pipeline_Stage|Instruction_ID[13], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[13] , ID_EX_Pipeline_Stage|Instruction_EX[13], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~30 , IF_Instruction_Memory|memory~30, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[29]~25 , IF_Flush_mux|Instruction_IF[29]~25, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[18]~28 , IF_Flush_mux|Instruction_IF[18]~28, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[18]~29 , IF_Flush_mux|Instruction_IF[18]~29, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[18] , IF_ID_Pipeline_Stage|Instruction_ID[18], Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[0]~1 , IF_Flush_mux|Instruction_IF[0]~1, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[19]~30 , IF_Flush_mux|Instruction_IF[19]~30, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[19] , IF_ID_Pipeline_Stage|Instruction_ID[19], Mips, 1
instance = comp, \Data_Forwarding_unit|ID_Control_Noop~5 , Data_Forwarding_unit|ID_Control_Noop~5, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[20]~32 , IF_Flush_mux|Instruction_IF[20]~32, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[20] , IF_ID_Pipeline_Stage|Instruction_ID[20], Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[8]~10 , IF_Flush_mux|Instruction_IF[8]~10, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~16 , IF_Instruction_Memory|memory~16, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[11]~18 , IF_Flush_mux|Instruction_IF[11]~18, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[11] , IF_ID_Pipeline_Stage|Instruction_ID[11], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[11] , ID_EX_Pipeline_Stage|Instruction_EX[11], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~17 , IF_Instruction_Memory|memory~17, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~18 , IF_Instruction_Memory|memory~18, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~19 , IF_Instruction_Memory|memory~19, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[12]~19 , IF_Flush_mux|Instruction_IF[12]~19, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[12] , IF_ID_Pipeline_Stage|Instruction_ID[12], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[12] , ID_EX_Pipeline_Stage|Instruction_EX[12], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~25 , IF_Instruction_Memory|memory~25, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[16]~26 , IF_Flush_mux|Instruction_IF[16]~26, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[16]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[16]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[16] , IF_ID_Pipeline_Stage|Instruction_ID[16], Mips, 1
instance = comp, \Data_Forwarding_unit|ID_Control_Noop~4 , Data_Forwarding_unit|ID_Control_Noop~4, Mips, 1
instance = comp, \Data_Forwarding_unit|ID_Control_Noop~6 , Data_Forwarding_unit|ID_Control_Noop~6, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[24]~41 , IF_Flush_mux|Instruction_IF[24]~41, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[24] , IF_ID_Pipeline_Stage|Instruction_ID[24], Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[23]~39 , IF_Flush_mux|Instruction_IF[23]~39, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[23]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[23] , IF_ID_Pipeline_Stage|Instruction_ID[23], Mips, 1
instance = comp, \Data_Forwarding_unit|ID_Control_Noop~2 , Data_Forwarding_unit|ID_Control_Noop~2, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[15]~23 , IF_Flush_mux|Instruction_IF[15]~23, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[15]~24 , IF_Flush_mux|Instruction_IF[15]~24, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[15] , IF_ID_Pipeline_Stage|Instruction_ID[15], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[15] , ID_EX_Pipeline_Stage|Instruction_EX[15], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~35 , IF_Instruction_Memory|memory~35, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[25]~42 , IF_Flush_mux|Instruction_IF[25]~42, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[25] , IF_ID_Pipeline_Stage|Instruction_ID[25], Mips, 1
instance = comp, \Data_Forwarding_unit|ID_Control_Noop~3 , Data_Forwarding_unit|ID_Control_Noop~3, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[19] , ID_EX_Pipeline_Stage|Instruction_EX[19], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[18] , ID_EX_Pipeline_Stage|Instruction_EX[18], Mips, 1
instance = comp, \Data_Forwarding_unit|always0~1 , Data_Forwarding_unit|always0~1, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~26 , IF_Instruction_Memory|memory~26, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~27 , IF_Instruction_Memory|memory~27, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~28 , IF_Instruction_Memory|memory~28, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~29 , IF_Instruction_Memory|memory~29, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[17]~27 , IF_Flush_mux|Instruction_IF[17]~27, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[17] , IF_ID_Pipeline_Stage|Instruction_ID[17], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[17] , ID_EX_Pipeline_Stage|Instruction_EX[17], Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[22]~37 , IF_Flush_mux|Instruction_IF[22]~37, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[22] , IF_ID_Pipeline_Stage|Instruction_ID[22], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[16] , ID_EX_Pipeline_Stage|Instruction_EX[16], Mips, 1
instance = comp, \Data_Forwarding_unit|always0~0 , Data_Forwarding_unit|always0~0, Mips, 1
instance = comp, \Data_Forwarding_unit|always0~2 , Data_Forwarding_unit|always0~2, Mips, 1
instance = comp, \Data_Forwarding_unit|always0~4 , Data_Forwarding_unit|always0~4, Mips, 1
instance = comp, \Data_Forwarding_unit|always0~5 , Data_Forwarding_unit|always0~5, Mips, 1
instance = comp, \Data_Forwarding_unit|always0~3 , Data_Forwarding_unit|always0~3, Mips, 1
instance = comp, \Data_Forwarding_unit|always0~6 , Data_Forwarding_unit|always0~6, Mips, 1
instance = comp, \Data_Forwarding_unit|ID_Control_Noop~7 , Data_Forwarding_unit|ID_Control_Noop~7, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[0] , IF_ID_Pipeline_Stage|Instruction_ID[0], Mips, 1
instance = comp, \ID_PC_Add|Add0~0 , ID_PC_Add|Add0~0, Mips, 1
instance = comp, \ID_PC_Add|Add0~1 , ID_PC_Add|Add0~1, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[2] , IF_PC_Reg|PC_IF[2], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~12 , IF_Instruction_Memory|memory~12, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~14 , IF_Instruction_Memory|memory~14, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~15 , IF_Instruction_Memory|memory~15, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[5]~16 , IF_Flush_mux|Instruction_IF[5]~16, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[5] , IF_ID_Pipeline_Stage|Instruction_ID[5], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[7]~10 , IF_PC_Add|PC_Plus_4_IF[7]~10, Mips, 1
instance = comp, \ID_PC_Add|Add0~10 , ID_PC_Add|Add0~10, Mips, 1
instance = comp, \ID_PC_Add|Add0~11 , ID_PC_Add|Add0~11, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[7] , IF_PC_Reg|PC_IF[7], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~40 , IF_Instruction_Memory|memory~40, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~41 , IF_Instruction_Memory|memory~41, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~42 , IF_Instruction_Memory|memory~42, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[28]~47 , IF_Flush_mux|Instruction_IF[28]~47, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[28] , IF_ID_Pipeline_Stage|Instruction_ID[28], Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[29]~48 , IF_Flush_mux|Instruction_IF[29]~48, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[29] , IF_ID_Pipeline_Stage|Instruction_ID[29], Mips, 1
instance = comp, \ID_Control|Equal0~0 , ID_Control|Equal0~0, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[7], Mips, 1
instance = comp, \IF_Instruction_Memory|memory~2 , IF_Instruction_Memory|memory~2, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[2]~11 , IF_Flush_mux|Instruction_IF[2]~11, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[2]~12 , IF_Flush_mux|Instruction_IF[2]~12, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[2] , IF_ID_Pipeline_Stage|Instruction_ID[2], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[4]~4 , ID_PC_Add|Branch_Dest_ID[4]~4, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[8]~12 , ID_PC_Add|Branch_Dest_ID[8]~12, Mips, 1
instance = comp, \ID_PC_Add|Add0~12 , ID_PC_Add|Add0~12, Mips, 1
instance = comp, \ID_PC_Add|Add0~13 , ID_PC_Add|Add0~13, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[8] , IF_PC_Reg|PC_IF[8], Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[8]~17 , IF_Flush_mux|Instruction_IF[8]~17, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[10] , IF_ID_Pipeline_Stage|Instruction_ID[10], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[9]~14 , IF_PC_Add|PC_Plus_4_IF[9]~14, Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[9]~14 , ID_PC_Add|Branch_Dest_ID[9]~14, Mips, 1
instance = comp, \ID_PC_Add|Add0~14 , ID_PC_Add|Add0~14, Mips, 1
instance = comp, \ID_PC_Add|Add0~15 , ID_PC_Add|Add0~15, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[9] , IF_PC_Reg|PC_IF[9], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[10]~16 , IF_PC_Add|PC_Plus_4_IF[10]~16, Mips, 1
instance = comp, \ID_PC_Add|Add0~16 , ID_PC_Add|Add0~16, Mips, 1
instance = comp, \ID_PC_Add|Add0~17 , ID_PC_Add|Add0~17, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[10] , IF_PC_Reg|PC_IF[10], Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[0]~0 , IF_Flush_mux|Instruction_IF[0]~0, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~36 , IF_Instruction_Memory|memory~36, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[26]~43 , IF_Flush_mux|Instruction_IF[26]~43, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[26]~44 , IF_Flush_mux|Instruction_IF[26]~44, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[31] , IF_ID_Pipeline_Stage|Instruction_ID[31], Mips, 1
instance = comp, \ID_Control|Decoder0~0 , ID_Control|Decoder0~0, Mips, 1
instance = comp, \ID_Control|Decoder0~3 , ID_Control|Decoder0~3, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|MemRead_EX~feeder , ID_EX_Pipeline_Stage|MemRead_EX~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|MemRead_EX , ID_EX_Pipeline_Stage|MemRead_EX, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder , EX_MEM_Pipeline_Stage|MemRead_MEM~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemRead_MEM , EX_MEM_Pipeline_Stage|MemRead_MEM, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl , EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[30] , MEM_Data_Memory|Read_Data_MEM[30], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[30] , MEM_WB_Pipeline_Stage|Read_Data_WB[30], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|MemtoReg_WB , MEM_WB_Pipeline_Stage|MemtoReg_WB, Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[30]~30 , WB_MemtoReg_Mux|Write_Data_WB[30]~30, Mips, 1
instance = comp, \ID_Control|RegWrite_ID~0 , ID_Control|RegWrite_ID~0, Mips, 1
instance = comp, \ID_Control|RegWrite_ID~1 , ID_Control|RegWrite_ID~1, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|RegWrite_EX , ID_EX_Pipeline_Stage|RegWrite_EX, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|RegWrite_MEM , EX_MEM_Pipeline_Stage|RegWrite_MEM, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|RegWrite_WB , MEM_WB_Pipeline_Stage|RegWrite_WB, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[12] , EX_MEM_Pipeline_Stage|Instruction_MEM[12], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Instruction_WB[12] , MEM_WB_Pipeline_Stage|Instruction_WB[12], Mips, 1
instance = comp, \Data_Forwarding_unit|Equal18~0 , Data_Forwarding_unit|Equal18~0, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[15] , EX_MEM_Pipeline_Stage|Instruction_MEM[15], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Instruction_WB[15] , MEM_WB_Pipeline_Stage|Instruction_WB[15], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[13] , EX_MEM_Pipeline_Stage|Instruction_MEM[13], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Instruction_WB[13] , MEM_WB_Pipeline_Stage|Instruction_WB[13], Mips, 1
instance = comp, \Data_Forwarding_unit|Equal18~1 , Data_Forwarding_unit|Equal18~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Equal18~2 , Data_Forwarding_unit|Equal18~2, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~32 , IF_Instruction_Memory|memory~32, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[21]~33 , IF_Flush_mux|Instruction_IF[21]~33, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[21] , IF_ID_Pipeline_Stage|Instruction_ID[21], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[11] , EX_MEM_Pipeline_Stage|Instruction_MEM[11], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Instruction_WB[11] , MEM_WB_Pipeline_Stage|Instruction_WB[11], Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_Reg_Delay~4 , Data_Forwarding_unit|Forward_Reg_Delay~4, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_Reg_Delay~5 , Data_Forwarding_unit|Forward_Reg_Delay~5, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_Reg_Delay~6 , Data_Forwarding_unit|Forward_Reg_Delay~6, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[20] , ID_EX_Pipeline_Stage|Instruction_EX[20], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[20] , EX_MEM_Pipeline_Stage|Instruction_MEM[20], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Instruction_WB[20] , MEM_WB_Pipeline_Stage|Instruction_WB[20], Mips, 1
instance = comp, \Data_Forwarding_unit|Equal17~0 , Data_Forwarding_unit|Equal17~0, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[18]~feeder , EX_MEM_Pipeline_Stage|Instruction_MEM[18]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[18] , EX_MEM_Pipeline_Stage|Instruction_MEM[18], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Instruction_WB[18] , MEM_WB_Pipeline_Stage|Instruction_WB[18], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[19]~feeder , EX_MEM_Pipeline_Stage|Instruction_MEM[19]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[19] , EX_MEM_Pipeline_Stage|Instruction_MEM[19], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Instruction_WB[19] , MEM_WB_Pipeline_Stage|Instruction_WB[19], Mips, 1
instance = comp, \Data_Forwarding_unit|Equal16~1 , Data_Forwarding_unit|Equal16~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Equal16~2 , Data_Forwarding_unit|Equal16~2, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_Reg_Delay[1]~2 , Data_Forwarding_unit|Forward_Reg_Delay[1]~2, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_Reg_Delay[1]~3 , Data_Forwarding_unit|Forward_Reg_Delay[1]~3, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_Reg_Delay[1]~7 , Data_Forwarding_unit|Forward_Reg_Delay[1]~7, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[72]~feeder , ID_Registers|register_rtl_0_bypass[72]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[72] , ID_Registers|register_rtl_0_bypass[72], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[71] , ID_Registers|register_rtl_0_bypass[71], Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_B[0]~3 , Data_Forwarding_unit|Forward_B[0]~3, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_B[0]~4 , Data_Forwarding_unit|Forward_B[0]~4, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~43 , IF_Instruction_Memory|memory~43, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~44 , IF_Instruction_Memory|memory~44, Mips, 1
instance = comp, \IF_Instruction_Memory|memory~23 , IF_Instruction_Memory|memory~23, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[14]~21 , IF_Flush_mux|Instruction_IF[14]~21, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[14] , IF_ID_Pipeline_Stage|Instruction_ID[14], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[14] , ID_EX_Pipeline_Stage|Instruction_EX[14], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Instruction_MEM[14] , EX_MEM_Pipeline_Stage|Instruction_MEM[14], Mips, 1
instance = comp, \Data_Forwarding_unit|Equal0~0 , Data_Forwarding_unit|Equal0~0, Mips, 1
instance = comp, \Data_Forwarding_unit|Equal8~0 , Data_Forwarding_unit|Equal8~0, Mips, 1
instance = comp, \Data_Forwarding_unit|Equal8~1 , Data_Forwarding_unit|Equal8~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Equal8~2 , Data_Forwarding_unit|Equal8~2, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_B[1]~7 , Data_Forwarding_unit|Forward_B[1]~7, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Instruction_WB[14] , MEM_WB_Pipeline_Stage|Instruction_WB[14], Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_B[0]~5 , Data_Forwarding_unit|Forward_B[0]~5, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_B[0]~6 , Data_Forwarding_unit|Forward_B[0]~6, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux31~1 , Data_forwarding_mux_B|Mux31~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_Reg_Delay[0]~0 , Data_Forwarding_unit|Forward_Reg_Delay[0]~0, Mips, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[3]~3 , EX_Dest_Mux|Write_Register_EX[3]~3, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder , EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[3] , EX_MEM_Pipeline_Stage|Write_Register_MEM[3], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder , MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[3] , MEM_WB_Pipeline_Stage|Write_Register_WB[3], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[7]~feeder , ID_Registers|register_rtl_1_bypass[7]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[7] , ID_Registers|register_rtl_1_bypass[7], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[8] , ID_Registers|register_rtl_1_bypass[8], Mips, 1
instance = comp, \ID_Control|Decoder0~2 , ID_Control|Decoder0~2, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder , ID_EX_Pipeline_Stage|ALUOp_EX[1]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUOp_EX[1] , ID_EX_Pipeline_Stage|ALUOp_EX[1], Mips, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[2]~2 , EX_Dest_Mux|Write_Register_EX[2]~2, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[2]~feeder , EX_MEM_Pipeline_Stage|Write_Register_MEM[2]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[2] , EX_MEM_Pipeline_Stage|Write_Register_MEM[2], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder , MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[2] , MEM_WB_Pipeline_Stage|Write_Register_WB[2], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[5]~feeder , ID_Registers|register_rtl_1_bypass[5]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[5] , ID_Registers|register_rtl_1_bypass[5], Mips, 1
instance = comp, \ID_Registers|register~5 , ID_Registers|register~5, Mips, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[4]~4 , EX_Dest_Mux|Write_Register_EX[4]~4, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder , EX_MEM_Pipeline_Stage|Write_Register_MEM[4]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[4] , EX_MEM_Pipeline_Stage|Write_Register_MEM[4], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[4] , MEM_WB_Pipeline_Stage|Write_Register_WB[4], Mips, 1
instance = comp, \ID_Registers|always2~1 , ID_Registers|always2~1, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[0] , ID_Registers|register_rtl_1_bypass[0], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[4] , ID_Registers|register_rtl_1_bypass[4], Mips, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[0]~0 , EX_Dest_Mux|Write_Register_EX[0]~0, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder , EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] , EX_MEM_Pipeline_Stage|Write_Register_MEM[0], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder , MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[0] , MEM_WB_Pipeline_Stage|Write_Register_WB[0], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[1] , ID_Registers|register_rtl_1_bypass[1], Mips, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[1]~1 , EX_Dest_Mux|Write_Register_EX[1]~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder , EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] , EX_MEM_Pipeline_Stage|Write_Register_MEM[1], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[1] , MEM_WB_Pipeline_Stage|Write_Register_WB[1], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[3]~feeder , ID_Registers|register_rtl_1_bypass[3]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[3] , ID_Registers|register_rtl_1_bypass[3], Mips, 1
instance = comp, \ID_Registers|register~4 , ID_Registers|register~4, Mips, 1
instance = comp, \ID_Registers|register~7 , ID_Registers|register~7, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[11] , ID_Registers|register_rtl_1_bypass[11], Mips, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[23] , ID_EX_Pipeline_Stage|Instruction_EX[23], Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_A[0]~5 , Data_Forwarding_unit|Forward_A[0]~5, Mips, 1
instance = comp, \Data_Forwarding_unit|Equal4~1 , Data_Forwarding_unit|Equal4~1, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[25] , ID_EX_Pipeline_Stage|Instruction_EX[25], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[21] , ID_EX_Pipeline_Stage|Instruction_EX[21], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[22] , ID_EX_Pipeline_Stage|Instruction_EX[22], Mips, 1
instance = comp, \Data_Forwarding_unit|Equal4~0 , Data_Forwarding_unit|Equal4~0, Mips, 1
instance = comp, \Data_Forwarding_unit|Equal4~2 , Data_Forwarding_unit|Equal4~2, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_A[0]~6 , Data_Forwarding_unit|Forward_A[0]~6, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[24] , ID_EX_Pipeline_Stage|Instruction_EX[24], Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_A[0]~1 , Data_Forwarding_unit|Forward_A[0]~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Equal7~0 , Data_Forwarding_unit|Equal7~0, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_A[0]~2 , Data_Forwarding_unit|Forward_A[0]~2, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_A[1]~7 , Data_Forwarding_unit|Forward_A[1]~7, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux31~1 , Data_forwarding_mux_A|Mux31~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_C~0 , Data_Forwarding_unit|Forward_C~0, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[14]~feeder , ID_Registers|register_rtl_0_bypass[14]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[14] , ID_Registers|register_rtl_0_bypass[14], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[13] , ID_Registers|register_rtl_0_bypass[13], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[16]~feeder , ID_Registers|register_rtl_0_bypass[16]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[16] , ID_Registers|register_rtl_0_bypass[16], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[15] , ID_Registers|register_rtl_0_bypass[15], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[5] , ID_Registers|register_rtl_0_bypass[5], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[6] , ID_Registers|register_rtl_0_bypass[6], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[8] , ID_Registers|register_rtl_0_bypass[8], Mips, 1
instance = comp, \ID_Registers|register~1 , ID_Registers|register~1, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[0] , ID_Registers|register_rtl_0_bypass[0], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[4] , ID_Registers|register_rtl_0_bypass[4], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[1] , ID_Registers|register_rtl_0_bypass[1], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[2] , ID_Registers|register_rtl_0_bypass[2], Mips, 1
instance = comp, \ID_Registers|register~0 , ID_Registers|register~0, Mips, 1
instance = comp, \ID_Registers|register~3 , ID_Registers|register~3, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[2]~4 , ID_Registers|Read_Data_1_ID[2]~4, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[2]~5 , ID_Registers|Read_Data_1_ID[2]~5, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] , ID_EX_Pipeline_Stage|Read_Data_1_EX[2], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux29~0 , Data_forwarding_mux_A|Mux29~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux29~1 , Data_forwarding_mux_A|Mux29~1, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[15] , ID_Registers|register_rtl_1_bypass[15], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[16]~feeder , ID_Registers|register_rtl_1_bypass[16]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[16] , ID_Registers|register_rtl_1_bypass[16], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[2]~6 , ID_Registers|Read_Data_2_ID[2]~6, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[2]~7 , ID_Registers|Read_Data_2_ID[2]~7, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] , ID_EX_Pipeline_Stage|Read_Data_2_EX[2], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux29~0 , Data_forwarding_mux_B|Mux29~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux29~1 , Data_forwarding_mux_B|Mux29~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[2]~2 , EX_ALU_Mux|ALU_Data_2_EX[2]~2, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder , ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUOp_EX[0] , ID_EX_Pipeline_Stage|ALUOp_EX[0], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5], Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~2 , EX_ALU_Control|ALU_Control_EX[2]~2, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1], Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[1]~3 , EX_ALU_Control|ALU_Control_EX[1]~3, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0], Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[3]~6 , EX_ALU_Control|ALU_Control_EX[3]~6, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[0]~0 , EX_ALU_Control|ALU_Control_EX[0]~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3], Mips, 1
instance = comp, \EX_ALU_Control|WideOr1~0 , EX_ALU_Control|WideOr1~0, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[0]~1 , EX_ALU_Control|ALU_Control_EX[0]~1, Mips, 1
instance = comp, \EX_ALU|Mux28~0 , EX_ALU|Mux28~0, Mips, 1
instance = comp, \ID_Control|opcode~0 , ID_Control|opcode~0, Mips, 1
instance = comp, \ID_Control|ALUSrc_ID~0 , ID_Control|ALUSrc_ID~0, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUSrc_EX , ID_EX_Pipeline_Stage|ALUSrc_EX, Mips, 1
instance = comp, \EX_ALU|Add0~9 , EX_ALU|Add0~9, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[11] , ID_Registers|register_rtl_0_bypass[11], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux28~1 , Data_forwarding_mux_A|Mux28~1, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[18]~feeder , ID_Registers|register_rtl_1_bypass[18]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[18] , ID_Registers|register_rtl_1_bypass[18], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[17] , ID_Registers|register_rtl_1_bypass[17], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[4] , MEM_Data_Memory|Read_Data_MEM[4], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[4] , MEM_WB_Pipeline_Stage|Read_Data_WB[4], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[20]~feeder , ID_Registers|register_rtl_1_bypass[20]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[20] , ID_Registers|register_rtl_1_bypass[20], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[19] , ID_Registers|register_rtl_1_bypass[19], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux26~0 , Data_forwarding_mux_B|Mux26~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux26~1 , Data_forwarding_mux_B|Mux26~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[5]~5 , EX_ALU_Mux|ALU_Data_2_EX[5]~5, Mips, 1
instance = comp, \EX_ALU_Control|WideOr0~0 , EX_ALU_Control|WideOr0~0, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~4 , EX_ALU_Control|ALU_Control_EX[2]~4, Mips, 1
instance = comp, \EX_ALU|Add0~18 , EX_ALU|Add0~18, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[20]~feeder , ID_Registers|register_rtl_0_bypass[20]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[20] , ID_Registers|register_rtl_0_bypass[20], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[19] , ID_Registers|register_rtl_0_bypass[19], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[23] , ID_Registers|register_rtl_0_bypass[23], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[24]~feeder , ID_Registers|register_rtl_0_bypass[24]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[24] , ID_Registers|register_rtl_0_bypass[24], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[6]~12 , ID_Registers|Read_Data_1_ID[6]~12, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[6]~13 , ID_Registers|Read_Data_1_ID[6]~13, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] , ID_EX_Pipeline_Stage|Read_Data_1_EX[6], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux25~0 , Data_forwarding_mux_A|Mux25~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux25~1 , Data_forwarding_mux_A|Mux25~1, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux25~0 , Data_forwarding_mux_B|Mux25~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux25~1 , Data_forwarding_mux_B|Mux25~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[6]~6 , EX_ALU_Mux|ALU_Data_2_EX[6]~6, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux26~1 , Data_forwarding_mux_A|Mux26~1, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[31] , MEM_Data_Memory|Read_Data_MEM[31], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[31] , MEM_WB_Pipeline_Stage|Read_Data_WB[31], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux0~0 , Data_forwarding_mux_B|Mux0~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux0~1 , Data_forwarding_mux_B|Mux0~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[31]~31 , EX_ALU_Mux|ALU_Data_2_EX[31]~31, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[30]~feeder , ID_Registers|register_rtl_1_bypass[30]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[30] , ID_Registers|register_rtl_1_bypass[30], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[29] , ID_Registers|register_rtl_1_bypass[29], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[32]~feeder , ID_Registers|register_rtl_0_bypass[32]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[32] , ID_Registers|register_rtl_0_bypass[32], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[31] , ID_Registers|register_rtl_0_bypass[31], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[2] , EX_MEM_Pipeline_Stage|Write_Data_MEM[2], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[2] , MEM_Data_Memory|Read_Data_MEM[2], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[2] , MEM_WB_Pipeline_Stage|Read_Data_WB[2], Mips, 1
instance = comp, \ID_Control|Decoder0~4 , ID_Control|Decoder0~4, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|MemWrite_EX~feeder , ID_EX_Pipeline_Stage|MemWrite_EX~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|MemWrite_EX , ID_EX_Pipeline_Stage|MemWrite_EX, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder , EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemWrite_MEM , EX_MEM_Pipeline_Stage|MemWrite_MEM, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_MEM~2 , Data_Forwarding_unit|Forward_MEM~2, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_MEM~1 , Data_Forwarding_unit|Forward_MEM~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_MEM~3 , Data_Forwarding_unit|Forward_MEM~3, Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[2]~2, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[3] , MEM_Data_Memory|Read_Data_MEM[3], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[3] , MEM_WB_Pipeline_Stage|Read_Data_WB[3], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[3] , EX_MEM_Pipeline_Stage|Write_Data_MEM[3], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[3]~3, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[4] , EX_MEM_Pipeline_Stage|Write_Data_MEM[4], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[4]~4, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[5] , EX_MEM_Pipeline_Stage|Write_Data_MEM[5], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[6] , MEM_Data_Memory|Read_Data_MEM[6], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[6] , MEM_WB_Pipeline_Stage|Read_Data_WB[6], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[6] , EX_MEM_Pipeline_Stage|Write_Data_MEM[6], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[6]~6, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[7] , EX_MEM_Pipeline_Stage|Write_Data_MEM[7], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[7]~7, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux23~1 , Data_forwarding_mux_B|Mux23~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[8] , EX_MEM_Pipeline_Stage|Write_Data_MEM[8], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux21~1 , Data_forwarding_mux_B|Mux21~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[10] , EX_MEM_Pipeline_Stage|Write_Data_MEM[10], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[10]~10, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[33] , ID_Registers|register_rtl_1_bypass[33], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[12] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[12], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[11], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[9] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[9], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory~3 , MEM_Data_Memory|Data_Memory~3, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[13]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[13], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[15], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[16] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[16], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory~4 , MEM_Data_Memory|Data_Memory~4, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[4] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[4], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[1] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[1], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[3], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory~1 , MEM_Data_Memory|Data_Memory~1, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory~5 , MEM_Data_Memory|Data_Memory~5, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[17] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[17], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[18]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[18], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory~0 , MEM_Data_Memory|Data_Memory~0, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[46], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~26 , MEM_Data_Memory|Read_Data_MEM~26, Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[13]~13, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[45] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[45], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[42]~feeder , ID_Registers|register_rtl_1_bypass[42]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[42] , ID_Registers|register_rtl_1_bypass[42], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[15] , MEM_WB_Pipeline_Stage|ALU_Result_WB[15], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[15]~15 , WB_MemtoReg_Mux|Write_Data_WB[15]~15, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[41] , ID_Registers|register_rtl_1_bypass[41], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[40]~feeder , ID_Registers|register_rtl_1_bypass[40]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[40] , ID_Registers|register_rtl_1_bypass[40], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux15~0 , Data_forwarding_mux_A|Mux15~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux15~1 , Data_forwarding_mux_A|Mux15~1, Mips, 1
instance = comp, \EX_ALU|Mux28~1 , EX_ALU|Mux28~1, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[33] , ID_Registers|register_rtl_0_bypass[33], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux14~1 , Data_forwarding_mux_B|Mux14~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[17] , EX_MEM_Pipeline_Stage|Write_Data_MEM[17], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[17]~17, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[53] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[53], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[35] , ID_Registers|register_rtl_1_bypass[35], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[18] , MEM_Data_Memory|Read_Data_MEM[18], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[18] , MEM_WB_Pipeline_Stage|Read_Data_WB[18], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux12~1 , Data_forwarding_mux_B|Mux12~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[19]~19 , EX_ALU_Mux|ALU_Data_2_EX[19]~19, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux12~0 , Data_forwarding_mux_A|Mux12~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux12~1 , Data_forwarding_mux_A|Mux12~1, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[48]~feeder , ID_Registers|register_rtl_0_bypass[48]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[48] , ID_Registers|register_rtl_0_bypass[48], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[47] , ID_Registers|register_rtl_0_bypass[47], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[52]~feeder , ID_Registers|register_rtl_1_bypass[52]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[52] , ID_Registers|register_rtl_1_bypass[52], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[51] , ID_Registers|register_rtl_1_bypass[51], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux10~0 , Data_forwarding_mux_B|Mux10~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux10~1 , Data_forwarding_mux_B|Mux10~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[21]~21 , EX_ALU_Mux|ALU_Data_2_EX[21]~21, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[54]~feeder , ID_Registers|register_rtl_0_bypass[54]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[54] , ID_Registers|register_rtl_0_bypass[54], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[53] , ID_Registers|register_rtl_0_bypass[53], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux9~0 , Data_forwarding_mux_A|Mux9~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux9~1 , Data_forwarding_mux_A|Mux9~1, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux9~0 , Data_forwarding_mux_B|Mux9~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux9~1 , Data_forwarding_mux_B|Mux9~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[22]~22 , EX_ALU_Mux|ALU_Data_2_EX[22]~22, Mips, 1
instance = comp, \EX_ALU|Add0~63 , EX_ALU|Add0~63, Mips, 1
instance = comp, \EX_ALU|Add0~60 , EX_ALU|Add0~60, Mips, 1
instance = comp, \EX_ALU|Add0~57 , EX_ALU|Add0~57, Mips, 1
instance = comp, \EX_ALU|Add0~54 , EX_ALU|Add0~54, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[43] , ID_Registers|register_rtl_1_bypass[43], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[58]~feeder , ID_Registers|register_rtl_1_bypass[58]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[58] , ID_Registers|register_rtl_1_bypass[58], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[57] , ID_Registers|register_rtl_1_bypass[57], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux7~0 , Data_forwarding_mux_A|Mux7~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux7~1 , Data_forwarding_mux_A|Mux7~1, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux7~0 , Data_forwarding_mux_B|Mux7~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux7~1 , Data_forwarding_mux_B|Mux7~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[24]~24 , EX_ALU_Mux|ALU_Data_2_EX[24]~24, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[12]~12 , EX_ALU_Mux|ALU_Data_2_EX[12]~12, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux18~0 , Data_forwarding_mux_B|Mux18~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux18~1 , Data_forwarding_mux_B|Mux18~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[13]~13 , EX_ALU_Mux|ALU_Data_2_EX[13]~13, Mips, 1
instance = comp, \EX_ALU|Add0~36 , EX_ALU|Add0~36, Mips, 1
instance = comp, \EX_ALU|Add0~33 , EX_ALU|Add0~33, Mips, 1
instance = comp, \EX_ALU|Add0~19 , EX_ALU|Add0~19, Mips, 1
instance = comp, \EX_ALU|Add0~22 , EX_ALU|Add0~22, Mips, 1
instance = comp, \EX_ALU|Add0~25 , EX_ALU|Add0~25, Mips, 1
instance = comp, \EX_ALU|Add0~28 , EX_ALU|Add0~28, Mips, 1
instance = comp, \EX_ALU|Add0~31 , EX_ALU|Add0~31, Mips, 1
instance = comp, \EX_ALU|Add0~43 , EX_ALU|Add0~43, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[40]~feeder , ID_Registers|register_rtl_0_bypass[40]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[40] , ID_Registers|register_rtl_0_bypass[40], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[39] , ID_Registers|register_rtl_0_bypass[39], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux6~0 , Data_forwarding_mux_B|Mux6~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux6~1 , Data_forwarding_mux_B|Mux6~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[25]~25 , EX_ALU_Mux|ALU_Data_2_EX[25]~25, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux6~0 , Data_forwarding_mux_A|Mux6~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux6~1 , Data_forwarding_mux_A|Mux6~1, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux11~0 , Data_forwarding_mux_A|Mux11~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux11~1 , Data_forwarding_mux_A|Mux11~1, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[58]~feeder , ID_Registers|register_rtl_0_bypass[58]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[58] , ID_Registers|register_rtl_0_bypass[58], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[57] , ID_Registers|register_rtl_0_bypass[57], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux5~0 , Data_forwarding_mux_A|Mux5~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux5~1 , Data_forwarding_mux_A|Mux5~1, Mips, 1
instance = comp, \EX_ALU|Add0~78 , EX_ALU|Add0~78, Mips, 1
instance = comp, \EX_ALU|Add0~72 , EX_ALU|Add0~72, Mips, 1
instance = comp, \EX_ALU|Add0~70 , EX_ALU|Add0~70, Mips, 1
instance = comp, \EX_ALU|Add0~73 , EX_ALU|Add0~73, Mips, 1
instance = comp, \EX_ALU|Add0~82 , EX_ALU|Add0~82, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[74], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[0]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[0], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~54 , MEM_Data_Memory|Read_Data_MEM~54, Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[18]~18, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[19] , EX_MEM_Pipeline_Stage|Write_Data_MEM[19], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[19]~19, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[20] , MEM_Data_Memory|Read_Data_MEM[20], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[20] , MEM_WB_Pipeline_Stage|Read_Data_WB[20], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[20] , EX_MEM_Pipeline_Stage|Write_Data_MEM[20], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[20]~20, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[21] , MEM_Data_Memory|Read_Data_MEM[21], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[21] , MEM_WB_Pipeline_Stage|Read_Data_WB[21], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[21]~21, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[22] , MEM_Data_Memory|Read_Data_MEM[22], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[22] , MEM_WB_Pipeline_Stage|Read_Data_WB[22], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[22] , EX_MEM_Pipeline_Stage|Write_Data_MEM[22], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[22]~22, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[23]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[23] , EX_MEM_Pipeline_Stage|Write_Data_MEM[23], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[23]~23, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[24] , MEM_Data_Memory|Read_Data_MEM[24], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[24] , MEM_WB_Pipeline_Stage|Read_Data_WB[24], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[24]~24, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[69] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[69], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[26]~55 , ID_Registers|Read_Data_2_ID[26]~55, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] , ID_EX_Pipeline_Stage|Read_Data_2_EX[26], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux5~0 , Data_forwarding_mux_B|Mux5~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux5~1 , Data_forwarding_mux_B|Mux5~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[26] , EX_MEM_Pipeline_Stage|Write_Data_MEM[26], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[71] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[71], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[72], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~52 , MEM_Data_Memory|Read_Data_MEM~52, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~53 , MEM_Data_Memory|Read_Data_MEM~53, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[26] , MEM_Data_Memory|Read_Data_MEM[26], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[26] , MEM_WB_Pipeline_Stage|Read_Data_WB[26], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[26]~26, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[66]~feeder , ID_Registers|register_rtl_1_bypass[66]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[66] , ID_Registers|register_rtl_1_bypass[66], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[65] , ID_Registers|register_rtl_1_bypass[65], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux3~1 , Data_forwarding_mux_B|Mux3~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[28] , EX_MEM_Pipeline_Stage|Write_Data_MEM[28], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[28]~28, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[75] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[75], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[76], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~56 , MEM_Data_Memory|Read_Data_MEM~56, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~57 , MEM_Data_Memory|Read_Data_MEM~57, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[28] , MEM_Data_Memory|Read_Data_MEM[28], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[28] , MEM_WB_Pipeline_Stage|Read_Data_WB[28], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[28]~28 , WB_MemtoReg_Mux|Write_Data_WB[28]~28, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux2~0 , Data_forwarding_mux_B|Mux2~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux2~1 , Data_forwarding_mux_B|Mux2~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[29]~29 , EX_ALU_Mux|ALU_Data_2_EX[29]~29, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux2~0 , Data_forwarding_mux_A|Mux2~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux2~1 , Data_forwarding_mux_A|Mux2~1, Mips, 1
instance = comp, \EX_ALU|Add0~90 , EX_ALU|Add0~90, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[28]~28 , EX_ALU_Mux|ALU_Data_2_EX[28]~28, Mips, 1
instance = comp, \EX_ALU|Add0~85 , EX_ALU|Add0~85, Mips, 1
instance = comp, \EX_ALU|Add0~88 , EX_ALU|Add0~88, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux1~1 , Data_forwarding_mux_B|Mux1~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[30]~30 , EX_ALU_Mux|ALU_Data_2_EX[30]~30, Mips, 1
instance = comp, \EX_ALU|Add0~91 , EX_ALU|Add0~91, Mips, 1
instance = comp, \EX_ALU|Add0~94 , EX_ALU|Add0~94, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[0]~0 , EX_ALU_Mux|ALU_Data_2_EX[0]~0, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[1]~1 , EX_ALU_Mux|ALU_Data_2_EX[1]~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[8]~8 , EX_ALU_Mux|ALU_Data_2_EX[8]~8, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[10]~10 , EX_ALU_Mux|ALU_Data_2_EX[10]~10, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[11]~11 , EX_ALU_Mux|ALU_Data_2_EX[11]~11, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[16]~16 , EX_ALU_Mux|ALU_Data_2_EX[16]~16, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[17]~17 , EX_ALU_Mux|ALU_Data_2_EX[17]~17, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|mac_mult5 , EX_ALU|Mult0|auto_generated|mac_mult5, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[42]~feeder , ID_Registers|register_rtl_0_bypass[42]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[42] , ID_Registers|register_rtl_0_bypass[42], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[41] , ID_Registers|register_rtl_0_bypass[41], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[15]~30 , ID_Registers|Read_Data_1_ID[15]~30, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[15]~31 , ID_Registers|Read_Data_1_ID[15]~31, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] , ID_EX_Pipeline_Stage|Read_Data_1_EX[15], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux16~0 , Data_forwarding_mux_A|Mux16~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux16~1 , Data_forwarding_mux_A|Mux16~1, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[45] , ID_Registers|register_rtl_0_bypass[45], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[17]~34 , ID_Registers|Read_Data_1_ID[17]~34, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[17]~35 , ID_Registers|Read_Data_1_ID[17]~35, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] , ID_EX_Pipeline_Stage|Read_Data_1_EX[17], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux14~0 , Data_forwarding_mux_A|Mux14~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux14~1 , Data_forwarding_mux_A|Mux14~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[26]~26 , EX_ALU_Mux|ALU_Data_2_EX[26]~26, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[27]~27 , EX_ALU_Mux|ALU_Data_2_EX[27]~27, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|mac_mult3 , EX_ALU|Mult0|auto_generated|mac_mult3, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~0 , EX_ALU|Mult0|auto_generated|op_2~0, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~2 , EX_ALU|Mult0|auto_generated|op_2~2, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~14 , EX_ALU|Mult0|auto_generated|op_2~14, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~16 , EX_ALU|Mult0|auto_generated|op_2~16, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~18 , EX_ALU|Mult0|auto_generated|op_2~18, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~20 , EX_ALU|Mult0|auto_generated|op_2~20, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~24 , EX_ALU|Mult0|auto_generated|op_2~24, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|mac_mult1 , EX_ALU|Mult0|auto_generated|mac_mult1, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~0 , EX_ALU|Mult0|auto_generated|op_1~0, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~2 , EX_ALU|Mult0|auto_generated|op_1~2, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~4 , EX_ALU|Mult0|auto_generated|op_1~4, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~6 , EX_ALU|Mult0|auto_generated|op_1~6, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~8 , EX_ALU|Mult0|auto_generated|op_1~8, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~10 , EX_ALU|Mult0|auto_generated|op_1~10, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~12 , EX_ALU|Mult0|auto_generated|op_1~12, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~14 , EX_ALU|Mult0|auto_generated|op_1~14, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~16 , EX_ALU|Mult0|auto_generated|op_1~16, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~18 , EX_ALU|Mult0|auto_generated|op_1~18, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~20 , EX_ALU|Mult0|auto_generated|op_1~20, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~22 , EX_ALU|Mult0|auto_generated|op_1~22, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~24 , EX_ALU|Mult0|auto_generated|op_1~24, Mips, 1
instance = comp, \EX_ALU|Mux1~0 , EX_ALU|Mux1~0, Mips, 1
instance = comp, \EX_ALU|Mux1~1 , EX_ALU|Mux1~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[30], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux1~0 , Data_forwarding_mux_A|Mux1~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux1~1 , Data_forwarding_mux_A|Mux1~1, Mips, 1
instance = comp, \EX_ALU|Mux3~0 , EX_ALU|Mux3~0, Mips, 1
instance = comp, \EX_ALU|Mux3~1 , EX_ALU|Mux3~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[28], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux3~0 , Data_forwarding_mux_A|Mux3~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux3~1 , Data_forwarding_mux_A|Mux3~1, Mips, 1
instance = comp, \EX_ALU|Mux2~0 , EX_ALU|Mux2~0, Mips, 1
instance = comp, \EX_ALU|Mux2~1 , EX_ALU|Mux2~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[29], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[29] , MEM_WB_Pipeline_Stage|ALU_Result_WB[29], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[29] , MEM_Data_Memory|Read_Data_MEM[29], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[29] , MEM_WB_Pipeline_Stage|Read_Data_WB[29], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[29]~29 , WB_MemtoReg_Mux|Write_Data_WB[29]~29, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[27]~52 , ID_Registers|Read_Data_2_ID[27]~52, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[27]~53 , ID_Registers|Read_Data_2_ID[27]~53, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] , ID_EX_Pipeline_Stage|Read_Data_2_EX[27], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux4~0 , Data_forwarding_mux_B|Mux4~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux4~1 , Data_forwarding_mux_B|Mux4~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[27] , EX_MEM_Pipeline_Stage|Write_Data_MEM[27], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[27]~27, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[29] , EX_MEM_Pipeline_Stage|Write_Data_MEM[29], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[29]~29, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[30] , EX_MEM_Pipeline_Stage|Write_Data_MEM[30], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[30]~30, Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[31]~31, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~51 , MEM_Data_Memory|Read_Data_MEM~51, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[25] , MEM_Data_Memory|Read_Data_MEM[25], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[25] , MEM_WB_Pipeline_Stage|Read_Data_WB[25], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[25] , EX_MEM_Pipeline_Stage|Write_Data_MEM[25], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[25]~25, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~55 , MEM_Data_Memory|Read_Data_MEM~55, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[27] , MEM_Data_Memory|Read_Data_MEM[27], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[27] , MEM_WB_Pipeline_Stage|Read_Data_WB[27], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[27]~27 , WB_MemtoReg_Mux|Write_Data_WB[27]~27, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[65] , ID_Registers|register_rtl_0_bypass[65], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[27]~54 , ID_Registers|Read_Data_1_ID[27]~54, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[27]~55 , ID_Registers|Read_Data_1_ID[27]~55, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] , ID_EX_Pipeline_Stage|Read_Data_1_EX[27], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux4~0 , Data_forwarding_mux_A|Mux4~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux4~1 , Data_forwarding_mux_A|Mux4~1, Mips, 1
instance = comp, \EX_ALU|Mux5~0 , EX_ALU|Mux5~0, Mips, 1
instance = comp, \EX_ALU|Mux5~1 , EX_ALU|Mux5~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[26], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[26] , MEM_WB_Pipeline_Stage|ALU_Result_WB[26], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[26]~26 , WB_MemtoReg_Mux|Write_Data_WB[26]~26, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[23]~46 , ID_Registers|Read_Data_1_ID[23]~46, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[23]~47 , ID_Registers|Read_Data_1_ID[23]~47, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] , ID_EX_Pipeline_Stage|Read_Data_1_EX[23], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux8~0 , Data_forwarding_mux_A|Mux8~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux8~1 , Data_forwarding_mux_A|Mux8~1, Mips, 1
instance = comp, \EX_ALU|Mux6~0 , EX_ALU|Mux6~0, Mips, 1
instance = comp, \EX_ALU|Mux6~1 , EX_ALU|Mux6~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[25], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[25] , MEM_WB_Pipeline_Stage|ALU_Result_WB[25], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[25]~25 , WB_MemtoReg_Mux|Write_Data_WB[25]~25, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[14]~28 , ID_Registers|Read_Data_1_ID[14]~28, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[14]~29 , ID_Registers|Read_Data_1_ID[14]~29, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] , ID_EX_Pipeline_Stage|Read_Data_1_EX[14], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux17~0 , Data_forwarding_mux_A|Mux17~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux17~1 , Data_forwarding_mux_A|Mux17~1, Mips, 1
instance = comp, \EX_ALU|Mux18~0 , EX_ALU|Mux18~0, Mips, 1
instance = comp, \EX_ALU|Mux18~1 , EX_ALU|Mux18~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[13], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux18~0 , Data_forwarding_mux_A|Mux18~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux18~1 , Data_forwarding_mux_A|Mux18~1, Mips, 1
instance = comp, \EX_ALU|Mux19~0 , EX_ALU|Mux19~0, Mips, 1
instance = comp, \EX_ALU|Mux19~1 , EX_ALU|Mux19~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[12], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux19~0 , Data_forwarding_mux_A|Mux19~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux19~1 , Data_forwarding_mux_A|Mux19~1, Mips, 1
instance = comp, \EX_ALU|Mux7~0 , EX_ALU|Mux7~0, Mips, 1
instance = comp, \EX_ALU|Mux7~1 , EX_ALU|Mux7~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[24], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[24] , MEM_WB_Pipeline_Stage|ALU_Result_WB[24], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[24]~24 , WB_MemtoReg_Mux|Write_Data_WB[24]~24, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[23]~44 , ID_Registers|Read_Data_2_ID[23]~44, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[23]~45 , ID_Registers|Read_Data_2_ID[23]~45, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] , ID_EX_Pipeline_Stage|Read_Data_2_EX[23], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux8~0 , Data_forwarding_mux_B|Mux8~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux8~1 , Data_forwarding_mux_B|Mux8~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[23]~23 , EX_ALU_Mux|ALU_Data_2_EX[23]~23, Mips, 1
instance = comp, \EX_ALU|Mux8~0 , EX_ALU|Mux8~0, Mips, 1
instance = comp, \EX_ALU|Mux8~1 , EX_ALU|Mux8~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[23], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[23] , MEM_WB_Pipeline_Stage|ALU_Result_WB[23], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[23]~23 , WB_MemtoReg_Mux|Write_Data_WB[23]~23, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[16]~34 , ID_Registers|Read_Data_2_ID[16]~34, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[16]~35 , ID_Registers|Read_Data_2_ID[16]~35, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] , ID_EX_Pipeline_Stage|Read_Data_2_EX[16], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux15~0 , Data_forwarding_mux_B|Mux15~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux15~1 , Data_forwarding_mux_B|Mux15~1, Mips, 1
instance = comp, \EX_ALU|Add0~51 , EX_ALU|Add0~51, Mips, 1
instance = comp, \EX_ALU|Add0~48 , EX_ALU|Add0~48, Mips, 1
instance = comp, \EX_ALU|Add0~46 , EX_ALU|Add0~46, Mips, 1
instance = comp, \EX_ALU|Add0~49 , EX_ALU|Add0~49, Mips, 1
instance = comp, \EX_ALU|Add0~52 , EX_ALU|Add0~52, Mips, 1
instance = comp, \EX_ALU|Add0~55 , EX_ALU|Add0~55, Mips, 1
instance = comp, \EX_ALU|Add0~58 , EX_ALU|Add0~58, Mips, 1
instance = comp, \EX_ALU|Add0~64 , EX_ALU|Add0~64, Mips, 1
instance = comp, \EX_ALU|Add0~67 , EX_ALU|Add0~67, Mips, 1
instance = comp, \EX_ALU|Mux9~0 , EX_ALU|Mux9~0, Mips, 1
instance = comp, \EX_ALU|Mux9~1 , EX_ALU|Mux9~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[22], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[22] , MEM_WB_Pipeline_Stage|ALU_Result_WB[22], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[22]~22 , WB_MemtoReg_Mux|Write_Data_WB[22]~22, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[21]~42 , ID_Registers|Read_Data_1_ID[21]~42, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[21]~43 , ID_Registers|Read_Data_1_ID[21]~43, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] , ID_EX_Pipeline_Stage|Read_Data_1_EX[21], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux10~0 , Data_forwarding_mux_A|Mux10~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux10~1 , Data_forwarding_mux_A|Mux10~1, Mips, 1
instance = comp, \EX_ALU|Mux10~0 , EX_ALU|Mux10~0, Mips, 1
instance = comp, \EX_ALU|Mux10~1 , EX_ALU|Mux10~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[21], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[21] , MEM_WB_Pipeline_Stage|ALU_Result_WB[21], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[21]~21 , WB_MemtoReg_Mux|Write_Data_WB[21]~21, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[20]~42 , ID_Registers|Read_Data_2_ID[20]~42, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[20]~43 , ID_Registers|Read_Data_2_ID[20]~43, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] , ID_EX_Pipeline_Stage|Read_Data_2_EX[20], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux11~0 , Data_forwarding_mux_B|Mux11~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux11~1 , Data_forwarding_mux_B|Mux11~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[20]~20 , EX_ALU_Mux|ALU_Data_2_EX[20]~20, Mips, 1
instance = comp, \EX_ALU|Mux11~0 , EX_ALU|Mux11~0, Mips, 1
instance = comp, \EX_ALU|Mux11~1 , EX_ALU|Mux11~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[20], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[20] , MEM_WB_Pipeline_Stage|ALU_Result_WB[20], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[20]~20 , WB_MemtoReg_Mux|Write_Data_WB[20]~20, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[18]~36 , ID_Registers|Read_Data_1_ID[18]~36, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[18]~37 , ID_Registers|Read_Data_1_ID[18]~37, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] , ID_EX_Pipeline_Stage|Read_Data_1_EX[18], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux13~0 , Data_forwarding_mux_A|Mux13~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux13~1 , Data_forwarding_mux_A|Mux13~1, Mips, 1
instance = comp, \EX_ALU|Mux12~0 , EX_ALU|Mux12~0, Mips, 1
instance = comp, \EX_ALU|Mux12~1 , EX_ALU|Mux12~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[19], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[19] , MEM_WB_Pipeline_Stage|ALU_Result_WB[19], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[19]~19 , WB_MemtoReg_Mux|Write_Data_WB[19]~19, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[47] , ID_Registers|register_rtl_1_bypass[47], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[48]~feeder , ID_Registers|register_rtl_1_bypass[48]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[48] , ID_Registers|register_rtl_1_bypass[48], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[18]~38 , ID_Registers|Read_Data_2_ID[18]~38, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[18]~39 , ID_Registers|Read_Data_2_ID[18]~39, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] , ID_EX_Pipeline_Stage|Read_Data_2_EX[18], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux13~0 , Data_forwarding_mux_B|Mux13~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux13~1 , Data_forwarding_mux_B|Mux13~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[18]~18 , EX_ALU_Mux|ALU_Data_2_EX[18]~18, Mips, 1
instance = comp, \EX_ALU|Mux13~0 , EX_ALU|Mux13~0, Mips, 1
instance = comp, \EX_ALU|Mux13~1 , EX_ALU|Mux13~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[18], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[18] , MEM_WB_Pipeline_Stage|ALU_Result_WB[18], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[18]~18 , WB_MemtoReg_Mux|Write_Data_WB[18]~18, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[12]~26 , ID_Registers|Read_Data_2_ID[12]~26, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[12]~27 , ID_Registers|Read_Data_2_ID[12]~27, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] , ID_EX_Pipeline_Stage|Read_Data_2_EX[12], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux19~0 , Data_forwarding_mux_B|Mux19~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux19~1 , Data_forwarding_mux_B|Mux19~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[12] , EX_MEM_Pipeline_Stage|Write_Data_MEM[12], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[12]~12, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[15] , EX_MEM_Pipeline_Stage|Write_Data_MEM[15], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[49] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[49], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[16] , EX_MEM_Pipeline_Stage|Write_Data_MEM[16], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[51] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[51], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~33 , MEM_Data_Memory|Read_Data_MEM~33, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[16] , MEM_Data_Memory|Read_Data_MEM[16], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[16] , MEM_WB_Pipeline_Stage|Read_Data_WB[16], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[16]~16, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~31 , MEM_Data_Memory|Read_Data_MEM~31, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[15] , MEM_Data_Memory|Read_Data_MEM[15], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[15] , MEM_WB_Pipeline_Stage|Read_Data_WB[15], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[15]~15, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[47] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[47], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~28 , MEM_Data_Memory|Read_Data_MEM~28, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~29 , MEM_Data_Memory|Read_Data_MEM~29, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[14] , MEM_Data_Memory|Read_Data_MEM[14], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[14] , MEM_WB_Pipeline_Stage|Read_Data_WB[14], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[14]~14, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~35 , MEM_Data_Memory|Read_Data_MEM~35, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[17] , MEM_Data_Memory|Read_Data_MEM[17], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[17] , MEM_WB_Pipeline_Stage|Read_Data_WB[17], Mips, 1
instance = comp, \EX_ALU|Mux14~0 , EX_ALU|Mux14~0, Mips, 1
instance = comp, \EX_ALU|Mux14~1 , EX_ALU|Mux14~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[17], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[17] , MEM_WB_Pipeline_Stage|ALU_Result_WB[17], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[17]~17 , WB_MemtoReg_Mux|Write_Data_WB[17]~17, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[11]~22 , ID_Registers|Read_Data_1_ID[11]~22, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[11]~23 , ID_Registers|Read_Data_1_ID[11]~23, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder , ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] , ID_EX_Pipeline_Stage|Read_Data_1_EX[11], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux20~0 , Data_forwarding_mux_A|Mux20~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux20~1 , Data_forwarding_mux_A|Mux20~1, Mips, 1
instance = comp, \EX_ALU|Mux15~0 , EX_ALU|Mux15~0, Mips, 1
instance = comp, \EX_ALU|Mux15~1 , EX_ALU|Mux15~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]~feeder , EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[16], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[16] , MEM_WB_Pipeline_Stage|ALU_Result_WB[16], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[16]~16 , WB_MemtoReg_Mux|Write_Data_WB[16]~16, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[14]~30 , ID_Registers|Read_Data_2_ID[14]~30, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[14]~31 , ID_Registers|Read_Data_2_ID[14]~31, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] , ID_EX_Pipeline_Stage|Read_Data_2_EX[14], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux17~0 , Data_forwarding_mux_B|Mux17~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux17~1 , Data_forwarding_mux_B|Mux17~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[14]~14 , EX_ALU_Mux|ALU_Data_2_EX[14]~14, Mips, 1
instance = comp, \EX_ALU|Mux17~0 , EX_ALU|Mux17~0, Mips, 1
instance = comp, \EX_ALU|Mux17~1 , EX_ALU|Mux17~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[14], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[14] , MEM_WB_Pipeline_Stage|ALU_Result_WB[14], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[14]~14 , WB_MemtoReg_Mux|Write_Data_WB[14]~14, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[15]~28 , ID_Registers|Read_Data_2_ID[15]~28, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[15]~29 , ID_Registers|Read_Data_2_ID[15]~29, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] , ID_EX_Pipeline_Stage|Read_Data_2_EX[15], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux16~0 , Data_forwarding_mux_B|Mux16~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux16~1 , Data_forwarding_mux_B|Mux16~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[15]~15 , EX_ALU_Mux|ALU_Data_2_EX[15]~15, Mips, 1
instance = comp, \EX_ALU|Mux16~0 , EX_ALU|Mux16~0, Mips, 1
instance = comp, \EX_ALU|Mux16~1 , EX_ALU|Mux16~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[15], Mips, 1
instance = comp, \MEM_Data_Memory|always0~5 , MEM_Data_Memory|always0~5, Mips, 1
instance = comp, \MEM_Data_Memory|always0~6 , MEM_Data_Memory|always0~6, Mips, 1
instance = comp, \EX_ALU|Mux4~0 , EX_ALU|Mux4~0, Mips, 1
instance = comp, \EX_ALU|Mux4~1 , EX_ALU|Mux4~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[27], Mips, 1
instance = comp, \MEM_Data_Memory|always0~8 , MEM_Data_Memory|always0~8, Mips, 1
instance = comp, \MEM_Data_Memory|always0~9 , MEM_Data_Memory|always0~9, Mips, 1
instance = comp, \MEM_Data_Memory|always0~1 , MEM_Data_Memory|always0~1, Mips, 1
instance = comp, \MEM_Data_Memory|always0~2 , MEM_Data_Memory|always0~2, Mips, 1
instance = comp, \MEM_Data_Memory|always0~4 , MEM_Data_Memory|always0~4, Mips, 1
instance = comp, \MEM_Data_Memory|always0~10 , MEM_Data_Memory|always0~10, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~27 , MEM_Data_Memory|Read_Data_MEM~27, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[13] , MEM_Data_Memory|Read_Data_MEM[13], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[13] , MEM_WB_Pipeline_Stage|Read_Data_WB[13], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[13]~13 , WB_MemtoReg_Mux|Write_Data_WB[13]~13, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[11]~20 , ID_Registers|Read_Data_2_ID[11]~20, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[11]~21 , ID_Registers|Read_Data_2_ID[11]~21, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] , ID_EX_Pipeline_Stage|Read_Data_2_EX[11], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux20~0 , Data_forwarding_mux_B|Mux20~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux20~1 , Data_forwarding_mux_B|Mux20~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[11] , EX_MEM_Pipeline_Stage|Write_Data_MEM[11], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[11]~11, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[37] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[37], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[38], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~18 , MEM_Data_Memory|Read_Data_MEM~18, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~19 , MEM_Data_Memory|Read_Data_MEM~19, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[9] , MEM_Data_Memory|Read_Data_MEM[9], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[9] , MEM_WB_Pipeline_Stage|Read_Data_WB[9], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[9] , EX_MEM_Pipeline_Stage|Write_Data_MEM[9], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[9]~9, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[35], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[36], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~16 , MEM_Data_Memory|Read_Data_MEM~16, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~17 , MEM_Data_Memory|Read_Data_MEM~17, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[8] , MEM_Data_Memory|Read_Data_MEM[8], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[8] , MEM_WB_Pipeline_Stage|Read_Data_WB[8], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[8]~8, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[29] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[29], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~11 , MEM_Data_Memory|Read_Data_MEM~11, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[5] , MEM_Data_Memory|Read_Data_MEM[5], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[5] , MEM_WB_Pipeline_Stage|Read_Data_WB[5], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[5]~5, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[43], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~25 , MEM_Data_Memory|Read_Data_MEM~25, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[12] , MEM_Data_Memory|Read_Data_MEM[12], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[12] , MEM_WB_Pipeline_Stage|Read_Data_WB[12], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[12] , MEM_WB_Pipeline_Stage|ALU_Result_WB[12], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[12]~12 , WB_MemtoReg_Mux|Write_Data_WB[12]~12, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[13] , ID_Registers|register_rtl_1_bypass[13], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[14]~feeder , ID_Registers|register_rtl_1_bypass[14]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[14] , ID_Registers|register_rtl_1_bypass[14], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[1]~0 , ID_Registers|Read_Data_2_ID[1]~0, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[1]~1 , ID_Registers|Read_Data_2_ID[1]~1, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] , ID_EX_Pipeline_Stage|Read_Data_2_EX[1], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux30~0 , Data_forwarding_mux_B|Mux30~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux30~1 , Data_forwarding_mux_B|Mux30~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[1] , EX_MEM_Pipeline_Stage|Write_Data_MEM[1], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[22], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~2 , MEM_Data_Memory|Read_Data_MEM~2, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[21] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[21], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~3 , MEM_Data_Memory|Read_Data_MEM~3, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[1] , MEM_Data_Memory|Read_Data_MEM[1], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[1] , MEM_WB_Pipeline_Stage|Read_Data_WB[1], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[1]~1, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[41] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[41], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~23 , MEM_Data_Memory|Read_Data_MEM~23, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[11] , MEM_Data_Memory|Read_Data_MEM[11], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[11] , MEM_WB_Pipeline_Stage|Read_Data_WB[11], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[11]~11 , WB_MemtoReg_Mux|Write_Data_WB[11]~11, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[10]~20 , ID_Registers|Read_Data_1_ID[10]~20, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[10]~21 , ID_Registers|Read_Data_1_ID[10]~21, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] , ID_EX_Pipeline_Stage|Read_Data_1_EX[10], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux21~0 , Data_forwarding_mux_A|Mux21~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux21~1 , Data_forwarding_mux_A|Mux21~1, Mips, 1
instance = comp, \EX_ALU|Mux21~0 , EX_ALU|Mux21~0, Mips, 1
instance = comp, \EX_ALU|Mux21~1 , EX_ALU|Mux21~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[10], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[10] , MEM_WB_Pipeline_Stage|ALU_Result_WB[10], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[10]~10 , WB_MemtoReg_Mux|Write_Data_WB[10]~10, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[9]~16 , ID_Registers|Read_Data_2_ID[9]~16, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[9]~17 , ID_Registers|Read_Data_2_ID[9]~17, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] , ID_EX_Pipeline_Stage|Read_Data_2_EX[9], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux22~0 , Data_forwarding_mux_B|Mux22~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux22~1 , Data_forwarding_mux_B|Mux22~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[9]~9 , EX_ALU_Mux|ALU_Data_2_EX[9]~9, Mips, 1
instance = comp, \EX_ALU|Mux22~0 , EX_ALU|Mux22~0, Mips, 1
instance = comp, \EX_ALU|Mux22~1 , EX_ALU|Mux22~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[9], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[9] , MEM_WB_Pipeline_Stage|ALU_Result_WB[9], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[9]~9 , WB_MemtoReg_Mux|Write_Data_WB[9]~9, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[29] , ID_Registers|register_rtl_0_bypass[29], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[9]~18 , ID_Registers|Read_Data_1_ID[9]~18, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[9]~19 , ID_Registers|Read_Data_1_ID[9]~19, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] , ID_EX_Pipeline_Stage|Read_Data_1_EX[9], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux22~0 , Data_forwarding_mux_A|Mux22~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux22~1 , Data_forwarding_mux_A|Mux22~1, Mips, 1
instance = comp, \EX_ALU|Mux23~0 , EX_ALU|Mux23~0, Mips, 1
instance = comp, \EX_ALU|Mux23~1 , EX_ALU|Mux23~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]~feeder , EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]~feeder, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[8], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[8] , MEM_WB_Pipeline_Stage|ALU_Result_WB[8], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[8]~8 , WB_MemtoReg_Mux|Write_Data_WB[8]~8, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[27] , ID_Registers|register_rtl_0_bypass[27], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[8]~16 , ID_Registers|Read_Data_1_ID[8]~16, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[8]~17 , ID_Registers|Read_Data_1_ID[8]~17, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder , ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] , ID_EX_Pipeline_Stage|Read_Data_1_EX[8], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux23~0 , Data_forwarding_mux_A|Mux23~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux23~1 , Data_forwarding_mux_A|Mux23~1, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_2~26 , EX_ALU|Mult0|auto_generated|op_2~26, Mips, 1
instance = comp, \EX_ALU|Mult0|auto_generated|op_1~26 , EX_ALU|Mult0|auto_generated|op_1~26, Mips, 1
instance = comp, \EX_ALU|Add0~96 , EX_ALU|Add0~96, Mips, 1
instance = comp, \EX_ALU|Add0~97 , EX_ALU|Add0~97, Mips, 1
instance = comp, \EX_ALU|Mux0~0 , EX_ALU|Mux0~0, Mips, 1
instance = comp, \EX_ALU|Mux0~1 , EX_ALU|Mux0~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[31], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[31] , MEM_WB_Pipeline_Stage|ALU_Result_WB[31], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[31]~31 , WB_MemtoReg_Mux|Write_Data_WB[31]~31, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux0~0 , Data_forwarding_mux_A|Mux0~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux0~1 , Data_forwarding_mux_A|Mux0~1, Mips, 1
instance = comp, \EX_ALU|LessThan0~1 , EX_ALU|LessThan0~1, Mips, 1
instance = comp, \EX_ALU|LessThan0~3 , EX_ALU|LessThan0~3, Mips, 1
instance = comp, \EX_ALU|LessThan0~5 , EX_ALU|LessThan0~5, Mips, 1
instance = comp, \EX_ALU|LessThan0~7 , EX_ALU|LessThan0~7, Mips, 1
instance = comp, \EX_ALU|LessThan0~9 , EX_ALU|LessThan0~9, Mips, 1
instance = comp, \EX_ALU|LessThan0~11 , EX_ALU|LessThan0~11, Mips, 1
instance = comp, \EX_ALU|LessThan0~13 , EX_ALU|LessThan0~13, Mips, 1
instance = comp, \EX_ALU|LessThan0~15 , EX_ALU|LessThan0~15, Mips, 1
instance = comp, \EX_ALU|LessThan0~17 , EX_ALU|LessThan0~17, Mips, 1
instance = comp, \EX_ALU|LessThan0~19 , EX_ALU|LessThan0~19, Mips, 1
instance = comp, \EX_ALU|LessThan0~21 , EX_ALU|LessThan0~21, Mips, 1
instance = comp, \EX_ALU|LessThan0~23 , EX_ALU|LessThan0~23, Mips, 1
instance = comp, \EX_ALU|LessThan0~25 , EX_ALU|LessThan0~25, Mips, 1
instance = comp, \EX_ALU|LessThan0~27 , EX_ALU|LessThan0~27, Mips, 1
instance = comp, \EX_ALU|LessThan0~29 , EX_ALU|LessThan0~29, Mips, 1
instance = comp, \EX_ALU|LessThan0~31 , EX_ALU|LessThan0~31, Mips, 1
instance = comp, \EX_ALU|LessThan0~33 , EX_ALU|LessThan0~33, Mips, 1
instance = comp, \EX_ALU|LessThan0~35 , EX_ALU|LessThan0~35, Mips, 1
instance = comp, \EX_ALU|LessThan0~37 , EX_ALU|LessThan0~37, Mips, 1
instance = comp, \EX_ALU|LessThan0~39 , EX_ALU|LessThan0~39, Mips, 1
instance = comp, \EX_ALU|LessThan0~41 , EX_ALU|LessThan0~41, Mips, 1
instance = comp, \EX_ALU|LessThan0~43 , EX_ALU|LessThan0~43, Mips, 1
instance = comp, \EX_ALU|LessThan0~45 , EX_ALU|LessThan0~45, Mips, 1
instance = comp, \EX_ALU|LessThan0~47 , EX_ALU|LessThan0~47, Mips, 1
instance = comp, \EX_ALU|LessThan0~49 , EX_ALU|LessThan0~49, Mips, 1
instance = comp, \EX_ALU|LessThan0~51 , EX_ALU|LessThan0~51, Mips, 1
instance = comp, \EX_ALU|LessThan0~53 , EX_ALU|LessThan0~53, Mips, 1
instance = comp, \EX_ALU|LessThan0~55 , EX_ALU|LessThan0~55, Mips, 1
instance = comp, \EX_ALU|LessThan0~57 , EX_ALU|LessThan0~57, Mips, 1
instance = comp, \EX_ALU|LessThan0~59 , EX_ALU|LessThan0~59, Mips, 1
instance = comp, \EX_ALU|LessThan0~61 , EX_ALU|LessThan0~61, Mips, 1
instance = comp, \EX_ALU|LessThan0~62 , EX_ALU|LessThan0~62, Mips, 1
instance = comp, \EX_ALU|Mux31~0 , EX_ALU|Mux31~0, Mips, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~8 , EX_ALU_Control|ALU_Control_EX[2]~8, Mips, 1
instance = comp, \EX_ALU|Add0~3 , EX_ALU|Add0~3, Mips, 1
instance = comp, \EX_ALU|Add0~4 , EX_ALU|Add0~4, Mips, 1
instance = comp, \EX_ALU|Mux31~3 , EX_ALU|Mux31~3, Mips, 1
instance = comp, \EX_ALU|Mux31~4 , EX_ALU|Mux31~4, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[0], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[33] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[33], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~15 , MEM_Data_Memory|Read_Data_MEM~15, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[7] , MEM_Data_Memory|Read_Data_MEM[7], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[7] , MEM_WB_Pipeline_Stage|Read_Data_WB[7], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[7]~7 , WB_MemtoReg_Mux|Write_Data_WB[7]~7, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux24~1 , Data_forwarding_mux_B|Mux24~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[7]~7 , EX_ALU_Mux|ALU_Data_2_EX[7]~7, Mips, 1
instance = comp, \EX_ALU|Mux24~0 , EX_ALU|Mux24~0, Mips, 1
instance = comp, \EX_ALU|Mux24~1 , EX_ALU|Mux24~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[7], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[26]~feeder , ID_Registers|register_rtl_0_bypass[26]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[26] , ID_Registers|register_rtl_0_bypass[26], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[25] , ID_Registers|register_rtl_0_bypass[25], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[7]~14 , ID_Registers|Read_Data_1_ID[7]~14, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[7]~15 , ID_Registers|Read_Data_1_ID[7]~15, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] , ID_EX_Pipeline_Stage|Read_Data_1_EX[7], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux24~0 , Data_forwarding_mux_A|Mux24~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux24~1 , Data_forwarding_mux_A|Mux24~1, Mips, 1
instance = comp, \EX_ALU|Mux25~0 , EX_ALU|Mux25~0, Mips, 1
instance = comp, \EX_ALU|Mux25~1 , EX_ALU|Mux25~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[6], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[6] , MEM_WB_Pipeline_Stage|ALU_Result_WB[6], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[6]~6 , WB_MemtoReg_Mux|Write_Data_WB[6]~6, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[4]~8 , ID_Registers|Read_Data_1_ID[4]~8, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[4]~9 , ID_Registers|Read_Data_1_ID[4]~9, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] , ID_EX_Pipeline_Stage|Read_Data_1_EX[4], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux27~0 , Data_forwarding_mux_A|Mux27~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux27~1 , Data_forwarding_mux_A|Mux27~1, Mips, 1
instance = comp, \EX_ALU|Add0~12 , EX_ALU|Add0~12, Mips, 1
instance = comp, \EX_ALU|Add0~10 , EX_ALU|Add0~10, Mips, 1
instance = comp, \EX_ALU|Add0~16 , EX_ALU|Add0~16, Mips, 1
instance = comp, \EX_ALU|Mux26~0 , EX_ALU|Mux26~0, Mips, 1
instance = comp, \EX_ALU|Mux26~1 , EX_ALU|Mux26~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[5], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[5] , MEM_WB_Pipeline_Stage|ALU_Result_WB[5], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[5]~5 , WB_MemtoReg_Mux|Write_Data_WB[5]~5, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[4]~10 , ID_Registers|Read_Data_2_ID[4]~10, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[4]~11 , ID_Registers|Read_Data_2_ID[4]~11, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] , ID_EX_Pipeline_Stage|Read_Data_2_EX[4], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux27~0 , Data_forwarding_mux_B|Mux27~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux27~1 , Data_forwarding_mux_B|Mux27~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[4]~4 , EX_ALU_Mux|ALU_Data_2_EX[4]~4, Mips, 1
instance = comp, \EX_ALU|Mux27~0 , EX_ALU|Mux27~0, Mips, 1
instance = comp, \EX_ALU|Mux27~1 , EX_ALU|Mux27~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[4], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[4] , MEM_WB_Pipeline_Stage|ALU_Result_WB[4], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[4]~4 , WB_MemtoReg_Mux|Write_Data_WB[4]~4, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[3]~4 , ID_Registers|Read_Data_2_ID[3]~4, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[3]~5 , ID_Registers|Read_Data_2_ID[3]~5, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] , ID_EX_Pipeline_Stage|Read_Data_2_EX[3], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux28~0 , Data_forwarding_mux_B|Mux28~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux28~1 , Data_forwarding_mux_B|Mux28~1, Mips, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[3]~3 , EX_ALU_Mux|ALU_Data_2_EX[3]~3, Mips, 1
instance = comp, \EX_ALU|Mux28~2 , EX_ALU|Mux28~2, Mips, 1
instance = comp, \EX_ALU|Mux28~3 , EX_ALU|Mux28~3, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[3], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[3] , MEM_WB_Pipeline_Stage|ALU_Result_WB[3], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[3]~3 , WB_MemtoReg_Mux|Write_Data_WB[3]~3, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[0]~0 , ID_Registers|Read_Data_1_ID[0]~0, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[0]~1 , ID_Registers|Read_Data_1_ID[0]~1, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] , ID_EX_Pipeline_Stage|Read_Data_1_EX[0], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux31~0 , Data_forwarding_mux_A|Mux31~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux31~2 , Data_forwarding_mux_A|Mux31~2, Mips, 1
instance = comp, \EX_ALU|Mux29~0 , EX_ALU|Mux29~0, Mips, 1
instance = comp, \EX_ALU|Mux29~1 , EX_ALU|Mux29~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[2], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[2] , MEM_WB_Pipeline_Stage|ALU_Result_WB[2], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[2]~2 , WB_MemtoReg_Mux|Write_Data_WB[2]~2, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[1]~2 , ID_Registers|Read_Data_1_ID[1]~2, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[1]~3 , ID_Registers|Read_Data_1_ID[1]~3, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] , ID_EX_Pipeline_Stage|Read_Data_1_EX[1], Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux30~0 , Data_forwarding_mux_A|Mux30~0, Mips, 1
instance = comp, \Data_forwarding_mux_A|Mux30~1 , Data_forwarding_mux_A|Mux30~1, Mips, 1
instance = comp, \EX_ALU|Mux30~1 , EX_ALU|Mux30~1, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[1], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[1] , MEM_WB_Pipeline_Stage|ALU_Result_WB[1], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[1]~1 , WB_MemtoReg_Mux|Write_Data_WB[1]~1, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[0]~2 , ID_Registers|Read_Data_2_ID[0]~2, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[0]~3 , ID_Registers|Read_Data_2_ID[0]~3, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] , ID_EX_Pipeline_Stage|Read_Data_2_EX[0], Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux31~0 , Data_forwarding_mux_B|Mux31~0, Mips, 1
instance = comp, \Data_forwarding_mux_B|Mux31~2 , Data_forwarding_mux_B|Mux31~2, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[0] , EX_MEM_Pipeline_Stage|Write_Data_MEM[0], Mips, 1
instance = comp, \Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0 , Data_forwarding_mux_MEM|Read_Data_forward_MEM_MEM[0]~0, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[19], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~1 , MEM_Data_Memory|Read_Data_MEM~1, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[0] , MEM_Data_Memory|Read_Data_MEM[0], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[0] , MEM_WB_Pipeline_Stage|Read_Data_WB[0], Mips, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[0]~0 , WB_MemtoReg_Mux|Write_Data_WB[0]~0, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[30]~60 , ID_Registers|Read_Data_1_ID[30]~60, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[30]~61 , ID_Registers|Read_Data_1_ID[30]~61, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_C~1 , Data_Forwarding_unit|Forward_C~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_C~2 , Data_Forwarding_unit|Forward_C~2, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_C~3 , Data_Forwarding_unit|Forward_C~3, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_C~4 , Data_Forwarding_unit|Forward_C~4, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[30]~30 , Forward_C_mux|Forward_C_out[30]~30, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[72]~feeder , ID_Registers|register_rtl_1_bypass[72]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[72] , ID_Registers|register_rtl_1_bypass[72], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[71] , ID_Registers|register_rtl_1_bypass[71], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[30]~62 , ID_Registers|Read_Data_2_ID[30]~62, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[30]~63 , ID_Registers|Read_Data_2_ID[30]~63, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[30]~31 , Forward_D_mux|Forward_D_out[30]~31, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[73] , ID_Registers|register_rtl_0_bypass[73], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[31]~62 , ID_Registers|Read_Data_1_ID[31]~62, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[31]~63 , ID_Registers|Read_Data_1_ID[31]~63, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[31]~31 , Forward_C_mux|Forward_C_out[31]~31, Mips, 1
instance = comp, \ID_Comparator|Equal0~18 , ID_Comparator|Equal0~18, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[26]~27 , Forward_D_mux|Forward_D_out[26]~27, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[27]~27 , Forward_C_mux|Forward_C_out[27]~27, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[64]~feeder , ID_Registers|register_rtl_0_bypass[64]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[64] , ID_Registers|register_rtl_0_bypass[64], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[63] , ID_Registers|register_rtl_0_bypass[63], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[26]~52 , ID_Registers|Read_Data_1_ID[26]~52, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[26]~53 , ID_Registers|Read_Data_1_ID[26]~53, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[26]~26 , Forward_C_mux|Forward_C_out[26]~26, Mips, 1
instance = comp, \ID_Comparator|Equal0~16 , ID_Comparator|Equal0~16, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_D~1 , Data_Forwarding_unit|Forward_D~1, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_D~2 , Data_Forwarding_unit|Forward_D~2, Mips, 1
instance = comp, \Data_Forwarding_unit|Forward_D~3 , Data_Forwarding_unit|Forward_D~3, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[60]~feeder , ID_Registers|register_rtl_1_bypass[60]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[60] , ID_Registers|register_rtl_1_bypass[60], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[59] , ID_Registers|register_rtl_1_bypass[59], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[24]~50 , ID_Registers|Read_Data_2_ID[24]~50, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[24]~51 , ID_Registers|Read_Data_2_ID[24]~51, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[24]~25 , Forward_D_mux|Forward_D_out[24]~25, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[62]~feeder , ID_Registers|register_rtl_0_bypass[62]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[62] , ID_Registers|register_rtl_0_bypass[62], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[61] , ID_Registers|register_rtl_0_bypass[61], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[25]~50 , ID_Registers|Read_Data_1_ID[25]~50, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[25]~51 , ID_Registers|Read_Data_1_ID[25]~51, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[25]~25 , Forward_C_mux|Forward_C_out[25]~25, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[59] , ID_Registers|register_rtl_0_bypass[59], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[24]~48 , ID_Registers|Read_Data_1_ID[24]~48, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[24]~49 , ID_Registers|Read_Data_1_ID[24]~49, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[24]~24 , Forward_C_mux|Forward_C_out[24]~24, Mips, 1
instance = comp, \ID_Comparator|Equal0~15 , ID_Comparator|Equal0~15, Mips, 1
instance = comp, \ID_Comparator|Equal0~19 , ID_Comparator|Equal0~19, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[3]~2 , Forward_D_mux|Forward_D_out[3]~2, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[17] , ID_Registers|register_rtl_0_bypass[17], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[3]~6 , ID_Registers|Read_Data_1_ID[3]~6, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[3]~7 , ID_Registers|Read_Data_1_ID[3]~7, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[3]~3 , Forward_C_mux|Forward_C_out[3]~3, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[2]~3 , Forward_D_mux|Forward_D_out[2]~3, Mips, 1
instance = comp, \ID_Comparator|Equal0~1 , ID_Comparator|Equal0~1, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[22]~feeder , ID_Registers|register_rtl_0_bypass[22]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[22] , ID_Registers|register_rtl_0_bypass[22], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[21] , ID_Registers|register_rtl_0_bypass[21], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[5]~10 , ID_Registers|Read_Data_1_ID[5]~10, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[5]~11 , ID_Registers|Read_Data_1_ID[5]~11, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[5]~5 , Forward_C_mux|Forward_C_out[5]~5, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[21] , ID_Registers|register_rtl_1_bypass[21], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[5]~8 , ID_Registers|Read_Data_2_ID[5]~8, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[5]~9 , ID_Registers|Read_Data_2_ID[5]~9, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[5]~4 , Forward_D_mux|Forward_D_out[5]~4, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[4]~4 , Forward_C_mux|Forward_C_out[4]~4, Mips, 1
instance = comp, \ID_Comparator|Equal0~2 , ID_Comparator|Equal0~2, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[7]~13 , ID_Registers|Read_Data_2_ID[7]~13, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[7]~6 , Forward_D_mux|Forward_D_out[7]~6, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[6]~6 , Forward_C_mux|Forward_C_out[6]~6, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[7]~7 , Forward_C_mux|Forward_C_out[7]~7, Mips, 1
instance = comp, \ID_Comparator|Equal0~3 , ID_Comparator|Equal0~3, Mips, 1
instance = comp, \ID_Comparator|Equal0~4 , ID_Comparator|Equal0~4, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[45] , ID_Registers|register_rtl_1_bypass[45], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[17]~32 , ID_Registers|Read_Data_2_ID[17]~32, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[17]~33 , ID_Registers|Read_Data_2_ID[17]~33, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[17]~16 , Forward_D_mux|Forward_D_out[17]~16, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[16]~17 , Forward_D_mux|Forward_D_out[16]~17, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[43] , ID_Registers|register_rtl_0_bypass[43], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[16]~32 , ID_Registers|Read_Data_1_ID[16]~32, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[16]~33 , ID_Registers|Read_Data_1_ID[16]~33, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[16]~16 , Forward_C_mux|Forward_C_out[16]~16, Mips, 1
instance = comp, \ID_Comparator|Equal0~10 , ID_Comparator|Equal0~10, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[21]~21 , Forward_C_mux|Forward_C_out[21]~21, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[54]~feeder , ID_Registers|register_rtl_1_bypass[54]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[54] , ID_Registers|register_rtl_1_bypass[54], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[53] , ID_Registers|register_rtl_1_bypass[53], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[21]~40 , ID_Registers|Read_Data_2_ID[21]~40, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[21]~41 , ID_Registers|Read_Data_2_ID[21]~41, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[21]~20 , Forward_D_mux|Forward_D_out[21]~20, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[20]~21 , Forward_D_mux|Forward_D_out[20]~21, Mips, 1
instance = comp, \ID_Comparator|Equal0~12 , ID_Comparator|Equal0~12, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[56]~feeder , ID_Registers|register_rtl_1_bypass[56]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[56] , ID_Registers|register_rtl_1_bypass[56], Mips, 1
instance = comp, \ID_Registers|register_rtl_1_bypass[55] , ID_Registers|register_rtl_1_bypass[55], Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[22]~46 , ID_Registers|Read_Data_2_ID[22]~46, Mips, 1
instance = comp, \ID_Registers|Read_Data_2_ID[22]~47 , ID_Registers|Read_Data_2_ID[22]~47, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[22]~23 , Forward_D_mux|Forward_D_out[22]~23, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[56]~feeder , ID_Registers|register_rtl_0_bypass[56]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[56] , ID_Registers|register_rtl_0_bypass[56], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[55] , ID_Registers|register_rtl_0_bypass[55], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[22]~44 , ID_Registers|Read_Data_1_ID[22]~44, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[22]~45 , ID_Registers|Read_Data_1_ID[22]~45, Mips, 1
instance = comp, \Forward_C_mux|Forward_C_out[22]~22 , Forward_C_mux|Forward_C_out[22]~22, Mips, 1
instance = comp, \Forward_D_mux|Forward_D_out[23]~22 , Forward_D_mux|Forward_D_out[23]~22, Mips, 1
instance = comp, \ID_Comparator|Equal0~13 , ID_Comparator|Equal0~13, Mips, 1
instance = comp, \ID_Comparator|Equal0~14 , ID_Comparator|Equal0~14, Mips, 1
instance = comp, \ID_Comparator|Equal0~20 , ID_Comparator|Equal0~20, Mips, 1
instance = comp, \ID_Branch_AND|PCSrc_ID , ID_Branch_AND|PCSrc_ID, Mips, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[0]~0 , IF_PC_Mux|Next_PC_IF[0]~0, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[0] , IF_PC_Reg|PC_IF[0], Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[27]~46 , IF_Flush_mux|Instruction_IF[27]~46, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[27] , IF_ID_Pipeline_Stage|Instruction_ID[27], Mips, 1
instance = comp, \ID_Control|Decoder0~1 , ID_Control|Decoder0~1, Mips, 1
instance = comp, \ID_PC_Add|Add0~4 , ID_PC_Add|Add0~4, Mips, 1
instance = comp, \ID_PC_Add|Add0~5 , ID_PC_Add|Add0~5, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[4] , IF_PC_Reg|PC_IF[4], Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[3]~14 , IF_Flush_mux|Instruction_IF[3]~14, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[7] , IF_ID_Pipeline_Stage|Instruction_ID[7], Mips, 1
instance = comp, \ID_PC_Add|Add0~6 , ID_PC_Add|Add0~6, Mips, 1
instance = comp, \ID_PC_Add|Add0~7 , ID_PC_Add|Add0~7, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[5] , IF_PC_Reg|PC_IF[5], Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[0]~3 , IF_Flush_mux|Instruction_IF[0]~3, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[0]~4 , IF_Flush_mux|Instruction_IF[0]~4, Mips, 1
instance = comp, \IF_Flush_mux|Instruction_IF[0]~5 , IF_Flush_mux|Instruction_IF[0]~5, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[11]~18 , IF_PC_Add|PC_Plus_4_IF[11]~18, Mips, 1
instance = comp, \ID_PC_Add|Add0~18 , ID_PC_Add|Add0~18, Mips, 1
instance = comp, \ID_PC_Add|Add0~19 , ID_PC_Add|Add0~19, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[12] , IF_PC_Reg|PC_IF[12], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[12]~20 , IF_PC_Add|PC_Plus_4_IF[12]~20, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[12], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[11], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[10], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[12]~20 , ID_PC_Add|Branch_Dest_ID[12]~20, Mips, 1
instance = comp, \ID_PC_Add|Add0~20 , ID_PC_Add|Add0~20, Mips, 1
instance = comp, \ID_PC_Add|Add0~21 , ID_PC_Add|Add0~21, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[13]~22 , IF_PC_Add|PC_Plus_4_IF[13]~22, Mips, 1
instance = comp, \ID_PC_Add|Add0~22 , ID_PC_Add|Add0~22, Mips, 1
instance = comp, \ID_PC_Add|Add0~23 , ID_PC_Add|Add0~23, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[14]~24 , IF_PC_Add|PC_Plus_4_IF[14]~24, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[13], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[14]~24 , ID_PC_Add|Branch_Dest_ID[14]~24, Mips, 1
instance = comp, \ID_PC_Add|Add0~24 , ID_PC_Add|Add0~24, Mips, 1
instance = comp, \ID_PC_Add|Add0~25 , ID_PC_Add|Add0~25, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[15]~26 , IF_PC_Add|PC_Plus_4_IF[15]~26, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[15], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[15]~26 , ID_PC_Add|Branch_Dest_ID[15]~26, Mips, 1
instance = comp, \ID_PC_Add|Add0~26 , ID_PC_Add|Add0~26, Mips, 1
instance = comp, \ID_PC_Add|Add0~27 , ID_PC_Add|Add0~27, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[16]~28 , IF_PC_Add|PC_Plus_4_IF[16]~28, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[16], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[16]~28 , ID_PC_Add|Branch_Dest_ID[16]~28, Mips, 1
instance = comp, \ID_PC_Add|Add0~28 , ID_PC_Add|Add0~28, Mips, 1
instance = comp, \ID_PC_Add|Add0~29 , ID_PC_Add|Add0~29, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[17]~30 , IF_PC_Add|PC_Plus_4_IF[17]~30, Mips, 1
instance = comp, \ID_PC_Add|Add0~30 , ID_PC_Add|Add0~30, Mips, 1
instance = comp, \ID_PC_Add|Add0~31 , ID_PC_Add|Add0~31, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[18] , IF_PC_Reg|PC_IF[18], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[18]~32 , IF_PC_Add|PC_Plus_4_IF[18]~32, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[18], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[17], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[18]~32 , ID_PC_Add|Branch_Dest_ID[18]~32, Mips, 1
instance = comp, \ID_PC_Add|Add0~32 , ID_PC_Add|Add0~32, Mips, 1
instance = comp, \ID_PC_Add|Add0~33 , ID_PC_Add|Add0~33, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[19]~34 , IF_PC_Add|PC_Plus_4_IF[19]~34, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[19], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[19]~34 , ID_PC_Add|Branch_Dest_ID[19]~34, Mips, 1
instance = comp, \ID_PC_Add|Add0~34 , ID_PC_Add|Add0~34, Mips, 1
instance = comp, \ID_PC_Add|Add0~35 , ID_PC_Add|Add0~35, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[20]~36 , IF_PC_Add|PC_Plus_4_IF[20]~36, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[20], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[20]~36 , ID_PC_Add|Branch_Dest_ID[20]~36, Mips, 1
instance = comp, \ID_PC_Add|Add0~36 , ID_PC_Add|Add0~36, Mips, 1
instance = comp, \ID_PC_Add|Add0~37 , ID_PC_Add|Add0~37, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[21] , IF_PC_Reg|PC_IF[21], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[21]~38 , IF_PC_Add|PC_Plus_4_IF[21]~38, Mips, 1
instance = comp, \ID_PC_Add|Add0~38 , ID_PC_Add|Add0~38, Mips, 1
instance = comp, \ID_PC_Add|Add0~39 , ID_PC_Add|Add0~39, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[22]~40 , IF_PC_Add|PC_Plus_4_IF[22]~40, Mips, 1
instance = comp, \ID_PC_Add|Add0~40 , ID_PC_Add|Add0~40, Mips, 1
instance = comp, \ID_PC_Add|Add0~41 , ID_PC_Add|Add0~41, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[23] , IF_PC_Reg|PC_IF[23], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[23]~42 , IF_PC_Add|PC_Plus_4_IF[23]~42, Mips, 1
instance = comp, \ID_PC_Add|Add0~42 , ID_PC_Add|Add0~42, Mips, 1
instance = comp, \ID_PC_Add|Add0~43 , ID_PC_Add|Add0~43, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[24] , IF_PC_Reg|PC_IF[24], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[24]~44 , IF_PC_Add|PC_Plus_4_IF[24]~44, Mips, 1
instance = comp, \ID_PC_Add|Add0~44 , ID_PC_Add|Add0~44, Mips, 1
instance = comp, \ID_PC_Add|Add0~45 , ID_PC_Add|Add0~45, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[25]~46 , IF_PC_Add|PC_Plus_4_IF[25]~46, Mips, 1
instance = comp, \ID_PC_Add|Add0~46 , ID_PC_Add|Add0~46, Mips, 1
instance = comp, \ID_PC_Add|Add0~47 , ID_PC_Add|Add0~47, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[26] , IF_PC_Reg|PC_IF[26], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[26]~48 , IF_PC_Add|PC_Plus_4_IF[26]~48, Mips, 1
instance = comp, \ID_PC_Add|Add0~48 , ID_PC_Add|Add0~48, Mips, 1
instance = comp, \ID_PC_Add|Add0~49 , ID_PC_Add|Add0~49, Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[27]~50 , IF_PC_Add|PC_Plus_4_IF[27]~50, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[27], Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[26], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[27]~50 , ID_PC_Add|Branch_Dest_ID[27]~50, Mips, 1
instance = comp, \ID_PC_Add|Add0~50 , ID_PC_Add|Add0~50, Mips, 1
instance = comp, \ID_PC_Add|Add0~51 , ID_PC_Add|Add0~51, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[28] , IF_PC_Reg|PC_IF[28], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[28]~52 , IF_PC_Add|PC_Plus_4_IF[28]~52, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[28], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[28]~52 , ID_PC_Add|Branch_Dest_ID[28]~52, Mips, 1
instance = comp, \ID_PC_Add|Add0~52 , ID_PC_Add|Add0~52, Mips, 1
instance = comp, \ID_PC_Add|Add0~53 , ID_PC_Add|Add0~53, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[29] , IF_PC_Reg|PC_IF[29], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[29]~54 , IF_PC_Add|PC_Plus_4_IF[29]~54, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[29], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[29]~54 , ID_PC_Add|Branch_Dest_ID[29]~54, Mips, 1
instance = comp, \ID_PC_Add|Add0~54 , ID_PC_Add|Add0~54, Mips, 1
instance = comp, \ID_PC_Add|Add0~55 , ID_PC_Add|Add0~55, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[30] , IF_PC_Reg|PC_IF[30], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[30]~56 , IF_PC_Add|PC_Plus_4_IF[30]~56, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[30], Mips, 1
instance = comp, \ID_PC_Add|Add0~56 , ID_PC_Add|Add0~56, Mips, 1
instance = comp, \ID_PC_Add|Add0~57 , ID_PC_Add|Add0~57, Mips, 1
instance = comp, \IF_PC_Reg|PC_IF[31] , IF_PC_Reg|PC_IF[31], Mips, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[31]~58 , IF_PC_Add|PC_Plus_4_IF[31]~58, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]~feeder, Mips, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[31], Mips, 1
instance = comp, \ID_PC_Add|Branch_Dest_ID[31]~58 , ID_PC_Add|Branch_Dest_ID[31]~58, Mips, 1
instance = comp, \ID_PC_Add|Add0~58 , ID_PC_Add|Add0~58, Mips, 1
instance = comp, \ID_PC_Add|Add0~59 , ID_PC_Add|Add0~59, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[35] , ID_Registers|register_rtl_0_bypass[35], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[12]~24 , ID_Registers|Read_Data_1_ID[12]~24, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[12]~25 , ID_Registers|Read_Data_1_ID[12]~25, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[37] , ID_Registers|register_rtl_0_bypass[37], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[13]~26 , ID_Registers|Read_Data_1_ID[13]~26, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[13]~27 , ID_Registers|Read_Data_1_ID[13]~27, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[50]~feeder , ID_Registers|register_rtl_0_bypass[50]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[50] , ID_Registers|register_rtl_0_bypass[50], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[49] , ID_Registers|register_rtl_0_bypass[49], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[19]~38 , ID_Registers|Read_Data_1_ID[19]~38, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[19]~39 , ID_Registers|Read_Data_1_ID[19]~39, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[52]~feeder , ID_Registers|register_rtl_0_bypass[52]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[52] , ID_Registers|register_rtl_0_bypass[52], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[51] , ID_Registers|register_rtl_0_bypass[51], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[20]~40 , ID_Registers|Read_Data_1_ID[20]~40, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[20]~41 , ID_Registers|Read_Data_1_ID[20]~41, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[67] , ID_Registers|register_rtl_0_bypass[67], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[28]~56 , ID_Registers|Read_Data_1_ID[28]~56, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[28]~57 , ID_Registers|Read_Data_1_ID[28]~57, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[70]~feeder , ID_Registers|register_rtl_0_bypass[70]~feeder, Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[70] , ID_Registers|register_rtl_0_bypass[70], Mips, 1
instance = comp, \ID_Registers|register_rtl_0_bypass[69] , ID_Registers|register_rtl_0_bypass[69], Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[29]~58 , ID_Registers|Read_Data_1_ID[29]~58, Mips, 1
instance = comp, \ID_Registers|Read_Data_1_ID[29]~59 , ID_Registers|Read_Data_1_ID[29]~59, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[0]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[0] , ID_EX_Pipeline_Stage|Instruction_EX[0], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[1] , ID_EX_Pipeline_Stage|Instruction_EX[1], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[2] , ID_EX_Pipeline_Stage|Instruction_EX[2], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[3] , ID_EX_Pipeline_Stage|Instruction_EX[3], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[4]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[4] , ID_EX_Pipeline_Stage|Instruction_EX[4], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[5] , ID_EX_Pipeline_Stage|Instruction_EX[5], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[6]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[6] , ID_EX_Pipeline_Stage|Instruction_EX[6], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[7]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[7] , ID_EX_Pipeline_Stage|Instruction_EX[7], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[8]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[8] , ID_EX_Pipeline_Stage|Instruction_EX[8], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[9]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[9]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[9] , ID_EX_Pipeline_Stage|Instruction_EX[9], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[10]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[10] , ID_EX_Pipeline_Stage|Instruction_EX[10], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[26] , ID_EX_Pipeline_Stage|Instruction_EX[26], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[27] , ID_EX_Pipeline_Stage|Instruction_EX[27], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[28] , ID_EX_Pipeline_Stage|Instruction_EX[28], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[29] , ID_EX_Pipeline_Stage|Instruction_EX[29], Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder, Mips, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[31] , ID_EX_Pipeline_Stage|Instruction_EX[31], Mips, 1
instance = comp, \EX_ALU|Mux20~0 , EX_ALU|Mux20~0, Mips, 1
instance = comp, \EX_ALU|Mux20~1 , EX_ALU|Mux20~1, Mips, 1
instance = comp, \EX_ALU|Equal0~8 , EX_ALU|Equal0~8, Mips, 1
instance = comp, \EX_ALU|Equal0~9 , EX_ALU|Equal0~9, Mips, 1
instance = comp, \EX_ALU|Equal0~2 , EX_ALU|Equal0~2, Mips, 1
instance = comp, \EX_ALU|Equal0~3 , EX_ALU|Equal0~3, Mips, 1
instance = comp, \EX_ALU|Equal0~1 , EX_ALU|Equal0~1, Mips, 1
instance = comp, \EX_ALU|Equal0~4 , EX_ALU|Equal0~4, Mips, 1
instance = comp, \EX_ALU|Equal0~5 , EX_ALU|Equal0~5, Mips, 1
instance = comp, \EX_ALU|Equal0~6 , EX_ALU|Equal0~6, Mips, 1
instance = comp, \EX_ALU|Equal0~7 , EX_ALU|Equal0~7, Mips, 1
instance = comp, \EX_ALU|Equal0~10 , EX_ALU|Equal0~10, Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[11], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[13] , EX_MEM_Pipeline_Stage|Write_Data_MEM[13], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[14] , EX_MEM_Pipeline_Stage|Write_Data_MEM[14], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[18] , EX_MEM_Pipeline_Stage|Write_Data_MEM[18], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[21] , EX_MEM_Pipeline_Stage|Write_Data_MEM[21], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[24] , EX_MEM_Pipeline_Stage|Write_Data_MEM[24], Mips, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[31] , EX_MEM_Pipeline_Stage|Write_Data_MEM[31], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[39] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[39], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[40], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~20 , MEM_Data_Memory|Read_Data_MEM~20, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~21 , MEM_Data_Memory|Read_Data_MEM~21, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[10] , MEM_Data_Memory|Read_Data_MEM[10], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[57] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[57], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[58], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~38 , MEM_Data_Memory|Read_Data_MEM~38, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~39 , MEM_Data_Memory|Read_Data_MEM~39, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[19] , MEM_Data_Memory|Read_Data_MEM[19], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[65] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[65], Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder , MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder, Mips, 1
instance = comp, \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66] , MEM_Data_Memory|Data_Memory_rtl_0_bypass[66], Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~46 , MEM_Data_Memory|Read_Data_MEM~46, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM~47 , MEM_Data_Memory|Read_Data_MEM~47, Mips, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[23] , MEM_Data_Memory|Read_Data_MEM[23], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[10] , MEM_WB_Pipeline_Stage|Read_Data_WB[10], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[19] , MEM_WB_Pipeline_Stage|Read_Data_WB[19], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[23] , MEM_WB_Pipeline_Stage|Read_Data_WB[23], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[0] , MEM_WB_Pipeline_Stage|ALU_Result_WB[0], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[7] , MEM_WB_Pipeline_Stage|ALU_Result_WB[7], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder, Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[11] , MEM_WB_Pipeline_Stage|ALU_Result_WB[11], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[13] , MEM_WB_Pipeline_Stage|ALU_Result_WB[13], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[27] , MEM_WB_Pipeline_Stage|ALU_Result_WB[27], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[28] , MEM_WB_Pipeline_Stage|ALU_Result_WB[28], Mips, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[30] , MEM_WB_Pipeline_Stage|ALU_Result_WB[30], Mips, 1
