# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=riscv32 -mattr=+v -run-pass=legalizer %s -o - | FileCheck %s
# RUN: llc -mtriple=riscv64 -mattr=+v -run-pass=legalizer %s -o - | FileCheck %s
--- |

  define <vscale x 1 x i8> @vload_nx1i8(ptr %pa) {
    %va = load <vscale x 1 x i8>, ptr %pa
    ret <vscale x 1 x i8> %va
  }

...
---
name:            vload_nx1i8
body:             |
  bb.1 (%ir-block.0):
    liveins: $x10

    ; CHECK-LABEL: name: vload_nx1i8
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(p0) = COPY $x10
    ; CHECK-NEXT: [[LOAD:%[0-9]+]]:_(<vscale x 1 x s8>) = G_LOAD [[COPY]](p0) :: (load (<vscale x 1 x s8>) from %ir.pa)
    ; CHECK-NEXT: $v8 = COPY [[LOAD]](<vscale x 1 x s8>)
    ; CHECK-NEXT: PseudoRET implicit $v8
    %0:_(p0) = COPY $x10
    %1:_(<vscale x 1 x s8>) = G_LOAD %0(p0) :: (load (<vscale x 1 x s8>) from %ir.pa)
    $v8 = COPY %1(<vscale x 1 x s8>)
    PseudoRET implicit $v8

