# Lab_5_Cell_RAM
Fully Functional Universal Asynchronous Receiver/Transmitter with ability to store data in Cell RAM using Verilog and Assembly.

Dependencies: 
This project was created using the Xilinx ISE Project Navigator Version: 14.7.
