$date
	Sun Apr 10 15:48:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module voter_if_tb $end
$var wire 3 ! O_tb [3:1] $end
$var reg 4 " I_tb [3:0] $end
$scope module voter4P $end
$var wire 4 # I [3:0] $end
$var reg 3 $ O [3:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 $
b0 #
b0 "
b100 !
$end
#20000
b1 "
b1 #
#30000
b10 "
b10 #
#40000
b10 !
b10 $
b11 "
b11 #
#50000
b100 !
b100 $
b100 "
b100 #
#60000
b10 !
b10 $
b101 "
b101 #
#70000
b110 "
b110 #
#80000
b1 !
b1 $
b111 "
b111 #
#90000
b100 !
b100 $
b1000 "
b1000 #
#100000
b10 !
b10 $
b1001 "
b1001 #
#110000
b1010 "
b1010 #
#120000
b1 !
b1 $
b1011 "
b1011 #
#130000
b10 !
b10 $
b1100 "
b1100 #
#140000
b1 !
b1 $
b1101 "
b1101 #
#150000
b1110 "
b1110 #
#160000
b1111 "
b1111 #
#170000
