# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ARTY.gen/sources_1/ip/DDR3LController/DDR3LController_sim_netlist.v" \
"../../../../FEB_fabric.gen/sources_1/ip/AFEemu/sim/AFEemu.v" \
"../../../../FEB_fabric.gen/sources_1/ip/iuCD_FIFO/sim/iuCD_FIFO.v" \
"../../../../FEB_fabric.gen/sources_1/ip/LVDSTxBuff/sim/LVDSTxBuff.v" \
"../../../../FEB_fabric.gen/sources_1/ip/Hist_Ram/sim/Hist_Ram.v" \
"../../../../feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_1Kx16/sim/SCFIFO_1Kx16.v" \
"../../../../feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/SCFIFO_32x256/sim/SCFIFO_32x256.v" \
"../../../../feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/DPRAM_1Kx16/sim/DPRAM_1Kx16.v" \
"../../../../feb_arty.tmp/feb_fabric_v1_0_project/FEB_fabric_v1_0_project.gen/sources_1/ip/AFE_DP_Pipeline/sim/AFE_DP_Pipeline.v" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
