// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fde_ip_execute (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pc,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        d_i_opcode,
        d_i_rd,
        d_i_func3,
        d_i_rs1,
        d_i_rs2,
        d_i_func7,
        d_i_type,
        d_i_imm,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] pc;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [31:0] p_read12;
input  [31:0] p_read13;
input  [31:0] p_read14;
input  [31:0] p_read15;
input  [31:0] p_read16;
input  [31:0] p_read17;
input  [31:0] p_read18;
input  [31:0] p_read19;
input  [31:0] p_read20;
input  [31:0] p_read21;
input  [31:0] p_read22;
input  [31:0] p_read23;
input  [31:0] p_read24;
input  [31:0] p_read25;
input  [31:0] p_read26;
input  [31:0] p_read27;
input  [31:0] p_read28;
input  [31:0] p_read29;
input  [31:0] p_read30;
input  [31:0] p_read31;
input  [4:0] d_i_opcode;
input  [4:0] d_i_rd;
input  [2:0] d_i_func3;
input  [4:0] d_i_rs1;
input  [4:0] d_i_rs2;
input  [5:0] d_i_func7;
input  [2:0] d_i_type;
input  [19:0] d_i_imm;
output  [15:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;
output  [31:0] ap_return_32;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] d_i_rs2_read_reg_4862;
reg   [31:0] p_read_1_reg_4868;
reg   [31:0] p_read_2_reg_4873;
reg   [31:0] p_read_3_reg_4878;
reg   [31:0] p_read_4_reg_4883;
reg   [31:0] p_read_5_reg_4888;
reg   [31:0] p_read_6_reg_4893;
reg   [31:0] p_read_7_reg_4898;
reg   [31:0] p_read_8_reg_4903;
reg   [31:0] p_read_9_reg_4908;
reg   [31:0] p_read_10_reg_4913;
reg   [31:0] p_read_11_reg_4918;
reg   [31:0] p_read_12_reg_4923;
reg   [31:0] p_read_13_reg_4928;
reg   [31:0] p_read_14_reg_4933;
reg   [31:0] p_read_15_reg_4938;
reg   [31:0] p_read_16_reg_4943;
reg   [31:0] p_read_17_reg_4948;
reg   [31:0] p_read_18_reg_4953;
reg   [31:0] p_read_19_reg_4958;
reg   [31:0] p_read_20_reg_4963;
reg   [31:0] p_read_21_reg_4968;
reg   [31:0] p_read_22_reg_4973;
reg   [31:0] p_read_23_reg_4978;
reg   [31:0] p_read_24_reg_4983;
reg   [31:0] p_read_25_reg_4988;
reg   [31:0] p_read_26_reg_4993;
reg   [31:0] p_read_27_reg_4998;
reg   [31:0] p_read_28_reg_5003;
reg   [31:0] p_read_29_reg_5008;
reg   [31:0] p_read_30_reg_5013;
reg   [31:0] p_read_31_reg_5018;
reg   [31:0] p_read32_reg_5023;
wire   [31:0] rv1_fu_3993_p34;
reg   [31:0] rv1_reg_5028;
wire   [17:0] trunc_ln174_fu_4063_p1;
reg   [17:0] trunc_ln174_reg_5053;
wire   [31:0] rv2_fu_4067_p34;
reg   [31:0] rv2_reg_5058;
reg  signed [19:0] d_i_imm_read_reg_5072;
wire    ap_CS_fsm_state2;
wire   [2:0] d_i_type_read_read_fu_416_p2;
reg   [2:0] d_i_type_read_reg_5078;
wire   [2:0] d_i_func3_read_read_fu_428_p2;
reg   [2:0] d_i_func3_read_reg_5082;
reg   [4:0] d_i_rd_read_reg_5086;
wire   [4:0] d_i_opcode_read_read_fu_440_p2;
reg   [4:0] d_i_opcode_read_reg_5091;
reg   [15:0] pc_read_reg_5098;
wire  signed [31:0] sext_ln91_fu_4137_p1;
reg  signed [31:0] sext_ln91_reg_5105;
wire   [17:0] trunc_ln91_fu_4141_p1;
reg   [17:0] trunc_ln91_reg_5115;
wire   [15:0] npc4_fu_4163_p2;
reg   [15:0] npc4_reg_5120;
wire   [31:0] select_ln117_fu_4181_p3;
wire   [0:0] grp_fu_3968_p2;
wire   [0:0] xor_ln40_fu_4189_p2;
wire   [0:0] grp_fu_3972_p2;
wire   [0:0] icmp_ln36_fu_4195_p2;
wire   [0:0] icmp_ln35_fu_4199_p2;
wire   [0:0] xor_ln42_fu_4203_p2;
wire   [31:0] result_23_fu_4222_p3;
reg   [31:0] result_23_reg_5161;
wire   [31:0] result_17_fu_4233_p2;
reg   [31:0] result_17_reg_5166;
wire   [0:0] grp_fu_3976_p3;
reg   [0:0] f7_6_reg_5171;
wire   [31:0] result_13_fu_4255_p3;
reg   [31:0] result_13_reg_5176;
wire   [31:0] result_7_fu_4267_p2;
reg   [31:0] result_7_reg_5181;
wire   [31:0] zext_ln114_fu_4272_p1;
wire    ap_CS_fsm_state3;
wire   [31:0] zext_ln123_fu_4276_p1;
wire   [31:0] result_25_fu_4279_p2;
wire   [31:0] result_20_fu_4283_p2;
wire   [31:0] zext_ln69_1_fu_4291_p1;
wire   [31:0] zext_ln67_1_fu_4299_p1;
wire   [31:0] result_16_fu_4303_p2;
wire   [31:0] result_15_fu_4307_p2;
wire   [31:0] zext_ln101_fu_4311_p1;
wire   [31:0] result_14_fu_4314_p2;
wire   [31:0] result_10_fu_4318_p2;
wire   [31:0] zext_ln69_fu_4322_p1;
wire   [31:0] zext_ln67_fu_4326_p1;
wire   [31:0] result_6_fu_4338_p3;
wire   [31:0] result_3_fu_4345_p2;
reg   [15:0] ap_port_reg_pc;
reg   [4:0] ap_port_reg_d_i_opcode;
reg   [4:0] ap_port_reg_d_i_rd;
reg   [2:0] ap_port_reg_d_i_func3;
reg   [5:0] ap_port_reg_d_i_func7;
reg   [2:0] ap_port_reg_d_i_type;
reg   [19:0] ap_port_reg_d_i_imm;
reg   [0:0] result_24_reg_452;
reg   [31:0] result_reg_473;
reg   [0:0] ap_phi_mux_write_flag32_1_phi_fu_528_p68;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln1069_fu_4349_p2;
wire   [0:0] xor_ln25_fu_4364_p2;
reg   [0:0] ap_phi_mux_write_flag35_1_phi_fu_635_p68;
reg   [0:0] ap_phi_mux_write_flag38_1_phi_fu_742_p68;
reg   [0:0] ap_phi_mux_write_flag29_1_phi_fu_849_p68;
reg   [0:0] ap_phi_mux_write_flag41_1_phi_fu_956_p68;
reg   [0:0] ap_phi_mux_write_flag44_1_phi_fu_1063_p68;
reg   [0:0] ap_phi_mux_write_flag26_1_phi_fu_1170_p68;
reg   [0:0] ap_phi_mux_write_flag47_1_phi_fu_1277_p68;
reg   [0:0] ap_phi_mux_write_flag51_1_phi_fu_1384_p68;
reg   [0:0] ap_phi_mux_write_flag23_1_phi_fu_1491_p68;
reg   [0:0] ap_phi_mux_write_flag55_1_phi_fu_1598_p68;
reg   [0:0] ap_phi_mux_write_flag58_1_phi_fu_1705_p68;
reg   [0:0] ap_phi_mux_write_flag20_1_phi_fu_1812_p68;
reg   [0:0] ap_phi_mux_write_flag61_1_phi_fu_1919_p68;
reg   [0:0] ap_phi_mux_write_flag64_1_phi_fu_2026_p68;
reg   [0:0] ap_phi_mux_write_flag17_1_phi_fu_2133_p68;
reg   [0:0] ap_phi_mux_write_flag67_1_phi_fu_2240_p68;
reg   [0:0] ap_phi_mux_write_flag70_1_phi_fu_2347_p68;
reg   [0:0] ap_phi_mux_write_flag14_1_phi_fu_2454_p68;
reg   [0:0] ap_phi_mux_write_flag73_1_phi_fu_2561_p68;
reg   [0:0] ap_phi_mux_write_flag76_1_phi_fu_2668_p68;
reg   [0:0] ap_phi_mux_write_flag11_1_phi_fu_2775_p68;
reg   [0:0] ap_phi_mux_write_flag79_1_phi_fu_2882_p68;
reg   [0:0] ap_phi_mux_write_flag82_1_phi_fu_2989_p68;
reg   [0:0] ap_phi_mux_write_flag8_1_phi_fu_3096_p68;
reg   [0:0] ap_phi_mux_write_flag85_1_phi_fu_3203_p68;
reg   [0:0] ap_phi_mux_write_flag88_1_phi_fu_3310_p68;
reg   [0:0] ap_phi_mux_write_flag5_1_phi_fu_3417_p68;
reg   [0:0] ap_phi_mux_write_flag92_1_phi_fu_3524_p68;
reg   [0:0] ap_phi_mux_write_flag96_1_phi_fu_3631_p68;
reg   [0:0] ap_phi_mux_write_flag2_1_phi_fu_3738_p68;
reg   [0:0] ap_phi_mux_write_flag99_1_phi_fu_3845_p68;
wire   [15:0] grp_fu_3984_p2;
reg   [15:0] ap_phi_mux_next_pc_phi_fu_3952_p14;
wire   [15:0] add_ln232_5_fu_4383_p2;
wire   [15:0] add_ln232_6_fu_4406_p2;
wire   [15:0] select_ln143_fu_4431_p3;
wire  signed [19:0] sext_ln91_fu_4137_p0;
wire  signed [19:0] trunc_ln91_fu_4141_p0;
wire  signed [19:0] imm12_fu_4145_p1;
wire   [15:0] r_V_fu_4153_p2;
wire   [31:0] imm12_fu_4145_p3;
wire   [31:0] zext_ln120_fu_4159_p1;
wire   [0:0] icmp_ln1065_fu_4169_p2;
wire   [31:0] result_2_fu_4175_p2;
wire   [31:0] zext_ln74_1_fu_4209_p1;
wire   [31:0] result_21_fu_4212_p2;
wire   [31:0] result_22_fu_4217_p2;
wire   [31:0] zext_ln65_1_fu_4230_p1;
wire   [4:0] shift_V_fu_4238_p1;
wire   [31:0] zext_ln74_fu_4241_p1;
wire   [31:0] result_11_fu_4245_p2;
wire   [31:0] result_12_fu_4250_p2;
wire   [31:0] zext_ln65_fu_4263_p1;
wire   [0:0] result_19_fu_4287_p2;
wire   [0:0] result_18_fu_4295_p2;
wire   [31:0] result_4_fu_4330_p2;
wire   [31:0] result_5_fu_4334_p2;
wire   [0:0] icmp_ln1069_1_fu_4354_p2;
wire   [0:0] icmp_ln1069_2_fu_4359_p2;
wire   [15:0] trunc_ln4_fu_4374_p4;
wire   [0:0] cond_V_fu_4370_p1;
wire   [15:0] trunc_ln1541_1_fu_4389_p4;
wire   [15:0] select_ln260_fu_4398_p3;
wire   [17:0] add_ln145_fu_4417_p2;
wire   [0:0] icmp_ln1065_1_fu_4412_p2;
wire   [15:0] trunc_ln3_fu_4421_p4;
wire   [31:0] select_ln184_fu_4440_p3;
wire   [31:0] select_ln184_1_fu_4447_p3;
wire   [31:0] select_ln184_2_fu_4454_p3;
wire   [31:0] select_ln184_3_fu_4461_p3;
wire   [31:0] select_ln184_4_fu_4468_p3;
wire   [31:0] select_ln184_5_fu_4475_p3;
wire   [31:0] select_ln184_6_fu_4482_p3;
wire   [31:0] select_ln184_7_fu_4489_p3;
wire   [31:0] select_ln184_8_fu_4496_p3;
wire   [31:0] select_ln184_9_fu_4503_p3;
wire   [31:0] select_ln184_10_fu_4510_p3;
wire   [31:0] select_ln184_11_fu_4517_p3;
wire   [31:0] select_ln184_12_fu_4524_p3;
wire   [31:0] select_ln184_13_fu_4531_p3;
wire   [31:0] select_ln184_14_fu_4538_p3;
wire   [31:0] select_ln184_15_fu_4545_p3;
wire   [31:0] select_ln184_16_fu_4552_p3;
wire   [31:0] select_ln184_17_fu_4559_p3;
wire   [31:0] select_ln184_18_fu_4566_p3;
wire   [31:0] select_ln184_19_fu_4573_p3;
wire   [31:0] select_ln184_20_fu_4580_p3;
wire   [31:0] select_ln184_21_fu_4587_p3;
wire   [31:0] select_ln184_22_fu_4594_p3;
wire   [31:0] select_ln184_23_fu_4601_p3;
wire   [31:0] select_ln184_24_fu_4608_p3;
wire   [31:0] select_ln184_25_fu_4615_p3;
wire   [31:0] select_ln184_26_fu_4622_p3;
wire   [31:0] select_ln184_27_fu_4629_p3;
wire   [31:0] select_ln184_28_fu_4636_p3;
wire   [31:0] select_ln184_29_fu_4643_p3;
wire   [31:0] select_ln184_30_fu_4650_p3;
wire   [31:0] select_ln184_31_fu_4657_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_condition_360;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
end

fde_ip_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U36(
    .din0(p_read),
    .din1(p_read1),
    .din2(p_read2),
    .din3(p_read3),
    .din4(p_read4),
    .din5(p_read5),
    .din6(p_read6),
    .din7(p_read7),
    .din8(p_read8),
    .din9(p_read9),
    .din10(p_read10),
    .din11(p_read11),
    .din12(p_read12),
    .din13(p_read13),
    .din14(p_read14),
    .din15(p_read15),
    .din16(p_read16),
    .din17(p_read17),
    .din18(p_read18),
    .din19(p_read19),
    .din20(p_read20),
    .din21(p_read21),
    .din22(p_read22),
    .din23(p_read23),
    .din24(p_read24),
    .din25(p_read25),
    .din26(p_read26),
    .din27(p_read27),
    .din28(p_read28),
    .din29(p_read29),
    .din30(p_read30),
    .din31(p_read31),
    .din32(d_i_rs1),
    .dout(rv1_fu_3993_p34)
);

fde_ip_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U37(
    .din0(p_read),
    .din1(p_read1),
    .din2(p_read2),
    .din3(p_read3),
    .din4(p_read4),
    .din5(p_read5),
    .din6(p_read6),
    .din7(p_read7),
    .din8(p_read8),
    .din9(p_read9),
    .din10(p_read10),
    .din11(p_read11),
    .din12(p_read12),
    .din13(p_read13),
    .din14(p_read14),
    .din15(p_read15),
    .din16(p_read16),
    .din17(p_read17),
    .din18(p_read18),
    .din19(p_read19),
    .din20(p_read20),
    .din21(p_read21),
    .din22(p_read22),
    .din23(p_read23),
    .din24(p_read24),
    .din25(p_read25),
    .din26(p_read26),
    .din27(p_read27),
    .din28(p_read28),
    .din29(p_read29),
    .din30(p_read30),
    .din31(p_read31),
    .din32(d_i_rs2),
    .dout(rv2_fu_4067_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_360)) begin
            result_24_reg_452 <= 1'd0;
        end else if (((d_i_func3_read_read_fu_428_p2 == 3'd0) & (d_i_type_read_read_fu_416_p2 == 3'd4))) begin
            result_24_reg_452 <= icmp_ln35_fu_4199_p2;
        end else if (((d_i_func3_read_read_fu_428_p2 == 3'd1) & (d_i_type_read_read_fu_416_p2 == 3'd4))) begin
            result_24_reg_452 <= icmp_ln36_fu_4195_p2;
        end else if (((d_i_func3_read_read_fu_428_p2 == 3'd4) & (d_i_type_read_read_fu_416_p2 == 3'd4))) begin
            result_24_reg_452 <= grp_fu_3972_p2;
        end else if (((d_i_func3_read_read_fu_428_p2 == 3'd5) & (d_i_type_read_read_fu_416_p2 == 3'd4))) begin
            result_24_reg_452 <= xor_ln40_fu_4189_p2;
        end else if (((d_i_func3_read_read_fu_428_p2 == 3'd6) & (d_i_type_read_read_fu_416_p2 == 3'd4))) begin
            result_24_reg_452 <= grp_fu_3968_p2;
        end else if (((d_i_func3_read_read_fu_428_p2 == 3'd7) & (d_i_type_read_read_fu_416_p2 == 3'd4))) begin
            result_24_reg_452 <= xor_ln42_fu_4203_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (d_i_type_read_reg_5078 == 3'd4))) begin
        result_reg_473 <= zext_ln114_fu_4272_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_opcode_read_reg_5091 == 5'd4) & (d_i_func3_read_reg_5082 == 3'd0) & (d_i_type_read_reg_5078 == 3'd2))) begin
        result_reg_473 <= result_16_fu_4303_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_opcode_read_reg_5091 == 5'd4) & (d_i_func3_read_reg_5082 == 3'd1) & (d_i_type_read_reg_5078 == 3'd2))) begin
        result_reg_473 <= result_17_reg_5166;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_opcode_read_reg_5091 == 5'd4) & (d_i_func3_read_reg_5082 == 3'd2) & (d_i_type_read_reg_5078 == 3'd2))) begin
        result_reg_473 <= zext_ln67_1_fu_4299_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_opcode_read_reg_5091 == 5'd4) & (d_i_func3_read_reg_5082 == 3'd3) & (d_i_type_read_reg_5078 == 3'd2))) begin
        result_reg_473 <= zext_ln69_1_fu_4291_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_opcode_read_reg_5091 == 5'd4) & (d_i_func3_read_reg_5082 == 3'd4) & (d_i_type_read_reg_5078 == 3'd2))) begin
        result_reg_473 <= result_20_fu_4283_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_opcode_read_reg_5091 == 5'd4) & (d_i_func3_read_reg_5082 == 3'd5) & (d_i_type_read_reg_5078 == 3'd2))) begin
        result_reg_473 <= result_23_reg_5161;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_opcode_read_reg_5091 == 5'd4) & (d_i_func3_read_reg_5082 == 3'd6) & (d_i_type_read_reg_5078 == 3'd2))) begin
        result_reg_473 <= result_25_fu_4279_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_opcode_read_reg_5091 == 5'd4) & (d_i_func3_read_reg_5082 == 3'd7) & (d_i_type_read_reg_5078 == 3'd2))) begin
        result_reg_473 <= result_15_fu_4307_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_opcode_read_reg_5091 == 5'd25) & (d_i_type_read_reg_5078 == 3'd2))) begin
        result_reg_473 <= zext_ln101_fu_4311_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_func3_read_reg_5082 == 3'd0) & (d_i_type_read_reg_5078 == 3'd1))) begin
        result_reg_473 <= result_6_fu_4338_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_func3_read_reg_5082 == 3'd1) & (d_i_type_read_reg_5078 == 3'd1))) begin
        result_reg_473 <= result_7_reg_5181;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_func3_read_reg_5082 == 3'd2) & (d_i_type_read_reg_5078 == 3'd1))) begin
        result_reg_473 <= zext_ln67_fu_4326_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_func3_read_reg_5082 == 3'd3) & (d_i_type_read_reg_5078 == 3'd1))) begin
        result_reg_473 <= zext_ln69_fu_4322_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_func3_read_reg_5082 == 3'd4) & (d_i_type_read_reg_5078 == 3'd1))) begin
        result_reg_473 <= result_10_fu_4318_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_func3_read_reg_5082 == 3'd5) & (d_i_type_read_reg_5078 == 3'd1))) begin
        result_reg_473 <= result_13_reg_5176;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_func3_read_reg_5082 == 3'd6) & (d_i_type_read_reg_5078 == 3'd1))) begin
        result_reg_473 <= result_14_fu_4314_p2;
    end else if (((~(d_i_opcode_read_read_fu_440_p2 == 5'd25) & ~(d_i_opcode_read_read_fu_440_p2 == 5'd4) & (1'b1 == ap_CS_fsm_state2) & (d_i_type_read_read_fu_416_p2 == 3'd2)) | ((1'b1 == ap_CS_fsm_state2) & ((d_i_type_read_read_fu_416_p2 == 3'd0) | ((d_i_type_read_read_fu_416_p2 == 3'd3) | (d_i_type_read_read_fu_416_p2 == 3'd7)))))) begin
        result_reg_473 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (d_i_type_read_read_fu_416_p2 == 3'd5))) begin
        result_reg_473 <= select_ln117_fu_4181_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_func3_read_reg_5082 == 3'd7) & (d_i_type_read_reg_5078 == 3'd1))) begin
        result_reg_473 <= result_3_fu_4345_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (d_i_type_read_reg_5078 == 3'd6))) begin
        result_reg_473 <= zext_ln123_fu_4276_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_port_reg_d_i_func3 <= d_i_func3;
        ap_port_reg_d_i_func7 <= d_i_func7;
        ap_port_reg_d_i_imm <= d_i_imm;
        ap_port_reg_d_i_opcode <= d_i_opcode;
        ap_port_reg_d_i_rd <= d_i_rd;
        ap_port_reg_d_i_type <= d_i_type;
        ap_port_reg_pc <= pc;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        d_i_func3_read_reg_5082 <= ap_port_reg_d_i_func3;
        d_i_imm_read_reg_5072 <= ap_port_reg_d_i_imm;
        d_i_opcode_read_reg_5091 <= ap_port_reg_d_i_opcode;
        d_i_rd_read_reg_5086 <= ap_port_reg_d_i_rd;
        d_i_type_read_reg_5078 <= ap_port_reg_d_i_type;
        npc4_reg_5120[15 : 2] <= npc4_fu_4163_p2[15 : 2];
        pc_read_reg_5098 <= ap_port_reg_pc;
        sext_ln91_reg_5105 <= sext_ln91_fu_4137_p1;
        trunc_ln91_reg_5115 <= trunc_ln91_fu_4141_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        d_i_rs2_read_reg_4862 <= d_i_rs2;
        p_read32_reg_5023 <= p_read;
        p_read_10_reg_4913 <= p_read22;
        p_read_11_reg_4918 <= p_read21;
        p_read_12_reg_4923 <= p_read20;
        p_read_13_reg_4928 <= p_read19;
        p_read_14_reg_4933 <= p_read18;
        p_read_15_reg_4938 <= p_read17;
        p_read_16_reg_4943 <= p_read16;
        p_read_17_reg_4948 <= p_read15;
        p_read_18_reg_4953 <= p_read14;
        p_read_19_reg_4958 <= p_read13;
        p_read_1_reg_4868 <= p_read31;
        p_read_20_reg_4963 <= p_read12;
        p_read_21_reg_4968 <= p_read11;
        p_read_22_reg_4973 <= p_read10;
        p_read_23_reg_4978 <= p_read9;
        p_read_24_reg_4983 <= p_read8;
        p_read_25_reg_4988 <= p_read7;
        p_read_26_reg_4993 <= p_read6;
        p_read_27_reg_4998 <= p_read5;
        p_read_28_reg_5003 <= p_read4;
        p_read_29_reg_5008 <= p_read3;
        p_read_2_reg_4873 <= p_read30;
        p_read_30_reg_5013 <= p_read2;
        p_read_31_reg_5018 <= p_read1;
        p_read_3_reg_4878 <= p_read29;
        p_read_4_reg_4883 <= p_read28;
        p_read_5_reg_4888 <= p_read27;
        p_read_6_reg_4893 <= p_read26;
        p_read_7_reg_4898 <= p_read25;
        p_read_8_reg_4903 <= p_read24;
        p_read_9_reg_4908 <= p_read23;
        rv1_reg_5028 <= rv1_fu_3993_p34;
        rv2_reg_5058 <= rv2_fu_4067_p34;
        trunc_ln174_reg_5053 <= trunc_ln174_fu_4063_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (d_i_type_read_read_fu_416_p2 == 3'd1))) begin
        f7_6_reg_5171 <= ap_port_reg_d_i_func7[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (d_i_func3_read_read_fu_428_p2 == 3'd5) & (d_i_type_read_read_fu_416_p2 == 3'd1))) begin
        result_13_reg_5176 <= result_13_fu_4255_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (d_i_opcode_read_read_fu_440_p2 == 5'd4) & (d_i_func3_read_read_fu_428_p2 == 3'd1) & (d_i_type_read_read_fu_416_p2 == 3'd2))) begin
        result_17_reg_5166 <= result_17_fu_4233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (d_i_opcode_read_read_fu_440_p2 == 5'd4) & (d_i_func3_read_read_fu_428_p2 == 3'd5) & (d_i_type_read_read_fu_416_p2 == 3'd2))) begin
        result_23_reg_5161 <= result_23_fu_4222_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (d_i_func3_read_read_fu_428_p2 == 3'd1) & (d_i_type_read_read_fu_416_p2 == 3'd1))) begin
        result_7_reg_5181 <= result_7_fu_4267_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (d_i_type_read_reg_5078 == 3'd2))) begin
        ap_phi_mux_next_pc_phi_fu_3952_p14 = select_ln143_fu_4431_p3;
    end else if (((1'b1 == ap_CS_fsm_state4) & (d_i_type_read_reg_5078 == 3'd4))) begin
        ap_phi_mux_next_pc_phi_fu_3952_p14 = add_ln232_6_fu_4406_p2;
    end else if (((1'b1 == ap_CS_fsm_state4) & (d_i_type_read_reg_5078 == 3'd6))) begin
        ap_phi_mux_next_pc_phi_fu_3952_p14 = add_ln232_5_fu_4383_p2;
    end else if ((((1'b1 == ap_CS_fsm_state4) & (d_i_type_read_reg_5078 == 3'd1)) | ((1'b1 == ap_CS_fsm_state4) & (d_i_type_read_reg_5078 == 3'd3)) | ((1'b1 == ap_CS_fsm_state4) & (d_i_type_read_reg_5078 == 3'd5)) | ((1'b1 == ap_CS_fsm_state4) & ((d_i_type_read_reg_5078 == 3'd7) | (d_i_type_read_reg_5078 == 3'd0))))) begin
        ap_phi_mux_next_pc_phi_fu_3952_p14 = grp_fu_3984_p2;
    end else begin
        ap_phi_mux_next_pc_phi_fu_3952_p14 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3))) begin
        ap_phi_mux_write_flag11_1_phi_fu_2775_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag11_1_phi_fu_2775_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag11_1_phi_fu_2775_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4))) begin
        ap_phi_mux_write_flag14_1_phi_fu_2454_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag14_1_phi_fu_2454_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag14_1_phi_fu_2454_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5))) begin
        ap_phi_mux_write_flag17_1_phi_fu_2133_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag17_1_phi_fu_2133_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag17_1_phi_fu_2133_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6))) begin
        ap_phi_mux_write_flag20_1_phi_fu_1812_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag20_1_phi_fu_1812_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag20_1_phi_fu_1812_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7))) begin
        ap_phi_mux_write_flag23_1_phi_fu_1491_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag23_1_phi_fu_1491_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag23_1_phi_fu_1491_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8))) begin
        ap_phi_mux_write_flag26_1_phi_fu_1170_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag26_1_phi_fu_1170_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag26_1_phi_fu_1170_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9))) begin
        ap_phi_mux_write_flag29_1_phi_fu_849_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag29_1_phi_fu_849_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag29_1_phi_fu_849_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0))) begin
        ap_phi_mux_write_flag2_1_phi_fu_3738_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag2_1_phi_fu_3738_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag2_1_phi_fu_3738_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10))) begin
        ap_phi_mux_write_flag32_1_phi_fu_528_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag32_1_phi_fu_528_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag32_1_phi_fu_528_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11))) begin
        ap_phi_mux_write_flag35_1_phi_fu_635_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag35_1_phi_fu_635_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag35_1_phi_fu_635_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12))) begin
        ap_phi_mux_write_flag38_1_phi_fu_742_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag38_1_phi_fu_742_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag38_1_phi_fu_742_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13))) begin
        ap_phi_mux_write_flag41_1_phi_fu_956_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag41_1_phi_fu_956_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag41_1_phi_fu_956_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14))) begin
        ap_phi_mux_write_flag44_1_phi_fu_1063_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag44_1_phi_fu_1063_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag44_1_phi_fu_1063_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15))) begin
        ap_phi_mux_write_flag47_1_phi_fu_1277_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag47_1_phi_fu_1277_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag47_1_phi_fu_1277_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16))) begin
        ap_phi_mux_write_flag51_1_phi_fu_1384_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag51_1_phi_fu_1384_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag51_1_phi_fu_1384_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17))) begin
        ap_phi_mux_write_flag55_1_phi_fu_1598_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag55_1_phi_fu_1598_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag55_1_phi_fu_1598_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18))) begin
        ap_phi_mux_write_flag58_1_phi_fu_1705_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag58_1_phi_fu_1705_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag58_1_phi_fu_1705_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1))) begin
        ap_phi_mux_write_flag5_1_phi_fu_3417_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag5_1_phi_fu_3417_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag5_1_phi_fu_3417_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19))) begin
        ap_phi_mux_write_flag61_1_phi_fu_1919_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag61_1_phi_fu_1919_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag61_1_phi_fu_1919_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20))) begin
        ap_phi_mux_write_flag64_1_phi_fu_2026_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag64_1_phi_fu_2026_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag64_1_phi_fu_2026_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21))) begin
        ap_phi_mux_write_flag67_1_phi_fu_2240_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag67_1_phi_fu_2240_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag67_1_phi_fu_2240_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22))) begin
        ap_phi_mux_write_flag70_1_phi_fu_2347_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag70_1_phi_fu_2347_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag70_1_phi_fu_2347_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23))) begin
        ap_phi_mux_write_flag73_1_phi_fu_2561_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag73_1_phi_fu_2561_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag73_1_phi_fu_2561_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24))) begin
        ap_phi_mux_write_flag76_1_phi_fu_2668_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag76_1_phi_fu_2668_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag76_1_phi_fu_2668_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25))) begin
        ap_phi_mux_write_flag79_1_phi_fu_2882_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag79_1_phi_fu_2882_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag79_1_phi_fu_2882_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26))) begin
        ap_phi_mux_write_flag82_1_phi_fu_2989_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag82_1_phi_fu_2989_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag82_1_phi_fu_2989_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27))) begin
        ap_phi_mux_write_flag85_1_phi_fu_3203_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag85_1_phi_fu_3203_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag85_1_phi_fu_3203_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28))) begin
        ap_phi_mux_write_flag88_1_phi_fu_3310_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag88_1_phi_fu_3310_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag88_1_phi_fu_3310_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2))) begin
        ap_phi_mux_write_flag8_1_phi_fu_3096_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag8_1_phi_fu_3096_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag8_1_phi_fu_3096_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29))) begin
        ap_phi_mux_write_flag92_1_phi_fu_3524_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag92_1_phi_fu_3524_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag92_1_phi_fu_3524_p68 = 'bx;
    end
end

always @ (*) begin
    if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30))) begin
        ap_phi_mux_write_flag96_1_phi_fu_3631_p68 = 1'd1;
    end else if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31)))) begin
        ap_phi_mux_write_flag96_1_phi_fu_3631_p68 = 1'd0;
    end else begin
        ap_phi_mux_write_flag96_1_phi_fu_3631_p68 = 'bx;
    end
end

always @ (*) begin
    if ((((xor_ln25_fu_4364_p2 == 1'd0) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln1069_fu_4349_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd0)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd1)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd2)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd3)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd4)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd5)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd6)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd7)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd8)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd9)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd10)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd11)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd12)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd13)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd14)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd15)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd16)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd17)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd18)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd19)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd20)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd21)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd22)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd23)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd24)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd25)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd26)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd27)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd28)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd29)) | ((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd30)))) begin
        ap_phi_mux_write_flag99_1_phi_fu_3845_p68 = 1'd0;
    end else if (((xor_ln25_fu_4364_p2 == 1'd1) & (icmp_ln1069_fu_4349_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (d_i_rd_read_reg_5086 == 5'd31))) begin
        ap_phi_mux_write_flag99_1_phi_fu_3845_p68 = 1'd1;
    end else begin
        ap_phi_mux_write_flag99_1_phi_fu_3845_p68 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln145_fu_4417_p2 = (trunc_ln174_reg_5053 + trunc_ln91_reg_5115);

assign add_ln232_5_fu_4383_p2 = (trunc_ln4_fu_4374_p4 + pc_read_reg_5098);

assign add_ln232_6_fu_4406_p2 = (select_ln260_fu_4398_p3 + pc_read_reg_5098);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_condition_360 = (((d_i_func3_read_read_fu_428_p2 == 3'd2) & (d_i_type_read_read_fu_416_p2 == 3'd4)) | ((d_i_func3_read_read_fu_428_p2 == 3'd3) & (d_i_type_read_read_fu_416_p2 == 3'd4)));
end

assign ap_return_0 = ap_phi_mux_next_pc_phi_fu_3952_p14;

assign ap_return_1 = select_ln184_fu_4440_p3;

assign ap_return_10 = select_ln184_9_fu_4503_p3;

assign ap_return_11 = select_ln184_10_fu_4510_p3;

assign ap_return_12 = select_ln184_11_fu_4517_p3;

assign ap_return_13 = select_ln184_12_fu_4524_p3;

assign ap_return_14 = select_ln184_13_fu_4531_p3;

assign ap_return_15 = select_ln184_14_fu_4538_p3;

assign ap_return_16 = select_ln184_15_fu_4545_p3;

assign ap_return_17 = select_ln184_16_fu_4552_p3;

assign ap_return_18 = select_ln184_17_fu_4559_p3;

assign ap_return_19 = select_ln184_18_fu_4566_p3;

assign ap_return_2 = select_ln184_1_fu_4447_p3;

assign ap_return_20 = select_ln184_19_fu_4573_p3;

assign ap_return_21 = select_ln184_20_fu_4580_p3;

assign ap_return_22 = select_ln184_21_fu_4587_p3;

assign ap_return_23 = select_ln184_22_fu_4594_p3;

assign ap_return_24 = select_ln184_23_fu_4601_p3;

assign ap_return_25 = select_ln184_24_fu_4608_p3;

assign ap_return_26 = select_ln184_25_fu_4615_p3;

assign ap_return_27 = select_ln184_26_fu_4622_p3;

assign ap_return_28 = select_ln184_27_fu_4629_p3;

assign ap_return_29 = select_ln184_28_fu_4636_p3;

assign ap_return_3 = select_ln184_2_fu_4454_p3;

assign ap_return_30 = select_ln184_29_fu_4643_p3;

assign ap_return_31 = select_ln184_30_fu_4650_p3;

assign ap_return_32 = select_ln184_31_fu_4657_p3;

assign ap_return_4 = select_ln184_3_fu_4461_p3;

assign ap_return_5 = select_ln184_4_fu_4468_p3;

assign ap_return_6 = select_ln184_5_fu_4475_p3;

assign ap_return_7 = select_ln184_6_fu_4482_p3;

assign ap_return_8 = select_ln184_7_fu_4489_p3;

assign ap_return_9 = select_ln184_8_fu_4496_p3;

assign cond_V_fu_4370_p1 = result_reg_473[0:0];

assign d_i_func3_read_read_fu_428_p2 = ap_port_reg_d_i_func3;

assign d_i_opcode_read_read_fu_440_p2 = ap_port_reg_d_i_opcode;

assign d_i_type_read_read_fu_416_p2 = ap_port_reg_d_i_type;

assign grp_fu_3968_p2 = ((rv1_reg_5028 < rv2_reg_5058) ? 1'b1 : 1'b0);

assign grp_fu_3972_p2 = (($signed(rv1_reg_5028) < $signed(rv2_reg_5058)) ? 1'b1 : 1'b0);

assign grp_fu_3976_p3 = ap_port_reg_d_i_func7[32'd5];

assign grp_fu_3984_p2 = (pc_read_reg_5098 + 16'd1);

assign icmp_ln1065_1_fu_4412_p2 = ((d_i_opcode_read_reg_5091 == 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln1065_fu_4169_p2 = ((ap_port_reg_d_i_opcode == 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln1069_1_fu_4354_p2 = ((d_i_opcode_read_reg_5091 == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln1069_2_fu_4359_p2 = ((d_i_opcode_read_reg_5091 != 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_4349_p2 = ((d_i_rd_read_reg_5086 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_4199_p2 = ((rv1_reg_5028 == rv2_reg_5058) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_4195_p2 = ((rv1_reg_5028 != rv2_reg_5058) ? 1'b1 : 1'b0);

assign imm12_fu_4145_p1 = ap_port_reg_d_i_imm;

assign imm12_fu_4145_p3 = {{imm12_fu_4145_p1}, {12'd0}};

assign npc4_fu_4163_p2 = (r_V_fu_4153_p2 + 16'd4);

assign r_V_fu_4153_p2 = ap_port_reg_pc << 16'd2;

assign result_10_fu_4318_p2 = (rv2_reg_5058 ^ rv1_reg_5028);

assign result_11_fu_4245_p2 = $signed(rv1_reg_5028) >>> zext_ln74_fu_4241_p1;

assign result_12_fu_4250_p2 = rv1_reg_5028 >> zext_ln74_fu_4241_p1;

assign result_13_fu_4255_p3 = ((grp_fu_3976_p3[0:0] == 1'b1) ? result_11_fu_4245_p2 : result_12_fu_4250_p2);

assign result_14_fu_4314_p2 = (rv2_reg_5058 | rv1_reg_5028);

assign result_15_fu_4307_p2 = (sext_ln91_reg_5105 & rv1_reg_5028);

assign result_16_fu_4303_p2 = ($signed(rv1_reg_5028) + $signed(sext_ln91_reg_5105));

assign result_17_fu_4233_p2 = rv1_reg_5028 << zext_ln65_1_fu_4230_p1;

assign result_18_fu_4295_p2 = (($signed(rv1_reg_5028) < $signed(sext_ln91_reg_5105)) ? 1'b1 : 1'b0);

assign result_19_fu_4287_p2 = ((rv1_reg_5028 < sext_ln91_reg_5105) ? 1'b1 : 1'b0);

assign result_20_fu_4283_p2 = (sext_ln91_reg_5105 ^ rv1_reg_5028);

assign result_21_fu_4212_p2 = $signed(rv1_reg_5028) >>> zext_ln74_1_fu_4209_p1;

assign result_22_fu_4217_p2 = rv1_reg_5028 >> zext_ln74_1_fu_4209_p1;

assign result_23_fu_4222_p3 = ((grp_fu_3976_p3[0:0] == 1'b1) ? result_21_fu_4212_p2 : result_22_fu_4217_p2);

assign result_25_fu_4279_p2 = (sext_ln91_reg_5105 | rv1_reg_5028);

assign result_2_fu_4175_p2 = (imm12_fu_4145_p3 + zext_ln120_fu_4159_p1);

assign result_3_fu_4345_p2 = (rv2_reg_5058 & rv1_reg_5028);

assign result_4_fu_4330_p2 = (rv1_reg_5028 - rv2_reg_5058);

assign result_5_fu_4334_p2 = (rv2_reg_5058 + rv1_reg_5028);

assign result_6_fu_4338_p3 = ((f7_6_reg_5171[0:0] == 1'b1) ? result_4_fu_4330_p2 : result_5_fu_4334_p2);

assign result_7_fu_4267_p2 = rv1_reg_5028 << zext_ln65_fu_4263_p1;

assign select_ln117_fu_4181_p3 = ((icmp_ln1065_fu_4169_p2[0:0] == 1'b1) ? imm12_fu_4145_p3 : result_2_fu_4175_p2);

assign select_ln143_fu_4431_p3 = ((icmp_ln1065_1_fu_4412_p2[0:0] == 1'b1) ? trunc_ln3_fu_4421_p4 : grp_fu_3984_p2);

assign select_ln184_10_fu_4510_p3 = ((ap_phi_mux_write_flag32_1_phi_fu_528_p68[0:0] == 1'b1) ? result_reg_473 : p_read_22_reg_4973);

assign select_ln184_11_fu_4517_p3 = ((ap_phi_mux_write_flag35_1_phi_fu_635_p68[0:0] == 1'b1) ? result_reg_473 : p_read_21_reg_4968);

assign select_ln184_12_fu_4524_p3 = ((ap_phi_mux_write_flag38_1_phi_fu_742_p68[0:0] == 1'b1) ? result_reg_473 : p_read_20_reg_4963);

assign select_ln184_13_fu_4531_p3 = ((ap_phi_mux_write_flag41_1_phi_fu_956_p68[0:0] == 1'b1) ? result_reg_473 : p_read_19_reg_4958);

assign select_ln184_14_fu_4538_p3 = ((ap_phi_mux_write_flag44_1_phi_fu_1063_p68[0:0] == 1'b1) ? result_reg_473 : p_read_18_reg_4953);

assign select_ln184_15_fu_4545_p3 = ((ap_phi_mux_write_flag47_1_phi_fu_1277_p68[0:0] == 1'b1) ? result_reg_473 : p_read_17_reg_4948);

assign select_ln184_16_fu_4552_p3 = ((ap_phi_mux_write_flag51_1_phi_fu_1384_p68[0:0] == 1'b1) ? result_reg_473 : p_read_16_reg_4943);

assign select_ln184_17_fu_4559_p3 = ((ap_phi_mux_write_flag55_1_phi_fu_1598_p68[0:0] == 1'b1) ? result_reg_473 : p_read_15_reg_4938);

assign select_ln184_18_fu_4566_p3 = ((ap_phi_mux_write_flag58_1_phi_fu_1705_p68[0:0] == 1'b1) ? result_reg_473 : p_read_14_reg_4933);

assign select_ln184_19_fu_4573_p3 = ((ap_phi_mux_write_flag61_1_phi_fu_1919_p68[0:0] == 1'b1) ? result_reg_473 : p_read_13_reg_4928);

assign select_ln184_1_fu_4447_p3 = ((ap_phi_mux_write_flag5_1_phi_fu_3417_p68[0:0] == 1'b1) ? result_reg_473 : p_read_31_reg_5018);

assign select_ln184_20_fu_4580_p3 = ((ap_phi_mux_write_flag64_1_phi_fu_2026_p68[0:0] == 1'b1) ? result_reg_473 : p_read_12_reg_4923);

assign select_ln184_21_fu_4587_p3 = ((ap_phi_mux_write_flag67_1_phi_fu_2240_p68[0:0] == 1'b1) ? result_reg_473 : p_read_11_reg_4918);

assign select_ln184_22_fu_4594_p3 = ((ap_phi_mux_write_flag70_1_phi_fu_2347_p68[0:0] == 1'b1) ? result_reg_473 : p_read_10_reg_4913);

assign select_ln184_23_fu_4601_p3 = ((ap_phi_mux_write_flag73_1_phi_fu_2561_p68[0:0] == 1'b1) ? result_reg_473 : p_read_9_reg_4908);

assign select_ln184_24_fu_4608_p3 = ((ap_phi_mux_write_flag76_1_phi_fu_2668_p68[0:0] == 1'b1) ? result_reg_473 : p_read_8_reg_4903);

assign select_ln184_25_fu_4615_p3 = ((ap_phi_mux_write_flag79_1_phi_fu_2882_p68[0:0] == 1'b1) ? result_reg_473 : p_read_7_reg_4898);

assign select_ln184_26_fu_4622_p3 = ((ap_phi_mux_write_flag82_1_phi_fu_2989_p68[0:0] == 1'b1) ? result_reg_473 : p_read_6_reg_4893);

assign select_ln184_27_fu_4629_p3 = ((ap_phi_mux_write_flag85_1_phi_fu_3203_p68[0:0] == 1'b1) ? result_reg_473 : p_read_5_reg_4888);

assign select_ln184_28_fu_4636_p3 = ((ap_phi_mux_write_flag88_1_phi_fu_3310_p68[0:0] == 1'b1) ? result_reg_473 : p_read_4_reg_4883);

assign select_ln184_29_fu_4643_p3 = ((ap_phi_mux_write_flag92_1_phi_fu_3524_p68[0:0] == 1'b1) ? result_reg_473 : p_read_3_reg_4878);

assign select_ln184_2_fu_4454_p3 = ((ap_phi_mux_write_flag8_1_phi_fu_3096_p68[0:0] == 1'b1) ? result_reg_473 : p_read_30_reg_5013);

assign select_ln184_30_fu_4650_p3 = ((ap_phi_mux_write_flag96_1_phi_fu_3631_p68[0:0] == 1'b1) ? result_reg_473 : p_read_2_reg_4873);

assign select_ln184_31_fu_4657_p3 = ((ap_phi_mux_write_flag99_1_phi_fu_3845_p68[0:0] == 1'b1) ? result_reg_473 : p_read_1_reg_4868);

assign select_ln184_3_fu_4461_p3 = ((ap_phi_mux_write_flag11_1_phi_fu_2775_p68[0:0] == 1'b1) ? result_reg_473 : p_read_29_reg_5008);

assign select_ln184_4_fu_4468_p3 = ((ap_phi_mux_write_flag14_1_phi_fu_2454_p68[0:0] == 1'b1) ? result_reg_473 : p_read_28_reg_5003);

assign select_ln184_5_fu_4475_p3 = ((ap_phi_mux_write_flag17_1_phi_fu_2133_p68[0:0] == 1'b1) ? result_reg_473 : p_read_27_reg_4998);

assign select_ln184_6_fu_4482_p3 = ((ap_phi_mux_write_flag20_1_phi_fu_1812_p68[0:0] == 1'b1) ? result_reg_473 : p_read_26_reg_4993);

assign select_ln184_7_fu_4489_p3 = ((ap_phi_mux_write_flag23_1_phi_fu_1491_p68[0:0] == 1'b1) ? result_reg_473 : p_read_25_reg_4988);

assign select_ln184_8_fu_4496_p3 = ((ap_phi_mux_write_flag26_1_phi_fu_1170_p68[0:0] == 1'b1) ? result_reg_473 : p_read_24_reg_4983);

assign select_ln184_9_fu_4503_p3 = ((ap_phi_mux_write_flag29_1_phi_fu_849_p68[0:0] == 1'b1) ? result_reg_473 : p_read_23_reg_4978);

assign select_ln184_fu_4440_p3 = ((ap_phi_mux_write_flag2_1_phi_fu_3738_p68[0:0] == 1'b1) ? result_reg_473 : p_read32_reg_5023);

assign select_ln260_fu_4398_p3 = ((cond_V_fu_4370_p1[0:0] == 1'b1) ? trunc_ln1541_1_fu_4389_p4 : 16'd1);

assign sext_ln91_fu_4137_p0 = ap_port_reg_d_i_imm;

assign sext_ln91_fu_4137_p1 = sext_ln91_fu_4137_p0;

assign shift_V_fu_4238_p1 = rv2_reg_5058[4:0];

assign trunc_ln1541_1_fu_4389_p4 = {{d_i_imm_read_reg_5072[16:1]}};

assign trunc_ln174_fu_4063_p1 = rv1_fu_3993_p34[17:0];

assign trunc_ln3_fu_4421_p4 = {{add_ln145_fu_4417_p2[17:2]}};

assign trunc_ln4_fu_4374_p4 = {{d_i_imm_read_reg_5072[16:1]}};

assign trunc_ln91_fu_4141_p0 = ap_port_reg_d_i_imm;

assign trunc_ln91_fu_4141_p1 = trunc_ln91_fu_4141_p0[17:0];

assign xor_ln25_fu_4364_p2 = (icmp_ln1069_2_fu_4359_p2 ^ icmp_ln1069_1_fu_4354_p2);

assign xor_ln40_fu_4189_p2 = (grp_fu_3972_p2 ^ 1'd1);

assign xor_ln42_fu_4203_p2 = (grp_fu_3968_p2 ^ 1'd1);

assign zext_ln101_fu_4311_p1 = npc4_reg_5120;

assign zext_ln114_fu_4272_p1 = result_24_reg_452;

assign zext_ln120_fu_4159_p1 = r_V_fu_4153_p2;

assign zext_ln123_fu_4276_p1 = npc4_reg_5120;

assign zext_ln65_1_fu_4230_p1 = d_i_rs2_read_reg_4862;

assign zext_ln65_fu_4263_p1 = shift_V_fu_4238_p1;

assign zext_ln67_1_fu_4299_p1 = result_18_fu_4295_p2;

assign zext_ln67_fu_4326_p1 = grp_fu_3972_p2;

assign zext_ln69_1_fu_4291_p1 = result_19_fu_4287_p2;

assign zext_ln69_fu_4322_p1 = grp_fu_3968_p2;

assign zext_ln74_1_fu_4209_p1 = d_i_rs2_read_reg_4862;

assign zext_ln74_fu_4241_p1 = shift_V_fu_4238_p1;

always @ (posedge ap_clk) begin
    npc4_reg_5120[1:0] <= 2'b00;
end

endmodule //fde_ip_execute
