#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Mar 26 21:45:09 2021
# Process ID: 6811
# Current directory: /home/ubuntu2004/workspace/CCU/Digital_Design/HW/HW03/DDLab_HW03.runs/synth_1
# Command line: vivado -log add.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source add.tcl
# Log file: /home/ubuntu2004/workspace/CCU/Digital_Design/HW/HW03/DDLab_HW03.runs/synth_1/add.vds
# Journal file: /home/ubuntu2004/workspace/CCU/Digital_Design/HW/HW03/DDLab_HW03.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source add.tcl -notrace
Command: synth_design -top add -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6830 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.020 ; gain = 88.000 ; free physical = 502 ; free virtual = 2268
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'add' [/home/ubuntu2004/workspace/CCU/Digital_Design/HW/HW03/DDLab_HW03.srcs/sources_1/new/add4.v:18]
INFO: [Synth 8-256] done synthesizing module 'add' (1#1) [/home/ubuntu2004/workspace/CCU/Digital_Design/HW/HW03/DDLab_HW03.srcs/sources_1/new/add4.v:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1301.551 ; gain = 128.531 ; free physical = 514 ; free virtual = 2282
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1301.551 ; gain = 128.531 ; free physical = 514 ; free virtual = 2282
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu2004/workspace/CCU/Digital_Design/HW/HW03/DDLab_HW03.srcs/constrs_1/imports/EX03/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/ubuntu2004/workspace/CCU/Digital_Design/HW/HW03/DDLab_HW03.srcs/constrs_1/imports/EX03/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ubuntu2004/workspace/CCU/Digital_Design/HW/HW03/DDLab_HW03.srcs/constrs_1/imports/EX03/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/add_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/add_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1605.145 ; gain = 0.000 ; free physical = 239 ; free virtual = 2032
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1605.145 ; gain = 432.125 ; free physical = 302 ; free virtual = 2105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1605.145 ; gain = 432.125 ; free physical = 294 ; free virtual = 2105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1605.145 ; gain = 432.125 ; free physical = 293 ; free virtual = 2107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1605.145 ; gain = 432.125 ; free physical = 284 ; free virtual = 2099
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_reg[6] )
INFO: [Synth 8-3886] merging instance 'tmp_reg[7]' (FDRE) to 'tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_reg[8]' (FDRE) to 'tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_reg[9]' (FDRE) to 'tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_reg[10]' (FDRE) to 'tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_reg[11]' (FDRE) to 'tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_reg[12]' (FDRE) to 'tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_reg[13]' (FDRE) to 'tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp_reg[14]' (FDRE) to 'tmp_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_reg[15] )
WARNING: [Synth 8-3332] Sequential element (tmp_reg[15]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (tmp_reg[6]) is unused and will be removed from module add.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1605.145 ; gain = 432.125 ; free physical = 274 ; free virtual = 2088
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1609.145 ; gain = 436.125 ; free physical = 144 ; free virtual = 1967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1609.145 ; gain = 436.125 ; free physical = 144 ; free virtual = 1966
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1628.176 ; gain = 455.156 ; free physical = 143 ; free virtual = 1965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.176 ; gain = 455.156 ; free physical = 142 ; free virtual = 1964
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.176 ; gain = 455.156 ; free physical = 142 ; free virtual = 1964
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.176 ; gain = 455.156 ; free physical = 142 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.176 ; gain = 455.156 ; free physical = 142 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.176 ; gain = 455.156 ; free physical = 142 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.176 ; gain = 455.156 ; free physical = 142 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     7|
|3     |LUT4 |     4|
|4     |LUT5 |     5|
|5     |LUT6 |     4|
|6     |FDRE |     6|
|7     |IBUF |    18|
|8     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    61|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.176 ; gain = 455.156 ; free physical = 142 ; free virtual = 1964
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1628.176 ; gain = 151.562 ; free physical = 194 ; free virtual = 2017
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1628.184 ; gain = 455.156 ; free physical = 194 ; free virtual = 2017
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1628.184 ; gain = 480.988 ; free physical = 233 ; free virtual = 1975
INFO: [Common 17-1381] The checkpoint '/home/ubuntu2004/workspace/CCU/Digital_Design/HW/HW03/DDLab_HW03.runs/synth_1/add.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file add_utilization_synth.rpt -pb add_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1652.188 ; gain = 0.000 ; free physical = 218 ; free virtual = 1954
INFO: [Common 17-206] Exiting Vivado at Fri Mar 26 21:46:20 2021...
