

================================================================
== Vitis HLS Report for 'decoder'
================================================================
* Date:           Sat Nov  9 22:02:02 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.197 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_decoder_Pipeline_decoder_label0_fu_293   |decoder_Pipeline_decoder_label0   |        6|      501|  60.000 ns|  5.010 us|    6|  501|       no|
        |grp_decoder_Pipeline_decoder_label1_fu_301   |decoder_Pipeline_decoder_label1   |        6|      501|  60.000 ns|  5.010 us|    6|  501|       no|
        |grp_decoder_Pipeline_decoder_label2_fu_309   |decoder_Pipeline_decoder_label2   |       75|       75|   0.750 us|  0.750 us|   75|   75|       no|
        |grp_decoder_Pipeline_decoder_label4_fu_321   |decoder_Pipeline_decoder_label4   |       30|       30|   0.300 us|  0.300 us|   30|   30|       no|
        |grp_decoder_Pipeline_decoder_label3_fu_329   |decoder_Pipeline_decoder_label3   |       75|       75|   0.750 us|  0.750 us|   75|   75|       no|
        |grp_decoder_Pipeline_decoder_label9_fu_341   |decoder_Pipeline_decoder_label9   |       31|       31|   0.310 us|  0.310 us|   31|   31|       no|
        |grp_decoder_Pipeline_decoder_label7_fu_349   |decoder_Pipeline_decoder_label7   |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_decoder_Pipeline_decoder_label8_fu_356   |decoder_Pipeline_decoder_label8   |       31|       31|   0.310 us|  0.310 us|   31|   31|       no|
        |grp_decoder_Pipeline_decoder_label10_fu_364  |decoder_Pipeline_decoder_label10  |       31|       31|   0.310 us|  0.310 us|   31|   31|       no|
        |grp_decoder_Pipeline_decoder_label5_fu_374   |decoder_Pipeline_decoder_label5   |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_decoder_Pipeline_decoder_label6_fu_381   |decoder_Pipeline_decoder_label6   |       31|       31|   0.310 us|  0.310 us|   31|   31|       no|
        |grp_decoder_Pipeline_decoder_label12_fu_389  |decoder_Pipeline_decoder_label12  |        3|       33|  30.000 ns|  0.330 us|    3|   33|       no|
        |grp_decoder_Pipeline_decoder_label11_fu_395  |decoder_Pipeline_decoder_label11  |        3|       33|  30.000 ns|  0.330 us|    3|   33|       no|
        |grp_decoder_Pipeline_decoder_label14_fu_401  |decoder_Pipeline_decoder_label14  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_decoder_Pipeline_decoder_label13_fu_409  |decoder_Pipeline_decoder_label13  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|   3758|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        5|   53|   8450|  12599|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|    459|    -|
|Register         |        -|    -|    999|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        5|   53|   9449|  16816|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |       40|   40|  16000|   8000|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |       12|  132|     59|    210|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U73           |dadd_64ns_64ns_64_8_full_dsp_1    |        0|   3|   685|   708|    0|
    |dadd_64ns_64ns_64_8_full_dsp_1_U74           |dadd_64ns_64ns_64_8_full_dsp_1    |        0|   3|   685|   708|    0|
    |grp_decoder_Pipeline_decoder_label0_fu_293   |decoder_Pipeline_decoder_label0   |        0|   0|    14|   253|    0|
    |grp_decoder_Pipeline_decoder_label1_fu_301   |decoder_Pipeline_decoder_label1   |        0|   0|    14|   253|    0|
    |grp_decoder_Pipeline_decoder_label10_fu_364  |decoder_Pipeline_decoder_label10  |        0|   0|    38|    83|    0|
    |grp_decoder_Pipeline_decoder_label11_fu_395  |decoder_Pipeline_decoder_label11  |        0|   0|    40|    73|    0|
    |grp_decoder_Pipeline_decoder_label12_fu_389  |decoder_Pipeline_decoder_label12  |        0|   0|    40|    73|    0|
    |grp_decoder_Pipeline_decoder_label13_fu_409  |decoder_Pipeline_decoder_label13  |        0|   0|    99|   157|    0|
    |grp_decoder_Pipeline_decoder_label14_fu_401  |decoder_Pipeline_decoder_label14  |        0|   0|    99|   291|    0|
    |grp_decoder_Pipeline_decoder_label2_fu_309   |decoder_Pipeline_decoder_label2   |        0|   0|   481|  1319|    0|
    |grp_decoder_Pipeline_decoder_label3_fu_329   |decoder_Pipeline_decoder_label3   |        0|   0|   481|  1319|    0|
    |grp_decoder_Pipeline_decoder_label4_fu_321   |decoder_Pipeline_decoder_label4   |        0|   0|    67|    61|    0|
    |grp_decoder_Pipeline_decoder_label5_fu_374   |decoder_Pipeline_decoder_label5   |        0|   0|    96|   157|    0|
    |grp_decoder_Pipeline_decoder_label6_fu_381   |decoder_Pipeline_decoder_label6   |        0|   0|    66|    69|    0|
    |grp_decoder_Pipeline_decoder_label7_fu_349   |decoder_Pipeline_decoder_label7   |        0|   0|    96|   157|    0|
    |grp_decoder_Pipeline_decoder_label8_fu_356   |decoder_Pipeline_decoder_label8   |        0|   0|    66|    69|    0|
    |grp_decoder_Pipeline_decoder_label9_fu_341   |decoder_Pipeline_decoder_label9   |        0|   0|    66|    69|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U75            |dmul_64ns_64ns_64_7_max_dsp_1     |        0|  11|   342|   218|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U76            |dmul_64ns_64ns_64_7_max_dsp_1     |        0|  11|   342|   218|    0|
    |grp_pow_generic_double_s_fu_1678             |pow_generic_double_s              |        5|  25|  4633|  6344|    0|
    |sitodp_32ns_64_6_no_dsp_1_U79                |sitodp_32ns_64_6_no_dsp_1         |        0|   0|     0|     0|    0|
    |sitodp_32s_64_6_no_dsp_1_U77                 |sitodp_32s_64_6_no_dsp_1          |        0|   0|     0|     0|    0|
    |sitodp_32s_64_6_no_dsp_1_U78                 |sitodp_32s_64_6_no_dsp_1          |        0|   0|     0|     0|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        5|  53|  8450| 12599|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln180_fu_1055_p2                 |         +|   0|  0|   32|          32|           5|
    |add_ln368_fu_1221_p2                 |         +|   0|  0|   13|           5|           3|
    |add_ln515_1_fu_916_p2                |         +|   0|  0|   19|          12|          11|
    |add_ln515_fu_791_p2                  |         +|   0|  0|   19|          12|          11|
    |add_ln628_1_fu_632_p2                |         +|   0|  0|   13|           5|           3|
    |add_ln628_fu_525_p2                  |         +|   0|  0|   13|           5|           3|
    |j_22_fu_1214_p2                      |         +|   0|  0|   14|           7|           3|
    |j_fu_1091_p2                         |         +|   0|  0|   32|          32|          32|
    |k1_1_fu_508_p2                       |         +|   0|  0|   14|           6|           2|
    |k2_3_fu_713_p2                       |         +|   0|  0|   14|           6|           2|
    |k_final_1_fu_1129_p2                 |         +|   0|  0|   14|           6|           1|
    |j_20_fu_1060_p2                      |         -|   0|  0|   32|          32|          32|
    |k1_fu_502_p2                         |         -|   0|  0|   14|           1|           6|
    |k2_fu_719_p2                         |         -|   0|  0|   14|           1|           6|
    |neg_fu_1153_p2                       |         -|   0|  0|   14|           1|           6|
    |opposite_bit_index_final_fu_1177_p2  |         -|   0|  0|   14|           5|           7|
    |result_V_5_fu_1006_p2                |         -|   0|  0|   39|           1|          32|
    |result_V_8_fu_1017_p2                |         -|   0|  0|   39|           1|          32|
    |sub228_fu_1140_p2                    |         -|   0|  0|   13|           1|           5|
    |sub_ln103_fu_680_p2                  |         -|   0|  0|   13|           3|           5|
    |sub_ln1512_1_fu_930_p2               |         -|   0|  0|   18|          10|          11|
    |sub_ln1512_fu_805_p2                 |         -|   0|  0|   18|          10|          11|
    |sub_ln153_fu_1086_p2                 |         -|   0|  0|   32|           5|          32|
    |sub_ln628_1_fu_655_p2                |         -|   0|  0|   13|           2|           5|
    |sub_ln628_fu_555_p2                  |         -|   0|  0|   13|           2|           5|
    |sub_ln66_fu_549_p2                   |         -|   0|  0|   13|           3|           5|
    |and_ln368_1_fu_1242_p2               |       and|   0|  0|   32|          32|          32|
    |p_Result_66_fu_571_p2                |       and|   0|  0|   32|          32|          32|
    |p_Result_67_fu_600_p2                |       and|   0|  0|   28|          28|          28|
    |p_Result_68_fu_671_p2                |       and|   0|  0|   32|          32|          32|
    |p_Result_69_fu_706_p2                |       and|   0|  0|   28|          28|          28|
    |abscond_fu_1159_p2                   |      icmp|   0|  0|   10|           6|           1|
    |icmp_ln147_fu_1028_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln175_fu_1034_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln216_fu_1040_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln255_fu_1107_p2                |      icmp|   0|  0|   10|           6|           6|
    |lshr_ln628_1_fu_565_p2               |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln628_2_fu_642_p2               |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln628_3_fu_665_p2               |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln628_fu_535_p2                 |      lshr|   0|  0|  100|          32|          32|
    |r_V_23_fu_956_p2                     |      lshr|   0|  0|  460|         137|         137|
    |r_V_fu_831_p2                        |      lshr|   0|  0|  460|         137|         137|
    |ap_block_state2_on_subcall_done      |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_on_subcall_done      |        or|   0|  0|    2|           1|           1|
    |p_Result_75_fu_1258_p2               |        or|   0|  0|   32|          32|          32|
    |abs_fu_1165_p3                       |    select|   0|  0|    6|           1|           6|
    |exp1_conv_fu_1011_p3                 |    select|   0|  0|   32|           1|          32|
    |exp2_conv_fu_1022_p3                 |    select|   0|  0|   32|           1|          32|
    |exponent_arr_V_1_fu_1050_p3          |    select|   0|  0|    2|           1|           2|
    |k1_2_fu_514_p3                       |    select|   0|  0|    6|           1|           6|
    |k2_4_fu_725_p3                       |    select|   0|  0|    6|           1|           6|
    |k_final_fu_1111_p3                   |    select|   0|  0|    6|           1|           6|
    |select_ln40_fu_487_p3                |    select|   0|  0|    6|           1|           2|
    |select_ln78_fu_613_p3                |    select|   0|  0|    6|           1|           2|
    |ush_3_fu_940_p3                      |    select|   0|  0|   12|           1|          12|
    |ush_fu_815_p3                        |    select|   0|  0|   12|           1|          12|
    |val_1_fu_990_p3                      |    select|   0|  0|   32|           1|          32|
    |val_fu_865_p3                        |    select|   0|  0|   32|           1|          32|
    |r_V_22_fu_837_p2                     |       shl|   0|  0|  460|         137|         137|
    |r_V_24_fu_962_p2                     |       shl|   0|  0|  460|         137|         137|
    |shl_ln368_1_fu_594_p2                |       shl|   0|  0|   84|           2|          28|
    |shl_ln368_2_fu_694_p2                |       shl|   0|  0|   84|          28|          28|
    |shl_ln368_3_fu_700_p2                |       shl|   0|  0|   84|           2|          28|
    |shl_ln368_4_fu_1230_p2               |       shl|   0|  0|  100|           2|          32|
    |shl_ln368_5_fu_1252_p2               |       shl|   0|  0|  100|          32|          32|
    |shl_ln368_fu_588_p2                  |       shl|   0|  0|   84|          28|          28|
    |p_Repl2_5_fu_1198_p2                 |       xor|   0|  0|    2|           1|           2|
    |xor_ln368_fu_1236_p2                 |       xor|   0|  0|   32|          32|           2|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0| 3758|        1256|        1603|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  213|         49|    1|         49|
    |ap_phi_mux_k_final_2_phi_fu_269_p4         |   13|          3|    6|         18|
    |ap_phi_mux_result_V_9_phi_fu_287_p4        |   13|          3|   32|         96|
    |exponent_arr_V_2_reg_254                   |   13|          3|    2|          6|
    |grp_fu_1675_ce                             |   13|          3|    1|          3|
    |grp_fu_1675_p0                             |   13|          3|   32|         96|
    |grp_fu_417_ce                              |   13|          3|    1|          3|
    |grp_fu_417_p0                              |   17|          4|   64|        256|
    |grp_fu_417_p1                              |   17|          4|   64|        256|
    |grp_fu_425_ce                              |   13|          3|    1|          3|
    |grp_fu_425_p0                              |   17|          4|   64|        256|
    |grp_fu_425_p1                              |   17|          4|   64|        256|
    |grp_fu_435_p0                              |   13|          3|   32|         96|
    |grp_fu_438_p0                              |   13|          3|   32|         96|
    |grp_pow_generic_double_s_fu_1678_ap_start  |   13|          3|    1|          3|
    |grp_pow_generic_double_s_fu_1678_exp       |   13|          3|   64|        192|
    |mant1_final_V_reg_230                      |   13|          3|   29|         87|
    |mant2_final_V_reg_242                      |   13|          3|   29|         87|
    |result_V_reg_275                           |    9|          2|   32|         64|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  459|        106|  551|       1923|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |  48|   0|   48|          0|
    |carry_V_1_loc_load_reg_1613                               |   1|   0|    1|          0|
    |cnt1_loc_fu_214                                           |   5|   0|    5|          0|
    |cnt2_loc_fu_206                                           |   5|   0|    5|          0|
    |dc_1_reg_1525                                             |  64|   0|   64|          0|
    |dc_reg_1520                                               |  64|   0|   64|          0|
    |empty_51_reg_1429                                         |  31|   0|   31|          0|
    |empty_reg_1424                                            |  31|   0|   31|          0|
    |exp1_conv_reg_1558                                        |  32|   0|   32|          0|
    |exp2_conv_reg_1564                                        |  32|   0|   32|          0|
    |expo1_V_reg_1463                                          |   2|   0|    2|          0|
    |expo2_V_reg_1475                                          |   2|   0|    2|          0|
    |exponent_arr_V_2_reg_254                                  |   2|   0|    2|          0|
    |grp_decoder_Pipeline_decoder_label0_fu_293_ap_start_reg   |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label10_fu_364_ap_start_reg  |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label11_fu_395_ap_start_reg  |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label12_fu_389_ap_start_reg  |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label13_fu_409_ap_start_reg  |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label14_fu_401_ap_start_reg  |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label1_fu_301_ap_start_reg   |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label2_fu_309_ap_start_reg   |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label3_fu_329_ap_start_reg   |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label4_fu_321_ap_start_reg   |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label5_fu_374_ap_start_reg   |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label6_fu_381_ap_start_reg   |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label7_fu_349_ap_start_reg   |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label8_fu_356_ap_start_reg   |   1|   0|    1|          0|
    |grp_decoder_Pipeline_decoder_label9_fu_341_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln147_reg_1570                                       |   1|   0|    1|          0|
    |icmp_ln175_reg_1574                                       |   1|   0|    1|          0|
    |icmp_ln216_reg_1578                                       |   1|   0|    1|          0|
    |in_1_loc_fu_210                                           |   6|   0|    6|          0|
    |in_2_loc_fu_202                                           |   6|   0|    6|          0|
    |j_20_reg_1594                                             |  32|   0|   32|          0|
    |j_22_reg_1658                                             |   7|   0|    7|          0|
    |j_reg_1602                                                |  32|   0|   32|          0|
    |k1_2_reg_1456                                             |   6|   0|    6|          0|
    |k2_4_reg_1487                                             |   6|   0|    6|          0|
    |k_final_1_reg_1626                                        |   6|   0|    6|          0|
    |k_final_reg_1617                                          |   6|   0|    6|          0|
    |mant1_final_V_reg_230                                     |  29|   0|   29|          0|
    |mant2_final_V_reg_242                                     |  29|   0|   29|          0|
    |mul2_reg_1510                                             |  64|   0|   64|          0|
    |mul3_reg_1515                                             |  64|   0|   64|          0|
    |opposite_bit_index_final_reg_1647                         |   7|   0|    7|          0|
    |p_Result_55_reg_1440                                      |   1|   0|    1|          0|
    |p_Result_67_reg_1470                                      |  28|   0|   28|          0|
    |p_Result_69_reg_1482                                      |  28|   0|   28|          0|
    |p_Result_70_reg_1530                                      |   1|   0|    1|          0|
    |p_Result_72_reg_1541                                      |   1|   0|    1|          0|
    |p_Result_75_reg_1664                                      |  32|   0|   32|          0|
    |p_Result_s_reg_1434                                       |   1|   0|    1|          0|
    |r_V_26_reg_1670                                           |  28|   0|   29|          1|
    |reg_441                                                   |  64|   0|   64|          0|
    |reg_447                                                   |  64|   0|   64|          0|
    |result_V_reg_275                                          |  32|   0|   32|          0|
    |sub228_reg_1636                                           |   5|   0|    5|          0|
    |targetBlock8_reg_1451                                     |   1|   0|    1|          0|
    |targetBlock_reg_1446                                      |   1|   0|    1|          0|
    |tmp_29_reg_1622                                           |   1|   0|    1|          0|
    |trunc_ln256_1_reg_1631                                    |   5|   0|    5|          0|
    |trunc_ln297_reg_1653                                      |   5|   0|    5|          0|
    |val_1_reg_1546                                            |  32|   0|   32|          0|
    |val_reg_1535                                              |  32|   0|   32|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 999|   0| 1000|          1|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+--------------+--------------+--------------+
| RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------+-----+-----+--------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_none|       decoder|  return value|
|ap_rst     |   in|    1|  ap_ctrl_none|       decoder|  return value|
|ap_return  |  out|   32|  ap_ctrl_none|       decoder|  return value|
|num1       |   in|   32|       ap_none|          num1|        scalar|
|num2       |   in|   32|       ap_none|          num2|        scalar|
+-----------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 36 27 31 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 35 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 40 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 35 
40 --> 41 
41 --> 42 44 
42 --> 43 
43 --> 45 
44 --> 43 
45 --> 46 48 
46 --> 47 
47 --> 
48 --> 47 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%num2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num2"   --->   Operation 49 'read' 'num2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%num1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num1"   --->   Operation 50 'read' 'num1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%result_V_29_loc = alloca i64 1"   --->   Operation 51 'alloca' 'result_V_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%result_V_28_loc = alloca i64 1"   --->   Operation 52 'alloca' 'result_V_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%result_V_26_loc = alloca i64 1"   --->   Operation 53 'alloca' 'result_V_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%result_V_25_loc = alloca i64 1"   --->   Operation 54 'alloca' 'result_V_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%carry_V_1_loc = alloca i64 1"   --->   Operation 55 'alloca' 'carry_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sum_V_2_loc = alloca i64 1"   --->   Operation 56 'alloca' 'sum_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mant1_final_V_8_loc = alloca i64 1"   --->   Operation 57 'alloca' 'mant1_final_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mant2_final_V_8_loc = alloca i64 1"   --->   Operation 58 'alloca' 'mant2_final_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mant1_final_V_7_loc = alloca i64 1"   --->   Operation 59 'alloca' 'mant1_final_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mant2_final_V_7_loc = alloca i64 1"   --->   Operation 60 'alloca' 'mant2_final_V_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mant1_new_new_V_1_loc = alloca i64 1"   --->   Operation 61 'alloca' 'mant1_new_new_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mant1_final_V_loc = alloca i64 1"   --->   Operation 62 'alloca' 'mant1_final_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mant2_final_V_loc = alloca i64 1"   --->   Operation 63 'alloca' 'mant2_final_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mant2_new_new_V_1_loc = alloca i64 1"   --->   Operation 64 'alloca' 'mant2_new_new_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mant1_new_V_1_loc = alloca i64 1"   --->   Operation 65 'alloca' 'mant1_new_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mant2_new_V_1_loc = alloca i64 1"   --->   Operation 66 'alloca' 'mant2_new_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%exponent2_loc = alloca i64 1"   --->   Operation 67 'alloca' 'exponent2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%exponent1_loc = alloca i64 1"   --->   Operation 68 'alloca' 'exponent1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%in_2_loc = alloca i64 1"   --->   Operation 69 'alloca' 'in_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%cnt2_loc = alloca i64 1"   --->   Operation 70 'alloca' 'cnt2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%in_1_loc = alloca i64 1"   --->   Operation 71 'alloca' 'in_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%cnt1_loc = alloca i64 1"   --->   Operation 72 'alloca' 'cnt1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty = trunc i32 %num2_read"   --->   Operation 73 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%empty_51 = trunc i32 %num1_read"   --->   Operation 74 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num1_read, i32 30"   --->   Operation 75 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (5.38ns)   --->   "%targetBlock = call i1 @decoder_Pipeline_decoder_label0, i31 %empty_51, i1 %p_Result_s, i5 %cnt1_loc, i6 %in_1_loc"   --->   Operation 76 'call' 'targetBlock' <Predicate = true> <Delay = 5.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num2_read, i32 30"   --->   Operation 77 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (5.38ns)   --->   "%targetBlock8 = call i1 @decoder_Pipeline_decoder_label1, i31 %empty, i1 %p_Result_55, i5 %cnt2_loc, i6 %in_2_loc"   --->   Operation 78 'call' 'targetBlock8' <Predicate = true> <Delay = 5.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.38>
ST_2 : Operation 79 [1/2] (5.38ns)   --->   "%targetBlock = call i1 @decoder_Pipeline_decoder_label0, i31 %empty_51, i1 %p_Result_s, i5 %cnt1_loc, i6 %in_1_loc"   --->   Operation 79 'call' 'targetBlock' <Predicate = true> <Delay = 5.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/2] (5.38ns)   --->   "%targetBlock8 = call i1 @decoder_Pipeline_decoder_label1, i31 %empty, i1 %p_Result_55, i5 %cnt2_loc, i6 %in_2_loc"   --->   Operation 80 'call' 'targetBlock8' <Predicate = true> <Delay = 5.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.61>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%cnt1_loc_load = load i5 %cnt1_loc"   --->   Operation 81 'load' 'cnt1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%in_1_loc_load = load i6 %in_1_loc"   --->   Operation 82 'load' 'in_1_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.66ns)   --->   "%select_ln40 = select i1 %targetBlock, i6 63, i6 %in_1_loc_load" [decoder.cpp:40]   --->   Operation 83 'select' 'select_ln40' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%cnt1_cast = zext i5 %cnt1_loc_load"   --->   Operation 84 'zext' 'cnt1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln779 = trunc i6 %select_ln40"   --->   Operation 85 'trunc' 'trunc_ln779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.86ns)   --->   "%k1 = sub i6 0, i6 %cnt1_cast" [decoder.cpp:52]   --->   Operation 86 'sub' 'k1' <Predicate = (!p_Result_s)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.86ns)   --->   "%k1_1 = add i6 %cnt1_cast, i6 63" [decoder.cpp:54]   --->   Operation 87 'add' 'k1_1' <Predicate = (p_Result_s)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.66ns)   --->   "%k1_2 = select i1 %p_Result_s, i6 %k1_1, i6 %k1" [decoder.cpp:51]   --->   Operation 88 'select' 'k1_2' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i6 %select_ln40" [decoder.cpp:60]   --->   Operation 89 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.86ns)   --->   "%add_ln628 = add i5 %trunc_ln60, i5 30"   --->   Operation 90 'add' 'add_ln628' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i5 %add_ln628"   --->   Operation 91 'zext' 'zext_ln628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (4.08ns)   --->   "%lshr_ln628 = lshr i32 %num1_read, i32 %zext_ln628"   --->   Operation 92 'lshr' 'lshr_ln628' <Predicate = true> <Delay = 4.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%expo1_V = trunc i32 %lshr_ln628"   --->   Operation 93 'trunc' 'expo1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i6 %select_ln40" [decoder.cpp:61]   --->   Operation 94 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.86ns)   --->   "%sub_ln66 = sub i5 30, i5 %trunc_ln779" [decoder.cpp:66]   --->   Operation 95 'sub' 'sub_ln66' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.86ns)   --->   "%sub_ln628 = sub i5 2, i5 %trunc_ln61"   --->   Operation 96 'sub' 'sub_ln628' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%zext_ln628_1 = zext i5 %sub_ln628"   --->   Operation 97 'zext' 'zext_ln628_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%lshr_ln628_1 = lshr i32 4294967295, i32 %zext_ln628_1"   --->   Operation 98 'lshr' 'lshr_ln628_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%p_Result_66 = and i32 %num1_read, i32 %lshr_ln628_1"   --->   Operation 99 'and' 'p_Result_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%tmp_32 = trunc i32 %p_Result_66"   --->   Operation 100 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%zext_ln368 = zext i5 %sub_ln66"   --->   Operation 101 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%zext_ln368_1 = zext i5 %sub_ln66"   --->   Operation 102 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%shl_ln368 = shl i28 %tmp_32, i28 %zext_ln368"   --->   Operation 103 'shl' 'shl_ln368' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%shl_ln368_1 = shl i28 268435455, i28 %zext_ln368_1"   --->   Operation 104 'shl' 'shl_ln368_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (3.98ns) (out node of the LUT)   --->   "%p_Result_67 = and i28 %shl_ln368, i28 %shl_ln368_1"   --->   Operation 105 'and' 'p_Result_67' <Predicate = true> <Delay = 3.98> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%cnt2_loc_load = load i5 %cnt2_loc"   --->   Operation 106 'load' 'cnt2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%in_2_loc_load = load i6 %in_2_loc"   --->   Operation 107 'load' 'in_2_loc_load' <Predicate = (!targetBlock8)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.66ns)   --->   "%select_ln78 = select i1 %targetBlock8, i6 63, i6 %in_2_loc_load" [decoder.cpp:78]   --->   Operation 108 'select' 'select_ln78' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%cnt2_cast = zext i5 %cnt2_loc_load"   --->   Operation 109 'zext' 'cnt2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln779_1 = trunc i6 %select_ln78"   --->   Operation 110 'trunc' 'trunc_ln779_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln628 = call void @decoder_Pipeline_decoder_label2, i2 %expo1_V, i32 %exponent1_loc, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"   --->   Operation 111 'call' 'call_ln628' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i6 %select_ln78" [decoder.cpp:98]   --->   Operation 112 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.86ns)   --->   "%add_ln628_1 = add i5 %trunc_ln98, i5 30"   --->   Operation 113 'add' 'add_ln628_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln628_2 = zext i5 %add_ln628_1"   --->   Operation 114 'zext' 'zext_ln628_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (4.08ns)   --->   "%lshr_ln628_2 = lshr i32 %num2_read, i32 %zext_ln628_2"   --->   Operation 115 'lshr' 'lshr_ln628_2' <Predicate = true> <Delay = 4.08> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%expo2_V = trunc i32 %lshr_ln628_2"   --->   Operation 116 'trunc' 'expo2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i6 %select_ln78" [decoder.cpp:99]   --->   Operation 117 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.86ns)   --->   "%sub_ln628_1 = sub i5 2, i5 %trunc_ln99"   --->   Operation 118 'sub' 'sub_ln628_1' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%zext_ln628_3 = zext i5 %sub_ln628_1"   --->   Operation 119 'zext' 'zext_ln628_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%lshr_ln628_3 = lshr i32 4294967295, i32 %zext_ln628_3"   --->   Operation 120 'lshr' 'lshr_ln628_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%p_Result_68 = and i32 %num2_read, i32 %lshr_ln628_3"   --->   Operation 121 'and' 'p_Result_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%tmp_33 = trunc i32 %p_Result_68"   --->   Operation 122 'trunc' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.86ns)   --->   "%sub_ln103 = sub i5 30, i5 %trunc_ln779_1" [decoder.cpp:103]   --->   Operation 123 'sub' 'sub_ln103' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%zext_ln368_2 = zext i5 %sub_ln103"   --->   Operation 124 'zext' 'zext_ln368_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%zext_ln368_3 = zext i5 %sub_ln103"   --->   Operation 125 'zext' 'zext_ln368_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%shl_ln368_2 = shl i28 %tmp_33, i28 %zext_ln368_2"   --->   Operation 126 'shl' 'shl_ln368_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Result_69)   --->   "%shl_ln368_3 = shl i28 268435455, i28 %zext_ln368_3"   --->   Operation 127 'shl' 'shl_ln368_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (3.98ns) (out node of the LUT)   --->   "%p_Result_69 = and i28 %shl_ln368_2, i28 %shl_ln368_3"   --->   Operation 128 'and' 'p_Result_69' <Predicate = true> <Delay = 3.98> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label4, i28 %p_Result_67, i28 %p_Result_69, i29 %mant2_new_V_1_loc, i29 %mant1_new_V_1_loc"   --->   Operation 129 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 130 [1/1] (1.86ns)   --->   "%k2_3 = add i6 %cnt2_cast, i6 63" [decoder.cpp:92]   --->   Operation 130 'add' 'k2_3' <Predicate = (p_Result_55)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (1.86ns)   --->   "%k2 = sub i6 0, i6 %cnt2_cast" [decoder.cpp:90]   --->   Operation 131 'sub' 'k2' <Predicate = (!p_Result_55)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.66ns)   --->   "%k2_4 = select i1 %p_Result_55, i6 %k2_3, i6 %k2" [decoder.cpp:89]   --->   Operation 132 'select' 'k2_4' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln628 = call void @decoder_Pipeline_decoder_label2, i2 %expo1_V, i32 %exponent1_loc, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"   --->   Operation 133 'call' 'call_ln628' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label4, i28 %p_Result_67, i28 %p_Result_69, i29 %mant2_new_V_1_loc, i29 %mant1_new_V_1_loc"   --->   Operation 134 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i6 %k1_2" [decoder.cpp:125]   --->   Operation 135 'sext' 'sext_ln125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [6/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 136 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i6 %k2_4" [decoder.cpp:126]   --->   Operation 137 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [6/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 138 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln628 = call void @decoder_Pipeline_decoder_label3, i2 %expo2_V, i32 %exponent2_loc, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"   --->   Operation 139 'call' 'call_ln628' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [5/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 140 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 141 [5/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 141 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.02>
ST_6 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln628 = call void @decoder_Pipeline_decoder_label3, i2 %expo2_V, i32 %exponent2_loc, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"   --->   Operation 142 'call' 'call_ln628' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 143 [4/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 143 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 144 [4/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 144 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.02>
ST_7 : Operation 145 [3/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 145 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 146 [3/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 146 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.02>
ST_8 : Operation 147 [2/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 147 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 148 [2/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 148 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.02>
ST_9 : Operation 149 [1/6] (6.02ns)   --->   "%conv6 = sitodp i32 %sext_ln125" [decoder.cpp:125]   --->   Operation 149 'sitodp' 'conv6' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 150 [1/6] (6.02ns)   --->   "%conv7 = sitodp i32 %sext_ln126" [decoder.cpp:126]   --->   Operation 150 'sitodp' 'conv7' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.82>
ST_10 : Operation 151 [7/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 151 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [7/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 152 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.82>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%exponent1_loc_load = load i32 %exponent1_loc"   --->   Operation 153 'load' 'exponent1_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%exponent2_loc_load = load i32 %exponent2_loc"   --->   Operation 154 'load' 'exponent2_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [6/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 155 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 156 [6/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 156 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 157 [6/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 157 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [6/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 158 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.82>
ST_12 : Operation 159 [5/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 159 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 160 [5/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 160 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 161 [5/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 161 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [5/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 162 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.82>
ST_13 : Operation 163 [4/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 163 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 164 [4/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 164 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 165 [4/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 165 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [4/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 166 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.82>
ST_14 : Operation 167 [3/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 167 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 168 [3/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 168 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 169 [3/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 169 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [3/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 170 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.82>
ST_15 : Operation 171 [2/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 171 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 172 [2/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 172 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 173 [2/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 173 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [2/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 174 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.82>
ST_16 : Operation 175 [1/6] (6.02ns)   --->   "%conv8 = sitodp i32 %exponent1_loc_load" [decoder.cpp:125]   --->   Operation 175 'sitodp' 'conv8' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 176 [1/6] (6.02ns)   --->   "%conv9 = sitodp i32 %exponent2_loc_load" [decoder.cpp:126]   --->   Operation 176 'sitodp' 'conv9' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 177 [1/7] (6.82ns)   --->   "%mul2 = dmul i64 %conv6, i64 4" [decoder.cpp:125]   --->   Operation 177 'dmul' 'mul2' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/7] (6.82ns)   --->   "%mul3 = dmul i64 %conv7, i64 4" [decoder.cpp:126]   --->   Operation 178 'dmul' 'mul3' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.65>
ST_17 : Operation 179 [8/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 179 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [8/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 180 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.65>
ST_18 : Operation 181 [7/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 181 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [7/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 182 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.65>
ST_19 : Operation 183 [6/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 183 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 184 [6/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 184 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.65>
ST_20 : Operation 185 [5/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 185 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [5/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 186 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.65>
ST_21 : Operation 187 [4/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 187 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [4/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 188 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.65>
ST_22 : Operation 189 [3/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 189 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 190 [3/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 190 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.65>
ST_23 : Operation 191 [2/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 191 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [2/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 192 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.65>
ST_24 : Operation 193 [1/8] (5.65ns)   --->   "%dc = dadd i64 %mul2, i64 %conv8" [decoder.cpp:125]   --->   Operation 193 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/8] (5.65ns)   --->   "%dc_1 = dadd i64 %mul3, i64 %conv9" [decoder.cpp:126]   --->   Operation 194 'dadd' 'dc_1' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.09>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 195 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 196 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 197 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_71 = trunc i64 %data_V"   --->   Operation 198 'trunc' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_71, i1 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 199 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 200 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 201 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (2.12ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 202 'add' 'add_ln515' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 203 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (2.12ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %xs_exp_V"   --->   Operation 204 'sub' 'sub_ln1512' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 205 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.68ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515"   --->   Operation 206 'select' 'ush' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 207 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 208 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 209 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_22 = shl i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 210 'shl' 'r_V_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 211 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 212 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_22, i32 53, i32 84"   --->   Operation 213 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 214 [1/1] (4.28ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s"   --->   Operation 214 'select' 'val' <Predicate = true> <Delay = 4.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 215 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 216 'bitselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%xs_exp_V_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 217 'partselect' 'xs_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_73 = trunc i64 %data_V_1"   --->   Operation 218 'trunc' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_73, i1 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 219 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 220 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln515_1 = zext i11 %xs_exp_V_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 221 'zext' 'zext_ln515_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (2.12ns)   --->   "%add_ln515_1 = add i12 %zext_ln515_1, i12 3073" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 222 'add' 'add_ln515_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_1, i32 11"   --->   Operation 223 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (2.12ns)   --->   "%sub_ln1512_1 = sub i11 1023, i11 %xs_exp_V_1"   --->   Operation 224 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i11 %sub_ln1512_1"   --->   Operation 225 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (0.68ns)   --->   "%ush_3 = select i1 %isNeg_2, i12 %sext_ln1512_1, i12 %add_ln515_1"   --->   Operation 226 'select' 'ush_3' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i12 %ush_3"   --->   Operation 227 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 228 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_23 = lshr i137 %zext_ln15_1, i137 %zext_ln1488_1"   --->   Operation 229 'lshr' 'r_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_24 = shl i137 %zext_ln15_1, i137 %zext_ln1488_1"   --->   Operation 230 'shl' 'r_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_23, i32 53"   --->   Operation 231 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_28"   --->   Operation 232 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_24, i32 53, i32 84"   --->   Operation 233 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (4.28ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_2, i32 %zext_ln818_1, i32 %tmp_2"   --->   Operation 234 'select' 'val_1' <Predicate = true> <Delay = 4.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%spectopmodule_ln29 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [decoder.cpp:29]   --->   Operation 236 'spectopmodule' 'spectopmodule_ln29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln29 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [decoder.cpp:29]   --->   Operation 237 'specinterface' 'specinterface_ln29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num1"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num2"   --->   Operation 240 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 242 [1/1] (0.00ns)   --->   "%mant2_new_V_1_loc_load = load i29 %mant2_new_V_1_loc"   --->   Operation 242 'load' 'mant2_new_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 243 [1/1] (0.00ns)   --->   "%mant1_new_V_1_loc_load = load i29 %mant1_new_V_1_loc"   --->   Operation 243 'load' 'mant1_new_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 244 [1/1] (2.70ns)   --->   "%result_V_5 = sub i32 0, i32 %val"   --->   Operation 244 'sub' 'result_V_5' <Predicate = (p_Result_70)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 245 [1/1] (0.79ns)   --->   "%exp1_conv = select i1 %p_Result_70, i32 %result_V_5, i32 %val" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 245 'select' 'exp1_conv' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 246 [1/1] (2.70ns)   --->   "%result_V_8 = sub i32 0, i32 %val_1"   --->   Operation 246 'sub' 'result_V_8' <Predicate = (p_Result_72)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 247 [1/1] (0.79ns)   --->   "%exp2_conv = select i1 %p_Result_72, i32 %result_V_8, i32 %val_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 247 'select' 'exp2_conv' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 248 [1/1] (2.43ns)   --->   "%icmp_ln147 = icmp_sgt  i32 %exp1_conv, i32 %exp2_conv" [decoder.cpp:147]   --->   Operation 248 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %if.else138, void %if.then106" [decoder.cpp:147]   --->   Operation 249 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 250 [1/1] (2.43ns)   --->   "%icmp_ln175 = icmp_sgt  i32 %exp2_conv, i32 %exp1_conv" [decoder.cpp:175]   --->   Operation 250 'icmp' 'icmp_ln175' <Predicate = (!icmp_ln147)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %for.inc185.preheader, void %if.then140" [decoder.cpp:175]   --->   Operation 251 'br' 'br_ln175' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_26 : Operation 252 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label9, i29 %mant1_new_V_1_loc_load, i29 %mant2_new_V_1_loc_load, i29 %mant2_final_V_8_loc, i29 %mant1_final_V_8_loc"   --->   Operation 252 'call' 'call_ln0' <Predicate = (!icmp_ln147 & !icmp_ln175)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 253 [1/1] (2.43ns)   --->   "%icmp_ln216 = icmp_sgt  i32 %exponent1_loc_load, i32 %exponent2_loc_load" [decoder.cpp:216]   --->   Operation 253 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln147 & !icmp_ln175)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.44>
ST_27 : Operation 254 [1/2] (1.44ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label9, i29 %mant1_new_V_1_loc_load, i29 %mant2_new_V_1_loc_load, i29 %mant2_final_V_8_loc, i29 %mant1_final_V_8_loc"   --->   Operation 254 'call' 'call_ln0' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>

State 29 <SV = 28> <Delay = 0.00>

State 30 <SV = 29> <Delay = 1.64>
ST_30 : Operation 255 [1/1] (0.00ns)   --->   "%mant2_final_V_8_loc_load = load i29 %mant2_final_V_8_loc"   --->   Operation 255 'load' 'mant2_final_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (0.00ns)   --->   "%mant1_final_V_8_loc_load = load i29 %mant1_final_V_8_loc"   --->   Operation 256 'load' 'mant1_final_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 257 [1/1] (0.99ns)   --->   "%exponent_arr_V_1 = select i1 %icmp_ln216, i2 %expo1_V, i2 %expo2_V" [decoder.cpp:216]   --->   Operation 257 'select' 'exponent_arr_V_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 258 [1/1] (1.64ns)   --->   "%br_ln0 = br void %decoder_label10"   --->   Operation 258 'br' 'br_ln0' <Predicate = true> <Delay = 1.64>

State 31 <SV = 26> <Delay = 6.11>
ST_31 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln180 = add i32 %exp1_conv, i32 28" [decoder.cpp:180]   --->   Operation 259 'add' 'add_ln180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 260 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%j_20 = sub i32 %add_ln180, i32 %exp2_conv" [decoder.cpp:180]   --->   Operation 260 'sub' 'j_20' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 261 [2/2] (1.61ns)   --->   "%call_ln180 = call void @decoder_Pipeline_decoder_label7, i32 %j_20, i29 %mant1_new_V_1_loc_load, i29 %mant1_new_new_V_1_loc" [decoder.cpp:180]   --->   Operation 261 'call' 'call_ln180' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 27> <Delay = 0.99>
ST_32 : Operation 262 [1/2] (0.99ns)   --->   "%call_ln180 = call void @decoder_Pipeline_decoder_label7, i32 %j_20, i29 %mant1_new_V_1_loc_load, i29 %mant1_new_new_V_1_loc" [decoder.cpp:180]   --->   Operation 262 'call' 'call_ln180' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 28> <Delay = 0.00>
ST_33 : Operation 263 [1/1] (0.00ns)   --->   "%mant1_new_new_V_1_loc_load = load i29 %mant1_new_new_V_1_loc"   --->   Operation 263 'load' 'mant1_new_new_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 264 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label8, i29 %mant1_new_new_V_1_loc_load, i29 %mant2_new_V_1_loc_load, i29 %mant2_final_V_7_loc, i29 %mant1_final_V_7_loc"   --->   Operation 264 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 29> <Delay = 1.44>
ST_34 : Operation 265 [1/2] (1.44ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label8, i29 %mant1_new_new_V_1_loc_load, i29 %mant2_new_V_1_loc_load, i29 %mant2_final_V_7_loc, i29 %mant1_final_V_7_loc"   --->   Operation 265 'call' 'call_ln0' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 30> <Delay = 1.64>
ST_35 : Operation 266 [1/1] (0.00ns)   --->   "%mant2_final_V_7_loc_load = load i29 %mant2_final_V_7_loc"   --->   Operation 266 'load' 'mant2_final_V_7_loc_load' <Predicate = (!icmp_ln147 & icmp_ln175)> <Delay = 0.00>
ST_35 : Operation 267 [1/1] (0.00ns)   --->   "%mant1_final_V_7_loc_load = load i29 %mant1_final_V_7_loc"   --->   Operation 267 'load' 'mant1_final_V_7_loc_load' <Predicate = (!icmp_ln147 & icmp_ln175)> <Delay = 0.00>
ST_35 : Operation 268 [1/1] (1.64ns)   --->   "%br_ln0 = br void %decoder_label10"   --->   Operation 268 'br' 'br_ln0' <Predicate = (!icmp_ln147 & icmp_ln175)> <Delay = 1.64>
ST_35 : Operation 269 [1/1] (0.00ns)   --->   "%mant2_final_V_loc_load = load i29 %mant2_final_V_loc"   --->   Operation 269 'load' 'mant2_final_V_loc_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_35 : Operation 270 [1/1] (0.00ns)   --->   "%mant1_final_V_loc_load = load i29 %mant1_final_V_loc"   --->   Operation 270 'load' 'mant1_final_V_loc_load' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_35 : Operation 271 [1/1] (1.64ns)   --->   "%br_ln0 = br void %decoder_label10"   --->   Operation 271 'br' 'br_ln0' <Predicate = (icmp_ln147)> <Delay = 1.64>
ST_35 : Operation 272 [1/1] (0.00ns)   --->   "%mant1_final_V = phi i29 %mant1_final_V_8_loc_load, void %for.inc185.preheader, i29 %mant1_final_V_7_loc_load, void %if.then140, i29 %mant1_final_V_loc_load, void %if.then106"   --->   Operation 272 'phi' 'mant1_final_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 273 [1/1] (0.00ns)   --->   "%mant2_final_V = phi i29 %mant2_final_V_8_loc_load, void %for.inc185.preheader, i29 %mant2_final_V_7_loc_load, void %if.then140, i29 %mant2_final_V_loc_load, void %if.then106"   --->   Operation 273 'phi' 'mant2_final_V' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 274 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label10, i29 %mant1_final_V, i29 %mant2_final_V, i29 %sum_V_2_loc, i1 %carry_V_1_loc"   --->   Operation 274 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 26> <Delay = 6.11>
ST_36 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln153 = sub i32 28, i32 %exp1_conv" [decoder.cpp:153]   --->   Operation 275 'sub' 'sub_ln153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 276 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%j = add i32 %sub_ln153, i32 %exp2_conv" [decoder.cpp:153]   --->   Operation 276 'add' 'j' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 277 [2/2] (1.61ns)   --->   "%call_ln153 = call void @decoder_Pipeline_decoder_label5, i32 %j, i29 %mant2_new_V_1_loc_load, i29 %mant2_new_new_V_1_loc" [decoder.cpp:153]   --->   Operation 277 'call' 'call_ln153' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 27> <Delay = 0.99>
ST_37 : Operation 278 [1/2] (0.99ns)   --->   "%call_ln153 = call void @decoder_Pipeline_decoder_label5, i32 %j, i29 %mant2_new_V_1_loc_load, i29 %mant2_new_new_V_1_loc" [decoder.cpp:153]   --->   Operation 278 'call' 'call_ln153' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 28> <Delay = 0.00>
ST_38 : Operation 279 [1/1] (0.00ns)   --->   "%mant2_new_new_V_1_loc_load = load i29 %mant2_new_new_V_1_loc"   --->   Operation 279 'load' 'mant2_new_new_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 280 [2/2] (0.00ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label6, i29 %mant1_new_V_1_loc_load, i29 %mant2_new_new_V_1_loc_load, i29 %mant2_final_V_loc, i29 %mant1_final_V_loc"   --->   Operation 280 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 29> <Delay = 1.44>
ST_39 : Operation 281 [1/2] (1.44ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label6, i29 %mant1_new_V_1_loc_load, i29 %mant2_new_new_V_1_loc_load, i29 %mant2_final_V_loc, i29 %mant1_final_V_loc"   --->   Operation 281 'call' 'call_ln0' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 31> <Delay = 1.44>
ST_40 : Operation 282 [1/1] (0.00ns)   --->   "%exponent_arr_V_2 = phi i2 %exponent_arr_V_1, void %for.inc185.preheader, i2 %expo2_V, void %if.then140, i2 %expo1_V, void %if.then106"   --->   Operation 282 'phi' 'exponent_arr_V_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 283 [1/2] (1.44ns)   --->   "%call_ln0 = call void @decoder_Pipeline_decoder_label10, i29 %mant1_final_V, i29 %mant2_final_V, i29 %sum_V_2_loc, i1 %carry_V_1_loc"   --->   Operation 283 'call' 'call_ln0' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 32> <Delay = 4.07>
ST_41 : Operation 284 [1/1] (0.00ns)   --->   "%sum_V_2_loc_load = load i29 %sum_V_2_loc"   --->   Operation 284 'load' 'sum_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 285 [1/1] (0.00ns)   --->   "%carry_V_1_loc_load = load i1 %carry_V_1_loc"   --->   Operation 285 'load' 'carry_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 286 [1/1] (1.45ns)   --->   "%icmp_ln255 = icmp_sgt  i6 %k1_2, i6 %k2_4" [C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:255]   --->   Operation 286 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 287 [1/1] (0.66ns)   --->   "%k_final = select i1 %icmp_ln255, i6 %k1_2, i6 %k2_4" [C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\hls_math.h:255]   --->   Operation 287 'select' 'k_final' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i6 %k_final" [decoder.cpp:256]   --->   Operation 288 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_final, i32 5" [decoder.cpp:276]   --->   Operation 289 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %tmp_29, void %if.else238, void %decoder_label11" [decoder.cpp:276]   --->   Operation 290 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 291 [1/1] (1.94ns)   --->   "%k_final_1 = add i6 %k_final, i6 1" [decoder.cpp:281]   --->   Operation 291 'add' 'k_final_1' <Predicate = (!tmp_29)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln256_1 = trunc i6 %k_final_1" [decoder.cpp:256]   --->   Operation 292 'trunc' 'trunc_ln256_1' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_41 : Operation 293 [2/2] (0.00ns)   --->   "%call_ln256 = call void @decoder_Pipeline_decoder_label12, i5 %trunc_ln256_1, i32 %result_V_26_loc" [decoder.cpp:256]   --->   Operation 293 'call' 'call_ln256' <Predicate = (!tmp_29)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 294 [1/1] (1.86ns)   --->   "%sub228 = sub i5 0, i5 %trunc_ln256" [decoder.cpp:256]   --->   Operation 294 'sub' 'sub228' <Predicate = (tmp_29)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 295 [2/2] (0.00ns)   --->   "%call_ln256 = call void @decoder_Pipeline_decoder_label11, i5 %sub228, i32 %result_V_25_loc" [decoder.cpp:256]   --->   Operation 295 'call' 'call_ln256' <Predicate = (tmp_29)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 33> <Delay = 1.44>
ST_42 : Operation 296 [1/2] (1.44ns)   --->   "%call_ln256 = call void @decoder_Pipeline_decoder_label12, i5 %trunc_ln256_1, i32 %result_V_26_loc" [decoder.cpp:256]   --->   Operation 296 'call' 'call_ln256' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 34> <Delay = 5.50>
ST_43 : Operation 297 [1/1] (0.00ns)   --->   "%result_V_26_loc_load = load i32 %result_V_26_loc"   --->   Operation 297 'load' 'result_V_26_loc_load' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_43 : Operation 298 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end251"   --->   Operation 298 'br' 'br_ln0' <Predicate = (!tmp_29)> <Delay = 1.61>
ST_43 : Operation 299 [1/1] (0.00ns)   --->   "%result_V_25_loc_load = load i32 %result_V_25_loc"   --->   Operation 299 'load' 'result_V_25_loc_load' <Predicate = (tmp_29)> <Delay = 0.00>
ST_43 : Operation 300 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end251"   --->   Operation 300 'br' 'br_ln0' <Predicate = (tmp_29)> <Delay = 1.61>
ST_43 : Operation 301 [1/1] (0.00ns)   --->   "%k_final_2 = phi i6 %k_final_1, void %if.else238, i6 %k_final, void %decoder_label11"   --->   Operation 301 'phi' 'k_final_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 302 [1/1] (1.94ns)   --->   "%neg = sub i6 0, i6 %k_final_2" [decoder.cpp:281]   --->   Operation 302 'sub' 'neg' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 303 [1/1] (1.45ns)   --->   "%abscond = icmp_sgt  i6 %k_final_2, i6 0" [decoder.cpp:281]   --->   Operation 303 'icmp' 'abscond' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node opposite_bit_index_final)   --->   "%abs = select i1 %abscond, i6 %k_final_2, i6 %neg" [decoder.cpp:281]   --->   Operation 304 'select' 'abs' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node opposite_bit_index_final)   --->   "%sext_ln288 = sext i6 %abs" [decoder.cpp:288]   --->   Operation 305 'sext' 'sext_ln288' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 306 [1/1] (1.94ns) (out node of the LUT)   --->   "%opposite_bit_index_final = sub i7 30, i7 %sext_ln288" [decoder.cpp:288]   --->   Operation 306 'sub' 'opposite_bit_index_final' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i7 %opposite_bit_index_final" [decoder.cpp:297]   --->   Operation 307 'trunc' 'trunc_ln297' <Predicate = true> <Delay = 0.00>

State 44 <SV = 33> <Delay = 1.44>
ST_44 : Operation 308 [1/2] (1.44ns)   --->   "%call_ln256 = call void @decoder_Pipeline_decoder_label11, i5 %sub228, i32 %result_V_25_loc" [decoder.cpp:256]   --->   Operation 308 'call' 'call_ln256' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 35> <Delay = 6.03>
ST_45 : Operation 309 [1/1] (0.00ns)   --->   "%result_V = phi i32 %result_V_26_loc_load, void %if.else238, i32 %result_V_25_loc_load, void %decoder_label11"   --->   Operation 309 'phi' 'result_V' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln288_1 = sext i7 %opposite_bit_index_final" [decoder.cpp:288]   --->   Operation 310 'sext' 'sext_ln288_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result_V, i32 30"   --->   Operation 311 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 312 [1/1] (0.97ns)   --->   "%p_Repl2_5 = xor i1 %tmp_30, i1 1"   --->   Operation 312 'xor' 'p_Repl2_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 313 [1/1] (0.00ns)   --->   "%p_Result_74 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %result_V, i32 %sext_ln288_1, i1 %p_Repl2_5"   --->   Operation 313 'bitset' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 314 [1/1] (2.03ns)   --->   "%j_22 = add i7 %opposite_bit_index_final, i7 125" [decoder.cpp:293]   --->   Operation 314 'add' 'j_22' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 315 [1/1] (1.86ns)   --->   "%add_ln368 = add i5 %trunc_ln297, i5 30"   --->   Operation 315 'add' 'add_ln368' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln368_4 = zext i5 %add_ln368"   --->   Operation 316 'zext' 'zext_ln368_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node p_Result_75)   --->   "%shl_ln368_4 = shl i32 3, i32 %zext_ln368_4"   --->   Operation 317 'shl' 'shl_ln368_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node p_Result_75)   --->   "%xor_ln368 = xor i32 %shl_ln368_4, i32 4294967295"   --->   Operation 318 'xor' 'xor_ln368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node p_Result_75)   --->   "%and_ln368_1 = and i32 %p_Result_74, i32 %xor_ln368"   --->   Operation 319 'and' 'and_ln368_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_Result_75)   --->   "%zext_ln368_5 = zext i2 %exponent_arr_V_2"   --->   Operation 320 'zext' 'zext_ln368_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node p_Result_75)   --->   "%shl_ln368_5 = shl i32 %zext_ln368_5, i32 %zext_ln368_4"   --->   Operation 321 'shl' 'shl_ln368_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 322 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Result_75 = or i32 %and_ln368_1, i32 %shl_ln368_5"   --->   Operation 322 'or' 'p_Result_75' <Predicate = true> <Delay = 2.55> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %carry_V_1_loc_load, void %if.else283, void %for.cond269.preheader" [decoder.cpp:301]   --->   Operation 323 'br' 'br_ln301' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 324 [1/1] (0.00ns)   --->   "%r_V_26 = shl i29 %sum_V_2_loc_load, i29 1"   --->   Operation 324 'shl' 'r_V_26' <Predicate = (!carry_V_1_loc_load)> <Delay = 0.00>
ST_45 : Operation 325 [2/2] (1.61ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label14, i32 %p_Result_75, i7 %j_22, i29 %r_V_26, i32 %result_V_29_loc"   --->   Operation 325 'call' 'call_ln368' <Predicate = (!carry_V_1_loc_load)> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 326 [2/2] (1.61ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label13, i32 %p_Result_75, i7 %j_22, i29 %sum_V_2_loc_load, i32 %result_V_28_loc"   --->   Operation 326 'call' 'call_ln368' <Predicate = (carry_V_1_loc_load)> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 36> <Delay = 0.99>
ST_46 : Operation 327 [1/2] (0.99ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label14, i32 %p_Result_75, i7 %j_22, i29 %r_V_26, i32 %result_V_29_loc"   --->   Operation 327 'call' 'call_ln368' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 37> <Delay = 1.61>
ST_47 : Operation 328 [1/1] (0.00ns)   --->   "%result_V_29_loc_load = load i32 %result_V_29_loc"   --->   Operation 328 'load' 'result_V_29_loc_load' <Predicate = (!carry_V_1_loc_load)> <Delay = 0.00>
ST_47 : Operation 329 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end301"   --->   Operation 329 'br' 'br_ln0' <Predicate = (!carry_V_1_loc_load)> <Delay = 1.61>
ST_47 : Operation 330 [1/1] (0.00ns)   --->   "%result_V_28_loc_load = load i32 %result_V_28_loc"   --->   Operation 330 'load' 'result_V_28_loc_load' <Predicate = (carry_V_1_loc_load)> <Delay = 0.00>
ST_47 : Operation 331 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end301"   --->   Operation 331 'br' 'br_ln0' <Predicate = (carry_V_1_loc_load)> <Delay = 1.61>
ST_47 : Operation 332 [1/1] (0.00ns)   --->   "%result_V_9 = phi i32 %result_V_29_loc_load, void %if.else283, i32 %result_V_28_loc_load, void %for.cond269.preheader"   --->   Operation 332 'phi' 'result_V_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 333 [1/1] (0.00ns)   --->   "%ret_ln319 = ret i32 %result_V_9" [decoder.cpp:319]   --->   Operation 333 'ret' 'ret_ln319' <Predicate = true> <Delay = 0.00>

State 48 <SV = 36> <Delay = 0.99>
ST_48 : Operation 334 [1/2] (0.99ns)   --->   "%call_ln368 = call void @decoder_Pipeline_decoder_label13, i32 %p_Result_75, i7 %j_22, i29 %sum_V_2_loc_load, i32 %result_V_28_loc"   --->   Operation 334 'call' 'call_ln368' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ num1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num2_read                  (read          ) [ 0011000000000000000000000000000000000000000000000]
num1_read                  (read          ) [ 0011000000000000000000000000000000000000000000000]
result_V_29_loc            (alloca        ) [ 0011111111111111111111111111111111111111111111111]
result_V_28_loc            (alloca        ) [ 0011111111111111111111111111111111111111111111111]
result_V_26_loc            (alloca        ) [ 0011111111111111111111111111111111111111111110000]
result_V_25_loc            (alloca        ) [ 0011111111111111111111111111111111111111111110000]
carry_V_1_loc              (alloca        ) [ 0011111111111111111111111111111111111111110000000]
sum_V_2_loc                (alloca        ) [ 0011111111111111111111111111111111111111110000000]
mant1_final_V_8_loc        (alloca        ) [ 0011111111111111111111111111111000000000000000000]
mant2_final_V_8_loc        (alloca        ) [ 0011111111111111111111111111111000000000000000000]
mant1_final_V_7_loc        (alloca        ) [ 0011111111111111111111111111111111111111000000000]
mant2_final_V_7_loc        (alloca        ) [ 0011111111111111111111111111111111111111000000000]
mant1_new_new_V_1_loc      (alloca        ) [ 0011111111111111111111111110000111000000000000000]
mant1_final_V_loc          (alloca        ) [ 0011111111111111111111111111111111111111000000000]
mant2_final_V_loc          (alloca        ) [ 0011111111111111111111111111111111111111000000000]
mant2_new_new_V_1_loc      (alloca        ) [ 0011111111111111111111111110000000001110000000000]
mant1_new_V_1_loc          (alloca        ) [ 0011111111111111111111111110000000000000000000000]
mant2_new_V_1_loc          (alloca        ) [ 0011111111111111111111111110000000000000000000000]
exponent2_loc              (alloca        ) [ 0011111111110000000000000000000000000000000000000]
exponent1_loc              (alloca        ) [ 0011111111110000000000000000000000000000000000000]
in_2_loc                   (alloca        ) [ 0111000000000000000000000000000000000000000000000]
cnt2_loc                   (alloca        ) [ 0111000000000000000000000000000000000000000000000]
in_1_loc                   (alloca        ) [ 0111000000000000000000000000000000000000000000000]
cnt1_loc                   (alloca        ) [ 0111000000000000000000000000000000000000000000000]
empty                      (trunc         ) [ 0010000000000000000000000000000000000000000000000]
empty_51                   (trunc         ) [ 0010000000000000000000000000000000000000000000000]
p_Result_s                 (bitselect     ) [ 0011000000000000000000000000000000000000000000000]
p_Result_55                (bitselect     ) [ 0011000000000000000000000000000000000000000000000]
targetBlock                (call          ) [ 0001000000000000000000000000000000000000000000000]
targetBlock8               (call          ) [ 0001000000000000000000000000000000000000000000000]
cnt1_loc_load              (load          ) [ 0000000000000000000000000000000000000000000000000]
in_1_loc_load              (load          ) [ 0000000000000000000000000000000000000000000000000]
select_ln40                (select        ) [ 0000000000000000000000000000000000000000000000000]
cnt1_cast                  (zext          ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln779                (trunc         ) [ 0000000000000000000000000000000000000000000000000]
k1                         (sub           ) [ 0000000000000000000000000000000000000000000000000]
k1_1                       (add           ) [ 0000000000000000000000000000000000000000000000000]
k1_2                       (select        ) [ 0000111111111111111111111111111111111111110000000]
trunc_ln60                 (trunc         ) [ 0000000000000000000000000000000000000000000000000]
add_ln628                  (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln628                 (zext          ) [ 0000000000000000000000000000000000000000000000000]
lshr_ln628                 (lshr          ) [ 0000000000000000000000000000000000000000000000000]
expo1_V                    (trunc         ) [ 0000111111111111111111111111111111111111100000000]
trunc_ln61                 (trunc         ) [ 0000000000000000000000000000000000000000000000000]
sub_ln66                   (sub           ) [ 0000000000000000000000000000000000000000000000000]
sub_ln628                  (sub           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln628_1               (zext          ) [ 0000000000000000000000000000000000000000000000000]
lshr_ln628_1               (lshr          ) [ 0000000000000000000000000000000000000000000000000]
p_Result_66                (and           ) [ 0000000000000000000000000000000000000000000000000]
tmp_32                     (trunc         ) [ 0000000000000000000000000000000000000000000000000]
zext_ln368                 (zext          ) [ 0000000000000000000000000000000000000000000000000]
zext_ln368_1               (zext          ) [ 0000000000000000000000000000000000000000000000000]
shl_ln368                  (shl           ) [ 0000000000000000000000000000000000000000000000000]
shl_ln368_1                (shl           ) [ 0000000000000000000000000000000000000000000000000]
p_Result_67                (and           ) [ 0000100000000000000000000000000000000000000000000]
cnt2_loc_load              (load          ) [ 0000000000000000000000000000000000000000000000000]
in_2_loc_load              (load          ) [ 0000000000000000000000000000000000000000000000000]
select_ln78                (select        ) [ 0000000000000000000000000000000000000000000000000]
cnt2_cast                  (zext          ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln779_1              (trunc         ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln98                 (trunc         ) [ 0000000000000000000000000000000000000000000000000]
add_ln628_1                (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln628_2               (zext          ) [ 0000000000000000000000000000000000000000000000000]
lshr_ln628_2               (lshr          ) [ 0000000000000000000000000000000000000000000000000]
expo2_V                    (trunc         ) [ 0000111111111111111111111111111111111111100000000]
trunc_ln99                 (trunc         ) [ 0000000000000000000000000000000000000000000000000]
sub_ln628_1                (sub           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln628_3               (zext          ) [ 0000000000000000000000000000000000000000000000000]
lshr_ln628_3               (lshr          ) [ 0000000000000000000000000000000000000000000000000]
p_Result_68                (and           ) [ 0000000000000000000000000000000000000000000000000]
tmp_33                     (trunc         ) [ 0000000000000000000000000000000000000000000000000]
sub_ln103                  (sub           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln368_2               (zext          ) [ 0000000000000000000000000000000000000000000000000]
zext_ln368_3               (zext          ) [ 0000000000000000000000000000000000000000000000000]
shl_ln368_2                (shl           ) [ 0000000000000000000000000000000000000000000000000]
shl_ln368_3                (shl           ) [ 0000000000000000000000000000000000000000000000000]
p_Result_69                (and           ) [ 0000100000000000000000000000000000000000000000000]
k2_3                       (add           ) [ 0000000000000000000000000000000000000000000000000]
k2                         (sub           ) [ 0000000000000000000000000000000000000000000000000]
k2_4                       (select        ) [ 0000111111111111111111111111111111111111110000000]
call_ln628                 (call          ) [ 0000000000000000000000000000000000000000000000000]
call_ln368                 (call          ) [ 0000000000000000000000000000000000000000000000000]
sext_ln125                 (sext          ) [ 0000011111000000000000000000000000000000000000000]
sext_ln126                 (sext          ) [ 0000011111000000000000000000000000000000000000000]
call_ln628                 (call          ) [ 0000000000000000000000000000000000000000000000000]
conv6                      (sitodp        ) [ 0000000000111111100000000000000000000000000000000]
conv7                      (sitodp        ) [ 0000000000111111100000000000000000000000000000000]
exponent1_loc_load         (load          ) [ 0000000000001111111111111110000000000000000000000]
exponent2_loc_load         (load          ) [ 0000000000001111111111111110000000000000000000000]
conv8                      (sitodp        ) [ 0000000000000000011111111000000000000000000000000]
conv9                      (sitodp        ) [ 0000000000000000011111111000000000000000000000000]
mul2                       (dmul          ) [ 0000000000000000011111111000000000000000000000000]
mul3                       (dmul          ) [ 0000000000000000011111111000000000000000000000000]
dc                         (dadd          ) [ 0000000000000000000000000100000000000000000000000]
dc_1                       (dadd          ) [ 0000000000000000000000000100000000000000000000000]
data_V                     (bitcast       ) [ 0000000000000000000000000000000000000000000000000]
p_Result_70                (bitselect     ) [ 0000000000000000000000000010000000000000000000000]
xs_exp_V                   (partselect    ) [ 0000000000000000000000000000000000000000000000000]
p_Result_71                (trunc         ) [ 0000000000000000000000000000000000000000000000000]
mantissa                   (bitconcatenate) [ 0000000000000000000000000000000000000000000000000]
zext_ln15                  (zext          ) [ 0000000000000000000000000000000000000000000000000]
zext_ln515                 (zext          ) [ 0000000000000000000000000000000000000000000000000]
add_ln515                  (add           ) [ 0000000000000000000000000000000000000000000000000]
isNeg                      (bitselect     ) [ 0000000000000000000000000000000000000000000000000]
sub_ln1512                 (sub           ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1512                (sext          ) [ 0000000000000000000000000000000000000000000000000]
ush                        (select        ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1488                (sext          ) [ 0000000000000000000000000000000000000000000000000]
zext_ln1488                (zext          ) [ 0000000000000000000000000000000000000000000000000]
r_V                        (lshr          ) [ 0000000000000000000000000000000000000000000000000]
r_V_22                     (shl           ) [ 0000000000000000000000000000000000000000000000000]
tmp                        (bitselect     ) [ 0000000000000000000000000000000000000000000000000]
zext_ln818                 (zext          ) [ 0000000000000000000000000000000000000000000000000]
tmp_s                      (partselect    ) [ 0000000000000000000000000000000000000000000000000]
val                        (select        ) [ 0000000000000000000000000010000000000000000000000]
data_V_1                   (bitcast       ) [ 0000000000000000000000000000000000000000000000000]
p_Result_72                (bitselect     ) [ 0000000000000000000000000010000000000000000000000]
xs_exp_V_1                 (partselect    ) [ 0000000000000000000000000000000000000000000000000]
p_Result_73                (trunc         ) [ 0000000000000000000000000000000000000000000000000]
mantissa_1                 (bitconcatenate) [ 0000000000000000000000000000000000000000000000000]
zext_ln15_1                (zext          ) [ 0000000000000000000000000000000000000000000000000]
zext_ln515_1               (zext          ) [ 0000000000000000000000000000000000000000000000000]
add_ln515_1                (add           ) [ 0000000000000000000000000000000000000000000000000]
isNeg_2                    (bitselect     ) [ 0000000000000000000000000000000000000000000000000]
sub_ln1512_1               (sub           ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1512_1              (sext          ) [ 0000000000000000000000000000000000000000000000000]
ush_3                      (select        ) [ 0000000000000000000000000000000000000000000000000]
sext_ln1488_1              (sext          ) [ 0000000000000000000000000000000000000000000000000]
zext_ln1488_1              (zext          ) [ 0000000000000000000000000000000000000000000000000]
r_V_23                     (lshr          ) [ 0000000000000000000000000000000000000000000000000]
r_V_24                     (shl           ) [ 0000000000000000000000000000000000000000000000000]
tmp_28                     (bitselect     ) [ 0000000000000000000000000000000000000000000000000]
zext_ln818_1               (zext          ) [ 0000000000000000000000000000000000000000000000000]
tmp_2                      (partselect    ) [ 0000000000000000000000000000000000000000000000000]
val_1                      (select        ) [ 0000000000000000000000000010000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000]
spectopmodule_ln29         (spectopmodule ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln29         (specinterface ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000000000000000000000000000000000000]
mant2_new_V_1_loc_load     (load          ) [ 0000000000000000000000000001000111101100000000000]
mant1_new_V_1_loc_load     (load          ) [ 0000000000000000000000000001000110001111000000000]
result_V_5                 (sub           ) [ 0000000000000000000000000000000000000000000000000]
exp1_conv                  (select        ) [ 0000000000000000000000000000000100001000000000000]
result_V_8                 (sub           ) [ 0000000000000000000000000000000000000000000000000]
exp2_conv                  (select        ) [ 0000000000000000000000000000000100001000000000000]
icmp_ln147                 (icmp          ) [ 0000000000000000000000000011111111111111000000000]
br_ln147                   (br            ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln175                 (icmp          ) [ 0000000000000000000000000011111111111111000000000]
br_ln175                   (br            ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln216                 (icmp          ) [ 0000000000000000000000000001111000000000000000000]
call_ln0                   (call          ) [ 0000000000000000000000000000000000000000000000000]
mant2_final_V_8_loc_load   (load          ) [ 0000000000000000000000000000001000010000000000000]
mant1_final_V_8_loc_load   (load          ) [ 0000000000000000000000000000001000010000000000000]
exponent_arr_V_1           (select        ) [ 0000000000000000000000000000001000010000100000000]
br_ln0                     (br            ) [ 0000000000000000000000000000001000010000100000000]
add_ln180                  (add           ) [ 0000000000000000000000000000000000000000000000000]
j_20                       (sub           ) [ 0000000000000000000000000000000010000000000000000]
call_ln180                 (call          ) [ 0000000000000000000000000000000000000000000000000]
mant1_new_new_V_1_loc_load (load          ) [ 0000000000000000000000000000000000100000000000000]
call_ln0                   (call          ) [ 0000000000000000000000000000000000000000000000000]
mant2_final_V_7_loc_load   (load          ) [ 0000000000000000000000000000000000000000000000000]
mant1_final_V_7_loc_load   (load          ) [ 0000000000000000000000000000000000000000000000000]
br_ln0                     (br            ) [ 0000000000000000000000000000001000010000100000000]
mant2_final_V_loc_load     (load          ) [ 0000000000000000000000000000000000000000000000000]
mant1_final_V_loc_load     (load          ) [ 0000000000000000000000000000000000000000000000000]
br_ln0                     (br            ) [ 0000000000000000000000000000001000010000100000000]
mant1_final_V              (phi           ) [ 0000000000000000000000000000000000010000100000000]
mant2_final_V              (phi           ) [ 0000000000000000000000000000000000010000100000000]
sub_ln153                  (sub           ) [ 0000000000000000000000000000000000000000000000000]
j                          (add           ) [ 0000000000000000000000000000000000000100000000000]
call_ln153                 (call          ) [ 0000000000000000000000000000000000000000000000000]
mant2_new_new_V_1_loc_load (load          ) [ 0000000000000000000000000000000000000001000000000]
call_ln0                   (call          ) [ 0000000000000000000000000000000000000000000000000]
exponent_arr_V_2           (phi           ) [ 0000000000000000000000000000000000000000111111000]
call_ln0                   (call          ) [ 0000000000000000000000000000000000000000000000000]
sum_V_2_loc_load           (load          ) [ 0000000000000000000000000000000000000000001111001]
carry_V_1_loc_load         (load          ) [ 0000000000000000000000000000000000000000001111111]
icmp_ln255                 (icmp          ) [ 0000000000000000000000000000000000000000000000000]
k_final                    (select        ) [ 0000000000000000000000000000000000000000001110000]
trunc_ln256                (trunc         ) [ 0000000000000000000000000000000000000000000000000]
tmp_29                     (bitselect     ) [ 0000000000000000000000000000000000000000011110000]
br_ln276                   (br            ) [ 0000000000000000000000000000000000000000000000000]
k_final_1                  (add           ) [ 0000000000000000000000000000000000000000001110000]
trunc_ln256_1              (trunc         ) [ 0000000000000000000000000000000000000000001000000]
sub228                     (sub           ) [ 0000000000000000000000000000000000000000000010000]
call_ln256                 (call          ) [ 0000000000000000000000000000000000000000000000000]
result_V_26_loc_load       (load          ) [ 0000000000000000000000000000000000000000000101000]
br_ln0                     (br            ) [ 0000000000000000000000000000000000000000000101000]
result_V_25_loc_load       (load          ) [ 0000000000000000000000000000000000000000000101000]
br_ln0                     (br            ) [ 0000000000000000000000000000000000000000000101000]
k_final_2                  (phi           ) [ 0000000000000000000000000000000000000000000100000]
neg                        (sub           ) [ 0000000000000000000000000000000000000000000000000]
abscond                    (icmp          ) [ 0000000000000000000000000000000000000000000000000]
abs                        (select        ) [ 0000000000000000000000000000000000000000000000000]
sext_ln288                 (sext          ) [ 0000000000000000000000000000000000000000000000000]
opposite_bit_index_final   (sub           ) [ 0000000000000000000000000000000000000000000001000]
trunc_ln297                (trunc         ) [ 0000000000000000000000000000000000000000000001000]
call_ln256                 (call          ) [ 0000000000000000000000000000000000000000000000000]
result_V                   (phi           ) [ 0000000000000000000000000000000000000000000001000]
sext_ln288_1               (sext          ) [ 0000000000000000000000000000000000000000000000000]
tmp_30                     (bitselect     ) [ 0000000000000000000000000000000000000000000000000]
p_Repl2_5                  (xor           ) [ 0000000000000000000000000000000000000000000000000]
p_Result_74                (bitset        ) [ 0000000000000000000000000000000000000000000000000]
j_22                       (add           ) [ 0000000000000000000000000000000000000000000000101]
add_ln368                  (add           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln368_4               (zext          ) [ 0000000000000000000000000000000000000000000000000]
shl_ln368_4                (shl           ) [ 0000000000000000000000000000000000000000000000000]
xor_ln368                  (xor           ) [ 0000000000000000000000000000000000000000000000000]
and_ln368_1                (and           ) [ 0000000000000000000000000000000000000000000000000]
zext_ln368_5               (zext          ) [ 0000000000000000000000000000000000000000000000000]
shl_ln368_5                (shl           ) [ 0000000000000000000000000000000000000000000000000]
p_Result_75                (or            ) [ 0000000000000000000000000000000000000000000000101]
br_ln301                   (br            ) [ 0000000000000000000000000000000000000000000000000]
r_V_26                     (shl           ) [ 0000000000000000000000000000000000000000000000100]
call_ln368                 (call          ) [ 0000000000000000000000000000000000000000000000000]
result_V_29_loc_load       (load          ) [ 0000000000000000000000000000000000000000000000000]
br_ln0                     (br            ) [ 0000000000000000000000000000000000000000000000000]
result_V_28_loc_load       (load          ) [ 0000000000000000000000000000000000000000000000000]
br_ln0                     (br            ) [ 0000000000000000000000000000000000000000000000000]
result_V_9                 (phi           ) [ 0000000000000000000000000000000000000000000000000]
ret_ln319                  (ret           ) [ 0000000000000000000000000000000000000000000000000]
call_ln368                 (call          ) [ 0000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="num2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label10"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label12"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label11"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label14"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decoder_Pipeline_decoder_label13"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="result_V_29_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_V_29_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="result_V_28_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_V_28_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="result_V_26_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_V_26_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="result_V_25_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_V_25_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="carry_V_1_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="carry_V_1_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sum_V_2_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="29" slack="30"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_V_2_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mant1_final_V_8_loc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="29" slack="25"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mant1_final_V_8_loc/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mant2_final_V_8_loc_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="29" slack="25"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mant2_final_V_8_loc/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mant1_final_V_7_loc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="29" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mant1_final_V_7_loc/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mant2_final_V_7_loc_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="29" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mant2_final_V_7_loc/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mant1_new_new_V_1_loc_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="29" slack="26"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mant1_new_new_V_1_loc/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mant1_final_V_loc_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="29" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mant1_final_V_loc/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mant2_final_V_loc_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="29" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mant2_final_V_loc/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mant2_new_new_V_1_loc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="29" slack="26"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mant2_new_new_V_1_loc/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mant1_new_V_1_loc_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mant1_new_V_1_loc/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mant2_new_V_1_loc_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mant2_new_V_1_loc/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="exponent2_loc_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exponent2_loc/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="exponent1_loc_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exponent1_loc/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="in_2_loc_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_2_loc/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="cnt2_loc_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt2_loc/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="in_1_loc_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_1_loc/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="cnt1_loc_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt1_loc/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="num2_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num2_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="num1_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num1_read/1 "/>
</bind>
</comp>

<comp id="230" class="1005" name="mant1_final_V_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="29" slack="1"/>
<pin id="232" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opset="mant1_final_V (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="mant1_final_V_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="29" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="29" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="4" bw="29" slack="0"/>
<pin id="239" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="6" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mant1_final_V/35 "/>
</bind>
</comp>

<comp id="242" class="1005" name="mant2_final_V_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="29" slack="1"/>
<pin id="244" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opset="mant2_final_V (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="mant2_final_V_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="29" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="29" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="4" bw="29" slack="0"/>
<pin id="251" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="6" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mant2_final_V/35 "/>
</bind>
</comp>

<comp id="254" class="1005" name="exponent_arr_V_2_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="4"/>
<pin id="256" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="exponent_arr_V_2 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="exponent_arr_V_2_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="2"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="2" slack="29"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="4" bw="2" slack="29"/>
<pin id="263" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="6" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="exponent_arr_V_2/40 "/>
</bind>
</comp>

<comp id="266" class="1005" name="k_final_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="268" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="k_final_2 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="k_final_2_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="2"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="6" slack="2"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_final_2/43 "/>
</bind>
</comp>

<comp id="275" class="1005" name="result_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="277" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_V (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="result_V_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_V/45 "/>
</bind>
</comp>

<comp id="284" class="1005" name="result_V_9_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_V_9 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="result_V_9_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_V_9/47 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_decoder_Pipeline_decoder_label0_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="31" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="0" index="3" bw="5" slack="0"/>
<pin id="298" dir="0" index="4" bw="6" slack="0"/>
<pin id="299" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_decoder_Pipeline_decoder_label1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="31" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="0" index="3" bw="5" slack="0"/>
<pin id="306" dir="0" index="4" bw="6" slack="0"/>
<pin id="307" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock8/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_decoder_Pipeline_decoder_label2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="2" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="2"/>
<pin id="313" dir="0" index="3" bw="58" slack="0"/>
<pin id="314" dir="0" index="4" bw="26" slack="0"/>
<pin id="315" dir="0" index="5" bw="42" slack="0"/>
<pin id="316" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln628/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_decoder_Pipeline_decoder_label4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="0" slack="0"/>
<pin id="323" dir="0" index="1" bw="28" slack="0"/>
<pin id="324" dir="0" index="2" bw="28" slack="0"/>
<pin id="325" dir="0" index="3" bw="29" slack="2"/>
<pin id="326" dir="0" index="4" bw="29" slack="2"/>
<pin id="327" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln368/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_decoder_Pipeline_decoder_label3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="2"/>
<pin id="332" dir="0" index="2" bw="32" slack="4"/>
<pin id="333" dir="0" index="3" bw="58" slack="0"/>
<pin id="334" dir="0" index="4" bw="26" slack="0"/>
<pin id="335" dir="0" index="5" bw="42" slack="0"/>
<pin id="336" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln628/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_decoder_Pipeline_decoder_label9_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="0" slack="0"/>
<pin id="343" dir="0" index="1" bw="29" slack="0"/>
<pin id="344" dir="0" index="2" bw="29" slack="0"/>
<pin id="345" dir="0" index="3" bw="29" slack="25"/>
<pin id="346" dir="0" index="4" bw="29" slack="25"/>
<pin id="347" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/26 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_decoder_Pipeline_decoder_label7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="353" dir="0" index="3" bw="29" slack="26"/>
<pin id="354" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln180/31 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_decoder_Pipeline_decoder_label8_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="29" slack="0"/>
<pin id="359" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="360" dir="0" index="3" bw="29" slack="28"/>
<pin id="361" dir="0" index="4" bw="29" slack="28"/>
<pin id="362" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/33 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_decoder_Pipeline_decoder_label10_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="29" slack="0"/>
<pin id="367" dir="0" index="2" bw="29" slack="0"/>
<pin id="368" dir="0" index="3" bw="29" slack="30"/>
<pin id="369" dir="0" index="4" bw="1" slack="30"/>
<pin id="370" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/35 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_decoder_Pipeline_decoder_label5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="0" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="378" dir="0" index="3" bw="29" slack="26"/>
<pin id="379" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/36 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_decoder_Pipeline_decoder_label6_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="0" slack="0"/>
<pin id="383" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="29" slack="0"/>
<pin id="385" dir="0" index="3" bw="29" slack="28"/>
<pin id="386" dir="0" index="4" bw="29" slack="28"/>
<pin id="387" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/38 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_decoder_Pipeline_decoder_label12_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="0" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="0" index="2" bw="32" slack="32"/>
<pin id="393" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln256/41 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_decoder_Pipeline_decoder_label11_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="5" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="32"/>
<pin id="399" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln256/41 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_decoder_Pipeline_decoder_label14_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="0" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="29" slack="0"/>
<pin id="406" dir="0" index="4" bw="32" slack="35"/>
<pin id="407" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln368/45 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_decoder_Pipeline_decoder_label13_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="0" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="0" index="2" bw="7" slack="0"/>
<pin id="413" dir="0" index="3" bw="29" slack="2147483647"/>
<pin id="414" dir="0" index="4" bw="32" slack="35"/>
<pin id="415" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln368/45 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="1"/>
<pin id="419" dir="0" index="1" bw="64" slack="1"/>
<pin id="420" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc/17 dc/49 dc/49 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="1"/>
<pin id="423" dir="0" index="1" bw="64" slack="1"/>
<pin id="424" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc_1/17 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="1"/>
<pin id="427" dir="0" index="1" bw="64" slack="0"/>
<pin id="428" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul2/10 mul/42 mul1/42 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv6/4 conv8/11 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv7/4 conv9/11 "/>
</bind>
</comp>

<comp id="441" class="1005" name="reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv6 conv8 "/>
</bind>
</comp>

<comp id="447" class="1005" name="reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv7 conv9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="empty_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="empty_51_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_51/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Result_s_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="6" slack="0"/>
<pin id="467" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Result_55_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_55/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="cnt1_loc_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="2"/>
<pin id="483" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt1_loc_load/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="in_1_loc_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="2"/>
<pin id="486" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_1_loc_load/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln40_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="0" index="1" bw="6" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="cnt1_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cnt1_cast/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln779_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="k1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k1/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="k1_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1_1/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="k1_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="2"/>
<pin id="516" dir="0" index="1" bw="6" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k1_2/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln60_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="0"/>
<pin id="523" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln628_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="5" slack="0"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln628/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln628_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="lshr_ln628_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="2"/>
<pin id="537" dir="0" index="1" bw="5" slack="0"/>
<pin id="538" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="expo1_V_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="expo1_V/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln61_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sub_ln66_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub_ln628_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="3" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln628/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln628_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_1/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="lshr_ln628_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_1/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_Result_66_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="2"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_66/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_32_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln368_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln368_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_1/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="shl_ln368_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="28" slack="0"/>
<pin id="590" dir="0" index="1" bw="5" slack="0"/>
<pin id="591" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="shl_ln368_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="5" slack="0"/>
<pin id="597" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_1/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_Result_67_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="28" slack="0"/>
<pin id="602" dir="0" index="1" bw="28" slack="0"/>
<pin id="603" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_67/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="cnt2_loc_load_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="2"/>
<pin id="609" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt2_loc_load/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="in_2_loc_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="2"/>
<pin id="612" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_2_loc_load/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln78_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="0" index="1" bw="6" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="cnt2_cast_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="0"/>
<pin id="622" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cnt2_cast/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln779_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="0"/>
<pin id="626" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_1/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="trunc_ln98_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="0"/>
<pin id="630" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln628_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="0"/>
<pin id="634" dir="0" index="1" bw="2" slack="0"/>
<pin id="635" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln628_1/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln628_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_2/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="lshr_ln628_2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="2"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_2/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="expo2_V_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="expo2_V/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="trunc_ln99_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="0"/>
<pin id="653" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sub_ln628_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="5" slack="0"/>
<pin id="658" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln628_1/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln628_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="0"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_3/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="lshr_ln628_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="5" slack="0"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_3/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="p_Result_68_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_68/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_33_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sub_ln103_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="0" index="1" bw="5" slack="0"/>
<pin id="683" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln103/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln368_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_2/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln368_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="0"/>
<pin id="692" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_3/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="shl_ln368_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="28" slack="0"/>
<pin id="696" dir="0" index="1" bw="5" slack="0"/>
<pin id="697" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_2/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="shl_ln368_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="5" slack="0"/>
<pin id="703" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_3/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_Result_69_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="28" slack="0"/>
<pin id="708" dir="0" index="1" bw="28" slack="0"/>
<pin id="709" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_69/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="k2_3_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="5" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k2_3/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="k2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="k2/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="k2_4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="2"/>
<pin id="727" dir="0" index="1" bw="6" slack="0"/>
<pin id="728" dir="0" index="2" bw="6" slack="0"/>
<pin id="729" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k2_4/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sext_ln125_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln125/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sext_ln126_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="exponent1_loc_load_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="10"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exponent1_loc_load/11 "/>
</bind>
</comp>

<comp id="744" class="1004" name="exponent2_loc_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="10"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exponent2_loc_load/11 "/>
</bind>
</comp>

<comp id="748" class="1004" name="data_V_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="1"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/25 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_Result_70_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="64" slack="0"/>
<pin id="754" dir="0" index="2" bw="7" slack="0"/>
<pin id="755" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_70/25 "/>
</bind>
</comp>

<comp id="759" class="1004" name="xs_exp_V_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="11" slack="0"/>
<pin id="761" dir="0" index="1" bw="64" slack="0"/>
<pin id="762" dir="0" index="2" bw="7" slack="0"/>
<pin id="763" dir="0" index="3" bw="7" slack="0"/>
<pin id="764" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/25 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_Result_71_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="0"/>
<pin id="771" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_71/25 "/>
</bind>
</comp>

<comp id="773" class="1004" name="mantissa_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="54" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="0" index="2" bw="52" slack="0"/>
<pin id="777" dir="0" index="3" bw="1" slack="0"/>
<pin id="778" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/25 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln15_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="54" slack="0"/>
<pin id="785" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/25 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln515_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="11" slack="0"/>
<pin id="789" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/25 "/>
</bind>
</comp>

<comp id="791" class="1004" name="add_ln515_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="11" slack="0"/>
<pin id="793" dir="0" index="1" bw="11" slack="0"/>
<pin id="794" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/25 "/>
</bind>
</comp>

<comp id="797" class="1004" name="isNeg_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="12" slack="0"/>
<pin id="800" dir="0" index="2" bw="5" slack="0"/>
<pin id="801" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/25 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sub_ln1512_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="11" slack="0"/>
<pin id="807" dir="0" index="1" bw="11" slack="0"/>
<pin id="808" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/25 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sext_ln1512_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="11" slack="0"/>
<pin id="813" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/25 "/>
</bind>
</comp>

<comp id="815" class="1004" name="ush_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="12" slack="0"/>
<pin id="818" dir="0" index="2" bw="12" slack="0"/>
<pin id="819" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/25 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sext_ln1488_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="12" slack="0"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/25 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln1488_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="12" slack="0"/>
<pin id="829" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/25 "/>
</bind>
</comp>

<comp id="831" class="1004" name="r_V_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="54" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/25 "/>
</bind>
</comp>

<comp id="837" class="1004" name="r_V_22_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="54" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_22/25 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="137" slack="0"/>
<pin id="846" dir="0" index="2" bw="7" slack="0"/>
<pin id="847" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="851" class="1004" name="zext_ln818_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/25 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_s_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="0"/>
<pin id="857" dir="0" index="1" bw="137" slack="0"/>
<pin id="858" dir="0" index="2" bw="7" slack="0"/>
<pin id="859" dir="0" index="3" bw="8" slack="0"/>
<pin id="860" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="865" class="1004" name="val_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="32" slack="0"/>
<pin id="868" dir="0" index="2" bw="32" slack="0"/>
<pin id="869" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/25 "/>
</bind>
</comp>

<comp id="873" class="1004" name="data_V_1_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="64" slack="1"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/25 "/>
</bind>
</comp>

<comp id="876" class="1004" name="p_Result_72_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="64" slack="0"/>
<pin id="879" dir="0" index="2" bw="7" slack="0"/>
<pin id="880" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_72/25 "/>
</bind>
</comp>

<comp id="884" class="1004" name="xs_exp_V_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="11" slack="0"/>
<pin id="886" dir="0" index="1" bw="64" slack="0"/>
<pin id="887" dir="0" index="2" bw="7" slack="0"/>
<pin id="888" dir="0" index="3" bw="7" slack="0"/>
<pin id="889" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V_1/25 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_Result_73_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="64" slack="0"/>
<pin id="896" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_73/25 "/>
</bind>
</comp>

<comp id="898" class="1004" name="mantissa_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="54" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="0" index="2" bw="52" slack="0"/>
<pin id="902" dir="0" index="3" bw="1" slack="0"/>
<pin id="903" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/25 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln15_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="54" slack="0"/>
<pin id="910" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/25 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln515_1_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="11" slack="0"/>
<pin id="914" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_1/25 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln515_1_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="11" slack="0"/>
<pin id="918" dir="0" index="1" bw="11" slack="0"/>
<pin id="919" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_1/25 "/>
</bind>
</comp>

<comp id="922" class="1004" name="isNeg_2_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="12" slack="0"/>
<pin id="925" dir="0" index="2" bw="5" slack="0"/>
<pin id="926" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/25 "/>
</bind>
</comp>

<comp id="930" class="1004" name="sub_ln1512_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="11" slack="0"/>
<pin id="932" dir="0" index="1" bw="11" slack="0"/>
<pin id="933" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512_1/25 "/>
</bind>
</comp>

<comp id="936" class="1004" name="sext_ln1512_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="11" slack="0"/>
<pin id="938" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512_1/25 "/>
</bind>
</comp>

<comp id="940" class="1004" name="ush_3_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="12" slack="0"/>
<pin id="943" dir="0" index="2" bw="12" slack="0"/>
<pin id="944" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_3/25 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sext_ln1488_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="12" slack="0"/>
<pin id="950" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488_1/25 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln1488_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="12" slack="0"/>
<pin id="954" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/25 "/>
</bind>
</comp>

<comp id="956" class="1004" name="r_V_23_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="54" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_23/25 "/>
</bind>
</comp>

<comp id="962" class="1004" name="r_V_24_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="54" slack="0"/>
<pin id="964" dir="0" index="1" bw="32" slack="0"/>
<pin id="965" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_24/25 "/>
</bind>
</comp>

<comp id="968" class="1004" name="tmp_28_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="137" slack="0"/>
<pin id="971" dir="0" index="2" bw="7" slack="0"/>
<pin id="972" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/25 "/>
</bind>
</comp>

<comp id="976" class="1004" name="zext_ln818_1_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/25 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_2_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="137" slack="0"/>
<pin id="983" dir="0" index="2" bw="7" slack="0"/>
<pin id="984" dir="0" index="3" bw="8" slack="0"/>
<pin id="985" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/25 "/>
</bind>
</comp>

<comp id="990" class="1004" name="val_1_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="0"/>
<pin id="993" dir="0" index="2" bw="32" slack="0"/>
<pin id="994" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/25 "/>
</bind>
</comp>

<comp id="998" class="1004" name="mant2_new_V_1_loc_load_load_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="29" slack="25"/>
<pin id="1000" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mant2_new_V_1_loc_load/26 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="mant1_new_V_1_loc_load_load_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="29" slack="25"/>
<pin id="1004" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mant1_new_V_1_loc_load/26 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="result_V_5_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="1"/>
<pin id="1009" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_5/26 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="exp1_conv_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="1"/>
<pin id="1013" dir="0" index="1" bw="32" slack="0"/>
<pin id="1014" dir="0" index="2" bw="32" slack="1"/>
<pin id="1015" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exp1_conv/26 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="result_V_8_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="32" slack="1"/>
<pin id="1020" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_8/26 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="exp2_conv_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="0" index="1" bw="32" slack="0"/>
<pin id="1025" dir="0" index="2" bw="32" slack="1"/>
<pin id="1026" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exp2_conv/26 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="icmp_ln147_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="32" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/26 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="icmp_ln175_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="0"/>
<pin id="1036" dir="0" index="1" bw="32" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/26 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="icmp_ln216_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1042" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1043" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/26 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="mant2_final_V_8_loc_load_load_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="29" slack="29"/>
<pin id="1046" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mant2_final_V_8_loc_load/30 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="mant1_final_V_8_loc_load_load_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="29" slack="29"/>
<pin id="1049" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mant1_final_V_8_loc_load/30 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="exponent_arr_V_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="4"/>
<pin id="1052" dir="0" index="1" bw="2" slack="27"/>
<pin id="1053" dir="0" index="2" bw="2" slack="27"/>
<pin id="1054" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exponent_arr_V_1/30 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="add_ln180_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="0" index="1" bw="6" slack="0"/>
<pin id="1058" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/31 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="j_20_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="0"/>
<pin id="1062" dir="0" index="1" bw="32" slack="1"/>
<pin id="1063" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="j_20/31 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="mant1_new_new_V_1_loc_load_load_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="29" slack="28"/>
<pin id="1068" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mant1_new_new_V_1_loc_load/33 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="mant2_final_V_7_loc_load_load_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="29" slack="30"/>
<pin id="1072" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mant2_final_V_7_loc_load/35 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="mant1_final_V_7_loc_load_load_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="29" slack="30"/>
<pin id="1076" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mant1_final_V_7_loc_load/35 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="mant2_final_V_loc_load_load_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="29" slack="30"/>
<pin id="1080" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mant2_final_V_loc_load/35 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="mant1_final_V_loc_load_load_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="29" slack="30"/>
<pin id="1084" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mant1_final_V_loc_load/35 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="sub_ln153_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="6" slack="0"/>
<pin id="1088" dir="0" index="1" bw="32" slack="1"/>
<pin id="1089" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln153/36 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="j_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="0"/>
<pin id="1093" dir="0" index="1" bw="32" slack="1"/>
<pin id="1094" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/36 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="mant2_new_new_V_1_loc_load_load_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="29" slack="28"/>
<pin id="1099" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mant2_new_new_V_1_loc_load/38 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sum_V_2_loc_load_load_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="29" slack="32"/>
<pin id="1103" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_2_loc_load/41 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="carry_V_1_loc_load_load_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="32"/>
<pin id="1106" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="carry_V_1_loc_load/41 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="icmp_ln255_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="6" slack="30"/>
<pin id="1109" dir="0" index="1" bw="6" slack="30"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/41 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="k_final_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="6" slack="30"/>
<pin id="1114" dir="0" index="2" bw="6" slack="30"/>
<pin id="1115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_final/41 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="trunc_ln256_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="6" slack="0"/>
<pin id="1119" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256/41 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp_29_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="0"/>
<pin id="1123" dir="0" index="1" bw="6" slack="0"/>
<pin id="1124" dir="0" index="2" bw="4" slack="0"/>
<pin id="1125" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/41 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="k_final_1_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="6" slack="0"/>
<pin id="1131" dir="0" index="1" bw="1" slack="0"/>
<pin id="1132" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_final_1/41 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="trunc_ln256_1_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="6" slack="0"/>
<pin id="1137" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256_1/41 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sub228_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="5" slack="0"/>
<pin id="1143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub228/41 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="result_V_26_loc_load_load_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="34"/>
<pin id="1149" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_V_26_loc_load/43 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="result_V_25_loc_load_load_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="34"/>
<pin id="1152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_V_25_loc_load/43 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="neg_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="0" index="1" bw="6" slack="0"/>
<pin id="1156" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/43 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="abscond_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="6" slack="0"/>
<pin id="1161" dir="0" index="1" bw="6" slack="0"/>
<pin id="1162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/43 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="abs_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="0"/>
<pin id="1167" dir="0" index="1" bw="6" slack="0"/>
<pin id="1168" dir="0" index="2" bw="6" slack="0"/>
<pin id="1169" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/43 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="sext_ln288_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="6" slack="0"/>
<pin id="1175" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln288/43 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="opposite_bit_index_final_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="6" slack="0"/>
<pin id="1179" dir="0" index="1" bw="6" slack="0"/>
<pin id="1180" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="opposite_bit_index_final/43 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="trunc_ln297_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="7" slack="0"/>
<pin id="1185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln297/43 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="sext_ln288_1_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="7" slack="1"/>
<pin id="1189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln288_1/45 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="tmp_30_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="0"/>
<pin id="1192" dir="0" index="1" bw="32" slack="0"/>
<pin id="1193" dir="0" index="2" bw="6" slack="0"/>
<pin id="1194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/45 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="p_Repl2_5_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="0"/>
<pin id="1201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Repl2_5/45 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="p_Result_74_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="0"/>
<pin id="1206" dir="0" index="1" bw="32" slack="0"/>
<pin id="1207" dir="0" index="2" bw="7" slack="0"/>
<pin id="1208" dir="0" index="3" bw="1" slack="0"/>
<pin id="1209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_74/45 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="j_22_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="7" slack="1"/>
<pin id="1216" dir="0" index="1" bw="3" slack="0"/>
<pin id="1217" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_22/45 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="add_ln368_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="5" slack="1"/>
<pin id="1223" dir="0" index="1" bw="2" slack="0"/>
<pin id="1224" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368/45 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="zext_ln368_4_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="5" slack="0"/>
<pin id="1228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_4/45 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="shl_ln368_4_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="3" slack="0"/>
<pin id="1232" dir="0" index="1" bw="5" slack="0"/>
<pin id="1233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_4/45 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="xor_ln368_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="0"/>
<pin id="1238" dir="0" index="1" bw="32" slack="0"/>
<pin id="1239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln368/45 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="and_ln368_1_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="0"/>
<pin id="1244" dir="0" index="1" bw="32" slack="0"/>
<pin id="1245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368_1/45 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="zext_ln368_5_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="2" slack="4"/>
<pin id="1250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_5/45 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="shl_ln368_5_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="2" slack="0"/>
<pin id="1254" dir="0" index="1" bw="5" slack="0"/>
<pin id="1255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_5/45 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="p_Result_75_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="0"/>
<pin id="1260" dir="0" index="1" bw="32" slack="0"/>
<pin id="1261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_75/45 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="r_V_26_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="29" slack="2147483647"/>
<pin id="1268" dir="0" index="1" bw="1" slack="0"/>
<pin id="1269" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_26/45 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="result_V_29_loc_load_load_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="37"/>
<pin id="1274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_V_29_loc_load/47 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="result_V_28_loc_load_load_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="37"/>
<pin id="1278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_V_28_loc_load/47 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="num2_read_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="2"/>
<pin id="1282" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num2_read "/>
</bind>
</comp>

<comp id="1286" class="1005" name="num1_read_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="2"/>
<pin id="1288" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num1_read "/>
</bind>
</comp>

<comp id="1292" class="1005" name="result_V_29_loc_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="35"/>
<pin id="1294" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="result_V_29_loc "/>
</bind>
</comp>

<comp id="1298" class="1005" name="result_V_28_loc_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="32" slack="35"/>
<pin id="1300" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="result_V_28_loc "/>
</bind>
</comp>

<comp id="1304" class="1005" name="result_V_26_loc_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="32"/>
<pin id="1306" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="result_V_26_loc "/>
</bind>
</comp>

<comp id="1310" class="1005" name="result_V_25_loc_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="32"/>
<pin id="1312" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="result_V_25_loc "/>
</bind>
</comp>

<comp id="1316" class="1005" name="carry_V_1_loc_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="30"/>
<pin id="1318" dir="1" index="1" bw="1" slack="30"/>
</pin_list>
<bind>
<opset="carry_V_1_loc "/>
</bind>
</comp>

<comp id="1322" class="1005" name="sum_V_2_loc_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="29" slack="30"/>
<pin id="1324" dir="1" index="1" bw="29" slack="30"/>
</pin_list>
<bind>
<opset="sum_V_2_loc "/>
</bind>
</comp>

<comp id="1328" class="1005" name="mant1_final_V_8_loc_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="29" slack="25"/>
<pin id="1330" dir="1" index="1" bw="29" slack="25"/>
</pin_list>
<bind>
<opset="mant1_final_V_8_loc "/>
</bind>
</comp>

<comp id="1334" class="1005" name="mant2_final_V_8_loc_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="29" slack="25"/>
<pin id="1336" dir="1" index="1" bw="29" slack="25"/>
</pin_list>
<bind>
<opset="mant2_final_V_8_loc "/>
</bind>
</comp>

<comp id="1340" class="1005" name="mant1_final_V_7_loc_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="29" slack="28"/>
<pin id="1342" dir="1" index="1" bw="29" slack="28"/>
</pin_list>
<bind>
<opset="mant1_final_V_7_loc "/>
</bind>
</comp>

<comp id="1346" class="1005" name="mant2_final_V_7_loc_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="29" slack="28"/>
<pin id="1348" dir="1" index="1" bw="29" slack="28"/>
</pin_list>
<bind>
<opset="mant2_final_V_7_loc "/>
</bind>
</comp>

<comp id="1352" class="1005" name="mant1_new_new_V_1_loc_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="29" slack="26"/>
<pin id="1354" dir="1" index="1" bw="29" slack="26"/>
</pin_list>
<bind>
<opset="mant1_new_new_V_1_loc "/>
</bind>
</comp>

<comp id="1358" class="1005" name="mant1_final_V_loc_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="29" slack="28"/>
<pin id="1360" dir="1" index="1" bw="29" slack="28"/>
</pin_list>
<bind>
<opset="mant1_final_V_loc "/>
</bind>
</comp>

<comp id="1364" class="1005" name="mant2_final_V_loc_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="29" slack="28"/>
<pin id="1366" dir="1" index="1" bw="29" slack="28"/>
</pin_list>
<bind>
<opset="mant2_final_V_loc "/>
</bind>
</comp>

<comp id="1370" class="1005" name="mant2_new_new_V_1_loc_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="29" slack="26"/>
<pin id="1372" dir="1" index="1" bw="29" slack="26"/>
</pin_list>
<bind>
<opset="mant2_new_new_V_1_loc "/>
</bind>
</comp>

<comp id="1376" class="1005" name="mant1_new_V_1_loc_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="29" slack="2"/>
<pin id="1378" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="mant1_new_V_1_loc "/>
</bind>
</comp>

<comp id="1382" class="1005" name="mant2_new_V_1_loc_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="29" slack="2"/>
<pin id="1384" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="mant2_new_V_1_loc "/>
</bind>
</comp>

<comp id="1388" class="1005" name="exponent2_loc_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="4"/>
<pin id="1390" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="exponent2_loc "/>
</bind>
</comp>

<comp id="1394" class="1005" name="exponent1_loc_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="2"/>
<pin id="1396" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="exponent1_loc "/>
</bind>
</comp>

<comp id="1400" class="1005" name="in_2_loc_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="6" slack="0"/>
<pin id="1402" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="in_2_loc "/>
</bind>
</comp>

<comp id="1406" class="1005" name="cnt2_loc_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="5" slack="0"/>
<pin id="1408" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cnt2_loc "/>
</bind>
</comp>

<comp id="1412" class="1005" name="in_1_loc_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="6" slack="0"/>
<pin id="1414" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="in_1_loc "/>
</bind>
</comp>

<comp id="1418" class="1005" name="cnt1_loc_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="5" slack="0"/>
<pin id="1420" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cnt1_loc "/>
</bind>
</comp>

<comp id="1424" class="1005" name="empty_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="31" slack="1"/>
<pin id="1426" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1429" class="1005" name="empty_51_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="31" slack="1"/>
<pin id="1431" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_51 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="p_Result_s_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="1"/>
<pin id="1436" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1440" class="1005" name="p_Result_55_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="1"/>
<pin id="1442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_55 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="targetBlock_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="1"/>
<pin id="1448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="1451" class="1005" name="targetBlock8_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="1"/>
<pin id="1453" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock8 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="k1_2_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="6" slack="1"/>
<pin id="1458" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k1_2 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="expo1_V_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="2" slack="1"/>
<pin id="1465" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="expo1_V "/>
</bind>
</comp>

<comp id="1470" class="1005" name="p_Result_67_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="28" slack="1"/>
<pin id="1472" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_67 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="expo2_V_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="2" slack="2"/>
<pin id="1477" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="expo2_V "/>
</bind>
</comp>

<comp id="1482" class="1005" name="p_Result_69_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="28" slack="1"/>
<pin id="1484" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_69 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="k2_4_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="6" slack="1"/>
<pin id="1489" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k2_4 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="sext_ln125_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="32" slack="1"/>
<pin id="1496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln125 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="sext_ln126_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="32" slack="1"/>
<pin id="1501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln126 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="mul2_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="64" slack="1"/>
<pin id="1512" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="mul3_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="64" slack="1"/>
<pin id="1517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="dc_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="64" slack="1"/>
<pin id="1522" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="1525" class="1005" name="dc_1_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="64" slack="1"/>
<pin id="1527" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="p_Result_70_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="1" slack="1"/>
<pin id="1532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_70 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="val_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="32" slack="1"/>
<pin id="1537" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="1541" class="1005" name="p_Result_72_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="1" slack="1"/>
<pin id="1543" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_72 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="val_1_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="1"/>
<pin id="1548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="exp1_conv_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="32" slack="1"/>
<pin id="1560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp1_conv "/>
</bind>
</comp>

<comp id="1564" class="1005" name="exp2_conv_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="1"/>
<pin id="1566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp2_conv "/>
</bind>
</comp>

<comp id="1570" class="1005" name="icmp_ln147_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="1" slack="5"/>
<pin id="1572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln147 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="icmp_ln175_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="1" slack="5"/>
<pin id="1576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="icmp_ln216_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="1" slack="4"/>
<pin id="1580" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="exponent_arr_V_1_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="2" slack="2"/>
<pin id="1591" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="exponent_arr_V_1 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="j_20_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="1"/>
<pin id="1596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_20 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="j_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="1"/>
<pin id="1604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1613" class="1005" name="carry_V_1_loc_load_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="3"/>
<pin id="1615" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="carry_V_1_loc_load "/>
</bind>
</comp>

<comp id="1617" class="1005" name="k_final_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="6" slack="2"/>
<pin id="1619" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="k_final "/>
</bind>
</comp>

<comp id="1622" class="1005" name="tmp_29_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="1" slack="2"/>
<pin id="1624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="k_final_1_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="6" slack="2"/>
<pin id="1628" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="k_final_1 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="trunc_ln256_1_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="5" slack="1"/>
<pin id="1633" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln256_1 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="sub228_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="5" slack="1"/>
<pin id="1638" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub228 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="opposite_bit_index_final_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="7" slack="1"/>
<pin id="1649" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="opposite_bit_index_final "/>
</bind>
</comp>

<comp id="1653" class="1005" name="trunc_ln297_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="5" slack="1"/>
<pin id="1655" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln297 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="j_22_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="7" slack="1"/>
<pin id="1660" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_22 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="p_Result_75_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="32" slack="1"/>
<pin id="1666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_75 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="r_V_26_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="29" slack="1"/>
<pin id="1672" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1675" class="1004" name="grp_fu_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1677" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="y_assign/1 conv/34 conv2/43 y_assign_1/1 conv3/34 conv5/43 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="grp_pow_generic_double_s_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="1680" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="1681" dir="0" index="2" bw="58" slack="2147483647"/>
<pin id="1682" dir="0" index="3" bw="26" slack="2147483647"/>
<pin id="1683" dir="0" index="4" bw="42" slack="2147483647"/>
<pin id="1684" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="241"><net_src comp="233" pin="6"/><net_sink comp="230" pin=0"/></net>

<net id="253"><net_src comp="245" pin="6"/><net_sink comp="242" pin=0"/></net>

<net id="265"><net_src comp="257" pin="6"/><net_sink comp="254" pin=0"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="4" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="319"><net_src comp="6" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="320"><net_src comp="8" pin="0"/><net_sink comp="309" pin=5"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="4" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="339"><net_src comp="6" pin="0"/><net_sink comp="329" pin=4"/></net>

<net id="340"><net_src comp="8" pin="0"/><net_sink comp="329" pin=5"/></net>

<net id="348"><net_src comp="90" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="355"><net_src comp="94" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="363"><net_src comp="96" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="98" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="233" pin="6"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="245" pin="6"/><net_sink comp="364" pin=2"/></net>

<net id="380"><net_src comp="100" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="388"><net_src comp="102" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="394"><net_src comp="110" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="114" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="408"><net_src comp="126" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="416"><net_src comp="128" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="40" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="450"><net_src comp="438" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="456"><net_src comp="218" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="461"><net_src comp="224" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="468"><net_src comp="14" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="224" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="16" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="471"><net_src comp="463" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="477"><net_src comp="14" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="218" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="16" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="480"><net_src comp="472" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="492"><net_src comp="22" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="497"><net_src comp="481" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="487" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="24" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="494" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="494" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="22" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="502" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="524"><net_src comp="487" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="26" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="548"><net_src comp="487" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="26" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="498" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="28" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="545" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="30" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="549" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="549" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="576" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="580" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="32" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="584" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="588" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="618"><net_src comp="22" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="623"><net_src comp="607" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="613" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="613" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="26" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="642" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="613" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="28" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="651" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="30" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="665" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="26" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="624" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="680" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="676" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="686" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="32" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="690" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="694" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="706" pin="2"/><net_sink comp="321" pin=2"/></net>

<net id="717"><net_src comp="620" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="22" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="24" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="620" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="713" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="719" pin="2"/><net_sink comp="725" pin=2"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="739"><net_src comp="736" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="743"><net_src comp="740" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="747"><net_src comp="744" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="756"><net_src comp="42" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="748" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="44" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="765"><net_src comp="46" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="748" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="48" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="50" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="772"><net_src comp="748" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="779"><net_src comp="52" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="54" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="769" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="56" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="786"><net_src comp="773" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="759" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="58" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="60" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="62" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="64" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="759" pin="4"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="797" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="822"><net_src comp="791" pin="2"/><net_sink comp="815" pin=2"/></net>

<net id="826"><net_src comp="815" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="783" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="827" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="783" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="827" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="66" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="831" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="68" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="854"><net_src comp="843" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="861"><net_src comp="70" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="837" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="863"><net_src comp="68" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="864"><net_src comp="72" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="870"><net_src comp="797" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="851" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="855" pin="4"/><net_sink comp="865" pin=2"/></net>

<net id="881"><net_src comp="42" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="873" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="44" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="890"><net_src comp="46" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="873" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="48" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="893"><net_src comp="50" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="897"><net_src comp="873" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="904"><net_src comp="52" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="54" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="906"><net_src comp="894" pin="1"/><net_sink comp="898" pin=2"/></net>

<net id="907"><net_src comp="56" pin="0"/><net_sink comp="898" pin=3"/></net>

<net id="911"><net_src comp="898" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="884" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="912" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="58" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="927"><net_src comp="60" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="916" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="929"><net_src comp="62" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="934"><net_src comp="64" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="884" pin="4"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="930" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="945"><net_src comp="922" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="936" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="947"><net_src comp="916" pin="2"/><net_sink comp="940" pin=2"/></net>

<net id="951"><net_src comp="940" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="948" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="960"><net_src comp="908" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="952" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="908" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="952" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="973"><net_src comp="66" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="956" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="68" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="979"><net_src comp="968" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="986"><net_src comp="70" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="962" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="988"><net_src comp="68" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="989"><net_src comp="72" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="995"><net_src comp="922" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="976" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="980" pin="4"/><net_sink comp="990" pin=2"/></net>

<net id="1001"><net_src comp="998" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1005"><net_src comp="1002" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1010"><net_src comp="76" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1016"><net_src comp="1006" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="76" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1027"><net_src comp="1017" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="1011" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1022" pin="3"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1022" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1011" pin="3"/><net_sink comp="1034" pin=1"/></net>

<net id="1059"><net_src comp="92" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1064"><net_src comp="1055" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="1069"><net_src comp="1066" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1073"><net_src comp="1070" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1077"><net_src comp="1074" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1081"><net_src comp="1078" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="1085"><net_src comp="1082" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="1090"><net_src comp="92" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1095"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="1100"><net_src comp="1097" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1116"><net_src comp="1107" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1120"><net_src comp="1111" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1126"><net_src comp="104" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1127"><net_src comp="1111" pin="3"/><net_sink comp="1121" pin=1"/></net>

<net id="1128"><net_src comp="106" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1133"><net_src comp="1111" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="108" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1138"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1144"><net_src comp="112" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="1117" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1146"><net_src comp="1140" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="1157"><net_src comp="24" pin="0"/><net_sink comp="1153" pin=0"/></net>

<net id="1158"><net_src comp="269" pin="4"/><net_sink comp="1153" pin=1"/></net>

<net id="1163"><net_src comp="269" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="24" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1170"><net_src comp="1159" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1171"><net_src comp="269" pin="4"/><net_sink comp="1165" pin=1"/></net>

<net id="1172"><net_src comp="1153" pin="2"/><net_sink comp="1165" pin=2"/></net>

<net id="1176"><net_src comp="1165" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1181"><net_src comp="116" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1173" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1186"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1195"><net_src comp="14" pin="0"/><net_sink comp="1190" pin=0"/></net>

<net id="1196"><net_src comp="278" pin="4"/><net_sink comp="1190" pin=1"/></net>

<net id="1197"><net_src comp="16" pin="0"/><net_sink comp="1190" pin=2"/></net>

<net id="1202"><net_src comp="1190" pin="3"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="54" pin="0"/><net_sink comp="1198" pin=1"/></net>

<net id="1210"><net_src comp="118" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="278" pin="4"/><net_sink comp="1204" pin=1"/></net>

<net id="1212"><net_src comp="1187" pin="1"/><net_sink comp="1204" pin=2"/></net>

<net id="1213"><net_src comp="1198" pin="2"/><net_sink comp="1204" pin=3"/></net>

<net id="1218"><net_src comp="120" pin="0"/><net_sink comp="1214" pin=1"/></net>

<net id="1219"><net_src comp="1214" pin="2"/><net_sink comp="401" pin=2"/></net>

<net id="1220"><net_src comp="1214" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="1225"><net_src comp="26" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1229"><net_src comp="1221" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1234"><net_src comp="122" pin="0"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="1226" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1240"><net_src comp="1230" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="30" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1246"><net_src comp="1204" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1247"><net_src comp="1236" pin="2"/><net_sink comp="1242" pin=1"/></net>

<net id="1251"><net_src comp="254" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1256"><net_src comp="1248" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="1226" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1262"><net_src comp="1242" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="1252" pin="2"/><net_sink comp="1258" pin=1"/></net>

<net id="1264"><net_src comp="1258" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="1265"><net_src comp="1258" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="1270"><net_src comp="124" pin="0"/><net_sink comp="1266" pin=1"/></net>

<net id="1271"><net_src comp="1266" pin="2"/><net_sink comp="401" pin=3"/></net>

<net id="1275"><net_src comp="1272" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1279"><net_src comp="1276" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1283"><net_src comp="218" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1289"><net_src comp="224" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1295"><net_src comp="130" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="401" pin=4"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1301"><net_src comp="134" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="409" pin=4"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1307"><net_src comp="138" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1313"><net_src comp="142" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1319"><net_src comp="146" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="364" pin=4"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1325"><net_src comp="150" pin="1"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="364" pin=3"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1331"><net_src comp="154" pin="1"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="341" pin=4"/></net>

<net id="1333"><net_src comp="1328" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1337"><net_src comp="158" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="341" pin=3"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1343"><net_src comp="162" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1349"><net_src comp="166" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="356" pin=3"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1355"><net_src comp="170" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="349" pin=3"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1361"><net_src comp="174" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1363"><net_src comp="1358" pin="1"/><net_sink comp="381" pin=4"/></net>

<net id="1367"><net_src comp="178" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="1373"><net_src comp="182" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="374" pin=3"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1379"><net_src comp="186" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="321" pin=4"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1385"><net_src comp="190" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="321" pin=3"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1391"><net_src comp="194" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1397"><net_src comp="198" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1403"><net_src comp="202" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="301" pin=4"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1409"><net_src comp="206" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1415"><net_src comp="210" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1421"><net_src comp="214" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1427"><net_src comp="453" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1432"><net_src comp="458" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1437"><net_src comp="463" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1443"><net_src comp="472" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1449"><net_src comp="293" pin="5"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1454"><net_src comp="301" pin="5"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1459"><net_src comp="514" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1461"><net_src comp="1456" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1462"><net_src comp="1456" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1466"><net_src comp="540" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1468"><net_src comp="1463" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1469"><net_src comp="1463" pin="1"/><net_sink comp="257" pin=4"/></net>

<net id="1473"><net_src comp="600" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1478"><net_src comp="647" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="1050" pin=2"/></net>

<net id="1481"><net_src comp="1475" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1485"><net_src comp="706" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1490"><net_src comp="725" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1493"><net_src comp="1487" pin="1"/><net_sink comp="1111" pin=2"/></net>

<net id="1497"><net_src comp="732" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1502"><net_src comp="736" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1513"><net_src comp="425" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="1518"><net_src comp="430" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1523"><net_src comp="417" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1528"><net_src comp="421" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1533"><net_src comp="751" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1538"><net_src comp="865" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="1011" pin=2"/></net>

<net id="1544"><net_src comp="876" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1549"><net_src comp="990" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="1022" pin=2"/></net>

<net id="1561"><net_src comp="1011" pin="3"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1563"><net_src comp="1558" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1567"><net_src comp="1022" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1569"><net_src comp="1564" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1573"><net_src comp="1028" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1577"><net_src comp="1034" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1581"><net_src comp="1040" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1592"><net_src comp="1050" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1597"><net_src comp="1060" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1605"><net_src comp="1091" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1616"><net_src comp="1104" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="1620"><net_src comp="1111" pin="3"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1625"><net_src comp="1121" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1629"><net_src comp="1129" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1634"><net_src comp="1135" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1639"><net_src comp="1140" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1650"><net_src comp="1177" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1656"><net_src comp="1183" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1661"><net_src comp="1214" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1663"><net_src comp="1658" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1667"><net_src comp="1258" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1669"><net_src comp="1664" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="1673"><net_src comp="1266" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="401" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decoder : num1 | {1 }
	Port: decoder : num2 | {1 }
	Port: decoder : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {3 4 5 6 }
	Port: decoder : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {3 4 5 6 }
	Port: decoder : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {3 4 5 6 }
  - Chain level:
	State 1
		targetBlock : 1
		targetBlock8 : 1
	State 2
	State 3
		select_ln40 : 1
		cnt1_cast : 1
		trunc_ln779 : 2
		k1 : 2
		k1_1 : 2
		k1_2 : 3
		trunc_ln60 : 2
		add_ln628 : 3
		zext_ln628 : 4
		lshr_ln628 : 5
		expo1_V : 6
		trunc_ln61 : 2
		sub_ln66 : 3
		sub_ln628 : 3
		zext_ln628_1 : 4
		lshr_ln628_1 : 5
		p_Result_66 : 6
		tmp_32 : 6
		zext_ln368 : 4
		zext_ln368_1 : 4
		shl_ln368 : 7
		shl_ln368_1 : 5
		p_Result_67 : 8
		select_ln78 : 1
		cnt2_cast : 1
		trunc_ln779_1 : 2
		call_ln628 : 7
		trunc_ln98 : 2
		add_ln628_1 : 3
		zext_ln628_2 : 4
		lshr_ln628_2 : 5
		expo2_V : 6
		trunc_ln99 : 2
		sub_ln628_1 : 3
		zext_ln628_3 : 4
		lshr_ln628_3 : 5
		p_Result_68 : 6
		tmp_33 : 6
		sub_ln103 : 3
		zext_ln368_2 : 4
		zext_ln368_3 : 4
		shl_ln368_2 : 7
		shl_ln368_3 : 5
		p_Result_69 : 8
		call_ln368 : 8
		k2_3 : 2
		k2 : 2
		k2_4 : 3
	State 4
		conv6 : 1
		conv7 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		conv8 : 1
		conv9 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		p_Result_70 : 1
		xs_exp_V : 1
		p_Result_71 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln515 : 2
		add_ln515 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
		sext_ln1488 : 6
		zext_ln1488 : 7
		r_V : 8
		r_V_22 : 8
		tmp : 9
		zext_ln818 : 10
		tmp_s : 9
		val : 11
		p_Result_72 : 1
		xs_exp_V_1 : 1
		p_Result_73 : 1
		mantissa_1 : 2
		zext_ln15_1 : 3
		zext_ln515_1 : 2
		add_ln515_1 : 3
		isNeg_2 : 4
		sub_ln1512_1 : 2
		sext_ln1512_1 : 3
		ush_3 : 5
		sext_ln1488_1 : 6
		zext_ln1488_1 : 7
		r_V_23 : 8
		r_V_24 : 8
		tmp_28 : 9
		zext_ln818_1 : 10
		tmp_2 : 9
		val_1 : 11
	State 26
		exp1_conv : 1
		exp2_conv : 1
		icmp_ln147 : 2
		br_ln147 : 3
		icmp_ln175 : 2
		br_ln175 : 3
		call_ln0 : 1
	State 27
	State 28
	State 29
	State 30
	State 31
		j_20 : 1
		call_ln180 : 2
	State 32
	State 33
		call_ln0 : 1
	State 34
	State 35
		mant1_final_V : 1
		mant2_final_V : 1
		call_ln0 : 2
	State 36
		j : 1
		call_ln153 : 2
	State 37
	State 38
		call_ln0 : 1
	State 39
	State 40
	State 41
		k_final : 1
		trunc_ln256 : 2
		tmp_29 : 2
		br_ln276 : 3
		k_final_1 : 2
		trunc_ln256_1 : 3
		call_ln256 : 4
		sub228 : 3
		call_ln256 : 4
	State 42
	State 43
		k_final_2 : 1
		neg : 2
		abscond : 2
		abs : 3
		sext_ln288 : 4
		opposite_bit_index_final : 5
		trunc_ln297 : 6
	State 44
	State 45
		tmp_30 : 1
		p_Repl2_5 : 2
		p_Result_74 : 2
		zext_ln368_4 : 1
		shl_ln368_4 : 2
		xor_ln368 : 3
		and_ln368_1 : 3
		shl_ln368_5 : 2
		p_Result_75 : 3
		call_ln368 : 3
		call_ln368 : 3
	State 46
	State 47
		result_V_9 : 1
		ret_ln319 : 2
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |  grp_decoder_Pipeline_decoder_label0_fu_293 |    0    |   1.61  |    12   |    99   |
|          |  grp_decoder_Pipeline_decoder_label1_fu_301 |    0    |   1.61  |    12   |    99   |
|          |  grp_decoder_Pipeline_decoder_label2_fu_309 |    39   | 22.7021 |   5699  |   7254  |
|          |  grp_decoder_Pipeline_decoder_label4_fu_321 |    0    |    0    |   120   |    14   |
|          |  grp_decoder_Pipeline_decoder_label3_fu_329 |    39   | 22.7021 |   5699  |   7254  |
|          |  grp_decoder_Pipeline_decoder_label9_fu_341 |    0    |    0    |   121   |    22   |
|          |  grp_decoder_Pipeline_decoder_label7_fu_349 |    0    |    0    |   122   |   110   |
|   call   |  grp_decoder_Pipeline_decoder_label8_fu_356 |    0    |    0    |   121   |    22   |
|          | grp_decoder_Pipeline_decoder_label10_fu_364 |    0    |    0    |    94   |    34   |
|          |  grp_decoder_Pipeline_decoder_label5_fu_374 |    0    |    0    |   122   |   110   |
|          |  grp_decoder_Pipeline_decoder_label6_fu_381 |    0    |    0    |   121   |    22   |
|          | grp_decoder_Pipeline_decoder_label12_fu_389 |    0    |    0    |    42   |    35   |
|          | grp_decoder_Pipeline_decoder_label11_fu_395 |    0    |    0    |    42   |    35   |
|          | grp_decoder_Pipeline_decoder_label14_fu_401 |    0    |    0    |   125   |   244   |
|          | grp_decoder_Pipeline_decoder_label13_fu_409 |    0    |    0    |   125   |   110   |
|          |       grp_pow_generic_double_s_fu_1678      |    25   | 20.9624 |   4183  |   5796  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   dadd   |                  grp_fu_417                 |    3    |    0    |   685   |   708   |
|          |                  grp_fu_421                 |    3    |    0    |   685   |   708   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   dmul   |                  grp_fu_425                 |    11   |    0    |   342   |   218   |
|          |                  grp_fu_430                 |    11   |    0    |   342   |   218   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              lshr_ln628_fu_535              |    0    |    0    |    0    |   100   |
|          |             lshr_ln628_1_fu_565             |    0    |    0    |    0    |    11   |
|   lshr   |             lshr_ln628_2_fu_642             |    0    |    0    |    0    |   100   |
|          |             lshr_ln628_3_fu_665             |    0    |    0    |    0    |    11   |
|          |                  r_V_fu_831                 |    0    |    0    |    0    |   161   |
|          |                r_V_23_fu_956                |    0    |    0    |    0    |   161   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               shl_ln368_fu_588              |    0    |    0    |    0    |    84   |
|          |              shl_ln368_1_fu_594             |    0    |    0    |    0    |    11   |
|          |              shl_ln368_2_fu_694             |    0    |    0    |    0    |    84   |
|          |              shl_ln368_3_fu_700             |    0    |    0    |    0    |    11   |
|    shl   |                r_V_22_fu_837                |    0    |    0    |    0    |   161   |
|          |                r_V_24_fu_962                |    0    |    0    |    0    |   161   |
|          |             shl_ln368_4_fu_1230             |    0    |    0    |    0    |    11   |
|          |             shl_ln368_5_fu_1252             |    0    |    0    |    0    |    11   |
|          |                r_V_26_fu_1266               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  k1_fu_502                  |    0    |    0    |    0    |    13   |
|          |               sub_ln66_fu_549               |    0    |    0    |    0    |    13   |
|          |               sub_ln628_fu_555              |    0    |    0    |    0    |    13   |
|          |              sub_ln628_1_fu_655             |    0    |    0    |    0    |    13   |
|          |               sub_ln103_fu_680              |    0    |    0    |    0    |    13   |
|          |                  k2_fu_719                  |    0    |    0    |    0    |    13   |
|          |              sub_ln1512_fu_805              |    0    |    0    |    0    |    18   |
|    sub   |             sub_ln1512_1_fu_930             |    0    |    0    |    0    |    18   |
|          |              result_V_5_fu_1006             |    0    |    0    |    0    |    39   |
|          |              result_V_8_fu_1017             |    0    |    0    |    0    |    39   |
|          |                 j_20_fu_1060                |    0    |    0    |    0    |    32   |
|          |              sub_ln153_fu_1086              |    0    |    0    |    0    |    32   |
|          |                sub228_fu_1140               |    0    |    0    |    0    |    13   |
|          |                 neg_fu_1153                 |    0    |    0    |    0    |    14   |
|          |       opposite_bit_index_final_fu_1177      |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 k1_1_fu_508                 |    0    |    0    |    0    |    13   |
|          |               add_ln628_fu_525              |    0    |    0    |    0    |    13   |
|          |              add_ln628_1_fu_632             |    0    |    0    |    0    |    13   |
|          |                 k2_3_fu_713                 |    0    |    0    |    0    |    13   |
|          |               add_ln515_fu_791              |    0    |    0    |    0    |    18   |
|    add   |              add_ln515_1_fu_916             |    0    |    0    |    0    |    18   |
|          |              add_ln180_fu_1055              |    0    |    0    |    0    |    32   |
|          |                  j_fu_1091                  |    0    |    0    |    0    |    32   |
|          |              k_final_1_fu_1129              |    0    |    0    |    0    |    14   |
|          |                 j_22_fu_1214                |    0    |    0    |    0    |    14   |
|          |              add_ln368_fu_1221              |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              select_ln40_fu_487             |    0    |    0    |    0    |    6    |
|          |                 k1_2_fu_514                 |    0    |    0    |    0    |    6    |
|          |              select_ln78_fu_613             |    0    |    0    |    0    |    6    |
|          |                 k2_4_fu_725                 |    0    |    0    |    0    |    6    |
|          |                  ush_fu_815                 |    0    |    0    |    0    |    12   |
|          |                  val_fu_865                 |    0    |    0    |    0    |    32   |
|  select  |                 ush_3_fu_940                |    0    |    0    |    0    |    12   |
|          |                 val_1_fu_990                |    0    |    0    |    0    |    32   |
|          |              exp1_conv_fu_1011              |    0    |    0    |    0    |    32   |
|          |              exp2_conv_fu_1022              |    0    |    0    |    0    |    32   |
|          |           exponent_arr_V_1_fu_1050          |    0    |    0    |    0    |    2    |
|          |               k_final_fu_1111               |    0    |    0    |    0    |    6    |
|          |                 abs_fu_1165                 |    0    |    0    |    0    |    6    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              p_Result_66_fu_571             |    0    |    0    |    0    |    32   |
|          |              p_Result_67_fu_600             |    0    |    0    |    0    |    28   |
|    and   |              p_Result_68_fu_671             |    0    |    0    |    0    |    32   |
|          |              p_Result_69_fu_706             |    0    |    0    |    0    |    28   |
|          |             and_ln368_1_fu_1242             |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln147_fu_1028             |    0    |    0    |    0    |    18   |
|          |              icmp_ln175_fu_1034             |    0    |    0    |    0    |    18   |
|   icmp   |              icmp_ln216_fu_1040             |    0    |    0    |    0    |    18   |
|          |              icmp_ln255_fu_1107             |    0    |    0    |    0    |    10   |
|          |               abscond_fu_1159               |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    xor   |              p_Repl2_5_fu_1198              |    0    |    0    |    0    |    2    |
|          |              xor_ln368_fu_1236              |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    or    |             p_Result_75_fu_1258             |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   read   |            num2_read_read_fu_218            |    0    |    0    |    0    |    0    |
|          |            num1_read_read_fu_224            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_435                 |    0    |    0    |    0    |    0    |
|  sitodp  |                  grp_fu_438                 |    0    |    0    |    0    |    0    |
|          |                 grp_fu_1675                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 empty_fu_453                |    0    |    0    |    0    |    0    |
|          |               empty_51_fu_458               |    0    |    0    |    0    |    0    |
|          |              trunc_ln779_fu_498             |    0    |    0    |    0    |    0    |
|          |              trunc_ln60_fu_521              |    0    |    0    |    0    |    0    |
|          |                expo1_V_fu_540               |    0    |    0    |    0    |    0    |
|          |              trunc_ln61_fu_545              |    0    |    0    |    0    |    0    |
|          |                tmp_32_fu_576                |    0    |    0    |    0    |    0    |
|          |             trunc_ln779_1_fu_624            |    0    |    0    |    0    |    0    |
|   trunc  |              trunc_ln98_fu_628              |    0    |    0    |    0    |    0    |
|          |                expo2_V_fu_647               |    0    |    0    |    0    |    0    |
|          |              trunc_ln99_fu_651              |    0    |    0    |    0    |    0    |
|          |                tmp_33_fu_676                |    0    |    0    |    0    |    0    |
|          |              p_Result_71_fu_769             |    0    |    0    |    0    |    0    |
|          |              p_Result_73_fu_894             |    0    |    0    |    0    |    0    |
|          |             trunc_ln256_fu_1117             |    0    |    0    |    0    |    0    |
|          |            trunc_ln256_1_fu_1135            |    0    |    0    |    0    |    0    |
|          |             trunc_ln297_fu_1183             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              p_Result_s_fu_463              |    0    |    0    |    0    |    0    |
|          |              p_Result_55_fu_472             |    0    |    0    |    0    |    0    |
|          |              p_Result_70_fu_751             |    0    |    0    |    0    |    0    |
|          |                 isNeg_fu_797                |    0    |    0    |    0    |    0    |
| bitselect|                  tmp_fu_843                 |    0    |    0    |    0    |    0    |
|          |              p_Result_72_fu_876             |    0    |    0    |    0    |    0    |
|          |                isNeg_2_fu_922               |    0    |    0    |    0    |    0    |
|          |                tmp_28_fu_968                |    0    |    0    |    0    |    0    |
|          |                tmp_29_fu_1121               |    0    |    0    |    0    |    0    |
|          |                tmp_30_fu_1190               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               cnt1_cast_fu_494              |    0    |    0    |    0    |    0    |
|          |              zext_ln628_fu_531              |    0    |    0    |    0    |    0    |
|          |             zext_ln628_1_fu_561             |    0    |    0    |    0    |    0    |
|          |              zext_ln368_fu_580              |    0    |    0    |    0    |    0    |
|          |             zext_ln368_1_fu_584             |    0    |    0    |    0    |    0    |
|          |               cnt2_cast_fu_620              |    0    |    0    |    0    |    0    |
|          |             zext_ln628_2_fu_638             |    0    |    0    |    0    |    0    |
|          |             zext_ln628_3_fu_661             |    0    |    0    |    0    |    0    |
|          |             zext_ln368_2_fu_686             |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln368_3_fu_690             |    0    |    0    |    0    |    0    |
|          |               zext_ln15_fu_783              |    0    |    0    |    0    |    0    |
|          |              zext_ln515_fu_787              |    0    |    0    |    0    |    0    |
|          |              zext_ln1488_fu_827             |    0    |    0    |    0    |    0    |
|          |              zext_ln818_fu_851              |    0    |    0    |    0    |    0    |
|          |              zext_ln15_1_fu_908             |    0    |    0    |    0    |    0    |
|          |             zext_ln515_1_fu_912             |    0    |    0    |    0    |    0    |
|          |             zext_ln1488_1_fu_952            |    0    |    0    |    0    |    0    |
|          |             zext_ln818_1_fu_976             |    0    |    0    |    0    |    0    |
|          |             zext_ln368_4_fu_1226            |    0    |    0    |    0    |    0    |
|          |             zext_ln368_5_fu_1248            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln125_fu_732              |    0    |    0    |    0    |    0    |
|          |              sext_ln126_fu_736              |    0    |    0    |    0    |    0    |
|          |              sext_ln1512_fu_811             |    0    |    0    |    0    |    0    |
|   sext   |              sext_ln1488_fu_823             |    0    |    0    |    0    |    0    |
|          |             sext_ln1512_1_fu_936            |    0    |    0    |    0    |    0    |
|          |             sext_ln1488_1_fu_948            |    0    |    0    |    0    |    0    |
|          |              sext_ln288_fu_1173             |    0    |    0    |    0    |    0    |
|          |             sext_ln288_1_fu_1187            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               xs_exp_V_fu_759               |    0    |    0    |    0    |    0    |
|partselect|                 tmp_s_fu_855                |    0    |    0    |    0    |    0    |
|          |              xs_exp_V_1_fu_884              |    0    |    0    |    0    |    0    |
|          |                 tmp_2_fu_980                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|               mantissa_fu_773               |    0    |    0    |    0    |    0    |
|          |              mantissa_1_fu_898              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  bitset  |             p_Result_74_fu_1204             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |   131   | 69.5867 |  18814  |  25162  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------------------------------------------------+--------+--------+--------+
|                                                             |  BRAM  |   FF   |   LUT  |
+-------------------------------------------------------------+--------+--------+--------+
|pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V|    2   |    0   |    0   |
| pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V |    2   |    0   |    0   |
| pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V |    1   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+
|                            Total                            |    5   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|   carry_V_1_loc_load_reg_1613   |    1   |
|      carry_V_1_loc_reg_1316     |    1   |
|        cnt1_loc_reg_1418        |    5   |
|        cnt2_loc_reg_1406        |    5   |
|          dc_1_reg_1525          |   64   |
|           dc_reg_1520           |   64   |
|        empty_51_reg_1429        |   31   |
|          empty_reg_1424         |   31   |
|        exp1_conv_reg_1558       |   32   |
|        exp2_conv_reg_1564       |   32   |
|         expo1_V_reg_1463        |    2   |
|         expo2_V_reg_1475        |    2   |
|      exponent1_loc_reg_1394     |   32   |
|      exponent2_loc_reg_1388     |   32   |
|    exponent_arr_V_1_reg_1589    |    2   |
|     exponent_arr_V_2_reg_254    |    2   |
|       icmp_ln147_reg_1570       |    1   |
|       icmp_ln175_reg_1574       |    1   |
|       icmp_ln216_reg_1578       |    1   |
|        in_1_loc_reg_1412        |    6   |
|        in_2_loc_reg_1400        |    6   |
|          j_20_reg_1594          |   32   |
|          j_22_reg_1658          |    7   |
|            j_reg_1602           |   32   |
|          k1_2_reg_1456          |    6   |
|          k2_4_reg_1487          |    6   |
|        k_final_1_reg_1626       |    6   |
|        k_final_2_reg_266        |    6   |
|         k_final_reg_1617        |    6   |
|   mant1_final_V_7_loc_reg_1340  |   29   |
|   mant1_final_V_8_loc_reg_1328  |   29   |
|    mant1_final_V_loc_reg_1358   |   29   |
|      mant1_final_V_reg_230      |   29   |
|    mant1_new_V_1_loc_reg_1376   |   29   |
|  mant1_new_new_V_1_loc_reg_1352 |   29   |
|   mant2_final_V_7_loc_reg_1346  |   29   |
|   mant2_final_V_8_loc_reg_1334  |   29   |
|    mant2_final_V_loc_reg_1364   |   29   |
|      mant2_final_V_reg_242      |   29   |
|    mant2_new_V_1_loc_reg_1382   |   29   |
|  mant2_new_new_V_1_loc_reg_1370 |   29   |
|          mul2_reg_1510          |   64   |
|          mul3_reg_1515          |   64   |
|        num1_read_reg_1286       |   32   |
|        num2_read_reg_1280       |   32   |
|opposite_bit_index_final_reg_1647|    7   |
|       p_Result_55_reg_1440      |    1   |
|       p_Result_67_reg_1470      |   28   |
|       p_Result_69_reg_1482      |   28   |
|       p_Result_70_reg_1530      |    1   |
|       p_Result_72_reg_1541      |    1   |
|       p_Result_75_reg_1664      |   32   |
|       p_Result_s_reg_1434       |    1   |
|         r_V_26_reg_1670         |   29   |
|             reg_441             |   64   |
|             reg_447             |   64   |
|     result_V_25_loc_reg_1310    |   32   |
|     result_V_26_loc_reg_1304    |   32   |
|     result_V_28_loc_reg_1298    |   32   |
|     result_V_29_loc_reg_1292    |   32   |
|        result_V_9_reg_284       |   32   |
|         result_V_reg_275        |   32   |
|       sext_ln125_reg_1494       |   32   |
|       sext_ln126_reg_1499       |   32   |
|         sub228_reg_1636         |    5   |
|       sum_V_2_loc_reg_1322      |   29   |
|      targetBlock8_reg_1451      |    1   |
|       targetBlock_reg_1446      |    1   |
|         tmp_29_reg_1622         |    1   |
|      trunc_ln256_1_reg_1631     |    5   |
|       trunc_ln297_reg_1653      |    5   |
|          val_1_reg_1546         |   32   |
|           val_reg_1535          |   32   |
+---------------------------------+--------+
|              Total              |  1617  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|  grp_decoder_Pipeline_decoder_label0_fu_293 |  p1  |   2  |  31  |   62   ||    9    |
|  grp_decoder_Pipeline_decoder_label0_fu_293 |  p2  |   2  |   1  |    2   ||    9    |
|  grp_decoder_Pipeline_decoder_label1_fu_301 |  p1  |   2  |  31  |   62   ||    9    |
|  grp_decoder_Pipeline_decoder_label1_fu_301 |  p2  |   2  |   1  |    2   ||    9    |
|  grp_decoder_Pipeline_decoder_label2_fu_309 |  p1  |   2  |   2  |    4   ||    9    |
|  grp_decoder_Pipeline_decoder_label4_fu_321 |  p1  |   2  |  28  |   56   ||    9    |
|  grp_decoder_Pipeline_decoder_label4_fu_321 |  p2  |   2  |  28  |   56   ||    9    |
|  grp_decoder_Pipeline_decoder_label7_fu_349 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_decoder_Pipeline_decoder_label5_fu_374 |  p1  |   2  |  32  |   64   ||    9    |
| grp_decoder_Pipeline_decoder_label12_fu_389 |  p1  |   2  |   5  |   10   ||    9    |
| grp_decoder_Pipeline_decoder_label11_fu_395 |  p1  |   2  |   5  |   10   ||    9    |
| grp_decoder_Pipeline_decoder_label14_fu_401 |  p1  |   2  |  32  |   64   ||    9    |
| grp_decoder_Pipeline_decoder_label14_fu_401 |  p2  |   2  |   7  |   14   ||    9    |
| grp_decoder_Pipeline_decoder_label14_fu_401 |  p3  |   2  |  29  |   58   ||    9    |
| grp_decoder_Pipeline_decoder_label13_fu_409 |  p1  |   2  |  32  |   64   ||    9    |
| grp_decoder_Pipeline_decoder_label13_fu_409 |  p2  |   2  |   7  |   14   ||    9    |
|                  grp_fu_435                 |  p0  |   3  |  32  |   96   ||    13   |
|                  grp_fu_438                 |  p0  |   3  |  32  |   96   ||    13   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   798  || 29.0449 ||   170   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   131  |   69   |  18814 |  25162 |
|   Memory  |    5   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   29   |    -   |   170  |
|  Register |    -   |    -   |    -   |  1617  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   131  |   98   |  20431 |  25332 |
+-----------+--------+--------+--------+--------+--------+
