<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonRegisterInfo.h source code [llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::HexagonRegisterInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonRegisterInfo.h.html'>HexagonRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==- HexagonRegisterInfo.h - Hexagon Register Information Impl --*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Hexagon implementation of the TargetRegisterInfo</i></td></tr>
<tr><th id="10">10</th><td><i>// class.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONREGISTERINFO_H">LLVM_LIB_TARGET_HEXAGON_HEXAGONREGISTERINFO_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONREGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONREGISTERINFO_H">LLVM_LIB_TARGET_HEXAGON_HEXAGONREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_HEADER" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</dfn></u></td></tr>
<tr><th id="20">20</th><td><u>#include "HexagonGenRegisterInfo.inc"</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">Hexagon</span> {</td></tr>
<tr><th id="25">25</th><td>  <i>// Generic (pseudo) subreg indices for use with getHexagonSubRegIndex.</i></td></tr>
<tr><th id="26">26</th><td>  <b>enum</b> { <dfn class="enum" id="llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">ps_sub_lo</dfn> = <var>0</var>, <dfn class="enum" id="llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">ps_sub_hi</dfn> = <var>1</var> };</td></tr>
<tr><th id="27">27</th><td>}</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>class</b> <dfn class="type def" id="llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</dfn> : <b>public</b> <span class='error' title="unknown class name &apos;HexagonGenRegisterInfo&apos;; did you mean &apos;HexagonRegisterInfo&apos;?"><span class='error' title="base class has incomplete type">HexagonGenRegisterInfo</span></span> {</td></tr>
<tr><th id="30">30</th><td><b>public</b>:</td></tr>
<tr><th id="31">31</th><td>  <dfn class="decl" id="_ZN4llvm19HexagonRegisterInfoC1Ej" title='llvm::HexagonRegisterInfo::HexagonRegisterInfo' data-ref="_ZN4llvm19HexagonRegisterInfoC1Ej">HexagonRegisterInfo</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="877HwMode" title='HwMode' data-type='unsigned int' data-ref="877HwMode">HwMode</dfn>);</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td>  <i class="doc">/// Code Generation virtual methods...</i></td></tr>
<tr><th id="34">34</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="878MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="878MF">MF</dfn>)</td></tr>
<tr><th id="35">35</th><td>        <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="36">36</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::HexagonRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19HexagonRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="879MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="879MF">MF</dfn>,</td></tr>
<tr><th id="37">37</th><td>        <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="880MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="880MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::HexagonRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="881II" title='II' data-type='MachineBasicBlock::iterator' data-ref="881II">II</dfn>, <em>int</em> <dfn class="local col2 decl" id="882SPAdj" title='SPAdj' data-type='int' data-ref="882SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="42">42</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="883FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="883FIOperandNum">FIOperandNum</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col4 decl" id="884RS" title='RS' data-type='llvm::RegScavenger *' data-ref="884RS">RS</dfn> = <b>nullptr</b>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <i class="doc">/// Returns true since we may need scavenging for a temporary register</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">  /// when generating hardware loop instructions.</i></td></tr>
<tr><th id="46">46</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm19HexagonRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="885MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="885MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="47">47</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="48">48</th><td>  }</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <i class="doc">/// Returns true. Spill code for predicate registers might need an extra</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">  /// register.</i></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm19HexagonRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="886MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="886MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="53">53</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="54">54</th><td>  }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <i class="doc">/// Returns true if the frame pointer is valid.</i></td></tr>
<tr><th id="57">57</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::useFPForScavengingIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo23useFPForScavengingIndexERKNS_15MachineFunctionE">useFPForScavengingIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="887MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="887MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19HexagonRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::trackLivenessAfterRegAlloc' data-ref="_ZNK4llvm19HexagonRegisterInfo26trackLivenessAfterRegAllocERKNS_15MachineFunctionE">trackLivenessAfterRegAlloc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="888MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="888MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span> {</td></tr>
<tr><th id="60">60</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::HexagonRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm19HexagonRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="889MI" title='MI' data-type='llvm::MachineInstr *' data-ref="889MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="890SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="890SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="64">64</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="891SubReg" title='SubReg' data-type='unsigned int' data-ref="891SubReg">SubReg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="892DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="892DstRC">DstRC</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="893DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="893DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="65">65</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="894NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="894NewRC">NewRC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col5 decl" id="895LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="895LIS">LIS</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i>// Debug information queries.</i></td></tr>
<tr><th id="68">68</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo13getRARegisterEv" title='llvm::HexagonRegisterInfo::getRARegister' data-ref="_ZNK4llvm19HexagonRegisterInfo13getRARegisterEv">getRARegister</dfn>() <em>const</em>;</td></tr>
<tr><th id="69">69</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="896MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="896MF">MF</dfn>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="70">70</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv" title='llvm::HexagonRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv">getFrameRegister</dfn>() <em>const</em>;</td></tr>
<tr><th id="71">71</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</dfn>() <em>const</em>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonRegisterInfo::getHexagonSubRegIndex' data-ref="_ZNK4llvm19HexagonRegisterInfo21getHexagonSubRegIndexERKNS_19TargetRegisterClassEj">getHexagonSubRegIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="897RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="897RC">RC</dfn>,</td></tr>
<tr><th id="74">74</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="898GenIdx" title='GenIdx' data-type='unsigned int' data-ref="898GenIdx">GenIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo18getCallerSavedRegsEPKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::HexagonRegisterInfo::getCallerSavedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo18getCallerSavedRegsEPKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getCallerSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="899MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="899MF">MF</dfn>,</td></tr>
<tr><th id="77">77</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="900RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="900RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo30getFirstCallerSavedNonParamRegEv" title='llvm::HexagonRegisterInfo::getFirstCallerSavedNonParamReg' data-ref="_ZNK4llvm19HexagonRegisterInfo30getFirstCallerSavedNonParamRegEv">getFirstCallerSavedNonParamReg</dfn>() <em>const</em>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="82">82</th><td>  <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::HexagonRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm19HexagonRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="901MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="901MF">MF</dfn>,</td></tr>
<tr><th id="83">83</th><td>                     <em>unsigned</em> <dfn class="local col2 decl" id="902Kind" title='Kind' data-type='unsigned int' data-ref="902Kind">Kind</dfn> = <var>0</var>) <em>const</em> <span class='error' title="only virtual member functions can be marked &apos;override&apos;">override</span>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19HexagonRegisterInfo23isEHReturnCalleeSaveRegEj" title='llvm::HexagonRegisterInfo::isEHReturnCalleeSaveReg' data-ref="_ZNK4llvm19HexagonRegisterInfo23isEHReturnCalleeSaveRegEj">isEHReturnCalleeSaveReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="903Reg" title='Reg' data-type='unsigned int' data-ref="903Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="86">86</th><td>};</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="91">91</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='HexagonAsmPrinter.cpp.html'>llvm/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
