// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/28/2020 14:40:24"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TP2_E5 (
	PreLoad,
	Clock,
	Mem_Clock,
	KMUX_Reg_Bank_IN,
	ALU_B_IN,
	W,
	Pipe_Hold,
	Pipe_K_Reg,
	DEC_ALU_SH,
	DEC_B,
	DEC_C,
	DEC_Jump_PC,
	DEC_K_VAL,
	DEC_TYPE,
	Mem_Out,
	New_PC,
	Pipe_A_Addr,
	Pipe_ALU_SH,
	Pipe_B_Reg,
	Pipe_C_Reg,
	Pipe_Mem_Reg,
	Pipe_Type_Reg,
	Shft_Out);
output 	PreLoad;
input 	Clock;
input 	Mem_Clock;
input 	[15:0] KMUX_Reg_Bank_IN;
input 	[15:0] ALU_B_IN;
input 	[15:0] W;
output 	Pipe_Hold;
output 	Pipe_K_Reg;
output 	[5:0] DEC_ALU_SH;
output 	[5:0] DEC_B;
output 	[5:0] DEC_C;
output 	[10:0] DEC_Jump_PC;
output 	[15:0] DEC_K_VAL;
output 	[6:0] DEC_TYPE;
output 	[21:0] Mem_Out;
output 	[10:0] New_PC;
output 	[9:0] Pipe_A_Addr;
output 	[5:0] Pipe_ALU_SH;
output 	[5:0] Pipe_B_Reg;
output 	[5:0] Pipe_C_Reg;
output 	[1:0] Pipe_Mem_Reg;
output 	[6:0] Pipe_Type_Reg;
output 	[15:0] Shft_Out;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PreLoad~output_o ;
wire \Pipe_Hold~output_o ;
wire \Pipe_K_Reg~output_o ;
wire \DEC_ALU_SH[5]~output_o ;
wire \DEC_ALU_SH[4]~output_o ;
wire \DEC_ALU_SH[3]~output_o ;
wire \DEC_ALU_SH[2]~output_o ;
wire \DEC_ALU_SH[1]~output_o ;
wire \DEC_ALU_SH[0]~output_o ;
wire \DEC_B[5]~output_o ;
wire \DEC_B[4]~output_o ;
wire \DEC_B[3]~output_o ;
wire \DEC_B[2]~output_o ;
wire \DEC_B[1]~output_o ;
wire \DEC_B[0]~output_o ;
wire \DEC_C[5]~output_o ;
wire \DEC_C[4]~output_o ;
wire \DEC_C[3]~output_o ;
wire \DEC_C[2]~output_o ;
wire \DEC_C[1]~output_o ;
wire \DEC_C[0]~output_o ;
wire \DEC_Jump_PC[10]~output_o ;
wire \DEC_Jump_PC[9]~output_o ;
wire \DEC_Jump_PC[8]~output_o ;
wire \DEC_Jump_PC[7]~output_o ;
wire \DEC_Jump_PC[6]~output_o ;
wire \DEC_Jump_PC[5]~output_o ;
wire \DEC_Jump_PC[4]~output_o ;
wire \DEC_Jump_PC[3]~output_o ;
wire \DEC_Jump_PC[2]~output_o ;
wire \DEC_Jump_PC[1]~output_o ;
wire \DEC_Jump_PC[0]~output_o ;
wire \DEC_K_VAL[15]~output_o ;
wire \DEC_K_VAL[14]~output_o ;
wire \DEC_K_VAL[13]~output_o ;
wire \DEC_K_VAL[12]~output_o ;
wire \DEC_K_VAL[11]~output_o ;
wire \DEC_K_VAL[10]~output_o ;
wire \DEC_K_VAL[9]~output_o ;
wire \DEC_K_VAL[8]~output_o ;
wire \DEC_K_VAL[7]~output_o ;
wire \DEC_K_VAL[6]~output_o ;
wire \DEC_K_VAL[5]~output_o ;
wire \DEC_K_VAL[4]~output_o ;
wire \DEC_K_VAL[3]~output_o ;
wire \DEC_K_VAL[2]~output_o ;
wire \DEC_K_VAL[1]~output_o ;
wire \DEC_K_VAL[0]~output_o ;
wire \DEC_TYPE[6]~output_o ;
wire \DEC_TYPE[5]~output_o ;
wire \DEC_TYPE[4]~output_o ;
wire \DEC_TYPE[3]~output_o ;
wire \DEC_TYPE[2]~output_o ;
wire \DEC_TYPE[1]~output_o ;
wire \DEC_TYPE[0]~output_o ;
wire \Mem_Out[21]~output_o ;
wire \Mem_Out[20]~output_o ;
wire \Mem_Out[19]~output_o ;
wire \Mem_Out[18]~output_o ;
wire \Mem_Out[17]~output_o ;
wire \Mem_Out[16]~output_o ;
wire \Mem_Out[15]~output_o ;
wire \Mem_Out[14]~output_o ;
wire \Mem_Out[13]~output_o ;
wire \Mem_Out[12]~output_o ;
wire \Mem_Out[11]~output_o ;
wire \Mem_Out[10]~output_o ;
wire \Mem_Out[9]~output_o ;
wire \Mem_Out[8]~output_o ;
wire \Mem_Out[7]~output_o ;
wire \Mem_Out[6]~output_o ;
wire \Mem_Out[5]~output_o ;
wire \Mem_Out[4]~output_o ;
wire \Mem_Out[3]~output_o ;
wire \Mem_Out[2]~output_o ;
wire \Mem_Out[1]~output_o ;
wire \Mem_Out[0]~output_o ;
wire \New_PC[10]~output_o ;
wire \New_PC[9]~output_o ;
wire \New_PC[8]~output_o ;
wire \New_PC[7]~output_o ;
wire \New_PC[6]~output_o ;
wire \New_PC[5]~output_o ;
wire \New_PC[4]~output_o ;
wire \New_PC[3]~output_o ;
wire \New_PC[2]~output_o ;
wire \New_PC[1]~output_o ;
wire \New_PC[0]~output_o ;
wire \Pipe_A_Addr[9]~output_o ;
wire \Pipe_A_Addr[8]~output_o ;
wire \Pipe_A_Addr[7]~output_o ;
wire \Pipe_A_Addr[6]~output_o ;
wire \Pipe_A_Addr[5]~output_o ;
wire \Pipe_A_Addr[4]~output_o ;
wire \Pipe_A_Addr[3]~output_o ;
wire \Pipe_A_Addr[2]~output_o ;
wire \Pipe_A_Addr[1]~output_o ;
wire \Pipe_A_Addr[0]~output_o ;
wire \Pipe_ALU_SH[5]~output_o ;
wire \Pipe_ALU_SH[4]~output_o ;
wire \Pipe_ALU_SH[3]~output_o ;
wire \Pipe_ALU_SH[2]~output_o ;
wire \Pipe_ALU_SH[1]~output_o ;
wire \Pipe_ALU_SH[0]~output_o ;
wire \Pipe_B_Reg[5]~output_o ;
wire \Pipe_B_Reg[4]~output_o ;
wire \Pipe_B_Reg[3]~output_o ;
wire \Pipe_B_Reg[2]~output_o ;
wire \Pipe_B_Reg[1]~output_o ;
wire \Pipe_B_Reg[0]~output_o ;
wire \Pipe_C_Reg[5]~output_o ;
wire \Pipe_C_Reg[4]~output_o ;
wire \Pipe_C_Reg[3]~output_o ;
wire \Pipe_C_Reg[2]~output_o ;
wire \Pipe_C_Reg[1]~output_o ;
wire \Pipe_C_Reg[0]~output_o ;
wire \Pipe_Mem_Reg[1]~output_o ;
wire \Pipe_Mem_Reg[0]~output_o ;
wire \Pipe_Type_Reg[6]~output_o ;
wire \Pipe_Type_Reg[5]~output_o ;
wire \Pipe_Type_Reg[4]~output_o ;
wire \Pipe_Type_Reg[3]~output_o ;
wire \Pipe_Type_Reg[2]~output_o ;
wire \Pipe_Type_Reg[1]~output_o ;
wire \Pipe_Type_Reg[0]~output_o ;
wire \Shft_Out[15]~output_o ;
wire \Shft_Out[14]~output_o ;
wire \Shft_Out[13]~output_o ;
wire \Shft_Out[12]~output_o ;
wire \Shft_Out[11]~output_o ;
wire \Shft_Out[10]~output_o ;
wire \Shft_Out[9]~output_o ;
wire \Shft_Out[8]~output_o ;
wire \Shft_Out[7]~output_o ;
wire \Shft_Out[6]~output_o ;
wire \Shft_Out[5]~output_o ;
wire \Shft_Out[4]~output_o ;
wire \Shft_Out[3]~output_o ;
wire \Shft_Out[2]~output_o ;
wire \Shft_Out[1]~output_o ;
wire \Shft_Out[0]~output_o ;
wire \Clock~input_o ;
wire \Mem_Clock~input_o ;
wire \inst15|inst14~combout ;
wire \inst12~combout ;
wire \inst11|new_PC[0]~11_combout ;
wire \inst11|new_PC[0]~12 ;
wire \inst11|new_PC[1]~13_combout ;
wire \inst11|new_PC[1]~14 ;
wire \inst11|new_PC[2]~15_combout ;
wire \inst11|new_PC[2]~16 ;
wire \inst11|new_PC[3]~17_combout ;
wire \inst11|new_PC[3]~18 ;
wire \inst11|new_PC[4]~19_combout ;
wire \inst11|new_PC[4]~20 ;
wire \inst11|new_PC[5]~21_combout ;
wire \inst11|new_PC[5]~22 ;
wire \inst11|new_PC[6]~23_combout ;
wire \inst11|new_PC[6]~24 ;
wire \inst11|new_PC[7]~25_combout ;
wire \inst11|new_PC[7]~26 ;
wire \inst11|new_PC[8]~27_combout ;
wire \inst11|new_PC[8]~28 ;
wire \inst11|new_PC[9]~29_combout ;
wire \inst11|new_PC[9]~30 ;
wire \inst11|new_PC[10]~31_combout ;
wire \inst1|inst149~combout ;
wire \inst1|inst9~q ;
wire \inst1|inst151|inst70~q ;
wire \inst1|inst151|inst6~combout ;
wire \inst1|inst121~q ;
wire \inst1|inst136~q ;
wire \inst1|inst147|inst11~0_combout ;
wire \inst1|inst5~q ;
wire \inst1|inst151|inst11~combout ;
wire \inst1|inst117~q ;
wire \inst1|inst147|inst11~1_combout ;
wire \inst15|inst3|inst7~0_combout ;
wire \inst15|inst3|inst5|$00000|auto_generated|result_node[4]~1_combout ;
wire \inst1|inst27~q ;
wire \inst1|inst151|inst15~combout ;
wire \inst1|inst92~q ;
wire \inst1|inst105~q ;
wire \inst15|inst3|inst5|$00000|auto_generated|result_node[2]~3_combout ;
wire \inst1|inst29~q ;
wire \inst1|inst151|inst10~combout ;
wire \inst1|inst94~q ;
wire \inst1|inst107~q ;
wire \inst1|inst147|inst11~2_combout ;
wire \inst1|inst147|inst11~3_combout ;
wire \inst15|inst3|inst5|$00000|auto_generated|result_node[1]~4_combout ;
wire \inst1|inst30~q ;
wire \inst1|inst151|inst8~combout ;
wire \inst1|inst95~q ;
wire \inst15|inst3|inst5|$00000|auto_generated|result_node[3]~2_combout ;
wire \inst1|inst28~q ;
wire \inst1|inst151|inst9~combout ;
wire \inst1|inst93~q ;
wire \inst1|inst147|inst11~4_combout ;
wire \inst1|inst7~q ;
wire \inst1|inst151|inst3~combout ;
wire \inst1|inst119~q ;
wire \inst15|inst3|inst5|$00000|auto_generated|result_node[0]~5_combout ;
wire \inst1|inst31~q ;
wire \inst1|inst151|inst13~combout ;
wire \inst1|inst96~q ;
wire \inst1|inst147|inst11~5_combout ;
wire \inst1|inst108~q ;
wire \inst1|inst106~q ;
wire \inst1|inst147|inst11~6_combout ;
wire \inst1|inst134~q ;
wire \inst1|inst109~q ;
wire \inst1|inst147|inst11~7_combout ;
wire \inst1|inst147|inst11~8_combout ;
wire \inst1|inst147|inst11~9_combout ;
wire \inst1|inst147|inst11~10_combout ;
wire \inst1|inst147|inst11~11_combout ;
wire \inst1|inst147|inst11~12_combout ;
wire \inst1|inst147|inst11~13_combout ;
wire \inst15|inst2~combout ;
wire \KMUX_Reg_Bank_IN[15]~input_o ;
wire \inst1|inst19~q ;
wire \inst|inst2|$00000|auto_generated|result_node[15]~15_combout ;
wire \ALU_B_IN[15]~input_o ;
wire \KMUX_Reg_Bank_IN[14]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[14]~0_combout ;
wire \ALU_B_IN[14]~input_o ;
wire \KMUX_Reg_Bank_IN[13]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[13]~1_combout ;
wire \ALU_B_IN[13]~input_o ;
wire \KMUX_Reg_Bank_IN[12]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[12]~2_combout ;
wire \ALU_B_IN[12]~input_o ;
wire \KMUX_Reg_Bank_IN[11]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[11]~3_combout ;
wire \ALU_B_IN[11]~input_o ;
wire \KMUX_Reg_Bank_IN[10]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[10]~4_combout ;
wire \ALU_B_IN[10]~input_o ;
wire \KMUX_Reg_Bank_IN[9]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[9]~5_combout ;
wire \ALU_B_IN[9]~input_o ;
wire \KMUX_Reg_Bank_IN[8]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[8]~6_combout ;
wire \ALU_B_IN[8]~input_o ;
wire \KMUX_Reg_Bank_IN[7]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[7]~7_combout ;
wire \ALU_B_IN[7]~input_o ;
wire \KMUX_Reg_Bank_IN[6]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[6]~8_combout ;
wire \ALU_B_IN[6]~input_o ;
wire \KMUX_Reg_Bank_IN[5]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[5]~9_combout ;
wire \ALU_B_IN[5]~input_o ;
wire \KMUX_Reg_Bank_IN[4]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[4]~10_combout ;
wire \ALU_B_IN[4]~input_o ;
wire \KMUX_Reg_Bank_IN[3]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[3]~11_combout ;
wire \ALU_B_IN[3]~input_o ;
wire \KMUX_Reg_Bank_IN[2]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[2]~12_combout ;
wire \ALU_B_IN[2]~input_o ;
wire \KMUX_Reg_Bank_IN[1]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[1]~13_combout ;
wire \ALU_B_IN[1]~input_o ;
wire \KMUX_Reg_Bank_IN[0]~input_o ;
wire \inst|inst2|$00000|auto_generated|result_node[0]~14_combout ;
wire \ALU_B_IN[0]~input_o ;
wire \inst3|Add1~1 ;
wire \inst3|Add1~3 ;
wire \inst3|Add1~5 ;
wire \inst3|Add1~7 ;
wire \inst3|Add1~9 ;
wire \inst3|Add1~11 ;
wire \inst3|Add1~13 ;
wire \inst3|Add1~15 ;
wire \inst3|Add1~17 ;
wire \inst3|Add1~19 ;
wire \inst3|Add1~21 ;
wire \inst3|Add1~23 ;
wire \inst3|Add1~25 ;
wire \inst3|Add1~27 ;
wire \inst3|Add1~29 ;
wire \inst3|Add1~31 ;
wire \inst3|Add1~32_combout ;
wire \inst1|inst21~q ;
wire \inst1|inst80~q ;
wire \inst3|Add1~30_combout ;
wire \inst3|Add1~28_combout ;
wire \inst3|Add1~26_combout ;
wire \inst3|Add1~24_combout ;
wire \inst3|Add1~22_combout ;
wire \inst3|Add1~20_combout ;
wire \inst3|Add1~18_combout ;
wire \inst3|Add1~16_combout ;
wire \inst3|Add1~14_combout ;
wire \inst3|Add1~12_combout ;
wire \inst3|Add1~10_combout ;
wire \inst3|Add1~8_combout ;
wire \inst3|Add1~6_combout ;
wire \inst3|Add1~4_combout ;
wire \inst3|Add1~2_combout ;
wire \inst3|Add1~0_combout ;
wire \inst3|Add0~1 ;
wire \inst3|Add0~3 ;
wire \inst3|Add0~5 ;
wire \inst3|Add0~7 ;
wire \inst3|Add0~9 ;
wire \inst3|Add0~11 ;
wire \inst3|Add0~13 ;
wire \inst3|Add0~15 ;
wire \inst3|Add0~17 ;
wire \inst3|Add0~19 ;
wire \inst3|Add0~21 ;
wire \inst3|Add0~23 ;
wire \inst3|Add0~25 ;
wire \inst3|Add0~27 ;
wire \inst3|Add0~29 ;
wire \inst3|Add0~31 ;
wire \inst3|Add0~32_combout ;
wire \inst3|Mux0~0_combout ;
wire \inst1|inst20~q ;
wire \inst1|inst76~q ;
wire \inst1|inst23~q ;
wire \inst1|inst82~q ;
wire \inst1|inst22~q ;
wire \inst1|inst81~q ;
wire \inst3|Mux0~1_combout ;
wire \inst3|Mux0~2_combout ;
wire \inst3|Mux0~3_combout ;
wire \inst5|inst3~0_combout ;
wire \inst5|inst~q ;
wire \W[15]~input_o ;
wire \inst10|inst~0_combout ;
wire \W[14]~input_o ;
wire \W[13]~input_o ;
wire \W[12]~input_o ;
wire \inst10|inst~1_combout ;
wire \W[11]~input_o ;
wire \W[10]~input_o ;
wire \W[9]~input_o ;
wire \W[8]~input_o ;
wire \inst10|inst~2_combout ;
wire \W[7]~input_o ;
wire \W[6]~input_o ;
wire \W[5]~input_o ;
wire \W[4]~input_o ;
wire \inst10|inst~3_combout ;
wire \W[3]~input_o ;
wire \W[2]~input_o ;
wire \W[1]~input_o ;
wire \W[0]~input_o ;
wire \inst10|inst~4_combout ;
wire \inst10|inst~5_combout ;
wire \inst10|inst~6_combout ;
wire \inst15|inst3|inst5|$00000|auto_generated|result_node[5]~0_combout ;
wire \inst1|inst70~q ;
wire \inst1|inst69~q ;
wire \inst1|inst68~q ;
wire \inst1|inst67~q ;
wire \inst1|inst66~q ;
wire \inst1|inst65~q ;
wire \inst1|inst~q ;
wire \inst1|inst1~q ;
wire \inst1|inst2~q ;
wire \inst1|inst3~q ;
wire \inst1|inst24~q ;
wire \inst1|inst83~q ;
wire \inst1|inst25~q ;
wire \inst1|inst84~q ;
wire \inst1|inst11~q ;
wire \inst1|inst12~q ;
wire \inst1|inst13~q ;
wire \inst1|inst14~q ;
wire \inst1|inst15~q ;
wire \inst1|inst16~q ;
wire \inst1|inst26~q ;
wire \inst1|inst151|inst12~combout ;
wire \inst1|inst91~q ;
wire \inst1|inst104~q ;
wire \inst1|inst17~q ;
wire \inst1|inst18~q ;
wire \inst1|inst4~q ;
wire \inst1|inst151|inst1~combout ;
wire \inst1|inst116~q ;
wire \inst1|inst131~q ;
wire \inst1|inst132~q ;
wire \inst1|inst6~q ;
wire \inst1|inst151|inst2~combout ;
wire \inst1|inst118~q ;
wire \inst1|inst133~q ;
wire \inst1|inst8~q ;
wire \inst1|inst151|inst4~combout ;
wire \inst1|inst120~q ;
wire \inst1|inst135~q ;
wire \inst1|inst10~q ;
wire \inst1|inst151|inst5~combout ;
wire \inst1|inst122~q ;
wire \inst1|inst137~q ;
wire \inst3|ALU_Result[15]~0_combout ;
wire \inst3|ALU_Result[15]~1_combout ;
wire \inst3|Mux2~0_combout ;
wire \inst3|Mux2~1_combout ;
wire \inst3|Mux2~2_combout ;
wire \inst3|Add0~28_combout ;
wire \inst3|Mux2~3_combout ;
wire \inst3|ALU_Result[15]~2_combout ;
wire \inst3|Mux1~0_combout ;
wire \inst3|Mux1~1_combout ;
wire \inst3|Mux1~2_combout ;
wire \inst3|Add0~30_combout ;
wire \inst3|Mux1~3_combout ;
wire \inst4|inst|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst4|inst1|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux3~0_combout ;
wire \inst3|Mux3~1_combout ;
wire \inst3|Mux3~2_combout ;
wire \inst3|Add0~26_combout ;
wire \inst3|Mux3~3_combout ;
wire \inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst2|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux4~0_combout ;
wire \inst3|Mux4~1_combout ;
wire \inst3|Mux4~2_combout ;
wire \inst3|Add0~24_combout ;
wire \inst3|Mux4~3_combout ;
wire \inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst3|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux5~0_combout ;
wire \inst3|Mux5~1_combout ;
wire \inst3|Mux5~2_combout ;
wire \inst3|Add0~22_combout ;
wire \inst3|Mux5~3_combout ;
wire \inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst4|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux6~0_combout ;
wire \inst3|Mux6~1_combout ;
wire \inst3|Mux6~2_combout ;
wire \inst3|Add0~20_combout ;
wire \inst3|Mux6~3_combout ;
wire \inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst5|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux7~0_combout ;
wire \inst3|Mux7~1_combout ;
wire \inst3|Mux7~2_combout ;
wire \inst3|Add0~18_combout ;
wire \inst3|Mux7~3_combout ;
wire \inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst6|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux8~0_combout ;
wire \inst3|Mux8~1_combout ;
wire \inst3|Mux8~2_combout ;
wire \inst3|Add0~16_combout ;
wire \inst3|Mux8~3_combout ;
wire \inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst7|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux9~0_combout ;
wire \inst3|Mux9~1_combout ;
wire \inst3|Mux9~2_combout ;
wire \inst3|Add0~14_combout ;
wire \inst3|Mux9~3_combout ;
wire \inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst8|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux10~0_combout ;
wire \inst3|Mux10~1_combout ;
wire \inst3|Mux10~2_combout ;
wire \inst3|Add0~12_combout ;
wire \inst3|Mux10~3_combout ;
wire \inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst9|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux11~0_combout ;
wire \inst3|Mux11~1_combout ;
wire \inst3|Mux11~2_combout ;
wire \inst3|Add0~10_combout ;
wire \inst3|Mux11~3_combout ;
wire \inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst10|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux12~0_combout ;
wire \inst3|Mux12~1_combout ;
wire \inst3|Mux12~2_combout ;
wire \inst3|Add0~8_combout ;
wire \inst3|Mux12~3_combout ;
wire \inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst11|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux13~0_combout ;
wire \inst3|Mux13~1_combout ;
wire \inst3|Mux13~2_combout ;
wire \inst3|Add0~6_combout ;
wire \inst3|Mux13~3_combout ;
wire \inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst12|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux14~0_combout ;
wire \inst3|Mux14~1_combout ;
wire \inst3|Mux14~2_combout ;
wire \inst3|Add0~4_combout ;
wire \inst3|Mux14~3_combout ;
wire \inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst13|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux15~0_combout ;
wire \inst3|Mux15~1_combout ;
wire \inst3|Mux15~2_combout ;
wire \inst3|Add0~2_combout ;
wire \inst3|Mux15~3_combout ;
wire \inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst14|$00001|auto_generated|result_node[0]~0_combout ;
wire \inst3|Mux16~0_combout ;
wire \inst3|Mux16~1_combout ;
wire \inst3|Mux16~2_combout ;
wire \inst3|Add0~0_combout ;
wire \inst3|Mux16~3_combout ;
wire \inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ;
wire \inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ;
wire [10:0] \inst11|new_PC ;
wire [27:0] \inst15|inst3|inst|altsyncram_component|auto_generated|q_a ;
wire [16:0] \inst3|ALU_Result ;
wire [21:0] \inst14|altsyncram_component|auto_generated|q_a ;
wire [2:0] \inst15|inst|inst|out ;
wire [10:0] \inst15|inst|inst3|out ;
wire [9:0] \inst15|inst|inst2|out ;
wire [15:0] \inst15|inst|inst1|out ;

wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [6] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [10] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [8] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [27] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [26] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [25] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [24] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [23] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [22] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [18] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [17] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [16] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [15] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [14] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [13] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [5] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [19] = \inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [18] = \inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [20] = \inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [21] = \inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [4] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [3] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [2] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [1] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [0] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [12] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [11] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [9] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [7] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [17] = \inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [16] = \inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [15] = \inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [14] = \inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [13] = \inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [12] = \inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [11] = \inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [10] = \inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [9] = \inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [8] = \inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [7] = \inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [6] = \inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [5] = \inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [4] = \inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [3] = \inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [2] = \inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [1] = \inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst14|altsyncram_component|auto_generated|q_a [0] = \inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [21] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [20] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst15|inst3|inst|altsyncram_component|auto_generated|q_a [19] = \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

cycloneive_io_obuf \PreLoad~output (
	.i(\inst10|inst~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PreLoad~output_o ),
	.obar());
// synopsys translate_off
defparam \PreLoad~output .bus_hold = "false";
defparam \PreLoad~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Hold~output (
	.i(\inst1|inst147|inst11~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Hold~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Hold~output .bus_hold = "false";
defparam \Pipe_Hold~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_K_Reg~output (
	.i(\inst1|inst19~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_K_Reg~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_K_Reg~output .bus_hold = "false";
defparam \Pipe_K_Reg~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[5]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[5]~output .bus_hold = "false";
defparam \DEC_ALU_SH[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[4]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[4]~output .bus_hold = "false";
defparam \DEC_ALU_SH[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[3]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[3]~output .bus_hold = "false";
defparam \DEC_ALU_SH[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[2]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[2]~output .bus_hold = "false";
defparam \DEC_ALU_SH[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[1]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[1]~output .bus_hold = "false";
defparam \DEC_ALU_SH[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_ALU_SH[0]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_ALU_SH[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_ALU_SH[0]~output .bus_hold = "false";
defparam \DEC_ALU_SH[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[5]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[5]~output .bus_hold = "false";
defparam \DEC_B[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[4]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[4]~output .bus_hold = "false";
defparam \DEC_B[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[3]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[3]~output .bus_hold = "false";
defparam \DEC_B[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[2]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[2]~output .bus_hold = "false";
defparam \DEC_B[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[1]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[1]~output .bus_hold = "false";
defparam \DEC_B[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_B[0]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_B[0]~output .bus_hold = "false";
defparam \DEC_B[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[5]~output (
	.i(\inst15|inst3|inst5|$00000|auto_generated|result_node[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[5]~output .bus_hold = "false";
defparam \DEC_C[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[4]~output (
	.i(\inst15|inst3|inst5|$00000|auto_generated|result_node[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[4]~output .bus_hold = "false";
defparam \DEC_C[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[3]~output (
	.i(\inst15|inst3|inst5|$00000|auto_generated|result_node[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[3]~output .bus_hold = "false";
defparam \DEC_C[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[2]~output (
	.i(\inst15|inst3|inst5|$00000|auto_generated|result_node[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[2]~output .bus_hold = "false";
defparam \DEC_C[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[1]~output (
	.i(\inst15|inst3|inst5|$00000|auto_generated|result_node[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[1]~output .bus_hold = "false";
defparam \DEC_C[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_C[0]~output (
	.i(\inst15|inst3|inst5|$00000|auto_generated|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_C[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_C[0]~output .bus_hold = "false";
defparam \DEC_C[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[10]~output (
	.i(\inst15|inst|inst3|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[10]~output .bus_hold = "false";
defparam \DEC_Jump_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[9]~output (
	.i(\inst15|inst|inst3|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[9]~output .bus_hold = "false";
defparam \DEC_Jump_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[8]~output (
	.i(\inst15|inst|inst3|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[8]~output .bus_hold = "false";
defparam \DEC_Jump_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[7]~output (
	.i(\inst15|inst|inst1|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[7]~output .bus_hold = "false";
defparam \DEC_Jump_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[6]~output (
	.i(\inst15|inst|inst1|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[6]~output .bus_hold = "false";
defparam \DEC_Jump_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[5]~output (
	.i(\inst15|inst|inst1|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[5]~output .bus_hold = "false";
defparam \DEC_Jump_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[4]~output (
	.i(\inst15|inst|inst1|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[4]~output .bus_hold = "false";
defparam \DEC_Jump_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[3]~output (
	.i(\inst15|inst|inst1|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[3]~output .bus_hold = "false";
defparam \DEC_Jump_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[2]~output (
	.i(\inst15|inst|inst1|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[2]~output .bus_hold = "false";
defparam \DEC_Jump_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[1]~output (
	.i(\inst15|inst|inst1|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[1]~output .bus_hold = "false";
defparam \DEC_Jump_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_Jump_PC[0]~output (
	.i(\inst15|inst|inst1|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_Jump_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_Jump_PC[0]~output .bus_hold = "false";
defparam \DEC_Jump_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[15]~output (
	.i(\inst15|inst|inst1|out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[15]~output .bus_hold = "false";
defparam \DEC_K_VAL[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[14]~output (
	.i(\inst15|inst|inst1|out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[14]~output .bus_hold = "false";
defparam \DEC_K_VAL[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[13]~output (
	.i(\inst15|inst|inst1|out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[13]~output .bus_hold = "false";
defparam \DEC_K_VAL[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[12]~output (
	.i(\inst15|inst|inst1|out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[12]~output .bus_hold = "false";
defparam \DEC_K_VAL[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[11]~output (
	.i(\inst15|inst|inst1|out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[11]~output .bus_hold = "false";
defparam \DEC_K_VAL[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[10]~output (
	.i(\inst15|inst|inst1|out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[10]~output .bus_hold = "false";
defparam \DEC_K_VAL[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[9]~output (
	.i(\inst15|inst|inst1|out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[9]~output .bus_hold = "false";
defparam \DEC_K_VAL[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[8]~output (
	.i(\inst15|inst|inst1|out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[8]~output .bus_hold = "false";
defparam \DEC_K_VAL[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[7]~output (
	.i(\inst15|inst|inst1|out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[7]~output .bus_hold = "false";
defparam \DEC_K_VAL[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[6]~output (
	.i(\inst15|inst|inst1|out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[6]~output .bus_hold = "false";
defparam \DEC_K_VAL[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[5]~output (
	.i(\inst15|inst|inst1|out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[5]~output .bus_hold = "false";
defparam \DEC_K_VAL[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[4]~output (
	.i(\inst15|inst|inst1|out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[4]~output .bus_hold = "false";
defparam \DEC_K_VAL[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[3]~output (
	.i(\inst15|inst|inst1|out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[3]~output .bus_hold = "false";
defparam \DEC_K_VAL[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[2]~output (
	.i(\inst15|inst|inst1|out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[2]~output .bus_hold = "false";
defparam \DEC_K_VAL[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[1]~output (
	.i(\inst15|inst|inst1|out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[1]~output .bus_hold = "false";
defparam \DEC_K_VAL[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_K_VAL[0]~output (
	.i(\inst15|inst|inst1|out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_K_VAL[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_K_VAL[0]~output .bus_hold = "false";
defparam \DEC_K_VAL[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[6]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[6]~output .bus_hold = "false";
defparam \DEC_TYPE[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[5]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[5]~output .bus_hold = "false";
defparam \DEC_TYPE[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[4]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[4]~output .bus_hold = "false";
defparam \DEC_TYPE[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[3]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[3]~output .bus_hold = "false";
defparam \DEC_TYPE[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[2]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[2]~output .bus_hold = "false";
defparam \DEC_TYPE[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[1]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[1]~output .bus_hold = "false";
defparam \DEC_TYPE[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DEC_TYPE[0]~output (
	.i(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEC_TYPE[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DEC_TYPE[0]~output .bus_hold = "false";
defparam \DEC_TYPE[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[21]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[21]~output .bus_hold = "false";
defparam \Mem_Out[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[20]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[20]~output .bus_hold = "false";
defparam \Mem_Out[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[19]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[19]~output .bus_hold = "false";
defparam \Mem_Out[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[18]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[18]~output .bus_hold = "false";
defparam \Mem_Out[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[17]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[17]~output .bus_hold = "false";
defparam \Mem_Out[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[16]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[16]~output .bus_hold = "false";
defparam \Mem_Out[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[15]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[15]~output .bus_hold = "false";
defparam \Mem_Out[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[14]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[14]~output .bus_hold = "false";
defparam \Mem_Out[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[13]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[13]~output .bus_hold = "false";
defparam \Mem_Out[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[12]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[12]~output .bus_hold = "false";
defparam \Mem_Out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[11]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[11]~output .bus_hold = "false";
defparam \Mem_Out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[10]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[10]~output .bus_hold = "false";
defparam \Mem_Out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[9]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[9]~output .bus_hold = "false";
defparam \Mem_Out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[8]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[8]~output .bus_hold = "false";
defparam \Mem_Out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[7]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[7]~output .bus_hold = "false";
defparam \Mem_Out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[6]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[6]~output .bus_hold = "false";
defparam \Mem_Out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[5]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[5]~output .bus_hold = "false";
defparam \Mem_Out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[4]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[4]~output .bus_hold = "false";
defparam \Mem_Out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[3]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[3]~output .bus_hold = "false";
defparam \Mem_Out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[2]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[2]~output .bus_hold = "false";
defparam \Mem_Out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[1]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[1]~output .bus_hold = "false";
defparam \Mem_Out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Mem_Out[0]~output (
	.i(\inst14|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_Out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_Out[0]~output .bus_hold = "false";
defparam \Mem_Out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[10]~output (
	.i(\inst11|new_PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[10]~output .bus_hold = "false";
defparam \New_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[9]~output (
	.i(\inst11|new_PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[9]~output .bus_hold = "false";
defparam \New_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[8]~output (
	.i(\inst11|new_PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[8]~output .bus_hold = "false";
defparam \New_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[7]~output (
	.i(\inst11|new_PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[7]~output .bus_hold = "false";
defparam \New_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[6]~output (
	.i(\inst11|new_PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[6]~output .bus_hold = "false";
defparam \New_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[5]~output (
	.i(\inst11|new_PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[5]~output .bus_hold = "false";
defparam \New_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[4]~output (
	.i(\inst11|new_PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[4]~output .bus_hold = "false";
defparam \New_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[3]~output (
	.i(\inst11|new_PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[3]~output .bus_hold = "false";
defparam \New_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[2]~output (
	.i(\inst11|new_PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[2]~output .bus_hold = "false";
defparam \New_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[1]~output (
	.i(\inst11|new_PC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[1]~output .bus_hold = "false";
defparam \New_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \New_PC[0]~output (
	.i(\inst11|new_PC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\New_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \New_PC[0]~output .bus_hold = "false";
defparam \New_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[9]~output (
	.i(\inst1|inst70~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[9]~output .bus_hold = "false";
defparam \Pipe_A_Addr[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[8]~output (
	.i(\inst1|inst69~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[8]~output .bus_hold = "false";
defparam \Pipe_A_Addr[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[7]~output (
	.i(\inst1|inst68~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[7]~output .bus_hold = "false";
defparam \Pipe_A_Addr[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[6]~output (
	.i(\inst1|inst67~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[6]~output .bus_hold = "false";
defparam \Pipe_A_Addr[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[5]~output (
	.i(\inst1|inst66~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[5]~output .bus_hold = "false";
defparam \Pipe_A_Addr[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[4]~output (
	.i(\inst1|inst65~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[4]~output .bus_hold = "false";
defparam \Pipe_A_Addr[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[3]~output (
	.i(\inst1|inst~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[3]~output .bus_hold = "false";
defparam \Pipe_A_Addr[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[2]~output (
	.i(\inst1|inst1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[2]~output .bus_hold = "false";
defparam \Pipe_A_Addr[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[1]~output (
	.i(\inst1|inst2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[1]~output .bus_hold = "false";
defparam \Pipe_A_Addr[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_A_Addr[0]~output (
	.i(\inst1|inst3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_A_Addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_A_Addr[0]~output .bus_hold = "false";
defparam \Pipe_A_Addr[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[5]~output (
	.i(\inst1|inst76~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[5]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[4]~output (
	.i(\inst1|inst80~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[4]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[3]~output (
	.i(\inst1|inst81~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[3]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[2]~output (
	.i(\inst1|inst82~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[2]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[1]~output (
	.i(\inst1|inst83~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[1]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_ALU_SH[0]~output (
	.i(\inst1|inst84~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_ALU_SH[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_ALU_SH[0]~output .bus_hold = "false";
defparam \Pipe_ALU_SH[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[5]~output (
	.i(\inst1|inst11~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[5]~output .bus_hold = "false";
defparam \Pipe_B_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[4]~output (
	.i(\inst1|inst12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[4]~output .bus_hold = "false";
defparam \Pipe_B_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[3]~output (
	.i(\inst1|inst13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[3]~output .bus_hold = "false";
defparam \Pipe_B_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[2]~output (
	.i(\inst1|inst14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[2]~output .bus_hold = "false";
defparam \Pipe_B_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[1]~output (
	.i(\inst1|inst15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[1]~output .bus_hold = "false";
defparam \Pipe_B_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_B_Reg[0]~output (
	.i(\inst1|inst16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_B_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_B_Reg[0]~output .bus_hold = "false";
defparam \Pipe_B_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[5]~output (
	.i(\inst1|inst104~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[5]~output .bus_hold = "false";
defparam \Pipe_C_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[4]~output (
	.i(\inst1|inst105~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[4]~output .bus_hold = "false";
defparam \Pipe_C_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[3]~output (
	.i(\inst1|inst106~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[3]~output .bus_hold = "false";
defparam \Pipe_C_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[2]~output (
	.i(\inst1|inst107~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[2]~output .bus_hold = "false";
defparam \Pipe_C_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[1]~output (
	.i(\inst1|inst108~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[1]~output .bus_hold = "false";
defparam \Pipe_C_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_C_Reg[0]~output (
	.i(\inst1|inst109~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_C_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_C_Reg[0]~output .bus_hold = "false";
defparam \Pipe_C_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Mem_Reg[1]~output (
	.i(\inst1|inst17~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Mem_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Mem_Reg[1]~output .bus_hold = "false";
defparam \Pipe_Mem_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Mem_Reg[0]~output (
	.i(\inst1|inst18~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Mem_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Mem_Reg[0]~output .bus_hold = "false";
defparam \Pipe_Mem_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[6]~output (
	.i(\inst1|inst131~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[6]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[5]~output (
	.i(\inst1|inst132~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[5]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[4]~output (
	.i(\inst1|inst133~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[4]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[3]~output (
	.i(\inst1|inst134~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[3]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[2]~output (
	.i(\inst1|inst135~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[2]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[1]~output (
	.i(\inst1|inst136~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[1]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Pipe_Type_Reg[0]~output (
	.i(\inst1|inst137~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Pipe_Type_Reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Pipe_Type_Reg[0]~output .bus_hold = "false";
defparam \Pipe_Type_Reg[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[15]~output (
	.i(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[15]~output .bus_hold = "false";
defparam \Shft_Out[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[14]~output (
	.i(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[14]~output .bus_hold = "false";
defparam \Shft_Out[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[13]~output (
	.i(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[13]~output .bus_hold = "false";
defparam \Shft_Out[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[12]~output (
	.i(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[12]~output .bus_hold = "false";
defparam \Shft_Out[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[11]~output (
	.i(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[11]~output .bus_hold = "false";
defparam \Shft_Out[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[10]~output (
	.i(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[10]~output .bus_hold = "false";
defparam \Shft_Out[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[9]~output (
	.i(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[9]~output .bus_hold = "false";
defparam \Shft_Out[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[8]~output (
	.i(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[8]~output .bus_hold = "false";
defparam \Shft_Out[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[7]~output (
	.i(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[7]~output .bus_hold = "false";
defparam \Shft_Out[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[6]~output (
	.i(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[6]~output .bus_hold = "false";
defparam \Shft_Out[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[5]~output (
	.i(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[5]~output .bus_hold = "false";
defparam \Shft_Out[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[4]~output (
	.i(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[4]~output .bus_hold = "false";
defparam \Shft_Out[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[3]~output (
	.i(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[3]~output .bus_hold = "false";
defparam \Shft_Out[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[2]~output (
	.i(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[2]~output .bus_hold = "false";
defparam \Shft_Out[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[1]~output (
	.i(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[1]~output .bus_hold = "false";
defparam \Shft_Out[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Shft_Out[0]~output (
	.i(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Shft_Out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Shft_Out[0]~output .bus_hold = "false";
defparam \Shft_Out[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \Mem_Clock~input (
	.i(Mem_Clock),
	.ibar(gnd),
	.o(\Mem_Clock~input_o ));
// synopsys translate_off
defparam \Mem_Clock~input .bus_hold = "false";
defparam \Mem_Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst14 (
// Equation(s):
// \inst15|inst14~combout  = LCELL((\Mem_Clock~input_o  & !\inst1|inst147|inst11~13_combout ))

	.dataa(\Mem_Clock~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst147|inst11~13_combout ),
	.cin(gnd),
	.combout(\inst15|inst14~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst14 .lut_mask = 16'h00AA;
defparam \inst15|inst14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb inst12(
// Equation(s):
// \inst12~combout  = LCELL((\Clock~input_o  & !\inst1|inst147|inst11~13_combout ))

	.dataa(\Clock~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst147|inst11~13_combout ),
	.cin(gnd),
	.combout(\inst12~combout ),
	.cout());
// synopsys translate_off
defparam inst12.lut_mask = 16'h00AA;
defparam inst12.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[0]~11 (
// Equation(s):
// \inst11|new_PC[0]~11_combout  = \inst11|new_PC [0] $ (VCC)
// \inst11|new_PC[0]~12  = CARRY(\inst11|new_PC [0])

	.dataa(\inst11|new_PC [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|new_PC[0]~11_combout ),
	.cout(\inst11|new_PC[0]~12 ));
// synopsys translate_off
defparam \inst11|new_PC[0]~11 .lut_mask = 16'h55AA;
defparam \inst11|new_PC[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[1]~13 (
// Equation(s):
// \inst11|new_PC[1]~13_combout  = (\inst11|new_PC [1] & (!\inst11|new_PC[0]~12 )) # (!\inst11|new_PC [1] & ((\inst11|new_PC[0]~12 ) # (GND)))
// \inst11|new_PC[1]~14  = CARRY((!\inst11|new_PC[0]~12 ) # (!\inst11|new_PC [1]))

	.dataa(\inst11|new_PC [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|new_PC[0]~12 ),
	.combout(\inst11|new_PC[1]~13_combout ),
	.cout(\inst11|new_PC[1]~14 ));
// synopsys translate_off
defparam \inst11|new_PC[1]~13 .lut_mask = 16'h5A5F;
defparam \inst11|new_PC[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[2]~15 (
// Equation(s):
// \inst11|new_PC[2]~15_combout  = (\inst11|new_PC [2] & (\inst11|new_PC[1]~14  $ (GND))) # (!\inst11|new_PC [2] & (!\inst11|new_PC[1]~14  & VCC))
// \inst11|new_PC[2]~16  = CARRY((\inst11|new_PC [2] & !\inst11|new_PC[1]~14 ))

	.dataa(\inst11|new_PC [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|new_PC[1]~14 ),
	.combout(\inst11|new_PC[2]~15_combout ),
	.cout(\inst11|new_PC[2]~16 ));
// synopsys translate_off
defparam \inst11|new_PC[2]~15 .lut_mask = 16'hA50A;
defparam \inst11|new_PC[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[3]~17 (
// Equation(s):
// \inst11|new_PC[3]~17_combout  = (\inst11|new_PC [3] & (!\inst11|new_PC[2]~16 )) # (!\inst11|new_PC [3] & ((\inst11|new_PC[2]~16 ) # (GND)))
// \inst11|new_PC[3]~18  = CARRY((!\inst11|new_PC[2]~16 ) # (!\inst11|new_PC [3]))

	.dataa(\inst11|new_PC [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|new_PC[2]~16 ),
	.combout(\inst11|new_PC[3]~17_combout ),
	.cout(\inst11|new_PC[3]~18 ));
// synopsys translate_off
defparam \inst11|new_PC[3]~17 .lut_mask = 16'h5A5F;
defparam \inst11|new_PC[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[4]~19 (
// Equation(s):
// \inst11|new_PC[4]~19_combout  = (\inst11|new_PC [4] & (\inst11|new_PC[3]~18  $ (GND))) # (!\inst11|new_PC [4] & (!\inst11|new_PC[3]~18  & VCC))
// \inst11|new_PC[4]~20  = CARRY((\inst11|new_PC [4] & !\inst11|new_PC[3]~18 ))

	.dataa(\inst11|new_PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|new_PC[3]~18 ),
	.combout(\inst11|new_PC[4]~19_combout ),
	.cout(\inst11|new_PC[4]~20 ));
// synopsys translate_off
defparam \inst11|new_PC[4]~19 .lut_mask = 16'hA50A;
defparam \inst11|new_PC[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[5]~21 (
// Equation(s):
// \inst11|new_PC[5]~21_combout  = (\inst11|new_PC [5] & (!\inst11|new_PC[4]~20 )) # (!\inst11|new_PC [5] & ((\inst11|new_PC[4]~20 ) # (GND)))
// \inst11|new_PC[5]~22  = CARRY((!\inst11|new_PC[4]~20 ) # (!\inst11|new_PC [5]))

	.dataa(\inst11|new_PC [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|new_PC[4]~20 ),
	.combout(\inst11|new_PC[5]~21_combout ),
	.cout(\inst11|new_PC[5]~22 ));
// synopsys translate_off
defparam \inst11|new_PC[5]~21 .lut_mask = 16'h5A5F;
defparam \inst11|new_PC[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[6]~23 (
// Equation(s):
// \inst11|new_PC[6]~23_combout  = (\inst11|new_PC [6] & (\inst11|new_PC[5]~22  $ (GND))) # (!\inst11|new_PC [6] & (!\inst11|new_PC[5]~22  & VCC))
// \inst11|new_PC[6]~24  = CARRY((\inst11|new_PC [6] & !\inst11|new_PC[5]~22 ))

	.dataa(\inst11|new_PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|new_PC[5]~22 ),
	.combout(\inst11|new_PC[6]~23_combout ),
	.cout(\inst11|new_PC[6]~24 ));
// synopsys translate_off
defparam \inst11|new_PC[6]~23 .lut_mask = 16'hA50A;
defparam \inst11|new_PC[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[7]~25 (
// Equation(s):
// \inst11|new_PC[7]~25_combout  = (\inst11|new_PC [7] & (!\inst11|new_PC[6]~24 )) # (!\inst11|new_PC [7] & ((\inst11|new_PC[6]~24 ) # (GND)))
// \inst11|new_PC[7]~26  = CARRY((!\inst11|new_PC[6]~24 ) # (!\inst11|new_PC [7]))

	.dataa(\inst11|new_PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|new_PC[6]~24 ),
	.combout(\inst11|new_PC[7]~25_combout ),
	.cout(\inst11|new_PC[7]~26 ));
// synopsys translate_off
defparam \inst11|new_PC[7]~25 .lut_mask = 16'h5A5F;
defparam \inst11|new_PC[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst15|inst|inst1|out[15] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[15] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[15] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[7] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[7]~25_combout ),
	.asdata(\inst15|inst|inst1|out [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[7] .is_wysiwyg = "true";
defparam \inst11|new_PC[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[8]~27 (
// Equation(s):
// \inst11|new_PC[8]~27_combout  = (\inst11|new_PC [8] & (\inst11|new_PC[7]~26  $ (GND))) # (!\inst11|new_PC [8] & (!\inst11|new_PC[7]~26  & VCC))
// \inst11|new_PC[8]~28  = CARRY((\inst11|new_PC [8] & !\inst11|new_PC[7]~26 ))

	.dataa(\inst11|new_PC [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|new_PC[7]~26 ),
	.combout(\inst11|new_PC[8]~27_combout ),
	.cout(\inst11|new_PC[8]~28 ));
// synopsys translate_off
defparam \inst11|new_PC[8]~27 .lut_mask = 16'hA50A;
defparam \inst11|new_PC[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[9]~29 (
// Equation(s):
// \inst11|new_PC[9]~29_combout  = (\inst11|new_PC [9] & (!\inst11|new_PC[8]~28 )) # (!\inst11|new_PC [9] & ((\inst11|new_PC[8]~28 ) # (GND)))
// \inst11|new_PC[9]~30  = CARRY((!\inst11|new_PC[8]~28 ) # (!\inst11|new_PC [9]))

	.dataa(\inst11|new_PC [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|new_PC[8]~28 ),
	.combout(\inst11|new_PC[9]~29_combout ),
	.cout(\inst11|new_PC[9]~30 ));
// synopsys translate_off
defparam \inst11|new_PC[9]~29 .lut_mask = 16'h5A5F;
defparam \inst11|new_PC[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst11|new_PC[10]~31 (
// Equation(s):
// \inst11|new_PC[10]~31_combout  = \inst11|new_PC [10] $ (!\inst11|new_PC[9]~30 )

	.dataa(\inst11|new_PC [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst11|new_PC[9]~30 ),
	.combout(\inst11|new_PC[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|new_PC[10]~31 .lut_mask = 16'hA5A5;
defparam \inst11|new_PC[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

dffeas \inst15|inst|inst3|out[10] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst3|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst3|out[10] .is_wysiwyg = "true";
defparam \inst15|inst|inst3|out[10] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[10] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[10]~31_combout ),
	.asdata(\inst15|inst|inst3|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[10] .is_wysiwyg = "true";
defparam \inst11|new_PC[10] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
// synopsys translate_on

dffeas \inst15|inst|inst3|out[9] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst3|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst3|out[9] .is_wysiwyg = "true";
defparam \inst15|inst|inst3|out[9] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[9] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[9]~29_combout ),
	.asdata(\inst15|inst|inst3|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[9] .is_wysiwyg = "true";
defparam \inst11|new_PC[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
// synopsys translate_on

dffeas \inst15|inst|inst3|out[8] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst3|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst3|out[8] .is_wysiwyg = "true";
defparam \inst15|inst|inst3|out[8] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[8] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[8]~27_combout ),
	.asdata(\inst15|inst|inst3|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[8] .is_wysiwyg = "true";
defparam \inst11|new_PC[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[14] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[14] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[14] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[6] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[6]~23_combout ),
	.asdata(\inst15|inst|inst1|out [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[6] .is_wysiwyg = "true";
defparam \inst11|new_PC[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[13] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[13] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[13] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[5] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[5]~21_combout ),
	.asdata(\inst15|inst|inst1|out [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[5] .is_wysiwyg = "true";
defparam \inst11|new_PC[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[12] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[12] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[12] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[4] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[4]~19_combout ),
	.asdata(\inst15|inst|inst1|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[4] .is_wysiwyg = "true";
defparam \inst11|new_PC[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[11] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[11] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[11] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[3] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[3]~17_combout ),
	.asdata(\inst15|inst|inst1|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[3] .is_wysiwyg = "true";
defparam \inst11|new_PC[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[10] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[10] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[10] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[2] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[2]~15_combout ),
	.asdata(\inst15|inst|inst1|out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[2] .is_wysiwyg = "true";
defparam \inst11|new_PC[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[9] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[9] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[9] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[1] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[1]~13_combout ),
	.asdata(\inst15|inst|inst1|out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[1] .is_wysiwyg = "true";
defparam \inst11|new_PC[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[8] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[8] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[8] .power_up = "low";
// synopsys translate_on

dffeas \inst11|new_PC[0] (
	.clk(\inst12~combout ),
	.d(\inst11|new_PC[0]~11_combout ),
	.asdata(\inst15|inst|inst1|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst10|inst~6_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|new_PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|new_PC[0] .is_wysiwyg = "true";
defparam \inst11|new_PC[0] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9;
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA;
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002;
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004;
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 128'h0000FFFFFFFF0000007F00FFFF00FCE1;
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst149 (
// Equation(s):
// \inst1|inst149~combout  = LCELL((\Clock~input_o  & !\inst1|inst147|inst11~13_combout ))

	.dataa(\Clock~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst147|inst11~13_combout ),
	.cin(gnd),
	.combout(\inst1|inst149~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst149 .lut_mask = 16'h00AA;
defparam \inst1|inst149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 128'h00000000000000000000FF000000FFF1;
// synopsys translate_on

dffeas \inst1|inst9 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9 .is_wysiwyg = "true";
defparam \inst1|inst9 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst151|inst70 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst147|inst11~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst151|inst70~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst151|inst70 .is_wysiwyg = "true";
defparam \inst1|inst151|inst70 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst6 (
// Equation(s):
// \inst1|inst151|inst6~combout  = (\inst1|inst9~q  & !\inst1|inst151|inst70~q )

	.dataa(\inst1|inst9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst151|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst6 .lut_mask = 16'h00AA;
defparam \inst1|inst151|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst121 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst121~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst121 .is_wysiwyg = "true";
defparam \inst1|inst121 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst136 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst121~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst136~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst136 .is_wysiwyg = "true";
defparam \inst1|inst136 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~0 (
// Equation(s):
// \inst1|inst147|inst11~0_combout  = (\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [6] & ((\inst1|inst151|inst6~combout ) # ((\inst1|inst121~q ) # (\inst1|inst136~q ))))

	.dataa(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst1|inst151|inst6~combout ),
	.datac(\inst1|inst121~q ),
	.datad(\inst1|inst136~q ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~0 .lut_mask = 16'hAAA8;
defparam \inst1|inst147|inst11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 128'hFFFF000000000000007F00000000C080;
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 128'h0000000000000000007F00000000C086;
// synopsys translate_on

dffeas \inst1|inst5 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst5 .is_wysiwyg = "true";
defparam \inst1|inst5 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst11 (
// Equation(s):
// \inst1|inst151|inst11~combout  = (\inst1|inst5~q  & !\inst1|inst151|inst70~q )

	.dataa(\inst1|inst5~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst151|inst11~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst11 .lut_mask = 16'h00AA;
defparam \inst1|inst151|inst11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst117 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst117~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst117 .is_wysiwyg = "true";
defparam \inst1|inst117 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~1 (
// Equation(s):
// \inst1|inst147|inst11~1_combout  = (\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [10] & ((\inst1|inst117~q ) # ((\inst1|inst5~q  & !\inst1|inst151|inst70~q ))))

	.dataa(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst1|inst117~q ),
	.datac(\inst1|inst5~q ),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~1 .lut_mask = 16'h88A8;
defparam \inst1|inst147|inst11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 128'h0000000000000000007F000000FF00F0;
// synopsys translate_on

dffeas \inst15|inst|inst2|out[2] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst2|out[2] .is_wysiwyg = "true";
defparam \inst15|inst|inst2|out[2] .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst|inst2|out[4] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst2|out[4] .is_wysiwyg = "true";
defparam \inst15|inst|inst2|out[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst3|inst7~0 (
// Equation(s):
// \inst15|inst3|inst7~0_combout  = (\inst14|altsyncram_component|auto_generated|q_a [19] & (!\inst14|altsyncram_component|auto_generated|q_a [21] & ((!\inst14|altsyncram_component|auto_generated|q_a [20]) # (!\inst14|altsyncram_component|auto_generated|q_a 
// [18]))))

	.dataa(\inst14|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst14|altsyncram_component|auto_generated|q_a [18]),
	.datac(\inst14|altsyncram_component|auto_generated|q_a [20]),
	.datad(\inst14|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst15|inst3|inst7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst3|inst7~0 .lut_mask = 16'h002A;
defparam \inst15|inst3|inst7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst3|inst5|$00000|auto_generated|result_node[4]~1 (
// Equation(s):
// \inst15|inst3|inst5|$00000|auto_generated|result_node[4]~1_combout  = (\inst15|inst3|inst7~0_combout  & (\inst15|inst|inst3|out [9])) # (!\inst15|inst3|inst7~0_combout  & ((\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\inst15|inst|inst3|out [9]),
	.datab(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\inst15|inst3|inst7~0_combout ),
	.cin(gnd),
	.combout(\inst15|inst3|inst5|$00000|auto_generated|result_node[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[4]~1 .lut_mask = 16'hAACC;
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst27 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst5|$00000|auto_generated|result_node[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst27 .is_wysiwyg = "true";
defparam \inst1|inst27 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst15 (
// Equation(s):
// \inst1|inst151|inst15~combout  = (\inst1|inst27~q  & !\inst1|inst151|inst70~q )

	.dataa(\inst1|inst27~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst151|inst15~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst15 .lut_mask = 16'h00AA;
defparam \inst1|inst151|inst15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst92 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst15~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst92~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst92 .is_wysiwyg = "true";
defparam \inst1|inst92 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst105 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst92~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst105~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst105 .is_wysiwyg = "true";
defparam \inst1|inst105 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst3|inst5|$00000|auto_generated|result_node[2]~3 (
// Equation(s):
// \inst15|inst3|inst5|$00000|auto_generated|result_node[2]~3_combout  = (\inst15|inst3|inst7~0_combout  & (\inst15|inst|inst1|out [15])) # (!\inst15|inst3|inst7~0_combout  & ((\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst15|inst|inst1|out [15]),
	.datab(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\inst15|inst3|inst7~0_combout ),
	.cin(gnd),
	.combout(\inst15|inst3|inst5|$00000|auto_generated|result_node[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[2]~3 .lut_mask = 16'hAACC;
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst29 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst5|$00000|auto_generated|result_node[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst29 .is_wysiwyg = "true";
defparam \inst1|inst29 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst10 (
// Equation(s):
// \inst1|inst151|inst10~combout  = (\inst1|inst29~q  & !\inst1|inst151|inst70~q )

	.dataa(\inst1|inst29~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst151|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst10 .lut_mask = 16'h00AA;
defparam \inst1|inst151|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst94 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst94~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst94 .is_wysiwyg = "true";
defparam \inst1|inst94 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst107 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst94~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst107~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst107 .is_wysiwyg = "true";
defparam \inst1|inst107 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~2 (
// Equation(s):
// \inst1|inst147|inst11~2_combout  = (\inst15|inst|inst2|out [2] & (\inst1|inst107~q  & (\inst15|inst|inst2|out [4] $ (!\inst1|inst105~q )))) # (!\inst15|inst|inst2|out [2] & (!\inst1|inst107~q  & (\inst15|inst|inst2|out [4] $ (!\inst1|inst105~q ))))

	.dataa(\inst15|inst|inst2|out [2]),
	.datab(\inst15|inst|inst2|out [4]),
	.datac(\inst1|inst105~q ),
	.datad(\inst1|inst107~q ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~2 .lut_mask = 16'h8241;
defparam \inst1|inst147|inst11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~3 (
// Equation(s):
// \inst1|inst147|inst11~3_combout  = (\inst15|inst|inst2|out [2] & (\inst1|inst94~q  & (\inst15|inst|inst2|out [4] $ (!\inst1|inst92~q )))) # (!\inst15|inst|inst2|out [2] & (!\inst1|inst94~q  & (\inst15|inst|inst2|out [4] $ (!\inst1|inst92~q ))))

	.dataa(\inst15|inst|inst2|out [2]),
	.datab(\inst15|inst|inst2|out [4]),
	.datac(\inst1|inst92~q ),
	.datad(\inst1|inst94~q ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~3 .lut_mask = 16'h8241;
defparam \inst1|inst147|inst11~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst|inst2|out[3] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst2|out[3] .is_wysiwyg = "true";
defparam \inst15|inst|inst2|out[3] .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst|inst2|out[1] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst2|out[1] .is_wysiwyg = "true";
defparam \inst15|inst|inst2|out[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 128'hFFFFFFFFFFFFFFFFFF00FFFF0000FFFF;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst3|inst5|$00000|auto_generated|result_node[1]~4 (
// Equation(s):
// \inst15|inst3|inst5|$00000|auto_generated|result_node[1]~4_combout  = (\inst15|inst3|inst7~0_combout  & (\inst15|inst|inst1|out [14])) # (!\inst15|inst3|inst7~0_combout  & ((\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\inst15|inst|inst1|out [14]),
	.datab(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\inst15|inst3|inst7~0_combout ),
	.cin(gnd),
	.combout(\inst15|inst3|inst5|$00000|auto_generated|result_node[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[1]~4 .lut_mask = 16'hAACC;
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst30 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst5|$00000|auto_generated|result_node[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst30 .is_wysiwyg = "true";
defparam \inst1|inst30 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst8 (
// Equation(s):
// \inst1|inst151|inst8~combout  = (\inst1|inst151|inst70~q ) # (\inst1|inst30~q )

	.dataa(\inst1|inst151|inst70~q ),
	.datab(\inst1|inst30~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst151|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst8 .lut_mask = 16'hEEEE;
defparam \inst1|inst151|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst95 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst95~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst95 .is_wysiwyg = "true";
defparam \inst1|inst95 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst3|inst5|$00000|auto_generated|result_node[3]~2 (
// Equation(s):
// \inst15|inst3|inst5|$00000|auto_generated|result_node[3]~2_combout  = (\inst15|inst3|inst7~0_combout  & (\inst15|inst|inst3|out [8])) # (!\inst15|inst3|inst7~0_combout  & ((\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\inst15|inst|inst3|out [8]),
	.datab(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\inst15|inst3|inst7~0_combout ),
	.cin(gnd),
	.combout(\inst15|inst3|inst5|$00000|auto_generated|result_node[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[3]~2 .lut_mask = 16'hAACC;
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst28 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst5|$00000|auto_generated|result_node[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst28 .is_wysiwyg = "true";
defparam \inst1|inst28 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst9 (
// Equation(s):
// \inst1|inst151|inst9~combout  = (\inst1|inst28~q  & !\inst1|inst151|inst70~q )

	.dataa(\inst1|inst28~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst151|inst9~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst9 .lut_mask = 16'h00AA;
defparam \inst1|inst151|inst9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst93 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst93~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst93 .is_wysiwyg = "true";
defparam \inst1|inst93 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~4 (
// Equation(s):
// \inst1|inst147|inst11~4_combout  = (\inst15|inst|inst2|out [3] & (\inst1|inst93~q  & (\inst15|inst|inst2|out [1] $ (!\inst1|inst95~q )))) # (!\inst15|inst|inst2|out [3] & (!\inst1|inst93~q  & (\inst15|inst|inst2|out [1] $ (!\inst1|inst95~q ))))

	.dataa(\inst15|inst|inst2|out [3]),
	.datab(\inst15|inst|inst2|out [1]),
	.datac(\inst1|inst95~q ),
	.datad(\inst1|inst93~q ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~4 .lut_mask = 16'h8241;
defparam \inst1|inst147|inst11~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 128'h0000000000000000007F0000FFFF0000;
// synopsys translate_on

dffeas \inst1|inst7 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst7 .is_wysiwyg = "true";
defparam \inst1|inst7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst3 (
// Equation(s):
// \inst1|inst151|inst3~combout  = (\inst1|inst7~q  & !\inst1|inst151|inst70~q )

	.dataa(\inst1|inst7~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst151|inst3~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst3 .lut_mask = 16'h00AA;
defparam \inst1|inst151|inst3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst119 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst119~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst119 .is_wysiwyg = "true";
defparam \inst1|inst119 .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst|inst2|out[0] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst2|out[0] .is_wysiwyg = "true";
defparam \inst15|inst|inst2|out[0] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 128'hFFFFFFFFFFFFFFFFFF00FFFF0000000E;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst3|inst5|$00000|auto_generated|result_node[0]~5 (
// Equation(s):
// \inst15|inst3|inst5|$00000|auto_generated|result_node[0]~5_combout  = (\inst15|inst3|inst7~0_combout  & (\inst15|inst|inst1|out [13])) # (!\inst15|inst3|inst7~0_combout  & ((\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst15|inst|inst1|out [13]),
	.datab(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\inst15|inst3|inst7~0_combout ),
	.cin(gnd),
	.combout(\inst15|inst3|inst5|$00000|auto_generated|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[0]~5 .lut_mask = 16'hAACC;
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst31 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst5|$00000|auto_generated|result_node[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst31 .is_wysiwyg = "true";
defparam \inst1|inst31 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst13 (
// Equation(s):
// \inst1|inst151|inst13~combout  = (\inst1|inst31~q ) # (\inst1|inst151|inst70~q )

	.dataa(\inst1|inst31~q ),
	.datab(\inst1|inst151|inst70~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst151|inst13~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst13 .lut_mask = 16'hEEEE;
defparam \inst1|inst151|inst13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst96 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst96~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst96 .is_wysiwyg = "true";
defparam \inst1|inst96 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~5 (
// Equation(s):
// \inst1|inst147|inst11~5_combout  = (\inst1|inst147|inst11~4_combout  & (\inst1|inst119~q  & (\inst15|inst|inst2|out [0] $ (!\inst1|inst96~q ))))

	.dataa(\inst1|inst147|inst11~4_combout ),
	.datab(\inst1|inst119~q ),
	.datac(\inst15|inst|inst2|out [0]),
	.datad(\inst1|inst96~q ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~5 .lut_mask = 16'h8008;
defparam \inst1|inst147|inst11~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst108 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst95~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst108~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst108 .is_wysiwyg = "true";
defparam \inst1|inst108 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst106 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst93~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst106~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst106 .is_wysiwyg = "true";
defparam \inst1|inst106 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~6 (
// Equation(s):
// \inst1|inst147|inst11~6_combout  = (\inst15|inst|inst2|out [3] & (\inst1|inst106~q  & (\inst15|inst|inst2|out [1] $ (!\inst1|inst108~q )))) # (!\inst15|inst|inst2|out [3] & (!\inst1|inst106~q  & (\inst15|inst|inst2|out [1] $ (!\inst1|inst108~q ))))

	.dataa(\inst15|inst|inst2|out [3]),
	.datab(\inst15|inst|inst2|out [1]),
	.datac(\inst1|inst108~q ),
	.datad(\inst1|inst106~q ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~6 .lut_mask = 16'h8241;
defparam \inst1|inst147|inst11~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst134 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst119~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst134~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst134 .is_wysiwyg = "true";
defparam \inst1|inst134 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst109 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst96~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst109~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst109 .is_wysiwyg = "true";
defparam \inst1|inst109 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~7 (
// Equation(s):
// \inst1|inst147|inst11~7_combout  = (\inst1|inst147|inst11~6_combout  & (\inst1|inst134~q  & (\inst15|inst|inst2|out [0] $ (!\inst1|inst109~q ))))

	.dataa(\inst1|inst147|inst11~6_combout ),
	.datab(\inst1|inst134~q ),
	.datac(\inst15|inst|inst2|out [0]),
	.datad(\inst1|inst109~q ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~7 .lut_mask = 16'h8008;
defparam \inst1|inst147|inst11~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~8 (
// Equation(s):
// \inst1|inst147|inst11~8_combout  = (\inst1|inst147|inst11~2_combout  & ((\inst1|inst147|inst11~7_combout ) # ((\inst1|inst147|inst11~3_combout  & \inst1|inst147|inst11~5_combout )))) # (!\inst1|inst147|inst11~2_combout  & (\inst1|inst147|inst11~3_combout  
// & (\inst1|inst147|inst11~5_combout )))

	.dataa(\inst1|inst147|inst11~2_combout ),
	.datab(\inst1|inst147|inst11~3_combout ),
	.datac(\inst1|inst147|inst11~5_combout ),
	.datad(\inst1|inst147|inst11~7_combout ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~8 .lut_mask = 16'hEAC0;
defparam \inst1|inst147|inst11~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~9 (
// Equation(s):
// \inst1|inst147|inst11~9_combout  = (\inst1|inst7~q  & (!\inst1|inst151|inst70~q  & (\inst1|inst27~q  $ (!\inst15|inst|inst2|out [4]))))

	.dataa(\inst1|inst7~q ),
	.datab(\inst1|inst27~q ),
	.datac(\inst15|inst|inst2|out [4]),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~9 .lut_mask = 16'h0082;
defparam \inst1|inst147|inst11~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~10 (
// Equation(s):
// \inst1|inst147|inst11~10_combout  = (\inst1|inst151|inst9~combout  & (\inst15|inst|inst2|out [3] & (\inst1|inst151|inst8~combout  $ (!\inst15|inst|inst2|out [1])))) # (!\inst1|inst151|inst9~combout  & (!\inst15|inst|inst2|out [3] & 
// (\inst1|inst151|inst8~combout  $ (!\inst15|inst|inst2|out [1]))))

	.dataa(\inst1|inst151|inst9~combout ),
	.datab(\inst1|inst151|inst8~combout ),
	.datac(\inst15|inst|inst2|out [1]),
	.datad(\inst15|inst|inst2|out [3]),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~10 .lut_mask = 16'h8241;
defparam \inst1|inst147|inst11~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~11 (
// Equation(s):
// \inst1|inst147|inst11~11_combout  = (\inst1|inst147|inst11~9_combout  & (\inst1|inst147|inst11~10_combout  & (\inst1|inst151|inst10~combout  $ (!\inst15|inst|inst2|out [2]))))

	.dataa(\inst1|inst147|inst11~9_combout ),
	.datab(\inst1|inst147|inst11~10_combout ),
	.datac(\inst1|inst151|inst10~combout ),
	.datad(\inst15|inst|inst2|out [2]),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~11 .lut_mask = 16'h8008;
defparam \inst1|inst147|inst11~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~12 (
// Equation(s):
// \inst1|inst147|inst11~12_combout  = (\inst1|inst147|inst11~8_combout ) # ((\inst1|inst147|inst11~11_combout  & (\inst1|inst151|inst13~combout  $ (!\inst15|inst|inst2|out [0]))))

	.dataa(\inst1|inst147|inst11~8_combout ),
	.datab(\inst1|inst147|inst11~11_combout ),
	.datac(\inst1|inst151|inst13~combout ),
	.datad(\inst15|inst|inst2|out [0]),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~12 .lut_mask = 16'hEAAE;
defparam \inst1|inst147|inst11~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst147|inst11~13 (
// Equation(s):
// \inst1|inst147|inst11~13_combout  = (\inst1|inst147|inst11~0_combout ) # ((\inst1|inst147|inst11~1_combout ) # ((\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [8] & \inst1|inst147|inst11~12_combout )))

	.dataa(\inst1|inst147|inst11~0_combout ),
	.datab(\inst1|inst147|inst11~1_combout ),
	.datac(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst1|inst147|inst11~12_combout ),
	.cin(gnd),
	.combout(\inst1|inst147|inst11~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst147|inst11~13 .lut_mask = 16'hFEEE;
defparam \inst1|inst147|inst11~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst2 (
// Equation(s):
// \inst15|inst2~combout  = LCELL((\Clock~input_o  & !\inst1|inst147|inst11~13_combout ))

	.dataa(\Clock~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst147|inst11~13_combout ),
	.cin(gnd),
	.combout(\inst15|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst2 .lut_mask = 16'h00AA;
defparam \inst15|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst15|inst|inst|out[2] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst|out[2] .is_wysiwyg = "true";
defparam \inst15|inst|inst|out[2] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[15]~input (
	.i(KMUX_Reg_Bank_IN[15]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[15]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[15]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 128'h0000000000000000000000000000FF00;
// synopsys translate_on

dffeas \inst1|inst19 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst19 .is_wysiwyg = "true";
defparam \inst1|inst19 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[15]~15 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[15]~15_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[15]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [15])))

	.dataa(\KMUX_Reg_Bank_IN[15]~input_o ),
	.datab(\inst15|inst|inst1|out [15]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[15]~15 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[15]~input (
	.i(ALU_B_IN[15]),
	.ibar(gnd),
	.o(\ALU_B_IN[15]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[15]~input .bus_hold = "false";
defparam \ALU_B_IN[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[14]~input (
	.i(KMUX_Reg_Bank_IN[14]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[14]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[14]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[14]~0 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[14]~0_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[14]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [14])))

	.dataa(\KMUX_Reg_Bank_IN[14]~input_o ),
	.datab(\inst15|inst|inst1|out [14]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[14]~0 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[14]~input (
	.i(ALU_B_IN[14]),
	.ibar(gnd),
	.o(\ALU_B_IN[14]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[14]~input .bus_hold = "false";
defparam \ALU_B_IN[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[13]~input (
	.i(KMUX_Reg_Bank_IN[13]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[13]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[13]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[13]~1 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[13]~1_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[13]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [13])))

	.dataa(\KMUX_Reg_Bank_IN[13]~input_o ),
	.datab(\inst15|inst|inst1|out [13]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[13]~1 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[13]~input (
	.i(ALU_B_IN[13]),
	.ibar(gnd),
	.o(\ALU_B_IN[13]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[13]~input .bus_hold = "false";
defparam \ALU_B_IN[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[12]~input (
	.i(KMUX_Reg_Bank_IN[12]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[12]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[12]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[12]~2 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[12]~2_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[12]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [12])))

	.dataa(\KMUX_Reg_Bank_IN[12]~input_o ),
	.datab(\inst15|inst|inst1|out [12]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[12]~2 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[12]~input (
	.i(ALU_B_IN[12]),
	.ibar(gnd),
	.o(\ALU_B_IN[12]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[12]~input .bus_hold = "false";
defparam \ALU_B_IN[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[11]~input (
	.i(KMUX_Reg_Bank_IN[11]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[11]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[11]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[11]~3 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[11]~3_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[11]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [11])))

	.dataa(\KMUX_Reg_Bank_IN[11]~input_o ),
	.datab(\inst15|inst|inst1|out [11]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[11]~3 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[11]~input (
	.i(ALU_B_IN[11]),
	.ibar(gnd),
	.o(\ALU_B_IN[11]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[11]~input .bus_hold = "false";
defparam \ALU_B_IN[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[10]~input (
	.i(KMUX_Reg_Bank_IN[10]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[10]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[10]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[10]~4 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[10]~4_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[10]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [10])))

	.dataa(\KMUX_Reg_Bank_IN[10]~input_o ),
	.datab(\inst15|inst|inst1|out [10]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[10]~4 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[10]~input (
	.i(ALU_B_IN[10]),
	.ibar(gnd),
	.o(\ALU_B_IN[10]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[10]~input .bus_hold = "false";
defparam \ALU_B_IN[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[9]~input (
	.i(KMUX_Reg_Bank_IN[9]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[9]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[9]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[9]~5 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[9]~5_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[9]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [9])))

	.dataa(\KMUX_Reg_Bank_IN[9]~input_o ),
	.datab(\inst15|inst|inst1|out [9]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[9]~5 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[9]~input (
	.i(ALU_B_IN[9]),
	.ibar(gnd),
	.o(\ALU_B_IN[9]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[9]~input .bus_hold = "false";
defparam \ALU_B_IN[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[8]~input (
	.i(KMUX_Reg_Bank_IN[8]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[8]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[8]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[8]~6 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[8]~6_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[8]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [8])))

	.dataa(\KMUX_Reg_Bank_IN[8]~input_o ),
	.datab(\inst15|inst|inst1|out [8]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[8]~6 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[8]~input (
	.i(ALU_B_IN[8]),
	.ibar(gnd),
	.o(\ALU_B_IN[8]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[8]~input .bus_hold = "false";
defparam \ALU_B_IN[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[7]~input (
	.i(KMUX_Reg_Bank_IN[7]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[7]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[7]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[7] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[7] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[7]~7_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[7]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [7])))

	.dataa(\KMUX_Reg_Bank_IN[7]~input_o ),
	.datab(\inst15|inst|inst1|out [7]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[7]~input (
	.i(ALU_B_IN[7]),
	.ibar(gnd),
	.o(\ALU_B_IN[7]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[7]~input .bus_hold = "false";
defparam \ALU_B_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[6]~input (
	.i(KMUX_Reg_Bank_IN[6]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[6]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[6]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[6] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[6] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[6]~8 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[6]~8_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[6]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [6])))

	.dataa(\KMUX_Reg_Bank_IN[6]~input_o ),
	.datab(\inst15|inst|inst1|out [6]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[6]~8 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[6]~input (
	.i(ALU_B_IN[6]),
	.ibar(gnd),
	.o(\ALU_B_IN[6]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[6]~input .bus_hold = "false";
defparam \ALU_B_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[5]~input (
	.i(KMUX_Reg_Bank_IN[5]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[5]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[5]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[5] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[5] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[5]~9 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[5]~9_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[5]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [5])))

	.dataa(\KMUX_Reg_Bank_IN[5]~input_o ),
	.datab(\inst15|inst|inst1|out [5]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[5]~9 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[5]~input (
	.i(ALU_B_IN[5]),
	.ibar(gnd),
	.o(\ALU_B_IN[5]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[5]~input .bus_hold = "false";
defparam \ALU_B_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[4]~input (
	.i(KMUX_Reg_Bank_IN[4]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[4]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[4]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[4] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[4] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[4]~10 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[4]~10_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[4]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [4])))

	.dataa(\KMUX_Reg_Bank_IN[4]~input_o ),
	.datab(\inst15|inst|inst1|out [4]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[4]~10 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[4]~input (
	.i(ALU_B_IN[4]),
	.ibar(gnd),
	.o(\ALU_B_IN[4]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[4]~input .bus_hold = "false";
defparam \ALU_B_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[3]~input (
	.i(KMUX_Reg_Bank_IN[3]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[3]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[3]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[3] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[3] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[3]~11 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[3]~11_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[3]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [3])))

	.dataa(\KMUX_Reg_Bank_IN[3]~input_o ),
	.datab(\inst15|inst|inst1|out [3]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[3]~11 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[3]~input (
	.i(ALU_B_IN[3]),
	.ibar(gnd),
	.o(\ALU_B_IN[3]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[3]~input .bus_hold = "false";
defparam \ALU_B_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[2]~input (
	.i(KMUX_Reg_Bank_IN[2]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[2]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[2]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[2] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[2] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[2]~12 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[2]~12_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[2]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [2])))

	.dataa(\KMUX_Reg_Bank_IN[2]~input_o ),
	.datab(\inst15|inst|inst1|out [2]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[2]~12 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[2]~input (
	.i(ALU_B_IN[2]),
	.ibar(gnd),
	.o(\ALU_B_IN[2]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[2]~input .bus_hold = "false";
defparam \ALU_B_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[1]~input (
	.i(KMUX_Reg_Bank_IN[1]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[1]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[1]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[1] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[1] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[1]~13 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[1]~13_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[1]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [1])))

	.dataa(\KMUX_Reg_Bank_IN[1]~input_o ),
	.datab(\inst15|inst|inst1|out [1]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[1]~13 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[1]~input (
	.i(ALU_B_IN[1]),
	.ibar(gnd),
	.o(\ALU_B_IN[1]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[1]~input .bus_hold = "false";
defparam \ALU_B_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \KMUX_Reg_Bank_IN[0]~input (
	.i(KMUX_Reg_Bank_IN[0]),
	.ibar(gnd),
	.o(\KMUX_Reg_Bank_IN[0]~input_o ));
// synopsys translate_off
defparam \KMUX_Reg_Bank_IN[0]~input .bus_hold = "false";
defparam \KMUX_Reg_Bank_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_ram_block \inst14|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst11|new_PC [10],\inst11|new_PC [9],\inst11|new_PC [8],\inst11|new_PC [7],\inst11|new_PC [6],\inst11|new_PC [5],\inst11|new_PC [4],\inst11|new_PC [3],\inst11|new_PC [2],\inst11|new_PC [1],\inst11|new_PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst14|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Program_Mem.mif";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Program_Mem:inst14|altsyncram:altsyncram_component|altsyncram_ija1:auto_generated|ALTSYNCRAM";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 22;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst14|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
// synopsys translate_on

dffeas \inst15|inst|inst1|out[0] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst1|out[0] .is_wysiwyg = "true";
defparam \inst15|inst|inst1|out[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|inst2|$00000|auto_generated|result_node[0]~14 (
// Equation(s):
// \inst|inst2|$00000|auto_generated|result_node[0]~14_combout  = (\inst1|inst19~q  & (\KMUX_Reg_Bank_IN[0]~input_o )) # (!\inst1|inst19~q  & ((\inst15|inst|inst1|out [0])))

	.dataa(\KMUX_Reg_Bank_IN[0]~input_o ),
	.datab(\inst15|inst|inst1|out [0]),
	.datac(gnd),
	.datad(\inst1|inst19~q ),
	.cin(gnd),
	.combout(\inst|inst2|$00000|auto_generated|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|$00000|auto_generated|result_node[0]~14 .lut_mask = 16'hAACC;
defparam \inst|inst2|$00000|auto_generated|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \ALU_B_IN[0]~input (
	.i(ALU_B_IN[0]),
	.ibar(gnd),
	.o(\ALU_B_IN[0]~input_o ));
// synopsys translate_off
defparam \ALU_B_IN[0]~input .bus_hold = "false";
defparam \ALU_B_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~0 (
// Equation(s):
// \inst3|Add1~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[0]~14_combout  & (\ALU_B_IN[0]~input_o  $ (VCC))) # (!\inst|inst2|$00000|auto_generated|result_node[0]~14_combout  & (\ALU_B_IN[0]~input_o  & VCC))
// \inst3|Add1~1  = CARRY((\inst|inst2|$00000|auto_generated|result_node[0]~14_combout  & \ALU_B_IN[0]~input_o ))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[0]~14_combout ),
	.datab(\ALU_B_IN[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add1~0_combout ),
	.cout(\inst3|Add1~1 ));
// synopsys translate_off
defparam \inst3|Add1~0 .lut_mask = 16'h6688;
defparam \inst3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~2 (
// Equation(s):
// \inst3|Add1~2_combout  = (\inst|inst2|$00000|auto_generated|result_node[1]~13_combout  & ((\ALU_B_IN[1]~input_o  & (\inst3|Add1~1  & VCC)) # (!\ALU_B_IN[1]~input_o  & (!\inst3|Add1~1 )))) # (!\inst|inst2|$00000|auto_generated|result_node[1]~13_combout  & 
// ((\ALU_B_IN[1]~input_o  & (!\inst3|Add1~1 )) # (!\ALU_B_IN[1]~input_o  & ((\inst3|Add1~1 ) # (GND)))))
// \inst3|Add1~3  = CARRY((\inst|inst2|$00000|auto_generated|result_node[1]~13_combout  & (!\ALU_B_IN[1]~input_o  & !\inst3|Add1~1 )) # (!\inst|inst2|$00000|auto_generated|result_node[1]~13_combout  & ((!\inst3|Add1~1 ) # (!\ALU_B_IN[1]~input_o ))))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[1]~13_combout ),
	.datab(\ALU_B_IN[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~1 ),
	.combout(\inst3|Add1~2_combout ),
	.cout(\inst3|Add1~3 ));
// synopsys translate_off
defparam \inst3|Add1~2 .lut_mask = 16'h9617;
defparam \inst3|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~4 (
// Equation(s):
// \inst3|Add1~4_combout  = ((\inst|inst2|$00000|auto_generated|result_node[2]~12_combout  $ (\ALU_B_IN[2]~input_o  $ (!\inst3|Add1~3 )))) # (GND)
// \inst3|Add1~5  = CARRY((\inst|inst2|$00000|auto_generated|result_node[2]~12_combout  & ((\ALU_B_IN[2]~input_o ) # (!\inst3|Add1~3 ))) # (!\inst|inst2|$00000|auto_generated|result_node[2]~12_combout  & (\ALU_B_IN[2]~input_o  & !\inst3|Add1~3 )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[2]~12_combout ),
	.datab(\ALU_B_IN[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~3 ),
	.combout(\inst3|Add1~4_combout ),
	.cout(\inst3|Add1~5 ));
// synopsys translate_off
defparam \inst3|Add1~4 .lut_mask = 16'h698E;
defparam \inst3|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~6 (
// Equation(s):
// \inst3|Add1~6_combout  = (\inst|inst2|$00000|auto_generated|result_node[3]~11_combout  & ((\ALU_B_IN[3]~input_o  & (\inst3|Add1~5  & VCC)) # (!\ALU_B_IN[3]~input_o  & (!\inst3|Add1~5 )))) # (!\inst|inst2|$00000|auto_generated|result_node[3]~11_combout  & 
// ((\ALU_B_IN[3]~input_o  & (!\inst3|Add1~5 )) # (!\ALU_B_IN[3]~input_o  & ((\inst3|Add1~5 ) # (GND)))))
// \inst3|Add1~7  = CARRY((\inst|inst2|$00000|auto_generated|result_node[3]~11_combout  & (!\ALU_B_IN[3]~input_o  & !\inst3|Add1~5 )) # (!\inst|inst2|$00000|auto_generated|result_node[3]~11_combout  & ((!\inst3|Add1~5 ) # (!\ALU_B_IN[3]~input_o ))))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[3]~11_combout ),
	.datab(\ALU_B_IN[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~5 ),
	.combout(\inst3|Add1~6_combout ),
	.cout(\inst3|Add1~7 ));
// synopsys translate_off
defparam \inst3|Add1~6 .lut_mask = 16'h9617;
defparam \inst3|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~8 (
// Equation(s):
// \inst3|Add1~8_combout  = ((\inst|inst2|$00000|auto_generated|result_node[4]~10_combout  $ (\ALU_B_IN[4]~input_o  $ (!\inst3|Add1~7 )))) # (GND)
// \inst3|Add1~9  = CARRY((\inst|inst2|$00000|auto_generated|result_node[4]~10_combout  & ((\ALU_B_IN[4]~input_o ) # (!\inst3|Add1~7 ))) # (!\inst|inst2|$00000|auto_generated|result_node[4]~10_combout  & (\ALU_B_IN[4]~input_o  & !\inst3|Add1~7 )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[4]~10_combout ),
	.datab(\ALU_B_IN[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~7 ),
	.combout(\inst3|Add1~8_combout ),
	.cout(\inst3|Add1~9 ));
// synopsys translate_off
defparam \inst3|Add1~8 .lut_mask = 16'h698E;
defparam \inst3|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~10 (
// Equation(s):
// \inst3|Add1~10_combout  = (\inst|inst2|$00000|auto_generated|result_node[5]~9_combout  & ((\ALU_B_IN[5]~input_o  & (\inst3|Add1~9  & VCC)) # (!\ALU_B_IN[5]~input_o  & (!\inst3|Add1~9 )))) # (!\inst|inst2|$00000|auto_generated|result_node[5]~9_combout  & 
// ((\ALU_B_IN[5]~input_o  & (!\inst3|Add1~9 )) # (!\ALU_B_IN[5]~input_o  & ((\inst3|Add1~9 ) # (GND)))))
// \inst3|Add1~11  = CARRY((\inst|inst2|$00000|auto_generated|result_node[5]~9_combout  & (!\ALU_B_IN[5]~input_o  & !\inst3|Add1~9 )) # (!\inst|inst2|$00000|auto_generated|result_node[5]~9_combout  & ((!\inst3|Add1~9 ) # (!\ALU_B_IN[5]~input_o ))))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[5]~9_combout ),
	.datab(\ALU_B_IN[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~9 ),
	.combout(\inst3|Add1~10_combout ),
	.cout(\inst3|Add1~11 ));
// synopsys translate_off
defparam \inst3|Add1~10 .lut_mask = 16'h9617;
defparam \inst3|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~12 (
// Equation(s):
// \inst3|Add1~12_combout  = ((\inst|inst2|$00000|auto_generated|result_node[6]~8_combout  $ (\ALU_B_IN[6]~input_o  $ (!\inst3|Add1~11 )))) # (GND)
// \inst3|Add1~13  = CARRY((\inst|inst2|$00000|auto_generated|result_node[6]~8_combout  & ((\ALU_B_IN[6]~input_o ) # (!\inst3|Add1~11 ))) # (!\inst|inst2|$00000|auto_generated|result_node[6]~8_combout  & (\ALU_B_IN[6]~input_o  & !\inst3|Add1~11 )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[6]~8_combout ),
	.datab(\ALU_B_IN[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~11 ),
	.combout(\inst3|Add1~12_combout ),
	.cout(\inst3|Add1~13 ));
// synopsys translate_off
defparam \inst3|Add1~12 .lut_mask = 16'h698E;
defparam \inst3|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~14 (
// Equation(s):
// \inst3|Add1~14_combout  = (\inst|inst2|$00000|auto_generated|result_node[7]~7_combout  & ((\ALU_B_IN[7]~input_o  & (\inst3|Add1~13  & VCC)) # (!\ALU_B_IN[7]~input_o  & (!\inst3|Add1~13 )))) # (!\inst|inst2|$00000|auto_generated|result_node[7]~7_combout  & 
// ((\ALU_B_IN[7]~input_o  & (!\inst3|Add1~13 )) # (!\ALU_B_IN[7]~input_o  & ((\inst3|Add1~13 ) # (GND)))))
// \inst3|Add1~15  = CARRY((\inst|inst2|$00000|auto_generated|result_node[7]~7_combout  & (!\ALU_B_IN[7]~input_o  & !\inst3|Add1~13 )) # (!\inst|inst2|$00000|auto_generated|result_node[7]~7_combout  & ((!\inst3|Add1~13 ) # (!\ALU_B_IN[7]~input_o ))))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[7]~7_combout ),
	.datab(\ALU_B_IN[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~13 ),
	.combout(\inst3|Add1~14_combout ),
	.cout(\inst3|Add1~15 ));
// synopsys translate_off
defparam \inst3|Add1~14 .lut_mask = 16'h9617;
defparam \inst3|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~16 (
// Equation(s):
// \inst3|Add1~16_combout  = ((\inst|inst2|$00000|auto_generated|result_node[8]~6_combout  $ (\ALU_B_IN[8]~input_o  $ (!\inst3|Add1~15 )))) # (GND)
// \inst3|Add1~17  = CARRY((\inst|inst2|$00000|auto_generated|result_node[8]~6_combout  & ((\ALU_B_IN[8]~input_o ) # (!\inst3|Add1~15 ))) # (!\inst|inst2|$00000|auto_generated|result_node[8]~6_combout  & (\ALU_B_IN[8]~input_o  & !\inst3|Add1~15 )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[8]~6_combout ),
	.datab(\ALU_B_IN[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~15 ),
	.combout(\inst3|Add1~16_combout ),
	.cout(\inst3|Add1~17 ));
// synopsys translate_off
defparam \inst3|Add1~16 .lut_mask = 16'h698E;
defparam \inst3|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~18 (
// Equation(s):
// \inst3|Add1~18_combout  = (\inst|inst2|$00000|auto_generated|result_node[9]~5_combout  & ((\ALU_B_IN[9]~input_o  & (\inst3|Add1~17  & VCC)) # (!\ALU_B_IN[9]~input_o  & (!\inst3|Add1~17 )))) # (!\inst|inst2|$00000|auto_generated|result_node[9]~5_combout  & 
// ((\ALU_B_IN[9]~input_o  & (!\inst3|Add1~17 )) # (!\ALU_B_IN[9]~input_o  & ((\inst3|Add1~17 ) # (GND)))))
// \inst3|Add1~19  = CARRY((\inst|inst2|$00000|auto_generated|result_node[9]~5_combout  & (!\ALU_B_IN[9]~input_o  & !\inst3|Add1~17 )) # (!\inst|inst2|$00000|auto_generated|result_node[9]~5_combout  & ((!\inst3|Add1~17 ) # (!\ALU_B_IN[9]~input_o ))))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[9]~5_combout ),
	.datab(\ALU_B_IN[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~17 ),
	.combout(\inst3|Add1~18_combout ),
	.cout(\inst3|Add1~19 ));
// synopsys translate_off
defparam \inst3|Add1~18 .lut_mask = 16'h9617;
defparam \inst3|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~20 (
// Equation(s):
// \inst3|Add1~20_combout  = ((\inst|inst2|$00000|auto_generated|result_node[10]~4_combout  $ (\ALU_B_IN[10]~input_o  $ (!\inst3|Add1~19 )))) # (GND)
// \inst3|Add1~21  = CARRY((\inst|inst2|$00000|auto_generated|result_node[10]~4_combout  & ((\ALU_B_IN[10]~input_o ) # (!\inst3|Add1~19 ))) # (!\inst|inst2|$00000|auto_generated|result_node[10]~4_combout  & (\ALU_B_IN[10]~input_o  & !\inst3|Add1~19 )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[10]~4_combout ),
	.datab(\ALU_B_IN[10]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~19 ),
	.combout(\inst3|Add1~20_combout ),
	.cout(\inst3|Add1~21 ));
// synopsys translate_off
defparam \inst3|Add1~20 .lut_mask = 16'h698E;
defparam \inst3|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~22 (
// Equation(s):
// \inst3|Add1~22_combout  = (\inst|inst2|$00000|auto_generated|result_node[11]~3_combout  & ((\ALU_B_IN[11]~input_o  & (\inst3|Add1~21  & VCC)) # (!\ALU_B_IN[11]~input_o  & (!\inst3|Add1~21 )))) # 
// (!\inst|inst2|$00000|auto_generated|result_node[11]~3_combout  & ((\ALU_B_IN[11]~input_o  & (!\inst3|Add1~21 )) # (!\ALU_B_IN[11]~input_o  & ((\inst3|Add1~21 ) # (GND)))))
// \inst3|Add1~23  = CARRY((\inst|inst2|$00000|auto_generated|result_node[11]~3_combout  & (!\ALU_B_IN[11]~input_o  & !\inst3|Add1~21 )) # (!\inst|inst2|$00000|auto_generated|result_node[11]~3_combout  & ((!\inst3|Add1~21 ) # (!\ALU_B_IN[11]~input_o ))))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[11]~3_combout ),
	.datab(\ALU_B_IN[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~21 ),
	.combout(\inst3|Add1~22_combout ),
	.cout(\inst3|Add1~23 ));
// synopsys translate_off
defparam \inst3|Add1~22 .lut_mask = 16'h9617;
defparam \inst3|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~24 (
// Equation(s):
// \inst3|Add1~24_combout  = ((\inst|inst2|$00000|auto_generated|result_node[12]~2_combout  $ (\ALU_B_IN[12]~input_o  $ (!\inst3|Add1~23 )))) # (GND)
// \inst3|Add1~25  = CARRY((\inst|inst2|$00000|auto_generated|result_node[12]~2_combout  & ((\ALU_B_IN[12]~input_o ) # (!\inst3|Add1~23 ))) # (!\inst|inst2|$00000|auto_generated|result_node[12]~2_combout  & (\ALU_B_IN[12]~input_o  & !\inst3|Add1~23 )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[12]~2_combout ),
	.datab(\ALU_B_IN[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~23 ),
	.combout(\inst3|Add1~24_combout ),
	.cout(\inst3|Add1~25 ));
// synopsys translate_off
defparam \inst3|Add1~24 .lut_mask = 16'h698E;
defparam \inst3|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~26 (
// Equation(s):
// \inst3|Add1~26_combout  = (\inst|inst2|$00000|auto_generated|result_node[13]~1_combout  & ((\ALU_B_IN[13]~input_o  & (\inst3|Add1~25  & VCC)) # (!\ALU_B_IN[13]~input_o  & (!\inst3|Add1~25 )))) # 
// (!\inst|inst2|$00000|auto_generated|result_node[13]~1_combout  & ((\ALU_B_IN[13]~input_o  & (!\inst3|Add1~25 )) # (!\ALU_B_IN[13]~input_o  & ((\inst3|Add1~25 ) # (GND)))))
// \inst3|Add1~27  = CARRY((\inst|inst2|$00000|auto_generated|result_node[13]~1_combout  & (!\ALU_B_IN[13]~input_o  & !\inst3|Add1~25 )) # (!\inst|inst2|$00000|auto_generated|result_node[13]~1_combout  & ((!\inst3|Add1~25 ) # (!\ALU_B_IN[13]~input_o ))))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[13]~1_combout ),
	.datab(\ALU_B_IN[13]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~25 ),
	.combout(\inst3|Add1~26_combout ),
	.cout(\inst3|Add1~27 ));
// synopsys translate_off
defparam \inst3|Add1~26 .lut_mask = 16'h9617;
defparam \inst3|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~28 (
// Equation(s):
// \inst3|Add1~28_combout  = ((\inst|inst2|$00000|auto_generated|result_node[14]~0_combout  $ (\ALU_B_IN[14]~input_o  $ (!\inst3|Add1~27 )))) # (GND)
// \inst3|Add1~29  = CARRY((\inst|inst2|$00000|auto_generated|result_node[14]~0_combout  & ((\ALU_B_IN[14]~input_o ) # (!\inst3|Add1~27 ))) # (!\inst|inst2|$00000|auto_generated|result_node[14]~0_combout  & (\ALU_B_IN[14]~input_o  & !\inst3|Add1~27 )))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[14]~0_combout ),
	.datab(\ALU_B_IN[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~27 ),
	.combout(\inst3|Add1~28_combout ),
	.cout(\inst3|Add1~29 ));
// synopsys translate_off
defparam \inst3|Add1~28 .lut_mask = 16'h698E;
defparam \inst3|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~30 (
// Equation(s):
// \inst3|Add1~30_combout  = (\inst|inst2|$00000|auto_generated|result_node[15]~15_combout  & ((\ALU_B_IN[15]~input_o  & (\inst3|Add1~29  & VCC)) # (!\ALU_B_IN[15]~input_o  & (!\inst3|Add1~29 )))) # 
// (!\inst|inst2|$00000|auto_generated|result_node[15]~15_combout  & ((\ALU_B_IN[15]~input_o  & (!\inst3|Add1~29 )) # (!\ALU_B_IN[15]~input_o  & ((\inst3|Add1~29 ) # (GND)))))
// \inst3|Add1~31  = CARRY((\inst|inst2|$00000|auto_generated|result_node[15]~15_combout  & (!\ALU_B_IN[15]~input_o  & !\inst3|Add1~29 )) # (!\inst|inst2|$00000|auto_generated|result_node[15]~15_combout  & ((!\inst3|Add1~29 ) # (!\ALU_B_IN[15]~input_o ))))

	.dataa(\inst|inst2|$00000|auto_generated|result_node[15]~15_combout ),
	.datab(\ALU_B_IN[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add1~29 ),
	.combout(\inst3|Add1~30_combout ),
	.cout(\inst3|Add1~31 ));
// synopsys translate_off
defparam \inst3|Add1~30 .lut_mask = 16'h9617;
defparam \inst3|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add1~32 (
// Equation(s):
// \inst3|Add1~32_combout  = !\inst3|Add1~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add1~31 ),
	.combout(\inst3|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add1~32 .lut_mask = 16'h0F0F;
defparam \inst3|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 128'h0000000000000000007F00000000FCE4;
// synopsys translate_on

dffeas \inst1|inst21 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst21 .is_wysiwyg = "true";
defparam \inst1|inst21 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst80 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst21~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst80~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst80 .is_wysiwyg = "true";
defparam \inst1|inst80 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~0 (
// Equation(s):
// \inst3|Add0~0_combout  = (\inst3|Add1~0_combout  & (\inst5|inst~q  $ (VCC))) # (!\inst3|Add1~0_combout  & (\inst5|inst~q  & VCC))
// \inst3|Add0~1  = CARRY((\inst3|Add1~0_combout  & \inst5|inst~q ))

	.dataa(\inst3|Add1~0_combout ),
	.datab(\inst5|inst~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Add0~0_combout ),
	.cout(\inst3|Add0~1 ));
// synopsys translate_off
defparam \inst3|Add0~0 .lut_mask = 16'h6688;
defparam \inst3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~2 (
// Equation(s):
// \inst3|Add0~2_combout  = (\inst3|Add1~2_combout  & (!\inst3|Add0~1 )) # (!\inst3|Add1~2_combout  & ((\inst3|Add0~1 ) # (GND)))
// \inst3|Add0~3  = CARRY((!\inst3|Add0~1 ) # (!\inst3|Add1~2_combout ))

	.dataa(\inst3|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~1 ),
	.combout(\inst3|Add0~2_combout ),
	.cout(\inst3|Add0~3 ));
// synopsys translate_off
defparam \inst3|Add0~2 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~4 (
// Equation(s):
// \inst3|Add0~4_combout  = (\inst3|Add1~4_combout  & (\inst3|Add0~3  $ (GND))) # (!\inst3|Add1~4_combout  & (!\inst3|Add0~3  & VCC))
// \inst3|Add0~5  = CARRY((\inst3|Add1~4_combout  & !\inst3|Add0~3 ))

	.dataa(\inst3|Add1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~3 ),
	.combout(\inst3|Add0~4_combout ),
	.cout(\inst3|Add0~5 ));
// synopsys translate_off
defparam \inst3|Add0~4 .lut_mask = 16'hA50A;
defparam \inst3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~6 (
// Equation(s):
// \inst3|Add0~6_combout  = (\inst3|Add1~6_combout  & (!\inst3|Add0~5 )) # (!\inst3|Add1~6_combout  & ((\inst3|Add0~5 ) # (GND)))
// \inst3|Add0~7  = CARRY((!\inst3|Add0~5 ) # (!\inst3|Add1~6_combout ))

	.dataa(\inst3|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~5 ),
	.combout(\inst3|Add0~6_combout ),
	.cout(\inst3|Add0~7 ));
// synopsys translate_off
defparam \inst3|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~8 (
// Equation(s):
// \inst3|Add0~8_combout  = (\inst3|Add1~8_combout  & (\inst3|Add0~7  $ (GND))) # (!\inst3|Add1~8_combout  & (!\inst3|Add0~7  & VCC))
// \inst3|Add0~9  = CARRY((\inst3|Add1~8_combout  & !\inst3|Add0~7 ))

	.dataa(\inst3|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~7 ),
	.combout(\inst3|Add0~8_combout ),
	.cout(\inst3|Add0~9 ));
// synopsys translate_off
defparam \inst3|Add0~8 .lut_mask = 16'hA50A;
defparam \inst3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~10 (
// Equation(s):
// \inst3|Add0~10_combout  = (\inst3|Add1~10_combout  & (!\inst3|Add0~9 )) # (!\inst3|Add1~10_combout  & ((\inst3|Add0~9 ) # (GND)))
// \inst3|Add0~11  = CARRY((!\inst3|Add0~9 ) # (!\inst3|Add1~10_combout ))

	.dataa(\inst3|Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~9 ),
	.combout(\inst3|Add0~10_combout ),
	.cout(\inst3|Add0~11 ));
// synopsys translate_off
defparam \inst3|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~12 (
// Equation(s):
// \inst3|Add0~12_combout  = (\inst3|Add1~12_combout  & (\inst3|Add0~11  $ (GND))) # (!\inst3|Add1~12_combout  & (!\inst3|Add0~11  & VCC))
// \inst3|Add0~13  = CARRY((\inst3|Add1~12_combout  & !\inst3|Add0~11 ))

	.dataa(\inst3|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~11 ),
	.combout(\inst3|Add0~12_combout ),
	.cout(\inst3|Add0~13 ));
// synopsys translate_off
defparam \inst3|Add0~12 .lut_mask = 16'hA50A;
defparam \inst3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~14 (
// Equation(s):
// \inst3|Add0~14_combout  = (\inst3|Add1~14_combout  & (!\inst3|Add0~13 )) # (!\inst3|Add1~14_combout  & ((\inst3|Add0~13 ) # (GND)))
// \inst3|Add0~15  = CARRY((!\inst3|Add0~13 ) # (!\inst3|Add1~14_combout ))

	.dataa(\inst3|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~13 ),
	.combout(\inst3|Add0~14_combout ),
	.cout(\inst3|Add0~15 ));
// synopsys translate_off
defparam \inst3|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~16 (
// Equation(s):
// \inst3|Add0~16_combout  = (\inst3|Add1~16_combout  & (\inst3|Add0~15  $ (GND))) # (!\inst3|Add1~16_combout  & (!\inst3|Add0~15  & VCC))
// \inst3|Add0~17  = CARRY((\inst3|Add1~16_combout  & !\inst3|Add0~15 ))

	.dataa(\inst3|Add1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~15 ),
	.combout(\inst3|Add0~16_combout ),
	.cout(\inst3|Add0~17 ));
// synopsys translate_off
defparam \inst3|Add0~16 .lut_mask = 16'hA50A;
defparam \inst3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~18 (
// Equation(s):
// \inst3|Add0~18_combout  = (\inst3|Add1~18_combout  & (!\inst3|Add0~17 )) # (!\inst3|Add1~18_combout  & ((\inst3|Add0~17 ) # (GND)))
// \inst3|Add0~19  = CARRY((!\inst3|Add0~17 ) # (!\inst3|Add1~18_combout ))

	.dataa(\inst3|Add1~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~17 ),
	.combout(\inst3|Add0~18_combout ),
	.cout(\inst3|Add0~19 ));
// synopsys translate_off
defparam \inst3|Add0~18 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~20 (
// Equation(s):
// \inst3|Add0~20_combout  = (\inst3|Add1~20_combout  & (\inst3|Add0~19  $ (GND))) # (!\inst3|Add1~20_combout  & (!\inst3|Add0~19  & VCC))
// \inst3|Add0~21  = CARRY((\inst3|Add1~20_combout  & !\inst3|Add0~19 ))

	.dataa(\inst3|Add1~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~19 ),
	.combout(\inst3|Add0~20_combout ),
	.cout(\inst3|Add0~21 ));
// synopsys translate_off
defparam \inst3|Add0~20 .lut_mask = 16'hA50A;
defparam \inst3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~22 (
// Equation(s):
// \inst3|Add0~22_combout  = (\inst3|Add1~22_combout  & (!\inst3|Add0~21 )) # (!\inst3|Add1~22_combout  & ((\inst3|Add0~21 ) # (GND)))
// \inst3|Add0~23  = CARRY((!\inst3|Add0~21 ) # (!\inst3|Add1~22_combout ))

	.dataa(\inst3|Add1~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~21 ),
	.combout(\inst3|Add0~22_combout ),
	.cout(\inst3|Add0~23 ));
// synopsys translate_off
defparam \inst3|Add0~22 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~24 (
// Equation(s):
// \inst3|Add0~24_combout  = (\inst3|Add1~24_combout  & (\inst3|Add0~23  $ (GND))) # (!\inst3|Add1~24_combout  & (!\inst3|Add0~23  & VCC))
// \inst3|Add0~25  = CARRY((\inst3|Add1~24_combout  & !\inst3|Add0~23 ))

	.dataa(\inst3|Add1~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~23 ),
	.combout(\inst3|Add0~24_combout ),
	.cout(\inst3|Add0~25 ));
// synopsys translate_off
defparam \inst3|Add0~24 .lut_mask = 16'hA50A;
defparam \inst3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~26 (
// Equation(s):
// \inst3|Add0~26_combout  = (\inst3|Add1~26_combout  & (!\inst3|Add0~25 )) # (!\inst3|Add1~26_combout  & ((\inst3|Add0~25 ) # (GND)))
// \inst3|Add0~27  = CARRY((!\inst3|Add0~25 ) # (!\inst3|Add1~26_combout ))

	.dataa(\inst3|Add1~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~25 ),
	.combout(\inst3|Add0~26_combout ),
	.cout(\inst3|Add0~27 ));
// synopsys translate_off
defparam \inst3|Add0~26 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~28 (
// Equation(s):
// \inst3|Add0~28_combout  = (\inst3|Add1~28_combout  & (\inst3|Add0~27  $ (GND))) # (!\inst3|Add1~28_combout  & (!\inst3|Add0~27  & VCC))
// \inst3|Add0~29  = CARRY((\inst3|Add1~28_combout  & !\inst3|Add0~27 ))

	.dataa(\inst3|Add1~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~27 ),
	.combout(\inst3|Add0~28_combout ),
	.cout(\inst3|Add0~29 ));
// synopsys translate_off
defparam \inst3|Add0~28 .lut_mask = 16'hA50A;
defparam \inst3|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~30 (
// Equation(s):
// \inst3|Add0~30_combout  = (\inst3|Add1~30_combout  & (!\inst3|Add0~29 )) # (!\inst3|Add1~30_combout  & ((\inst3|Add0~29 ) # (GND)))
// \inst3|Add0~31  = CARRY((!\inst3|Add0~29 ) # (!\inst3|Add1~30_combout ))

	.dataa(\inst3|Add1~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Add0~29 ),
	.combout(\inst3|Add0~30_combout ),
	.cout(\inst3|Add0~31 ));
// synopsys translate_off
defparam \inst3|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Add0~32 (
// Equation(s):
// \inst3|Add0~32_combout  = \inst3|Add1~32_combout  $ (!\inst3|Add0~31 )

	.dataa(\inst3|Add1~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Add0~31 ),
	.combout(\inst3|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Add0~32 .lut_mask = 16'hA5A5;
defparam \inst3|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux0~0 (
// Equation(s):
// \inst3|Mux0~0_combout  = (\inst1|inst80~q  & ((\inst3|Add0~32_combout ))) # (!\inst1|inst80~q  & (\inst3|ALU_Result [16]))

	.dataa(\inst3|ALU_Result [16]),
	.datab(\inst1|inst80~q ),
	.datac(\inst3|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~0 .lut_mask = 16'hE2E2;
defparam \inst3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 128'h00000000000000000000000000000006;
// synopsys translate_on

dffeas \inst1|inst20 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst20 .is_wysiwyg = "true";
defparam \inst1|inst20 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst76 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst20~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst76~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst76 .is_wysiwyg = "true";
defparam \inst1|inst76 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 128'h0000000000000000007F0000FF00CCA3;
// synopsys translate_on

dffeas \inst1|inst23 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst23 .is_wysiwyg = "true";
defparam \inst1|inst23 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst82 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst23~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst82~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst82 .is_wysiwyg = "true";
defparam \inst1|inst82 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 128'h00000000000000000000000000003C63;
// synopsys translate_on

dffeas \inst1|inst22 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst22 .is_wysiwyg = "true";
defparam \inst1|inst22 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst81 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst22~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst81~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst81 .is_wysiwyg = "true";
defparam \inst1|inst81 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux0~1 (
// Equation(s):
// \inst3|Mux0~1_combout  = (\inst1|inst76~q  & ((\inst1|inst82~q  & (\inst1|inst81~q  & !\inst1|inst80~q )) # (!\inst1|inst82~q  & (!\inst1|inst81~q )))) # (!\inst1|inst76~q  & ((\inst1|inst81~q ) # ((\inst1|inst82~q  & !\inst1|inst80~q ))))

	.dataa(\inst1|inst76~q ),
	.datab(\inst1|inst82~q ),
	.datac(\inst1|inst81~q ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~1 .lut_mask = 16'h52D6;
defparam \inst3|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux0~2 (
// Equation(s):
// \inst3|Mux0~2_combout  = (\inst1|inst80~q  & (!\inst1|inst81~q  & (\inst1|inst76~q  $ (\inst1|inst82~q )))) # (!\inst1|inst80~q  & (\inst1|inst81~q  $ (((\inst1|inst76~q  & \inst1|inst82~q )))))

	.dataa(\inst1|inst76~q ),
	.datab(\inst1|inst82~q ),
	.datac(\inst1|inst81~q ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~2 .lut_mask = 16'h0678;
defparam \inst3|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux0~3 (
// Equation(s):
// \inst3|Mux0~3_combout  = (\inst3|Mux0~1_combout  & (((\inst3|Mux0~2_combout )))) # (!\inst3|Mux0~1_combout  & ((\inst3|Mux0~2_combout  & ((\inst3|Mux0~0_combout ))) # (!\inst3|Mux0~2_combout  & (\inst3|Add1~32_combout ))))

	.dataa(\inst3|Add1~32_combout ),
	.datab(\inst3|Mux0~0_combout ),
	.datac(\inst3|Mux0~1_combout ),
	.datad(\inst3|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst3|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux0~3 .lut_mask = 16'hFC0A;
defparam \inst3|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[16] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[16] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst5|inst3~0 (
// Equation(s):
// \inst5|inst3~0_combout  = (\inst1|inst81~q  & (\inst1|inst76~q  & (\inst1|inst82~q  & !\inst1|inst80~q ))) # (!\inst1|inst81~q  & (\inst1|inst80~q  & ((!\inst1|inst82~q ) # (!\inst1|inst76~q ))))

	.dataa(\inst1|inst76~q ),
	.datab(\inst1|inst82~q ),
	.datac(\inst1|inst81~q ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst5|inst3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst3~0 .lut_mask = 16'h0780;
defparam \inst5|inst3~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|inst (
	.clk(\Clock~input_o ),
	.d(\inst3|ALU_Result [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|inst3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|inst .is_wysiwyg = "true";
defparam \inst5|inst .power_up = "low";
// synopsys translate_on

dffeas \inst15|inst|inst|out[1] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst|out[1] .is_wysiwyg = "true";
defparam \inst15|inst|inst|out[1] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \W[15]~input (
	.i(W[15]),
	.ibar(gnd),
	.o(\W[15]~input_o ));
// synopsys translate_off
defparam \W[15]~input .bus_hold = "false";
defparam \W[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst15|inst|inst|out[0] (
	.clk(\inst15|inst2~combout ),
	.d(\inst14|altsyncram_component|auto_generated|q_a [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|inst|inst|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|inst|inst|out[0] .is_wysiwyg = "true";
defparam \inst15|inst|inst|out[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|inst~0 (
// Equation(s):
// \inst10|inst~0_combout  = (\inst15|inst|inst|out [1] & ((\inst15|inst|inst|out [0] & (\inst5|inst~q )) # (!\inst15|inst|inst|out [0] & ((\W[15]~input_o ))))) # (!\inst15|inst|inst|out [1] & (((!\inst15|inst|inst|out [0]))))

	.dataa(\inst5|inst~q ),
	.datab(\inst15|inst|inst|out [1]),
	.datac(\W[15]~input_o ),
	.datad(\inst15|inst|inst|out [0]),
	.cin(gnd),
	.combout(\inst10|inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst~0 .lut_mask = 16'h88F3;
defparam \inst10|inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \W[14]~input (
	.i(W[14]),
	.ibar(gnd),
	.o(\W[14]~input_o ));
// synopsys translate_off
defparam \W[14]~input .bus_hold = "false";
defparam \W[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[13]~input (
	.i(W[13]),
	.ibar(gnd),
	.o(\W[13]~input_o ));
// synopsys translate_off
defparam \W[13]~input .bus_hold = "false";
defparam \W[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[12]~input (
	.i(W[12]),
	.ibar(gnd),
	.o(\W[12]~input_o ));
// synopsys translate_off
defparam \W[12]~input .bus_hold = "false";
defparam \W[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst10|inst~1 (
// Equation(s):
// \inst10|inst~1_combout  = (!\W[15]~input_o  & (!\W[14]~input_o  & (!\W[13]~input_o  & !\W[12]~input_o )))

	.dataa(\W[15]~input_o ),
	.datab(\W[14]~input_o ),
	.datac(\W[13]~input_o ),
	.datad(\W[12]~input_o ),
	.cin(gnd),
	.combout(\inst10|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst~1 .lut_mask = 16'h0001;
defparam \inst10|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \W[11]~input (
	.i(W[11]),
	.ibar(gnd),
	.o(\W[11]~input_o ));
// synopsys translate_off
defparam \W[11]~input .bus_hold = "false";
defparam \W[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[10]~input (
	.i(W[10]),
	.ibar(gnd),
	.o(\W[10]~input_o ));
// synopsys translate_off
defparam \W[10]~input .bus_hold = "false";
defparam \W[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[9]~input (
	.i(W[9]),
	.ibar(gnd),
	.o(\W[9]~input_o ));
// synopsys translate_off
defparam \W[9]~input .bus_hold = "false";
defparam \W[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[8]~input (
	.i(W[8]),
	.ibar(gnd),
	.o(\W[8]~input_o ));
// synopsys translate_off
defparam \W[8]~input .bus_hold = "false";
defparam \W[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst10|inst~2 (
// Equation(s):
// \inst10|inst~2_combout  = (!\W[11]~input_o  & (!\W[10]~input_o  & (!\W[9]~input_o  & !\W[8]~input_o )))

	.dataa(\W[11]~input_o ),
	.datab(\W[10]~input_o ),
	.datac(\W[9]~input_o ),
	.datad(\W[8]~input_o ),
	.cin(gnd),
	.combout(\inst10|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst~2 .lut_mask = 16'h0001;
defparam \inst10|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \W[7]~input (
	.i(W[7]),
	.ibar(gnd),
	.o(\W[7]~input_o ));
// synopsys translate_off
defparam \W[7]~input .bus_hold = "false";
defparam \W[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[6]~input (
	.i(W[6]),
	.ibar(gnd),
	.o(\W[6]~input_o ));
// synopsys translate_off
defparam \W[6]~input .bus_hold = "false";
defparam \W[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[5]~input (
	.i(W[5]),
	.ibar(gnd),
	.o(\W[5]~input_o ));
// synopsys translate_off
defparam \W[5]~input .bus_hold = "false";
defparam \W[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[4]~input (
	.i(W[4]),
	.ibar(gnd),
	.o(\W[4]~input_o ));
// synopsys translate_off
defparam \W[4]~input .bus_hold = "false";
defparam \W[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst10|inst~3 (
// Equation(s):
// \inst10|inst~3_combout  = (!\W[7]~input_o  & (!\W[6]~input_o  & (!\W[5]~input_o  & !\W[4]~input_o )))

	.dataa(\W[7]~input_o ),
	.datab(\W[6]~input_o ),
	.datac(\W[5]~input_o ),
	.datad(\W[4]~input_o ),
	.cin(gnd),
	.combout(\inst10|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst~3 .lut_mask = 16'h0001;
defparam \inst10|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \W[3]~input (
	.i(W[3]),
	.ibar(gnd),
	.o(\W[3]~input_o ));
// synopsys translate_off
defparam \W[3]~input .bus_hold = "false";
defparam \W[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[2]~input (
	.i(W[2]),
	.ibar(gnd),
	.o(\W[2]~input_o ));
// synopsys translate_off
defparam \W[2]~input .bus_hold = "false";
defparam \W[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[1]~input (
	.i(W[1]),
	.ibar(gnd),
	.o(\W[1]~input_o ));
// synopsys translate_off
defparam \W[1]~input .bus_hold = "false";
defparam \W[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \W[0]~input (
	.i(W[0]),
	.ibar(gnd),
	.o(\W[0]~input_o ));
// synopsys translate_off
defparam \W[0]~input .bus_hold = "false";
defparam \W[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst10|inst~4 (
// Equation(s):
// \inst10|inst~4_combout  = (!\W[3]~input_o  & (!\W[2]~input_o  & (!\W[1]~input_o  & !\W[0]~input_o )))

	.dataa(\W[3]~input_o ),
	.datab(\W[2]~input_o ),
	.datac(\W[1]~input_o ),
	.datad(\W[0]~input_o ),
	.cin(gnd),
	.combout(\inst10|inst~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst~4 .lut_mask = 16'h0001;
defparam \inst10|inst~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|inst~5 (
// Equation(s):
// \inst10|inst~5_combout  = (\inst10|inst~1_combout  & (\inst10|inst~2_combout  & (\inst10|inst~3_combout  & \inst10|inst~4_combout )))

	.dataa(\inst10|inst~1_combout ),
	.datab(\inst10|inst~2_combout ),
	.datac(\inst10|inst~3_combout ),
	.datad(\inst10|inst~4_combout ),
	.cin(gnd),
	.combout(\inst10|inst~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst~5 .lut_mask = 16'h8000;
defparam \inst10|inst~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst10|inst~6 (
// Equation(s):
// \inst10|inst~6_combout  = (\inst15|inst|inst|out [2] & ((\inst10|inst~0_combout ) # ((\inst10|inst~5_combout  & !\inst15|inst|inst|out [1]))))

	.dataa(\inst15|inst|inst|out [2]),
	.datab(\inst10|inst~0_combout ),
	.datac(\inst10|inst~5_combout ),
	.datad(\inst15|inst|inst|out [1]),
	.cin(gnd),
	.combout(\inst10|inst~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst~6 .lut_mask = 16'h88A8;
defparam \inst10|inst~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 128'h0000000000000000007F0000FF00FCE1;
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 128'h0000000000000000007F0000FF00FCE1;
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 128'h00000000000000000000000000000000;
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 128'hFFFFFFFFFFFFFFFFFF00FFFF0000FFFF;
// synopsys translate_on

cycloneive_lcell_comb \inst15|inst3|inst5|$00000|auto_generated|result_node[5]~0 (
// Equation(s):
// \inst15|inst3|inst5|$00000|auto_generated|result_node[5]~0_combout  = (\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [5] & !\inst15|inst3|inst7~0_combout )

	.dataa(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst15|inst3|inst7~0_combout ),
	.cin(gnd),
	.combout(\inst15|inst3|inst5|$00000|auto_generated|result_node[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[5]~0 .lut_mask = 16'h00AA;
defparam \inst15|inst3|inst5|$00000|auto_generated|result_node[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 128'hFFFFFFFFFFFFFFFFFF00000000000008;
// synopsys translate_on

dffeas \inst1|inst70 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst|inst3|out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst70~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst70 .is_wysiwyg = "true";
defparam \inst1|inst70 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst69 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst|inst3|out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst69~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst69 .is_wysiwyg = "true";
defparam \inst1|inst69 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst68 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst|inst1|out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst68~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst68 .is_wysiwyg = "true";
defparam \inst1|inst68 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst67 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst|inst1|out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst67~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst67 .is_wysiwyg = "true";
defparam \inst1|inst67 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst66 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst|inst1|out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst66~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst66 .is_wysiwyg = "true";
defparam \inst1|inst66 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst65 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst|inst2|out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst65~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst65 .is_wysiwyg = "true";
defparam \inst1|inst65 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst|inst2|out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst .is_wysiwyg = "true";
defparam \inst1|inst .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst1 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst|inst2|out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1 .is_wysiwyg = "true";
defparam \inst1|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst2 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst|inst2|out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2 .is_wysiwyg = "true";
defparam \inst1|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst3 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst|inst2|out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst3 .is_wysiwyg = "true";
defparam \inst1|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst24 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst24 .is_wysiwyg = "true";
defparam \inst1|inst24 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst83 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst24~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst83~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst83 .is_wysiwyg = "true";
defparam \inst1|inst83 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst25 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst25 .is_wysiwyg = "true";
defparam \inst1|inst25 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst84 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst25~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst84~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst84 .is_wysiwyg = "true";
defparam \inst1|inst84 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst11 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst11 .is_wysiwyg = "true";
defparam \inst1|inst11 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst12 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst12 .is_wysiwyg = "true";
defparam \inst1|inst12 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst13 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst13 .is_wysiwyg = "true";
defparam \inst1|inst13 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst14 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst14 .is_wysiwyg = "true";
defparam \inst1|inst14 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst15 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst15 .is_wysiwyg = "true";
defparam \inst1|inst15 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst16 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst16 .is_wysiwyg = "true";
defparam \inst1|inst16 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst26 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst5|$00000|auto_generated|result_node[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst26 .is_wysiwyg = "true";
defparam \inst1|inst26 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst12 (
// Equation(s):
// \inst1|inst151|inst12~combout  = (\inst1|inst151|inst70~q ) # (\inst1|inst26~q )

	.dataa(\inst1|inst151|inst70~q ),
	.datab(\inst1|inst26~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst151|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst12 .lut_mask = 16'hEEEE;
defparam \inst1|inst151|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst91 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst91~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst91 .is_wysiwyg = "true";
defparam \inst1|inst91 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst104 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst91~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst104~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst104 .is_wysiwyg = "true";
defparam \inst1|inst104 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 128'h00000000000000000000FF0000000000;
// synopsys translate_on

dffeas \inst1|inst17 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst17 .is_wysiwyg = "true";
defparam \inst1|inst17 .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst15|inst14~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst14|altsyncram_component|auto_generated|q_a [21],\inst14|altsyncram_component|auto_generated|q_a [20],\inst14|altsyncram_component|auto_generated|q_a [19],\inst14|altsyncram_component|auto_generated|q_a [18],\inst14|altsyncram_component|auto_generated|q_a [17],
\inst14|altsyncram_component|auto_generated|q_a [16],\inst14|altsyncram_component|auto_generated|q_a [15]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "MIR.mif";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "Decode_Unit:inst15|MIR_DECODE:inst3|MIR:inst|altsyncram:altsyncram_component|altsyncram_cm91:auto_generated|ALTSYNCRAM";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 127;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 28;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 7;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst15|inst3|inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 128'h0000000000000000000000FF00000000;
// synopsys translate_on

dffeas \inst1|inst18 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst18 .is_wysiwyg = "true";
defparam \inst1|inst18 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst4 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst4 .is_wysiwyg = "true";
defparam \inst1|inst4 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst1 (
// Equation(s):
// \inst1|inst151|inst1~combout  = (\inst1|inst4~q  & !\inst1|inst151|inst70~q )

	.dataa(\inst1|inst4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst151|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst1 .lut_mask = 16'h00AA;
defparam \inst1|inst151|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst116 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst116~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst116 .is_wysiwyg = "true";
defparam \inst1|inst116 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst131 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst116~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst131~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst131 .is_wysiwyg = "true";
defparam \inst1|inst131 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst132 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst117~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst132~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst132 .is_wysiwyg = "true";
defparam \inst1|inst132 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst6 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst6 .is_wysiwyg = "true";
defparam \inst1|inst6 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst2 (
// Equation(s):
// \inst1|inst151|inst2~combout  = (\inst1|inst6~q  & !\inst1|inst151|inst70~q )

	.dataa(\inst1|inst6~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst151|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst2 .lut_mask = 16'h00AA;
defparam \inst1|inst151|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst118 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst118~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst118 .is_wysiwyg = "true";
defparam \inst1|inst118 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst133 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst118~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst133~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst133 .is_wysiwyg = "true";
defparam \inst1|inst133 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst8 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst8 .is_wysiwyg = "true";
defparam \inst1|inst8 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst4 (
// Equation(s):
// \inst1|inst151|inst4~combout  = (\inst1|inst8~q  & !\inst1|inst151|inst70~q )

	.dataa(\inst1|inst8~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst151|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst4 .lut_mask = 16'h00AA;
defparam \inst1|inst151|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst120 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst120~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst120 .is_wysiwyg = "true";
defparam \inst1|inst120 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst135 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst120~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst135~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst135 .is_wysiwyg = "true";
defparam \inst1|inst135 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst10 (
	.clk(\inst1|inst149~combout ),
	.d(\inst15|inst3|inst|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst10 .is_wysiwyg = "true";
defparam \inst1|inst10 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|inst151|inst5 (
// Equation(s):
// \inst1|inst151|inst5~combout  = (\inst1|inst10~q  & !\inst1|inst151|inst70~q )

	.dataa(\inst1|inst10~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|inst151|inst70~q ),
	.cin(gnd),
	.combout(\inst1|inst151|inst5~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst151|inst5 .lut_mask = 16'h00AA;
defparam \inst1|inst151|inst5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst1|inst122 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst151|inst5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst122~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst122 .is_wysiwyg = "true";
defparam \inst1|inst122 .power_up = "low";
// synopsys translate_on

dffeas \inst1|inst137 (
	.clk(\Clock~input_o ),
	.d(\inst1|inst122~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst137~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst137 .is_wysiwyg = "true";
defparam \inst1|inst137 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[15]~0 (
// Equation(s):
// \inst3|ALU_Result[15]~0_combout  = (\inst1|inst82~q  & (!\inst1|inst76~q  & !\inst1|inst81~q ))

	.dataa(\inst1|inst82~q ),
	.datab(gnd),
	.datac(\inst1|inst76~q ),
	.datad(\inst1|inst81~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[15]~0 .lut_mask = 16'h000A;
defparam \inst3|ALU_Result[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[15]~1 (
// Equation(s):
// \inst3|ALU_Result[15]~1_combout  = (\inst1|inst76~q  & (\inst1|inst80~q )) # (!\inst1|inst76~q  & (!\inst1|inst81~q  & ((\inst1|inst80~q ) # (!\inst1|inst82~q ))))

	.dataa(\inst1|inst80~q ),
	.datab(\inst1|inst76~q ),
	.datac(\inst1|inst82~q ),
	.datad(\inst1|inst81~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[15]~1 .lut_mask = 16'h88AB;
defparam \inst3|ALU_Result[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux2~0 (
// Equation(s):
// \inst3|Mux2~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[14]~0_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[14]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[14]~0_combout  & ((\ALU_B_IN[14]~input_o  & 
// (!\inst1|inst82~q )) # (!\ALU_B_IN[14]~input_o  & ((!\inst1|inst80~q )))))

	.dataa(\inst1|inst82~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[14]~0_combout ),
	.datac(\ALU_B_IN[14]~input_o ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux2~0 .lut_mask = 16'hD41B;
defparam \inst3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux2~1 (
// Equation(s):
// \inst3|Mux2~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux2~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux2~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux2~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux2~2 (
// Equation(s):
// \inst3|Mux2~2_combout  = (\inst3|ALU_Result[15]~0_combout  & (((\inst3|ALU_Result[15]~1_combout )))) # (!\inst3|ALU_Result[15]~0_combout  & ((\inst3|ALU_Result[15]~1_combout  & (\inst3|Add1~28_combout )) # (!\inst3|ALU_Result[15]~1_combout  & 
// ((\inst3|Mux2~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~0_combout ),
	.datab(\inst3|Add1~28_combout ),
	.datac(\inst3|ALU_Result[15]~1_combout ),
	.datad(\inst3|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux2~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux2~3 (
// Equation(s):
// \inst3|Mux2~3_combout  = (\inst3|ALU_Result[15]~0_combout  & ((\inst3|Mux2~2_combout  & ((\inst3|Add0~28_combout ))) # (!\inst3|Mux2~2_combout  & (\ALU_B_IN[14]~input_o )))) # (!\inst3|ALU_Result[15]~0_combout  & (((\inst3|Mux2~2_combout ))))

	.dataa(\ALU_B_IN[14]~input_o ),
	.datab(\inst3|ALU_Result[15]~0_combout ),
	.datac(\inst3|Mux2~2_combout ),
	.datad(\inst3|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst3|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux2~3 .lut_mask = 16'hF838;
defparam \inst3|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|ALU_Result[15]~2 (
// Equation(s):
// \inst3|ALU_Result[15]~2_combout  = ((\inst1|inst81~q  & ((\inst1|inst80~q ) # (!\inst1|inst82~q ))) # (!\inst1|inst81~q  & ((\inst1|inst82~q ) # (!\inst1|inst80~q )))) # (!\inst1|inst76~q )

	.dataa(\inst1|inst76~q ),
	.datab(\inst1|inst81~q ),
	.datac(\inst1|inst82~q ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|ALU_Result[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|ALU_Result[15]~2 .lut_mask = 16'hFD7F;
defparam \inst3|ALU_Result[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[14] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[14] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux1~0 (
// Equation(s):
// \inst3|Mux1~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[15]~15_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[15]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[15]~15_combout  & ((\ALU_B_IN[15]~input_o  & 
// (!\inst1|inst82~q )) # (!\ALU_B_IN[15]~input_o  & ((!\inst1|inst80~q )))))

	.dataa(\inst1|inst82~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[15]~15_combout ),
	.datac(\ALU_B_IN[15]~input_o ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux1~0 .lut_mask = 16'hD41B;
defparam \inst3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux1~1 (
// Equation(s):
// \inst3|Mux1~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux1~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux1~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux1~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux1~2 (
// Equation(s):
// \inst3|Mux1~2_combout  = (\inst3|ALU_Result[15]~1_combout  & (((\inst3|ALU_Result[15]~0_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & ((\inst3|ALU_Result[15]~0_combout  & (\ALU_B_IN[15]~input_o )) # (!\inst3|ALU_Result[15]~0_combout  & 
// ((\inst3|Mux1~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~1_combout ),
	.datab(\ALU_B_IN[15]~input_o ),
	.datac(\inst3|ALU_Result[15]~0_combout ),
	.datad(\inst3|Mux1~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux1~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux1~3 (
// Equation(s):
// \inst3|Mux1~3_combout  = (\inst3|ALU_Result[15]~1_combout  & ((\inst3|Mux1~2_combout  & ((\inst3|Add0~30_combout ))) # (!\inst3|Mux1~2_combout  & (\inst3|Add1~30_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & (((\inst3|Mux1~2_combout ))))

	.dataa(\inst3|Add1~30_combout ),
	.datab(\inst3|ALU_Result[15]~1_combout ),
	.datac(\inst3|Mux1~2_combout ),
	.datad(\inst3|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst3|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux1~3 .lut_mask = 16'hF838;
defparam \inst3|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[15] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[15] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst|$00001|auto_generated|result_node[0]~0_combout  = (\inst1|inst83~q  & (\inst3|ALU_Result [14])) # (!\inst1|inst83~q  & (((\inst3|ALU_Result [15] & !\inst1|inst84~q ))))

	.dataa(\inst3|ALU_Result [14]),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [15]),
	.datad(\inst1|inst84~q ),
	.cin(gnd),
	.combout(\inst4|inst|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h88B8;
defparam \inst4|inst|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst1|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst1|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [15])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [14])))))

	.dataa(\inst3|ALU_Result [15]),
	.datab(\inst3|ALU_Result [14]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst1|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst1|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux3~0 (
// Equation(s):
// \inst3|Mux3~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[13]~1_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[13]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[13]~1_combout  & ((\ALU_B_IN[13]~input_o  & 
// (!\inst1|inst82~q )) # (!\ALU_B_IN[13]~input_o  & ((!\inst1|inst80~q )))))

	.dataa(\inst1|inst82~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[13]~1_combout ),
	.datac(\ALU_B_IN[13]~input_o ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux3~0 .lut_mask = 16'hD41B;
defparam \inst3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux3~1 (
// Equation(s):
// \inst3|Mux3~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux3~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux3~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux3~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux3~2 (
// Equation(s):
// \inst3|Mux3~2_combout  = (\inst3|ALU_Result[15]~1_combout  & (((\inst3|ALU_Result[15]~0_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & ((\inst3|ALU_Result[15]~0_combout  & (\ALU_B_IN[13]~input_o )) # (!\inst3|ALU_Result[15]~0_combout  & 
// ((\inst3|Mux3~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~1_combout ),
	.datab(\ALU_B_IN[13]~input_o ),
	.datac(\inst3|ALU_Result[15]~0_combout ),
	.datad(\inst3|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux3~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux3~3 (
// Equation(s):
// \inst3|Mux3~3_combout  = (\inst3|ALU_Result[15]~1_combout  & ((\inst3|Mux3~2_combout  & ((\inst3|Add0~26_combout ))) # (!\inst3|Mux3~2_combout  & (\inst3|Add1~26_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & (((\inst3|Mux3~2_combout ))))

	.dataa(\inst3|Add1~26_combout ),
	.datab(\inst3|ALU_Result[15]~1_combout ),
	.datac(\inst3|Mux3~2_combout ),
	.datad(\inst3|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst3|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux3~3 .lut_mask = 16'hF838;
defparam \inst3|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[13] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[13] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst1|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst1|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst1|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [13]))

	.dataa(\inst4|inst1|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst1|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst1|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst2|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst2|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [14])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [13])))))

	.dataa(\inst3|ALU_Result [14]),
	.datab(\inst3|ALU_Result [13]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst2|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst2|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux4~0 (
// Equation(s):
// \inst3|Mux4~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[12]~2_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[12]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[12]~2_combout  & ((\ALU_B_IN[12]~input_o  & 
// ((!\inst1|inst82~q ))) # (!\ALU_B_IN[12]~input_o  & (!\inst1|inst80~q ))))

	.dataa(\inst1|inst80~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[12]~2_combout ),
	.datac(\inst1|inst82~q ),
	.datad(\ALU_B_IN[12]~input_o ),
	.cin(gnd),
	.combout(\inst3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux4~0 .lut_mask = 16'h8B59;
defparam \inst3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux4~1 (
// Equation(s):
// \inst3|Mux4~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux4~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux4~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux4~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux4~2 (
// Equation(s):
// \inst3|Mux4~2_combout  = (\inst3|ALU_Result[15]~0_combout  & (((\inst3|ALU_Result[15]~1_combout )))) # (!\inst3|ALU_Result[15]~0_combout  & ((\inst3|ALU_Result[15]~1_combout  & (\inst3|Add1~24_combout )) # (!\inst3|ALU_Result[15]~1_combout  & 
// ((\inst3|Mux4~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~0_combout ),
	.datab(\inst3|Add1~24_combout ),
	.datac(\inst3|ALU_Result[15]~1_combout ),
	.datad(\inst3|Mux4~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux4~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux4~3 (
// Equation(s):
// \inst3|Mux4~3_combout  = (\inst3|ALU_Result[15]~0_combout  & ((\inst3|Mux4~2_combout  & ((\inst3|Add0~24_combout ))) # (!\inst3|Mux4~2_combout  & (\ALU_B_IN[12]~input_o )))) # (!\inst3|ALU_Result[15]~0_combout  & (((\inst3|Mux4~2_combout ))))

	.dataa(\ALU_B_IN[12]~input_o ),
	.datab(\inst3|ALU_Result[15]~0_combout ),
	.datac(\inst3|Mux4~2_combout ),
	.datad(\inst3|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst3|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux4~3 .lut_mask = 16'hF838;
defparam \inst3|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[12] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[12] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst2|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst2|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst2|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [12]))

	.dataa(\inst4|inst2|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst2|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst2|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst2|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst3|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst3|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [13])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [12])))))

	.dataa(\inst3|ALU_Result [13]),
	.datab(\inst3|ALU_Result [12]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst3|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst3|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux5~0 (
// Equation(s):
// \inst3|Mux5~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[11]~3_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[11]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[11]~3_combout  & ((\ALU_B_IN[11]~input_o  & 
// (!\inst1|inst82~q )) # (!\ALU_B_IN[11]~input_o  & ((!\inst1|inst80~q )))))

	.dataa(\inst1|inst82~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[11]~3_combout ),
	.datac(\ALU_B_IN[11]~input_o ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux5~0 .lut_mask = 16'hD41B;
defparam \inst3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux5~1 (
// Equation(s):
// \inst3|Mux5~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux5~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux5~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux5~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux5~2 (
// Equation(s):
// \inst3|Mux5~2_combout  = (\inst3|ALU_Result[15]~1_combout  & (((\inst3|ALU_Result[15]~0_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & ((\inst3|ALU_Result[15]~0_combout  & (\ALU_B_IN[11]~input_o )) # (!\inst3|ALU_Result[15]~0_combout  & 
// ((\inst3|Mux5~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~1_combout ),
	.datab(\ALU_B_IN[11]~input_o ),
	.datac(\inst3|ALU_Result[15]~0_combout ),
	.datad(\inst3|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux5~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux5~3 (
// Equation(s):
// \inst3|Mux5~3_combout  = (\inst3|ALU_Result[15]~1_combout  & ((\inst3|Mux5~2_combout  & ((\inst3|Add0~22_combout ))) # (!\inst3|Mux5~2_combout  & (\inst3|Add1~22_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & (((\inst3|Mux5~2_combout ))))

	.dataa(\inst3|Add1~22_combout ),
	.datab(\inst3|ALU_Result[15]~1_combout ),
	.datac(\inst3|Mux5~2_combout ),
	.datad(\inst3|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst3|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux5~3 .lut_mask = 16'hF838;
defparam \inst3|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[11] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[11] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst3|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst3|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst3|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [11]))

	.dataa(\inst4|inst3|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst3|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst3|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst3|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst4|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst4|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [12])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [11])))))

	.dataa(\inst3|ALU_Result [12]),
	.datab(\inst3|ALU_Result [11]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst4|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst4|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux6~0 (
// Equation(s):
// \inst3|Mux6~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[10]~4_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[10]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[10]~4_combout  & ((\ALU_B_IN[10]~input_o  & 
// ((!\inst1|inst82~q ))) # (!\ALU_B_IN[10]~input_o  & (!\inst1|inst80~q ))))

	.dataa(\inst1|inst80~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[10]~4_combout ),
	.datac(\inst1|inst82~q ),
	.datad(\ALU_B_IN[10]~input_o ),
	.cin(gnd),
	.combout(\inst3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~0 .lut_mask = 16'h8B59;
defparam \inst3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux6~1 (
// Equation(s):
// \inst3|Mux6~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux6~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux6~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux6~2 (
// Equation(s):
// \inst3|Mux6~2_combout  = (\inst3|ALU_Result[15]~0_combout  & (((\inst3|ALU_Result[15]~1_combout )))) # (!\inst3|ALU_Result[15]~0_combout  & ((\inst3|ALU_Result[15]~1_combout  & (\inst3|Add1~20_combout )) # (!\inst3|ALU_Result[15]~1_combout  & 
// ((\inst3|Mux6~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~0_combout ),
	.datab(\inst3|Add1~20_combout ),
	.datac(\inst3|ALU_Result[15]~1_combout ),
	.datad(\inst3|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux6~3 (
// Equation(s):
// \inst3|Mux6~3_combout  = (\inst3|ALU_Result[15]~0_combout  & ((\inst3|Mux6~2_combout  & ((\inst3|Add0~20_combout ))) # (!\inst3|Mux6~2_combout  & (\ALU_B_IN[10]~input_o )))) # (!\inst3|ALU_Result[15]~0_combout  & (((\inst3|Mux6~2_combout ))))

	.dataa(\ALU_B_IN[10]~input_o ),
	.datab(\inst3|ALU_Result[15]~0_combout ),
	.datac(\inst3|Mux6~2_combout ),
	.datad(\inst3|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst3|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux6~3 .lut_mask = 16'hF838;
defparam \inst3|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[10] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[10] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst4|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst4|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst4|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [10]))

	.dataa(\inst4|inst4|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst4|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst4|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst4|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst5|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst5|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [11])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [10])))))

	.dataa(\inst3|ALU_Result [11]),
	.datab(\inst3|ALU_Result [10]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst5|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst5|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst5|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux7~0 (
// Equation(s):
// \inst3|Mux7~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[9]~5_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[9]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[9]~5_combout  & ((\ALU_B_IN[9]~input_o  & 
// (!\inst1|inst82~q )) # (!\ALU_B_IN[9]~input_o  & ((!\inst1|inst80~q )))))

	.dataa(\inst1|inst82~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[9]~5_combout ),
	.datac(\ALU_B_IN[9]~input_o ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux7~0 .lut_mask = 16'hD41B;
defparam \inst3|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux7~1 (
// Equation(s):
// \inst3|Mux7~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux7~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux7~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux7~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux7~2 (
// Equation(s):
// \inst3|Mux7~2_combout  = (\inst3|ALU_Result[15]~1_combout  & (((\inst3|ALU_Result[15]~0_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & ((\inst3|ALU_Result[15]~0_combout  & (\ALU_B_IN[9]~input_o )) # (!\inst3|ALU_Result[15]~0_combout  & 
// ((\inst3|Mux7~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~1_combout ),
	.datab(\ALU_B_IN[9]~input_o ),
	.datac(\inst3|ALU_Result[15]~0_combout ),
	.datad(\inst3|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux7~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux7~3 (
// Equation(s):
// \inst3|Mux7~3_combout  = (\inst3|ALU_Result[15]~1_combout  & ((\inst3|Mux7~2_combout  & ((\inst3|Add0~18_combout ))) # (!\inst3|Mux7~2_combout  & (\inst3|Add1~18_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & (((\inst3|Mux7~2_combout ))))

	.dataa(\inst3|Add1~18_combout ),
	.datab(\inst3|ALU_Result[15]~1_combout ),
	.datac(\inst3|Mux7~2_combout ),
	.datad(\inst3|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst3|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux7~3 .lut_mask = 16'hF838;
defparam \inst3|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[9] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[9] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst5|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst5|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst5|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [9]))

	.dataa(\inst4|inst5|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst5|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst5|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst5|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst6|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst6|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [10])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [9])))))

	.dataa(\inst3|ALU_Result [10]),
	.datab(\inst3|ALU_Result [9]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst6|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst6|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst6|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux8~0 (
// Equation(s):
// \inst3|Mux8~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[8]~6_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[8]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[8]~6_combout  & ((\ALU_B_IN[8]~input_o  & 
// ((!\inst1|inst82~q ))) # (!\ALU_B_IN[8]~input_o  & (!\inst1|inst80~q ))))

	.dataa(\inst1|inst80~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[8]~6_combout ),
	.datac(\inst1|inst82~q ),
	.datad(\ALU_B_IN[8]~input_o ),
	.cin(gnd),
	.combout(\inst3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux8~0 .lut_mask = 16'h8B59;
defparam \inst3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux8~1 (
// Equation(s):
// \inst3|Mux8~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux8~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux8~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux8~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux8~2 (
// Equation(s):
// \inst3|Mux8~2_combout  = (\inst3|ALU_Result[15]~0_combout  & (((\inst3|ALU_Result[15]~1_combout )))) # (!\inst3|ALU_Result[15]~0_combout  & ((\inst3|ALU_Result[15]~1_combout  & (\inst3|Add1~16_combout )) # (!\inst3|ALU_Result[15]~1_combout  & 
// ((\inst3|Mux8~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~0_combout ),
	.datab(\inst3|Add1~16_combout ),
	.datac(\inst3|ALU_Result[15]~1_combout ),
	.datad(\inst3|Mux8~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux8~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux8~3 (
// Equation(s):
// \inst3|Mux8~3_combout  = (\inst3|ALU_Result[15]~0_combout  & ((\inst3|Mux8~2_combout  & ((\inst3|Add0~16_combout ))) # (!\inst3|Mux8~2_combout  & (\ALU_B_IN[8]~input_o )))) # (!\inst3|ALU_Result[15]~0_combout  & (((\inst3|Mux8~2_combout ))))

	.dataa(\ALU_B_IN[8]~input_o ),
	.datab(\inst3|ALU_Result[15]~0_combout ),
	.datac(\inst3|Mux8~2_combout ),
	.datad(\inst3|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst3|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux8~3 .lut_mask = 16'hF838;
defparam \inst3|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[8] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[8] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst6|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst6|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst6|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [8]))

	.dataa(\inst4|inst6|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst6|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst6|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst6|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst7|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst7|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [9])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [8])))))

	.dataa(\inst3|ALU_Result [9]),
	.datab(\inst3|ALU_Result [8]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst7|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst7|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst7|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux9~0 (
// Equation(s):
// \inst3|Mux9~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[7]~7_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[7]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[7]~7_combout  & ((\ALU_B_IN[7]~input_o  & 
// (!\inst1|inst82~q )) # (!\ALU_B_IN[7]~input_o  & ((!\inst1|inst80~q )))))

	.dataa(\inst1|inst82~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[7]~7_combout ),
	.datac(\ALU_B_IN[7]~input_o ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux9~0 .lut_mask = 16'hD41B;
defparam \inst3|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux9~1 (
// Equation(s):
// \inst3|Mux9~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux9~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux9~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux9~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux9~2 (
// Equation(s):
// \inst3|Mux9~2_combout  = (\inst3|ALU_Result[15]~1_combout  & (((\inst3|ALU_Result[15]~0_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & ((\inst3|ALU_Result[15]~0_combout  & (\ALU_B_IN[7]~input_o )) # (!\inst3|ALU_Result[15]~0_combout  & 
// ((\inst3|Mux9~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~1_combout ),
	.datab(\ALU_B_IN[7]~input_o ),
	.datac(\inst3|ALU_Result[15]~0_combout ),
	.datad(\inst3|Mux9~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux9~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux9~3 (
// Equation(s):
// \inst3|Mux9~3_combout  = (\inst3|ALU_Result[15]~1_combout  & ((\inst3|Mux9~2_combout  & ((\inst3|Add0~14_combout ))) # (!\inst3|Mux9~2_combout  & (\inst3|Add1~14_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & (((\inst3|Mux9~2_combout ))))

	.dataa(\inst3|Add1~14_combout ),
	.datab(\inst3|ALU_Result[15]~1_combout ),
	.datac(\inst3|Mux9~2_combout ),
	.datad(\inst3|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst3|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux9~3 .lut_mask = 16'hF838;
defparam \inst3|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[7] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[7] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst7|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst7|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst7|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [7]))

	.dataa(\inst4|inst7|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst7|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst7|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst7|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst8|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst8|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [8])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [7])))))

	.dataa(\inst3|ALU_Result [8]),
	.datab(\inst3|ALU_Result [7]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst8|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst8|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst8|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux10~0 (
// Equation(s):
// \inst3|Mux10~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[6]~8_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[6]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[6]~8_combout  & ((\ALU_B_IN[6]~input_o  & 
// ((!\inst1|inst82~q ))) # (!\ALU_B_IN[6]~input_o  & (!\inst1|inst80~q ))))

	.dataa(\inst1|inst80~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[6]~8_combout ),
	.datac(\inst1|inst82~q ),
	.datad(\ALU_B_IN[6]~input_o ),
	.cin(gnd),
	.combout(\inst3|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux10~0 .lut_mask = 16'h8B59;
defparam \inst3|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux10~1 (
// Equation(s):
// \inst3|Mux10~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux10~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux10~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux10~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux10~2 (
// Equation(s):
// \inst3|Mux10~2_combout  = (\inst3|ALU_Result[15]~0_combout  & (((\inst3|ALU_Result[15]~1_combout )))) # (!\inst3|ALU_Result[15]~0_combout  & ((\inst3|ALU_Result[15]~1_combout  & (\inst3|Add1~12_combout )) # (!\inst3|ALU_Result[15]~1_combout  & 
// ((\inst3|Mux10~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~0_combout ),
	.datab(\inst3|Add1~12_combout ),
	.datac(\inst3|ALU_Result[15]~1_combout ),
	.datad(\inst3|Mux10~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux10~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux10~3 (
// Equation(s):
// \inst3|Mux10~3_combout  = (\inst3|ALU_Result[15]~0_combout  & ((\inst3|Mux10~2_combout  & ((\inst3|Add0~12_combout ))) # (!\inst3|Mux10~2_combout  & (\ALU_B_IN[6]~input_o )))) # (!\inst3|ALU_Result[15]~0_combout  & (((\inst3|Mux10~2_combout ))))

	.dataa(\ALU_B_IN[6]~input_o ),
	.datab(\inst3|ALU_Result[15]~0_combout ),
	.datac(\inst3|Mux10~2_combout ),
	.datad(\inst3|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst3|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux10~3 .lut_mask = 16'hF838;
defparam \inst3|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[6] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[6] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst8|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst8|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst8|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [6]))

	.dataa(\inst4|inst8|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst8|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst8|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst8|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst9|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst9|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [7])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [6])))))

	.dataa(\inst3|ALU_Result [7]),
	.datab(\inst3|ALU_Result [6]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst9|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst9|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst9|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux11~0 (
// Equation(s):
// \inst3|Mux11~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[5]~9_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[5]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[5]~9_combout  & ((\ALU_B_IN[5]~input_o  & 
// (!\inst1|inst82~q )) # (!\ALU_B_IN[5]~input_o  & ((!\inst1|inst80~q )))))

	.dataa(\inst1|inst82~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[5]~9_combout ),
	.datac(\ALU_B_IN[5]~input_o ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux11~0 .lut_mask = 16'hD41B;
defparam \inst3|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux11~1 (
// Equation(s):
// \inst3|Mux11~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux11~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux11~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux11~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux11~2 (
// Equation(s):
// \inst3|Mux11~2_combout  = (\inst3|ALU_Result[15]~1_combout  & (((\inst3|ALU_Result[15]~0_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & ((\inst3|ALU_Result[15]~0_combout  & (\ALU_B_IN[5]~input_o )) # (!\inst3|ALU_Result[15]~0_combout  & 
// ((\inst3|Mux11~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~1_combout ),
	.datab(\ALU_B_IN[5]~input_o ),
	.datac(\inst3|ALU_Result[15]~0_combout ),
	.datad(\inst3|Mux11~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux11~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux11~3 (
// Equation(s):
// \inst3|Mux11~3_combout  = (\inst3|ALU_Result[15]~1_combout  & ((\inst3|Mux11~2_combout  & ((\inst3|Add0~10_combout ))) # (!\inst3|Mux11~2_combout  & (\inst3|Add1~10_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & (((\inst3|Mux11~2_combout ))))

	.dataa(\inst3|Add1~10_combout ),
	.datab(\inst3|ALU_Result[15]~1_combout ),
	.datac(\inst3|Mux11~2_combout ),
	.datad(\inst3|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst3|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux11~3 .lut_mask = 16'hF838;
defparam \inst3|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[5] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[5] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst9|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst9|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst9|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [5]))

	.dataa(\inst4|inst9|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst9|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst9|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst9|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst10|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst10|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [6])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [5])))))

	.dataa(\inst3|ALU_Result [6]),
	.datab(\inst3|ALU_Result [5]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst10|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst10|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst10|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux12~0 (
// Equation(s):
// \inst3|Mux12~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[4]~10_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[4]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[4]~10_combout  & ((\ALU_B_IN[4]~input_o  & 
// ((!\inst1|inst82~q ))) # (!\ALU_B_IN[4]~input_o  & (!\inst1|inst80~q ))))

	.dataa(\inst1|inst80~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[4]~10_combout ),
	.datac(\inst1|inst82~q ),
	.datad(\ALU_B_IN[4]~input_o ),
	.cin(gnd),
	.combout(\inst3|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux12~0 .lut_mask = 16'h8B59;
defparam \inst3|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux12~1 (
// Equation(s):
// \inst3|Mux12~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux12~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux12~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux12~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux12~2 (
// Equation(s):
// \inst3|Mux12~2_combout  = (\inst3|ALU_Result[15]~0_combout  & (((\inst3|ALU_Result[15]~1_combout )))) # (!\inst3|ALU_Result[15]~0_combout  & ((\inst3|ALU_Result[15]~1_combout  & (\inst3|Add1~8_combout )) # (!\inst3|ALU_Result[15]~1_combout  & 
// ((\inst3|Mux12~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~0_combout ),
	.datab(\inst3|Add1~8_combout ),
	.datac(\inst3|ALU_Result[15]~1_combout ),
	.datad(\inst3|Mux12~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux12~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux12~3 (
// Equation(s):
// \inst3|Mux12~3_combout  = (\inst3|ALU_Result[15]~0_combout  & ((\inst3|Mux12~2_combout  & ((\inst3|Add0~8_combout ))) # (!\inst3|Mux12~2_combout  & (\ALU_B_IN[4]~input_o )))) # (!\inst3|ALU_Result[15]~0_combout  & (((\inst3|Mux12~2_combout ))))

	.dataa(\ALU_B_IN[4]~input_o ),
	.datab(\inst3|ALU_Result[15]~0_combout ),
	.datac(\inst3|Mux12~2_combout ),
	.datad(\inst3|Add0~8_combout ),
	.cin(gnd),
	.combout(\inst3|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux12~3 .lut_mask = 16'hF838;
defparam \inst3|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[4] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[4] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst10|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst10|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst10|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [4]))

	.dataa(\inst4|inst10|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst10|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst10|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst10|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst11|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst11|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [5])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [4])))))

	.dataa(\inst3|ALU_Result [5]),
	.datab(\inst3|ALU_Result [4]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst11|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst11|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst11|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux13~0 (
// Equation(s):
// \inst3|Mux13~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[3]~11_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[3]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[3]~11_combout  & ((\ALU_B_IN[3]~input_o  & 
// (!\inst1|inst82~q )) # (!\ALU_B_IN[3]~input_o  & ((!\inst1|inst80~q )))))

	.dataa(\inst1|inst82~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[3]~11_combout ),
	.datac(\ALU_B_IN[3]~input_o ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux13~0 .lut_mask = 16'hD41B;
defparam \inst3|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux13~1 (
// Equation(s):
// \inst3|Mux13~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux13~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux13~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux13~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux13~2 (
// Equation(s):
// \inst3|Mux13~2_combout  = (\inst3|ALU_Result[15]~1_combout  & (((\inst3|ALU_Result[15]~0_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & ((\inst3|ALU_Result[15]~0_combout  & (\ALU_B_IN[3]~input_o )) # (!\inst3|ALU_Result[15]~0_combout  & 
// ((\inst3|Mux13~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~1_combout ),
	.datab(\ALU_B_IN[3]~input_o ),
	.datac(\inst3|ALU_Result[15]~0_combout ),
	.datad(\inst3|Mux13~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux13~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux13~3 (
// Equation(s):
// \inst3|Mux13~3_combout  = (\inst3|ALU_Result[15]~1_combout  & ((\inst3|Mux13~2_combout  & ((\inst3|Add0~6_combout ))) # (!\inst3|Mux13~2_combout  & (\inst3|Add1~6_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & (((\inst3|Mux13~2_combout ))))

	.dataa(\inst3|Add1~6_combout ),
	.datab(\inst3|ALU_Result[15]~1_combout ),
	.datac(\inst3|Mux13~2_combout ),
	.datad(\inst3|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst3|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux13~3 .lut_mask = 16'hF838;
defparam \inst3|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[3] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[3] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst11|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst11|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst11|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [3]))

	.dataa(\inst4|inst11|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst11|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst11|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst11|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst12|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst12|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [4])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [3])))))

	.dataa(\inst3|ALU_Result [4]),
	.datab(\inst3|ALU_Result [3]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst12|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst12|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst12|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux14~0 (
// Equation(s):
// \inst3|Mux14~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[2]~12_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[2]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[2]~12_combout  & ((\ALU_B_IN[2]~input_o  & 
// ((!\inst1|inst82~q ))) # (!\ALU_B_IN[2]~input_o  & (!\inst1|inst80~q ))))

	.dataa(\inst1|inst80~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[2]~12_combout ),
	.datac(\inst1|inst82~q ),
	.datad(\ALU_B_IN[2]~input_o ),
	.cin(gnd),
	.combout(\inst3|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux14~0 .lut_mask = 16'h8B59;
defparam \inst3|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux14~1 (
// Equation(s):
// \inst3|Mux14~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux14~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux14~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux14~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux14~2 (
// Equation(s):
// \inst3|Mux14~2_combout  = (\inst3|ALU_Result[15]~0_combout  & (((\inst3|ALU_Result[15]~1_combout )))) # (!\inst3|ALU_Result[15]~0_combout  & ((\inst3|ALU_Result[15]~1_combout  & (\inst3|Add1~4_combout )) # (!\inst3|ALU_Result[15]~1_combout  & 
// ((\inst3|Mux14~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~0_combout ),
	.datab(\inst3|Add1~4_combout ),
	.datac(\inst3|ALU_Result[15]~1_combout ),
	.datad(\inst3|Mux14~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux14~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux14~3 (
// Equation(s):
// \inst3|Mux14~3_combout  = (\inst3|ALU_Result[15]~0_combout  & ((\inst3|Mux14~2_combout  & ((\inst3|Add0~4_combout ))) # (!\inst3|Mux14~2_combout  & (\ALU_B_IN[2]~input_o )))) # (!\inst3|ALU_Result[15]~0_combout  & (((\inst3|Mux14~2_combout ))))

	.dataa(\ALU_B_IN[2]~input_o ),
	.datab(\inst3|ALU_Result[15]~0_combout ),
	.datac(\inst3|Mux14~2_combout ),
	.datad(\inst3|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst3|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux14~3 .lut_mask = 16'hF838;
defparam \inst3|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[2] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[2] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst12|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst12|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst12|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [2]))

	.dataa(\inst4|inst12|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst12|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst12|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst12|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst13|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst13|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [3])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [2])))))

	.dataa(\inst3|ALU_Result [3]),
	.datab(\inst3|ALU_Result [2]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst13|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst13|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst13|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux15~0 (
// Equation(s):
// \inst3|Mux15~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[1]~13_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[1]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[1]~13_combout  & ((\ALU_B_IN[1]~input_o  & 
// (!\inst1|inst82~q )) # (!\ALU_B_IN[1]~input_o  & ((!\inst1|inst80~q )))))

	.dataa(\inst1|inst82~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[1]~13_combout ),
	.datac(\ALU_B_IN[1]~input_o ),
	.datad(\inst1|inst80~q ),
	.cin(gnd),
	.combout(\inst3|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux15~0 .lut_mask = 16'hD41B;
defparam \inst3|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux15~1 (
// Equation(s):
// \inst3|Mux15~1_combout  = (\inst1|inst76~q  & (\inst1|inst81~q )) # (!\inst1|inst76~q  & ((\inst3|Mux15~0_combout )))

	.dataa(\inst1|inst81~q ),
	.datab(\inst3|Mux15~0_combout ),
	.datac(gnd),
	.datad(\inst1|inst76~q ),
	.cin(gnd),
	.combout(\inst3|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux15~1 .lut_mask = 16'hAACC;
defparam \inst3|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux15~2 (
// Equation(s):
// \inst3|Mux15~2_combout  = (\inst3|ALU_Result[15]~1_combout  & (((\inst3|ALU_Result[15]~0_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & ((\inst3|ALU_Result[15]~0_combout  & (\ALU_B_IN[1]~input_o )) # (!\inst3|ALU_Result[15]~0_combout  & 
// ((\inst3|Mux15~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~1_combout ),
	.datab(\ALU_B_IN[1]~input_o ),
	.datac(\inst3|ALU_Result[15]~0_combout ),
	.datad(\inst3|Mux15~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux15~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux15~3 (
// Equation(s):
// \inst3|Mux15~3_combout  = (\inst3|ALU_Result[15]~1_combout  & ((\inst3|Mux15~2_combout  & ((\inst3|Add0~2_combout ))) # (!\inst3|Mux15~2_combout  & (\inst3|Add1~2_combout )))) # (!\inst3|ALU_Result[15]~1_combout  & (((\inst3|Mux15~2_combout ))))

	.dataa(\inst3|Add1~2_combout ),
	.datab(\inst3|ALU_Result[15]~1_combout ),
	.datac(\inst3|Mux15~2_combout ),
	.datad(\inst3|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst3|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux15~3 .lut_mask = 16'hF838;
defparam \inst3|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[1] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[1] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst13|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst13|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst13|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [1]))

	.dataa(\inst4|inst13|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst13|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst13|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst13|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst14|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst14|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [2])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [1])))))

	.dataa(\inst3|ALU_Result [2]),
	.datab(\inst3|ALU_Result [1]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst14|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst14|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst14|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux16~0 (
// Equation(s):
// \inst3|Mux16~0_combout  = (\inst|inst2|$00000|auto_generated|result_node[0]~14_combout  & (\inst1|inst80~q  $ (((\inst1|inst82~q  & !\ALU_B_IN[0]~input_o ))))) # (!\inst|inst2|$00000|auto_generated|result_node[0]~14_combout  & ((\ALU_B_IN[0]~input_o  & 
// ((!\inst1|inst82~q ))) # (!\ALU_B_IN[0]~input_o  & (!\inst1|inst80~q ))))

	.dataa(\inst1|inst80~q ),
	.datab(\inst|inst2|$00000|auto_generated|result_node[0]~14_combout ),
	.datac(\inst1|inst82~q ),
	.datad(\ALU_B_IN[0]~input_o ),
	.cin(gnd),
	.combout(\inst3|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux16~0 .lut_mask = 16'h8B59;
defparam \inst3|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux16~1 (
// Equation(s):
// \inst3|Mux16~1_combout  = (\inst1|inst76~q  & (((\inst1|inst81~q ) # (\inst1|inst82~q )))) # (!\inst1|inst76~q  & (\inst3|Mux16~0_combout ))

	.dataa(\inst3|Mux16~0_combout ),
	.datab(\inst1|inst76~q ),
	.datac(\inst1|inst81~q ),
	.datad(\inst1|inst82~q ),
	.cin(gnd),
	.combout(\inst3|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux16~1 .lut_mask = 16'hEEE2;
defparam \inst3|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux16~2 (
// Equation(s):
// \inst3|Mux16~2_combout  = (\inst3|ALU_Result[15]~0_combout  & (((\inst3|ALU_Result[15]~1_combout )))) # (!\inst3|ALU_Result[15]~0_combout  & ((\inst3|ALU_Result[15]~1_combout  & (\inst3|Add1~0_combout )) # (!\inst3|ALU_Result[15]~1_combout  & 
// ((\inst3|Mux16~1_combout )))))

	.dataa(\inst3|ALU_Result[15]~0_combout ),
	.datab(\inst3|Add1~0_combout ),
	.datac(\inst3|ALU_Result[15]~1_combout ),
	.datad(\inst3|Mux16~1_combout ),
	.cin(gnd),
	.combout(\inst3|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux16~2 .lut_mask = 16'hE5E0;
defparam \inst3|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst3|Mux16~3 (
// Equation(s):
// \inst3|Mux16~3_combout  = (\inst3|ALU_Result[15]~0_combout  & ((\inst3|Mux16~2_combout  & ((\inst3|Add0~0_combout ))) # (!\inst3|Mux16~2_combout  & (\ALU_B_IN[0]~input_o )))) # (!\inst3|ALU_Result[15]~0_combout  & (((\inst3|Mux16~2_combout ))))

	.dataa(\ALU_B_IN[0]~input_o ),
	.datab(\inst3|ALU_Result[15]~0_combout ),
	.datac(\inst3|Mux16~2_combout ),
	.datad(\inst3|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst3|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Mux16~3 .lut_mask = 16'hF838;
defparam \inst3|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|ALU_Result[0] (
	.clk(\Clock~input_o ),
	.d(\inst3|Mux16~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|ALU_Result[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|ALU_Result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|ALU_Result[0] .is_wysiwyg = "true";
defparam \inst3|ALU_Result[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst14|$00001|auto_generated|result_node[0]~1 (
// Equation(s):
// \inst4|inst14|$00001|auto_generated|result_node[0]~1_combout  = (\inst4|inst14|$00001|auto_generated|result_node[0]~0_combout ) # ((\inst1|inst83~q  & \inst3|ALU_Result [0]))

	.dataa(\inst4|inst14|$00001|auto_generated|result_node[0]~0_combout ),
	.datab(\inst1|inst83~q ),
	.datac(\inst3|ALU_Result [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|inst14|$00001|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst14|$00001|auto_generated|result_node[0]~1 .lut_mask = 16'hEAEA;
defparam \inst4|inst14|$00001|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst4|inst15|$00001|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|inst15|$00001|auto_generated|result_node[0]~0_combout  = (!\inst1|inst83~q  & ((\inst1|inst84~q  & (\inst3|ALU_Result [1])) # (!\inst1|inst84~q  & ((\inst3|ALU_Result [0])))))

	.dataa(\inst3|ALU_Result [1]),
	.datab(\inst3|ALU_Result [0]),
	.datac(\inst1|inst84~q ),
	.datad(\inst1|inst83~q ),
	.cin(gnd),
	.combout(\inst4|inst15|$00001|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst15|$00001|auto_generated|result_node[0]~0 .lut_mask = 16'h00AC;
defparam \inst4|inst15|$00001|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign PreLoad = \PreLoad~output_o ;

assign Pipe_Hold = \Pipe_Hold~output_o ;

assign Pipe_K_Reg = \Pipe_K_Reg~output_o ;

assign DEC_ALU_SH[5] = \DEC_ALU_SH[5]~output_o ;

assign DEC_ALU_SH[4] = \DEC_ALU_SH[4]~output_o ;

assign DEC_ALU_SH[3] = \DEC_ALU_SH[3]~output_o ;

assign DEC_ALU_SH[2] = \DEC_ALU_SH[2]~output_o ;

assign DEC_ALU_SH[1] = \DEC_ALU_SH[1]~output_o ;

assign DEC_ALU_SH[0] = \DEC_ALU_SH[0]~output_o ;

assign DEC_B[5] = \DEC_B[5]~output_o ;

assign DEC_B[4] = \DEC_B[4]~output_o ;

assign DEC_B[3] = \DEC_B[3]~output_o ;

assign DEC_B[2] = \DEC_B[2]~output_o ;

assign DEC_B[1] = \DEC_B[1]~output_o ;

assign DEC_B[0] = \DEC_B[0]~output_o ;

assign DEC_C[5] = \DEC_C[5]~output_o ;

assign DEC_C[4] = \DEC_C[4]~output_o ;

assign DEC_C[3] = \DEC_C[3]~output_o ;

assign DEC_C[2] = \DEC_C[2]~output_o ;

assign DEC_C[1] = \DEC_C[1]~output_o ;

assign DEC_C[0] = \DEC_C[0]~output_o ;

assign DEC_Jump_PC[10] = \DEC_Jump_PC[10]~output_o ;

assign DEC_Jump_PC[9] = \DEC_Jump_PC[9]~output_o ;

assign DEC_Jump_PC[8] = \DEC_Jump_PC[8]~output_o ;

assign DEC_Jump_PC[7] = \DEC_Jump_PC[7]~output_o ;

assign DEC_Jump_PC[6] = \DEC_Jump_PC[6]~output_o ;

assign DEC_Jump_PC[5] = \DEC_Jump_PC[5]~output_o ;

assign DEC_Jump_PC[4] = \DEC_Jump_PC[4]~output_o ;

assign DEC_Jump_PC[3] = \DEC_Jump_PC[3]~output_o ;

assign DEC_Jump_PC[2] = \DEC_Jump_PC[2]~output_o ;

assign DEC_Jump_PC[1] = \DEC_Jump_PC[1]~output_o ;

assign DEC_Jump_PC[0] = \DEC_Jump_PC[0]~output_o ;

assign DEC_K_VAL[15] = \DEC_K_VAL[15]~output_o ;

assign DEC_K_VAL[14] = \DEC_K_VAL[14]~output_o ;

assign DEC_K_VAL[13] = \DEC_K_VAL[13]~output_o ;

assign DEC_K_VAL[12] = \DEC_K_VAL[12]~output_o ;

assign DEC_K_VAL[11] = \DEC_K_VAL[11]~output_o ;

assign DEC_K_VAL[10] = \DEC_K_VAL[10]~output_o ;

assign DEC_K_VAL[9] = \DEC_K_VAL[9]~output_o ;

assign DEC_K_VAL[8] = \DEC_K_VAL[8]~output_o ;

assign DEC_K_VAL[7] = \DEC_K_VAL[7]~output_o ;

assign DEC_K_VAL[6] = \DEC_K_VAL[6]~output_o ;

assign DEC_K_VAL[5] = \DEC_K_VAL[5]~output_o ;

assign DEC_K_VAL[4] = \DEC_K_VAL[4]~output_o ;

assign DEC_K_VAL[3] = \DEC_K_VAL[3]~output_o ;

assign DEC_K_VAL[2] = \DEC_K_VAL[2]~output_o ;

assign DEC_K_VAL[1] = \DEC_K_VAL[1]~output_o ;

assign DEC_K_VAL[0] = \DEC_K_VAL[0]~output_o ;

assign DEC_TYPE[6] = \DEC_TYPE[6]~output_o ;

assign DEC_TYPE[5] = \DEC_TYPE[5]~output_o ;

assign DEC_TYPE[4] = \DEC_TYPE[4]~output_o ;

assign DEC_TYPE[3] = \DEC_TYPE[3]~output_o ;

assign DEC_TYPE[2] = \DEC_TYPE[2]~output_o ;

assign DEC_TYPE[1] = \DEC_TYPE[1]~output_o ;

assign DEC_TYPE[0] = \DEC_TYPE[0]~output_o ;

assign Mem_Out[21] = \Mem_Out[21]~output_o ;

assign Mem_Out[20] = \Mem_Out[20]~output_o ;

assign Mem_Out[19] = \Mem_Out[19]~output_o ;

assign Mem_Out[18] = \Mem_Out[18]~output_o ;

assign Mem_Out[17] = \Mem_Out[17]~output_o ;

assign Mem_Out[16] = \Mem_Out[16]~output_o ;

assign Mem_Out[15] = \Mem_Out[15]~output_o ;

assign Mem_Out[14] = \Mem_Out[14]~output_o ;

assign Mem_Out[13] = \Mem_Out[13]~output_o ;

assign Mem_Out[12] = \Mem_Out[12]~output_o ;

assign Mem_Out[11] = \Mem_Out[11]~output_o ;

assign Mem_Out[10] = \Mem_Out[10]~output_o ;

assign Mem_Out[9] = \Mem_Out[9]~output_o ;

assign Mem_Out[8] = \Mem_Out[8]~output_o ;

assign Mem_Out[7] = \Mem_Out[7]~output_o ;

assign Mem_Out[6] = \Mem_Out[6]~output_o ;

assign Mem_Out[5] = \Mem_Out[5]~output_o ;

assign Mem_Out[4] = \Mem_Out[4]~output_o ;

assign Mem_Out[3] = \Mem_Out[3]~output_o ;

assign Mem_Out[2] = \Mem_Out[2]~output_o ;

assign Mem_Out[1] = \Mem_Out[1]~output_o ;

assign Mem_Out[0] = \Mem_Out[0]~output_o ;

assign New_PC[10] = \New_PC[10]~output_o ;

assign New_PC[9] = \New_PC[9]~output_o ;

assign New_PC[8] = \New_PC[8]~output_o ;

assign New_PC[7] = \New_PC[7]~output_o ;

assign New_PC[6] = \New_PC[6]~output_o ;

assign New_PC[5] = \New_PC[5]~output_o ;

assign New_PC[4] = \New_PC[4]~output_o ;

assign New_PC[3] = \New_PC[3]~output_o ;

assign New_PC[2] = \New_PC[2]~output_o ;

assign New_PC[1] = \New_PC[1]~output_o ;

assign New_PC[0] = \New_PC[0]~output_o ;

assign Pipe_A_Addr[9] = \Pipe_A_Addr[9]~output_o ;

assign Pipe_A_Addr[8] = \Pipe_A_Addr[8]~output_o ;

assign Pipe_A_Addr[7] = \Pipe_A_Addr[7]~output_o ;

assign Pipe_A_Addr[6] = \Pipe_A_Addr[6]~output_o ;

assign Pipe_A_Addr[5] = \Pipe_A_Addr[5]~output_o ;

assign Pipe_A_Addr[4] = \Pipe_A_Addr[4]~output_o ;

assign Pipe_A_Addr[3] = \Pipe_A_Addr[3]~output_o ;

assign Pipe_A_Addr[2] = \Pipe_A_Addr[2]~output_o ;

assign Pipe_A_Addr[1] = \Pipe_A_Addr[1]~output_o ;

assign Pipe_A_Addr[0] = \Pipe_A_Addr[0]~output_o ;

assign Pipe_ALU_SH[5] = \Pipe_ALU_SH[5]~output_o ;

assign Pipe_ALU_SH[4] = \Pipe_ALU_SH[4]~output_o ;

assign Pipe_ALU_SH[3] = \Pipe_ALU_SH[3]~output_o ;

assign Pipe_ALU_SH[2] = \Pipe_ALU_SH[2]~output_o ;

assign Pipe_ALU_SH[1] = \Pipe_ALU_SH[1]~output_o ;

assign Pipe_ALU_SH[0] = \Pipe_ALU_SH[0]~output_o ;

assign Pipe_B_Reg[5] = \Pipe_B_Reg[5]~output_o ;

assign Pipe_B_Reg[4] = \Pipe_B_Reg[4]~output_o ;

assign Pipe_B_Reg[3] = \Pipe_B_Reg[3]~output_o ;

assign Pipe_B_Reg[2] = \Pipe_B_Reg[2]~output_o ;

assign Pipe_B_Reg[1] = \Pipe_B_Reg[1]~output_o ;

assign Pipe_B_Reg[0] = \Pipe_B_Reg[0]~output_o ;

assign Pipe_C_Reg[5] = \Pipe_C_Reg[5]~output_o ;

assign Pipe_C_Reg[4] = \Pipe_C_Reg[4]~output_o ;

assign Pipe_C_Reg[3] = \Pipe_C_Reg[3]~output_o ;

assign Pipe_C_Reg[2] = \Pipe_C_Reg[2]~output_o ;

assign Pipe_C_Reg[1] = \Pipe_C_Reg[1]~output_o ;

assign Pipe_C_Reg[0] = \Pipe_C_Reg[0]~output_o ;

assign Pipe_Mem_Reg[1] = \Pipe_Mem_Reg[1]~output_o ;

assign Pipe_Mem_Reg[0] = \Pipe_Mem_Reg[0]~output_o ;

assign Pipe_Type_Reg[6] = \Pipe_Type_Reg[6]~output_o ;

assign Pipe_Type_Reg[5] = \Pipe_Type_Reg[5]~output_o ;

assign Pipe_Type_Reg[4] = \Pipe_Type_Reg[4]~output_o ;

assign Pipe_Type_Reg[3] = \Pipe_Type_Reg[3]~output_o ;

assign Pipe_Type_Reg[2] = \Pipe_Type_Reg[2]~output_o ;

assign Pipe_Type_Reg[1] = \Pipe_Type_Reg[1]~output_o ;

assign Pipe_Type_Reg[0] = \Pipe_Type_Reg[0]~output_o ;

assign Shft_Out[15] = \Shft_Out[15]~output_o ;

assign Shft_Out[14] = \Shft_Out[14]~output_o ;

assign Shft_Out[13] = \Shft_Out[13]~output_o ;

assign Shft_Out[12] = \Shft_Out[12]~output_o ;

assign Shft_Out[11] = \Shft_Out[11]~output_o ;

assign Shft_Out[10] = \Shft_Out[10]~output_o ;

assign Shft_Out[9] = \Shft_Out[9]~output_o ;

assign Shft_Out[8] = \Shft_Out[8]~output_o ;

assign Shft_Out[7] = \Shft_Out[7]~output_o ;

assign Shft_Out[6] = \Shft_Out[6]~output_o ;

assign Shft_Out[5] = \Shft_Out[5]~output_o ;

assign Shft_Out[4] = \Shft_Out[4]~output_o ;

assign Shft_Out[3] = \Shft_Out[3]~output_o ;

assign Shft_Out[2] = \Shft_Out[2]~output_o ;

assign Shft_Out[1] = \Shft_Out[1]~output_o ;

assign Shft_Out[0] = \Shft_Out[0]~output_o ;

endmodule
