{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730854638182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730854638215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 18:57:18 2024 " "Processing started: Tue Nov  5 18:57:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730854638215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730854638215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730854638216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730854640749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730854640749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Arch " "Found design unit 1: Memory-Arch" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730854648272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730854648272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730854648272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730854648559 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memory.vhd(47) " "VHDL Process Statement warning at memory.vhd(47): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730854648629 "|memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memory.vhd(53) " "VHDL Process Statement warning at memory.vhd(53): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730854648629 "|memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memory.vhd(59) " "VHDL Process Statement warning at memory.vhd(59): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730854648629 "|memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory memory.vhd(65) " "VHDL Process Statement warning at memory.vhd(65): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1730854648629 "|memory"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out3\[0\] " "Converted tri-state buffer \"out3\[0\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out3\[1\] " "Converted tri-state buffer \"out3\[1\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out3\[2\] " "Converted tri-state buffer \"out3\[2\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out3\[3\] " "Converted tri-state buffer \"out3\[3\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out3\[4\] " "Converted tri-state buffer \"out3\[4\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out3\[5\] " "Converted tri-state buffer \"out3\[5\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out2\[0\] " "Converted tri-state buffer \"out2\[0\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out2\[1\] " "Converted tri-state buffer \"out2\[1\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out2\[2\] " "Converted tri-state buffer \"out2\[2\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out2\[3\] " "Converted tri-state buffer \"out2\[3\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out2\[4\] " "Converted tri-state buffer \"out2\[4\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out2\[5\] " "Converted tri-state buffer \"out2\[5\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out1\[0\] " "Converted tri-state buffer \"out1\[0\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out1\[1\] " "Converted tri-state buffer \"out1\[1\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out1\[2\] " "Converted tri-state buffer \"out1\[2\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out1\[3\] " "Converted tri-state buffer \"out1\[3\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out1\[4\] " "Converted tri-state buffer \"out1\[4\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out1\[5\] " "Converted tri-state buffer \"out1\[5\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out0\[0\] " "Converted tri-state buffer \"out0\[0\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out0\[1\] " "Converted tri-state buffer \"out0\[1\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out0\[2\] " "Converted tri-state buffer \"out0\[2\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out0\[3\] " "Converted tri-state buffer \"out0\[3\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out0\[4\] " "Converted tri-state buffer \"out0\[4\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "out0\[5\] " "Converted tri-state buffer \"out0\[5\]\" feeding internal logic into a wire" {  } { { "memory.vhd" "" { Text "/home/mrgeotech/Shared/School/ECE 375/Labs/Lab3/memory.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730854650757 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730854650757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730854651963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730854655576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730854655576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730854657420 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730854657420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730854657420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730854657420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730854658162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 18:57:38 2024 " "Processing ended: Tue Nov  5 18:57:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730854658162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730854658162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730854658162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730854658162 ""}
