#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  5 01:40:26 2021
# Process ID: 71576
# Current directory: D:/Desktop/Project/five_stage_pipeLineCpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent77784 D:\Desktop\Project\five_stage_pipeLineCpu\five_stage_pipeLineCpu.xpr
# Log file: D:/Desktop/Project/five_stage_pipeLineCpu/vivado.log
# Journal file: D:/Desktop/Project/five_stage_pipeLineCpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:141]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_outM' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:155]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'resultW' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'resultW' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:242]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_outM' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:243]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'resultW' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:249]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_outM' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:250]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_outM' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'addr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd_out' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_outM' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dm_outM' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:300]
WARNING: [VRFC 10-5021] port 'branchD' is not connected on this instance [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:187]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_tb_behav -key {Behavioral:sim_1:Functional:mips_tb} -tclbatch {mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 810.027 ; gain = 62.629
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExToMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Foward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdToEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfToId
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToWb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinecpu
INFO: [VRFC 10-2458] undeclared symbol j_adr, assumed default net type wire [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_creat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_solve
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:101]
WARNING: [VRFC 10-5021] port 'branchD' is not connected on this instance [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IfToId
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Rf
Compiling module xil_defaultlib.exp
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.stall_solve
Compiling module xil_defaultlib.IdToEx
Compiling module xil_defaultlib.Foward
Compiling module xil_defaultlib.MFA
Compiling module xil_defaultlib.MFB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExToMem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MemToWb
Compiling module xil_defaultlib.stall_creat
Compiling module xil_defaultlib.pipelinecpu
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 810.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:101]
WARNING: [VRFC 10-5021] port 'branchD' is not connected on this instance [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 810.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExToMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Foward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdToEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfToId
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToWb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinecpu
INFO: [VRFC 10-2458] undeclared symbol j_adr, assumed default net type wire [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_creat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_solve
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardcmpsrcA' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:151]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardcmpsrcB' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardcmpsrcA' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardcmpsrcB' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:237]
WARNING: [VRFC 10-5021] port 'branchD' is not connected on this instance [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:187]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IfToId
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Rf
Compiling module xil_defaultlib.exp
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.stall_solve
Compiling module xil_defaultlib.IdToEx
Compiling module xil_defaultlib.Foward
Compiling module xil_defaultlib.MFA
Compiling module xil_defaultlib.MFB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExToMem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MemToWb
Compiling module xil_defaultlib.stall_creat
Compiling module xil_defaultlib.pipelinecpu
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 810.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExToMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Foward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdToEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfToId
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToWb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinecpu
INFO: [VRFC 10-2458] undeclared symbol j_adr, assumed default net type wire [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_creat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_solve
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
WARNING: [VRFC 10-5021] port 'branchD' is not connected on this instance [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:187]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IfToId
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Rf
Compiling module xil_defaultlib.exp
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.stall_solve
Compiling module xil_defaultlib.IdToEx
Compiling module xil_defaultlib.Foward
Compiling module xil_defaultlib.MFA
Compiling module xil_defaultlib.MFB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExToMem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MemToWb
Compiling module xil_defaultlib.stall_creat
Compiling module xil_defaultlib.pipelinecpu
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 810.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
WARNING: [VRFC 10-5021] port 'branchD' is not connected on this instance [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:187]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 810.027 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExToMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Foward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdToEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfToId
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToWb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinecpu
INFO: [VRFC 10-2458] undeclared symbol j_adr, assumed default net type wire [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_creat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_solve
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
WARNING: [VRFC 10-5021] port 'branchD' is not connected on this instance [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IfToId
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Rf
Compiling module xil_defaultlib.exp
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.stall_solve
Compiling module xil_defaultlib.IdToEx
Compiling module xil_defaultlib.Foward
Compiling module xil_defaultlib.MFA
Compiling module xil_defaultlib.MFB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExToMem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MemToWb
Compiling module xil_defaultlib.stall_creat
Compiling module xil_defaultlib.pipelinecpu
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 821.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExToMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Foward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdToEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfToId
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToWb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinecpu
INFO: [VRFC 10-2458] undeclared symbol j_adr, assumed default net type wire [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_creat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_solve
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
WARNING: [VRFC 10-5021] port 'branchD' is not connected on this instance [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IfToId
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Rf
Compiling module xil_defaultlib.exp
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.stall_solve
Compiling module xil_defaultlib.IdToEx
Compiling module xil_defaultlib.Foward
Compiling module xil_defaultlib.MFA
Compiling module xil_defaultlib.MFB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExToMem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MemToWb
Compiling module xil_defaultlib.stall_creat
Compiling module xil_defaultlib.pipelinecpu
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 821.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExToMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Foward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdToEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfToId
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToWb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinecpu
INFO: [VRFC 10-2458] undeclared symbol j_adr, assumed default net type wire [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_creat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_solve
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
WARNING: [VRFC 10-5021] port 'branchD' is not connected on this instance [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IfToId
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Rf
Compiling module xil_defaultlib.exp
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.stall_solve
Compiling module xil_defaultlib.IdToEx
Compiling module xil_defaultlib.Foward
Compiling module xil_defaultlib.MFA
Compiling module xil_defaultlib.MFB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExToMem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MemToWb
Compiling module xil_defaultlib.stall_creat
Compiling module xil_defaultlib.pipelinecpu
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 821.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/ExToMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExToMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Foward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Foward
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IdToEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IdToEx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/IfToId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IfToId
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MFB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MFB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/MemToWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemToWb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/Rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelinecpu
INFO: [VRFC 10-2458] undeclared symbol j_adr, assumed default net type wire [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_creat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_creat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/stall_solve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_solve
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.sim/sim_1/behav/xsim'
"xelab -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 54ef05665663420e8e4247095dc14b28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'adr' [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:103]
WARNING: [VRFC 10-5021] port 'branchD' is not connected on this instance [D:/Desktop/Project/five_stage_pipeLineCpu/five_stage_pipeLineCpu.srcs/sources_1/new/pipelinecpu.v:188]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IfToId
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.Rf
Compiling module xil_defaultlib.exp
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.stall_solve
Compiling module xil_defaultlib.IdToEx
Compiling module xil_defaultlib.Foward
Compiling module xil_defaultlib.MFA
Compiling module xil_defaultlib.MFB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ExToMem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.MemToWb
Compiling module xil_defaultlib.stall_creat
Compiling module xil_defaultlib.pipelinecpu
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 827.258 ; gain = 0.000
