/*
 * P2041RDB Device Tree Source
 *
 * Copyright 2011-2012 Freescale Semiconductor Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *	 notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *	 notice, this list of conditions and the following disclaimer in the
 *	 documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *	 names of its contributors may be used to endorse or promote products
 *	 derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/include/ "fsl/p2041si-pre.dtsi"

/ {
	model = "fsl,P2041RDB";
	compatible = "fsl,P2041RDB";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&mpic>;

	aliases {
		ethernet0 = &enet0;
		ethernet1 = &enet1;
		ethernet2 = &enet2;
		ethernet3 = &enet3;
		ethernet4 = &enet4;
		ethernet5 = &enet5;
		phy_rgmii_0 = &phy_rgmii_0;
		phy_rgmii_1 = &phy_rgmii_1;
		phy_sgmii_2 = &phy_sgmii_2;
		phy_sgmii_3 = &phy_sgmii_3;
		phy_sgmii_4 = &phy_sgmii_4;
		phy_sgmii_1c = &phy_sgmii_1c;
		phy_sgmii_1d = &phy_sgmii_1d;
		phy_sgmii_1e = &phy_sgmii_1e;
		phy_sgmii_1f = &phy_sgmii_1f;
		phy_xgmii_2 = &phy_xgmii_2;
	};

	memory {
		device_type = "memory";
	};

	dcsr: dcsr@f00000000 {
		ranges = <0x00000000 0xf 0x00000000 0x01008000>;
	};

	bportals: bman-portals@ff4000000 {
		ranges = <0x0 0xf 0xf4000000 0x200000>;
	};

	qportals: qman-portals@ff4200000 {
		ranges = <0x0 0xf 0xf4200000 0x200000>;
	};

	soc: soc@ffe000000 {
		ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
		reg = <0xf 0xfe000000 0 0x00001000>;
		spi@110000 {
                                #address-cells = <1>;
                                #size-cells = <0>;
	
			fpga@0 {
				compatible = "spidev";
                                spi-max-frequency = <40000000>; /* input clock */
				reg = <0>;
			};
			pll1@1 {
				compatible = "spidev";
				spi-max-frequency = <40000000>; /* input clock */
                                reg = <1>;
                        };
                        pll2@2 {
				compatible = "spidev";
				spi-max-frequency = <40000000>; /* input clock */
                                reg = <2>;
                        };
                        liu@3 {
				compatible = "spidev";
				spi-max-frequency = <40000000>; /* input clock */
                                reg = <3>;
                        };
		};
	

		i2c@118000 {
			lm75b@48 {
				compatible = "nxp,lm75a";
				reg = <0x48>;
			};
			eeprom@50 {
				compatible = "at24,24c256";
				reg = <0x50>;
			};
			rtc@68 {
				compatible = "pericom,pt7c4338";
				reg = <0x68>;
			};
			adt7461@4c {
				compatible = "adi,adt7461";
				reg = <0x4c>;
			};
		};

		i2c@118100 {
			eeprom@50 {
				compatible = "at24,24c256";
				reg = <0x50>;
			};
		};

		usb1: usb@211000 {
			dr_mode = "host";
		};

		fman0: fman@400000 {
			enet0: ethernet@e0000 {
				tbi-handle = <&tbi0>;
				phy-handle = <&phy_sgmii_2>;
				phy-connection-type = "sgmii";
			};

			mdio0: mdio@e1120 {
				tbi0: tbi-phy@8 {
					reg = <0x8>;
					device_type = "tbi-phy";
				};

				phy_rgmii_0: ethernet-phy@0 {
					reg = <0x0>;
				};
				phy_rgmii_1: ethernet-phy@1 {
					reg = <0x1>;
				};
				phy_sgmii_2: ethernet-phy@2 {
					reg = <0x2>;
				};
				phy_sgmii_3: ethernet-phy@3 {
					reg = <0x3>;
				};
				phy_sgmii_4: ethernet-phy@4 {
					reg = <0x4>;
				};
				phy_sgmii_1c: ethernet-phy@1c {
					reg = <0x1c>;
				};
				phy_sgmii_1d: ethernet-phy@1d {
					reg = <0x1d>;
				};
				phy_sgmii_1e: ethernet-phy@1e {
					reg = <0x1e>;
				};
				phy_sgmii_1f: ethernet-phy@1f {
					reg = <0x1f>;
				};
			};

			enet1: ethernet@e2000 {
				tbi-handle = <&tbi1>;
				/*phy-handle = <&phy_sgmii_3>;*/
				phy-connection-type = "sgmii";
				fixed-link = <1 1 1000 0 0>;
			};

			mdio@e3120 {
				tbi1: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};

			enet2: ethernet@e4000 {
				tbi-handle = <&tbi2>;
				/*phy-handle = <&phy_sgmii_4>;*/
				fixed-link = <1 1 1000 0 0>;
				phy-connection-type = "sgmii";
			};

			mdio@e5120 {
				tbi2: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};

			enet3: ethernet@e6000 {
				tbi-handle = <&tbi3>;
				phy-handle = <&phy_rgmii_1>;
				phy-connection-type = "rgmii";
			};

			mdio@e7120 {
				tbi3: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};

			enet4: ethernet@e8000 {
				tbi-handle = <&tbi4>;
				phy-handle = <&phy_rgmii_0>;
				phy-connection-type = "rgmii";
			};

			mdio@e9120 {
				tbi4: tbi-phy@8 {
					reg = <8>;
					device_type = "tbi-phy";
				};
			};

			enet5: ethernet@f0000 {
				/*
				 * phy-handle will be updated by U-Boot to
				 * reflect the actual slot the XAUI card is in.
				 */
				phy-handle = <&phy_xgmii_2>;
				phy-connection-type = "xgmii";
			};

			mdio@f1000 {
				/* XAUI card in slot 2 */
				phy_xgmii_2: ethernet-phy@0 {
					compatible = "ethernet-phy-ieee802.3-c45";
					reg = <0x0>;
				};
			};
		};
	};

	rio: rapidio@ffe0c0000 {
		reg = <0xf 0xfe0c0000 0 0x11000>;

		port1 {
			ranges = <0 0 0xc 0x20000000 0 0x10000000>;
		};
		port2 {
			ranges = <0 0 0xc 0x30000000 0 0x10000000>;
		};
	};

	lbc: localbus@ffe124000 {
		reg = <0xf 0xfe124000 0 0x1000>;
		ranges = <0 0 0xf 0xe8000000 0x08000000>;

		flash@0,0 {
			#address-cells = <1>;
                        #size-cells = <1>;
			compatible = "cfi-flash";
			reg = <0 0 0x08000000>;
			bank-width = <2>;
			device-width = <2>;

                        partition@0 {
                                reg = <0 0x20000>;
                                label = "RCW Image";
                        };

                        partition@1 {
                                reg = <0x1f80000 0x80000>;
                                label = "U-Boot Image";
                        };

                        partition@2 {
                                reg = <0x1f60000 0x20000>;
                                label = "U-Boot ENV";
                        };

		};

	};

	pci0: pcie@ffe200000 {
		reg = <0xf 0xfe200000 0 0x1000>;
                ranges = <0x02000000 0x0 0x80000000 0x0 0x80000000 0x0 0x20000000
                          0x01000000 0x0 0x00000000 0x0 0xf8000000 0x0 0x00010000>;		
		pcie@0 {
                        ranges = <0x02000000 0 0x80000000 0x02000000 0 0x80000000 0 0x20000000
                                  0x01000000 0 0x00000000 0x01000000 0 0x00000000 0 0x00010000>;
		};
	};

	pci1: pcie@ffe201000 {
		reg = <0xf 0xfe201000 0 0x1000>;
                ranges = <0x02000000 0x0 0xa0000000 0x0 0xa0000000 0x0 0x20000000
                          0x01000000 0x0 0x00000000 0x0 0xf8010000 0x0 0x00010000>;
		pcie@0 {
                        ranges = <0x02000000 0 0xa0000000 0x02000000 0 0xa0000000 0 0x20000000
                                  0x01000000 0 0x00000000 0x01000000 0 0x00000000 0 0x00010000>;
		
		};
	};

	pci2: pcie@ffe202000 {
		reg = <0xf 0xfe202000 0 0x1000>;
                ranges = <0x02000000 0x0 0xc0000000 0x0 0xc0000000 0x0 0x20000000
                          0x01000000 0x0 0x00000000 0x0 0xf8020000 0x0 0x00010000>;		
		pcie@0 {
                        ranges = <0x02000000 0 0xc0000000 0x02000000 0 0xc0000000 0 0x20000000
                                  0x01000000 0 0x00000000 0x01000000 0 0x00000000 0 0x00010000>;		
		};
	};

	fsl,dpaa {
		compatible = "fsl,p2041-dpaa", "fsl,dpaa";

		ethernet@0 {
			compatible = "fsl,p2041-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet0>;
		};
		ethernet@1 {
			compatible = "fsl,p2041-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet1>;
		};
		ethernet@2 {
			compatible = "fsl,p2041-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet2>;
		};
		ethernet@3 {
			compatible = "fsl,p2041-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet3>;
		};
		ethernet@4 {
			compatible = "fsl,p2041-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet4>;
		};
		ethernet@5 {
			compatible = "fsl,p2041-dpa-ethernet", "fsl,dpa-ethernet";
			fsl,fman-mac = <&enet5>;
		};
	};
};

/include/ "fsl/p2041si-post.dtsi"
/include/ "fsl/qoriq-dpaa-res1.dtsi"
