# EESchema Netlist Version 1.1 created  Mon 21 Feb 2011 03:28:59 PM COT
(
 ( /4D30B991/4D41DFB8 $noname  R22 110 {Lib=R}
  (    1 /i.MX233/DDR_CLK )
  (    2 /DDR/DDR_CLKN )
 )
 ( /4D30B991/4D418363 $noname  R23 47K {Lib=R}
  (    1 /i.MX233/DDR_CASN )
  (    2 GND )
 )
 ( /4D30B991/4D417AA2 $noname  R25 1K_1% {Lib=R}
  (    1 N-000120 )
  (    2 GND )
 )
 ( /4D30B991/4D417A9C $noname  R24 1K_1% {Lib=R}
  (    1 VDDM_2V5 )
  (    2 N-000120 )
 )
 ( /4D30B991/4D417A94 $noname  C71 0.1uF {Lib=C}
  (    1 N-000120 )
  (    2 GND )
 )
 ( /4D30B991/4D417A8B $noname  C70 0.1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 N-000120 )
 )
 ( /4D30B991/4D417911 $noname  C61 0.1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30B991/4D41790C $noname  C62 0.1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30B991/4D417905 $noname  C63 0.1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30B991/4D417845 $noname  C69 1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30B991/4D41783A $noname  C67 0.1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30B991/4D417834 $noname  C66 0.1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30B991/4D41782F $noname  C65 0.1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30B991/4D417828 $noname  C64 0.1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30B991/4D409658 $noname  C68 0.1uF {Lib=C}
  (    1 GND )
  (    2 VDDIO_3V3 )
 )
 ( /4D30B991/4D40953F $noname  U3 M25P32 {Lib=M25P32}
  (    1 /DDR/GPMI_D04 )
  (    2 /DDR/GPMI_D00 )
  (    3 /DDR/GPMI_D01 )
  (    4 GND )
  (    5 /DDR/GPMI_RDY1 )
  (    6 /i.MX233/GPMI_WRN )
  (    7 /i.MX233/GPMI_D02 )
  (    8 VDDIO_3V3 )
 )
 ( /4D30B991/4D30BA6E TSOP-66  U2 MT46V32M16TG {Lib=MT46V32M16TG}
  (    1 VDDM_2V5 )
  (    2 /DDR/DDR_DQ0 )
  (    3 VDDM_2V5 )
  (    4 /DDR/DDR_DQ1 )
  (    5 /DDR/DDR_DQ2 )
  (    6 GND )
  (    7 /DDR/DDR_DQ3 )
  (    8 /DDR/DDR_DQ4 )
  (    9 VDDM_2V5 )
  (   10 /DDR/DDR_DQ5 )
  (   11 /DDR/DDR_DQ6 )
  (   12 GND )
  (   13 /DDR/DDR_DQ7 )
  (   14 ? )
  (   15 VDDM_2V5 )
  (   16 /DDR/DDR_DQS0 )
  (   17 ? )
  (   18 VDDM_2V5 )
  (   19 ? )
  (   20 /i.MX233/DDR_DQM0 )
  (   21 /i.MX233/DDR_WEN )
  (   22 /i.MX233/DDR_CASN )
  (   23 /i.MX233/DDR_RASN )
  (   24 /DDR/DDR_CE0 )
  (   25 ? )
  (   26 /i.MX233/DDR_BA0 )
  (   27 /DDR/DDR_BA1 )
  (   28 /i.MX233/DDR_A10 )
  (   29 /DDR/DDR_A0 )
  (   30 /DDR/DDR_A1 )
  (   31 /DDR/DDR_A2 )
  (   32 /DDR/DDR_A3 )
  (   33 VDDM_2V5 )
  (   34 GND )
  (   35 /DDR/DDR_A4 )
  (   36 /DDR/DDR_A5 )
  (   37 /DDR/DDR_A6 )
  (   38 /DDR/DDR_A7 )
  (   39 /DDR/DDR_A8 )
  (   40 /DDR/DDR_A9 )
  (   41 /DDR/DDR_A11 )
  (   42 /i.MX233/DDR_A12 )
  (   43 ? )
  (   44 /i.MX233/DDR_CASN )
  (   45 /i.MX233/DDR_CLK )
  (   46 /DDR/DDR_CLKN )
  (   47 /DDR/DDR_DQM1 )
  (   48 GND )
  (   49 N-000120 )
  (   50 ? )
  (   51 /i.MX233/DDR_DQS1 )
  (   52 GND )
  (   53 ? )
  (   54 /DDR/DDR_DQ8 )
  (   55 VDDM_2V5 )
  (   56 /DDR/DDR_DQ9 )
  (   57 /i.MX233/DDR_DQ10 )
  (   58 GND )
  (   59 /DDR/DDR_DQ11 )
  (   60 /DDR/DDR_DQ12 )
  (   61 VDDM_2V5 )
  (   62 /DDR/DDR_DQ13 )
  (   63 /DDR/DDR_DQ14 )
  (   64 GND )
  (   65 /DDR/DDR_DQ15 )
  (   66 GND )
 )
 ( /4D30AC69/4D59B1E9 $noname  J1 MICROSD {Lib=MICROSD}
  (    1 /i.MX233/GPMI_D02 )
  (    2 /i.MX233/GPMI_D03 )
  (    3 /DDR/GPMI_RDY1 )
  (    4 VDDIO_3V3 )
  (    5 /i.MX233/GPMI_WRN )
  (    6 GND )
  (    7 /DDR/GPMI_D00 )
  (    8 /DDR/GPMI_D01 )
  ( CASE GND )
  (   CD /i.MX233/GPMI_RDY0 )
  (  COM GND )
 )
 ( /4D30AC69/4D53017A $noname  P1 CONN_8X2 {Lib=CONN_8X2}
  (    1 /i.MX233/GPMI_CE1N )
  (    2 /i.MX233/GPMI_CE0N )
  (    3 /i.MX233/SSPI_CMD )
  (    4 /i.MX233/SSPI_DATA0 )
  (    5 /i.MX233/SSPI_DATA1 )
  (    6 /i.MX233/SSPI_DATA2 )
  (    7 /i.MX233/SSPI_DATA3 )
  (    8 /i.MX233/SSPI_DETECT )
  (    9 /i.MX233/SERIAL_JTAG )
  (   10 /i.MX233/SSPI_SCK )
  (   11 /i.MX233/PWM2 )
  (   12 /i.MX233/LRADC1 )
  (   13 /i.MX233/LRADC0 )
  (   14 /i.MX233/PSWITCH )
  (   15 GND )
  (   16 VDDIO_3V3 )
 )
 ( /4D30AC69/4D52FF9F $noname  P2 CONN_12X2 {Lib=CONN_12X2}
  (    1 /i.MX233/GPMI_D07 )
  (    2 /i.MX233/GPMI_D06 )
  (    3 /i.MX233/LCD_DOTCK )
  (    4 /i.MX233/GPMI_D05 )
  (    5 /i.MX233/LCD_HSYNC )
  (    6 /i.MX233/LCD_VSYNC )
  (    7 /i.MX233/LCD_WR )
  (    8 /i.MX233/LCD_RS )
  (    9 /i.MX233/LCD_ENABLE )
  (   10 /i.MX233/LCD_RESET )
  (   11 /i.MX233/LCD_D0 )
  (   12 /i.MX233/LCD_CS )
  (   13 /i.MX233/LCD_D2 )
  (   14 /i.MX233/LCD_D1 )
  (   15 /i.MX233/LCD_D7 )
  (   16 /i.MX233/LCD_D3 )
  (   17 /i.MX233/LCD_D5 )
  (   18 /i.MX233/LCD_D6 )
  (   19 /i.MX233/I2C_SDA )
  (   20 /i.MX233/LCD_D4 )
  (   21 /i.MX233/PWM1 )
  (   22 /i.MX233/I2C_SCL )
  (   23 VDDIO_3V3 )
  (   24 /i.MX233/PWM0 )
 )
 ( /4D30AC69/4D4AB8E4 $noname  P6 CONN_2X2 {Lib=CONN_2X2}
  (    1 VDD5V )
  (    2 VDD5V )
  (    3 GND )
  (    4 GND )
 )
 ( /4D30AC69/4D42FA4C $noname  R27 22 {Lib=R}
  (    1 /i.MX233/LCD_ENABLE )
  (    2 /i.MX233/LCD_ENABLE1 )
 )
 ( /4D30AC69/4D42FA3D $noname  R26 10K {Lib=R}
  (    1 /i.MX233/LCD_ENABLE1 )
  (    2 GND )
 )
 ( /4D30AC69/4D484DED $noname  P5 CONN_4 {Lib=CONN_4}
  (    1 VDD5V )
  (    2 /i.MX233/USB_DM )
  (    3 /i.MX233/USB_DP )
  (    4 GND )
 )
 ( /4D30AC69/4D42FBDD $noname  IC1 iMX233 {Lib=iMX233}
  (    1 VDDD )
  (    2 N-000035 )
  (    3 N-000034 )
  (    4 N-000033 )
  (    5 N-000047 )
  (    6 /i.MX233/LCD_D03 )
  (    7 /i.MX233/LCD_D02 )
  (    8 /i.MX233/LCD_D01 )
  (    9 /i.MX233/LCD_D00 )
  (   10 /i.MX233/LCD_CS )
  (   11 /i.MX233/LCD_ENABLE1 )
  (   12 /i.MX233/LCD_RESET )
  (   13 /i.MX233/LCD_WR )
  (   14 /i.MX233/LCD_RS )
  (   15 N-000038 )
  (   16 N-000037 )
  (   17 /i.MX233/LCD_DOTCK )
  (   18 VDDIO_3V3 )
  (   19 ? )
  (   20 ? )
  (   21 /DDR/GPMI_RDY1 )
  (   22 /DDR/GPMI_D00 )
  (   23 /DDR/GPMI_D01 )
  (   24 /i.MX233/GPMI_D02 )
  (   25 /i.MX233/GPMI_D03 )
  (   26 /i.MX233/GPMI_D05 )
  (   27 /DDR/GPMI_D04 )
  (   28 /i.MX233/GPMI_D07 )
  (   29 /i.MX233/GPMI_D06 )
  (   30 GND )
  (   31 ? )
  (   32 /i.MX233/GPMI_RDY0 )
  (   33 /i.MX233/GPMI_WRN )
  (   34 ? )
  (   35 GND )
  (   36 /i.MX233/DDR_CLK )
  (   37 /DDR/DDR_CLKN )
  (   38 VDDM_2V5 )
  (   39 /DDR/DDR_DQS0 )
  (   40 /i.MX233/DDR_DQS1 )
  (   41 /DDR/DDR_DQ0 )
  (   42 /DDR/DDR_DQ2 )
  (   43 /DDR/DDR_DQ1 )
  (   44 /DDR/DDR_DQ3 )
  (   45 VDDM_2V5 )
  (   46 /i.MX233/DDR_DQM0 )
  (   47 /DDR/DDR_DQ4 )
  (   48 /DDR/DDR_DQ5 )
  (   49 /DDR/DDR_DQ6 )
  (   50 /DDR/DDR_DQ7 )
  (   51 /DDR/DDR_DQ8 )
  (   52 /DDR/DDR_DQ9 )
  (   53 VDDM_2V5 )
  (   54 /i.MX233/DDR_DQ10 )
  (   55 /DDR/DDR_DQ11 )
  (   56 /DDR/DDR_DQM1 )
  (   57 /DDR/DDR_DQ12 )
  (   58 /DDR/DDR_DQ13 )
  (   59 /DDR/DDR_DQ15 )
  (   60 /DDR/DDR_DQ14 )
  (   61 /i.MX233/DDR_CASN )
  (   62 /i.MX233/DDR_RASN )
  (   63 /DDR/DDR_CE0 )
  (   64 /i.MX233/DDR_A12 )
  (   65 /DDR/DDR_A11 )
  (   66 /i.MX233/DDR_A10 )
  (   67 /DDR/DDR_A9 )
  (   68 /DDR/DDR_A8 )
  (   69 /DDR/DDR_A7 )
  (   70 /DDR/DDR_A6 )
  (   71 /DDR/DDR_A5 )
  (   72 /DDR/DDR_A4 )
  (   73 /DDR/DDR_A3 )
  (   74 /DDR/DDR_A2 )
  (   75 /DDR/DDR_A1 )
  (   76 /DDR/DDR_A0 )
  (   77 /i.MX233/DDR_WEN )
  (   78 /i.MX233/DDR_CASN )
  (   79 /i.MX233/DDR_BA0 )
  (   80 /DDR/DDR_BA1 )
  (   81 /i.MX233/GPMI_CE1N )
  (   82 /i.MX233/GPMI_CE0N )
  (   83 /i.MX233/SSPI_CMD )
  (   84 /i.MX233/SSPI_DATA0 )
  (   85 /i.MX233/SSPI_DATA1 )
  (   86 /i.MX233/SSPI_DATA2 )
  (   87 /i.MX233/SSPI_DATA3 )
  (   88 /i.MX233/SSPI_DETECT )
  (   89 /i.MX233/SERIAL_JTAG )
  (   90 /i.MX233/SSPI_SCK )
  (   91 /i.MX233/PWM2 )
  (   92 VDDIO_3V3 )
  (   93 VDDD )
  (   94 VDDD )
  (   95 VDDIO_3V3 )
  (   96 VDDA )
  (   97 N-000049 )
  (   98 GND )
  (   99 N-000107 )
  (  100 VDD_BATT )
  (  101 VDD4P2 )
  (  102 VDD5V )
  (  103 VDD_BATT )
  (  104 ? )
  (  105 GND )
  (  106 VDDM_2V5 )
  (  107 /i.MX233/LRADC1 )
  (  108 /i.MX233/LRADC0 )
  (  109 ? )
  (  110 VDDA )
  (  111 GND )
  (  112 GND )
  (  113 ? )
  (  114 ? )
  (  115 ? )
  (  116 ? )
  (  117 /i.MX233/VAG )
  (  118 GND )
  (  119 /i.MX233/PSWITCH )
  (  120 VDD_XTAL )
  (  121 /i.MX233/XTAL0 )
  (  122 /i.MX233/XTALI )
  (  123 /i.MX233/USB_DM )
  (  124 /i.MX233/USB_DP )
  (  125 /i.MX233/PWM0 )
  (  126 /i.MX233/PWM1 )
  (  127 /i.MX233/I2C_SCL )
  (  128 /i.MX233/I2C_SDA )
 )
 ( /4D30AC69/4D42F900 $noname  RP5 22 {Lib=R_PACK4}
  (    1 N-000038 )
  (    2 ? )
  (    3 ? )
  (    4 N-000037 )
  (    5 /i.MX233/LCD_VSYNC )
  (    6 ? )
  (    7 ? )
  (    8 /i.MX233/LCD_HSYNC )
 )
 ( /4D30AC69/4D42F868 $noname  RP3 22 {Lib=R_PACK4}
  (    1 N-000035 )
  (    2 N-000034 )
  (    3 N-000033 )
  (    4 N-000047 )
  (    5 /i.MX233/LCD_D4 )
  (    6 /i.MX233/LCD_D5 )
  (    7 /i.MX233/LCD_D6 )
  (    8 /i.MX233/LCD_D7 )
 )
 ( /4D30AC69/4D42F7AC $noname  RP4 22 {Lib=R_PACK4}
  (    1 /i.MX233/LCD_D03 )
  (    2 /i.MX233/LCD_D02 )
  (    3 /i.MX233/LCD_D01 )
  (    4 /i.MX233/LCD_D00 )
  (    5 /i.MX233/LCD_D0 )
  (    6 /i.MX233/LCD_D1 )
  (    7 /i.MX233/LCD_D2 )
  (    8 /i.MX233/LCD_D3 )
 )
 ( /4D30AC69/4D42D64E $noname  C23 0.1uF {Lib=C}
  (    1 VDD_XTAL )
  (    2 GND )
 )
 ( /4D30AC69/4D42D64B $noname  C28 0.1uF {Lib=C}
  (    1 VDDA )
  (    2 GND )
 )
 ( /4D30AC69/4D42D64A $noname  C29 1uF {Lib=C}
  (    1 VDDA )
  (    2 GND )
 )
 ( /4D30AC69/4D42D647 $noname  C32 0.1uF {Lib=C}
  (    1 VDD5V )
  (    2 GND )
 )
 ( /4D30AC69/4D42D646 $noname  C34 4.7uF {Lib=C}
  (    1 N-000098 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D645 $noname  R1 1 {Lib=R}
  (    1 VDD5V )
  (    2 N-000098 )
 )
 ( /4D30AC69/4D42D643 $noname  BT1 BATTERY {Lib=BATTERY}
  (    1 VDD_BATT )
  (    2 GND )
 )
 ( /4D30AC69/4D42D641 $noname  R2 0.1 {Lib=R}
  (    1 VDD_BATT )
  (    2 N-000053 )
 )
 ( /4D30AC69/4D42D640 $noname  C40 33uF_Ceramic {Lib=CP1}
  (    1 N-000053 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D63E $noname  C41 0.1uF {Lib=C}
  (    1 VDD_BATT )
  (    2 GND )
 )
 ( /4D30AC69/4D42D63D $noname  C43 1uF {Lib=C}
  (    1 VDD_BATT )
  (    2 GND )
 )
 ( /4D30AC69/4D42D63C $noname  C45 0.01uF {Lib=C}
  (    1 VDD_BATT )
  (    2 GND )
 )
 ( /4D30AC69/4D42D63A $noname  D1 10BQ015 {Lib=DIODESCH}
  (    1 VDD_BATT )
  (    2 VDD4P2 )
 )
 ( /4D30AC69/4D42D639 $noname  R3 0.1 {Lib=R}
  (    1 VDD4P2 )
  (    2 N-000095 )
 )
 ( /4D30AC69/4D42D638 $noname  C48 33uF_Ceramic {Lib=CP1}
  (    1 N-000095 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D637 $noname  C50 1uF {Lib=C}
  (    1 VDD4P2 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D632 $noname  C22 0.01uF {Lib=C}
  (    1 VDDIO_3V3 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D631 $noname  C24 0.1uF {Lib=C}
  (    1 VDDIO_3V3 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D630 $noname  C25 1uF {Lib=C}
  (    1 VDDIO_3V3 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D62F $noname  C27 33uF {Lib=C}
  (    1 VDDIO_3V3 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D62C $noname  C35 33uF {Lib=C}
  (    1 VDDA )
  (    2 GND )
 )
 ( /4D30AC69/4D42D62A $noname  C31 0.1uF {Lib=C}
  (    1 VDDA )
  (    2 GND )
 )
 ( /4D30AC69/4D42D629 $noname  C30 0.01uF {Lib=C}
  (    1 VDDA )
  (    2 GND )
 )
 ( /4D30AC69/4D42D626 $noname  C36 0.01uF {Lib=C}
  (    1 VDDD )
  (    2 GND )
 )
 ( /4D30AC69/4D42D625 $noname  C37 0.1uF {Lib=C}
  (    1 VDDD )
  (    2 GND )
 )
 ( /4D30AC69/4D42D624 $noname  C38 1uF {Lib=C}
  (    1 VDDD )
  (    2 GND )
 )
 ( /4D30AC69/4D42D623 $noname  C39 33uF {Lib=C}
  (    1 VDDD )
  (    2 GND )
 )
 ( /4D30AC69/4D42D620 $noname  C44 0.1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D61F $noname  C46 0.1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D61C $noname  C49 0.1uF {Lib=C}
  (    1 VDDIO_3V3 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D61B $noname  C47 0.1uF {Lib=C}
  (    1 VDDIO_3V3 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D619 $noname  C42 1uF {Lib=C}
  (    1 VDDM_2V5 )
  (    2 GND )
 )
 ( /4D30AC69/4D42D617 $noname  C51 0.1uF {Lib=C}
  (    1 VDDD )
  (    2 GND )
 )
 ( /4D30AC69/4D42D616 $noname  C56 0.1uF {Lib=C}
  (    1 VDDD )
  (    2 GND )
 )
 ( /4D30AC69/4D41D86D $noname  R21 1.2K {Lib=R}
  (    1 VDDIO_3V3 )
  (    2 N-000110 )
 )
 ( /4D30AC69/4D41D86A $noname  R20 1.2K {Lib=R}
  (    1 VDDIO_3V3 )
  (    2 N-000109 )
 )
 ( /4D30AC69/4D41D85E $noname  R19 1.2K {Lib=R}
  (    1 VDDIO_3V3 )
  (    2 N-000108 )
 )
 ( /4D30AC69/4D41D845 $noname  R18 1.2K {Lib=R}
  (    1 GND )
  (    2 N-000100 )
 )
 ( /4D30AC69/4D41D840 $noname  R17 1.2K {Lib=R}
  (    1 VDDIO_3V3 )
  (    2 N-000099 )
 )
 ( /4D30AC69/4D41D7D7 $noname  R14 47K {Lib=R}
  (    1 /i.MX233/LCD_D00 )
  (    2 GND )
 )
 ( /4D30AC69/4D41D7CE $noname  R11 47K {Lib=R}
  (    1 /i.MX233/LCD_D02 )
  (    2 GND )
 )
 ( /4D30AC69/4D41D6E1 $noname  R10 47K {Lib=R}
  (    1 VDDIO_3V3 )
  (    2 /i.MX233/LCD_RS )
 )
 ( /4D30AC69/4D41D6DC $noname  R12 47K {Lib=R}
  (    1 /i.MX233/LCD_D03 )
  (    2 GND )
 )
 ( /4D30AC69/4D41D6D1 $noname  R15 47K {Lib=R}
  (    1 VDDIO_3V3 )
  (    2 /i.MX233/LCD_D01 )
 )
 ( /4D30AC69/4D41D68C $noname  P3 CONN_5X2 {Lib=CONN_5X2}
  (    1 /i.MX233/LCD_D00 )
  (    2 N-000099 )
  (    3 /i.MX233/LCD_D01 )
  (    4 N-000100 )
  (    5 /i.MX233/LCD_D02 )
  (    6 N-000108 )
  (    7 /i.MX233/LCD_D03 )
  (    8 N-000109 )
  (    9 /i.MX233/LCD_RS )
  (   10 N-000110 )
 )
 ( /4D30AC69/4D41A28D $noname  L1 15uH {Lib=INDUCTOR}
  (    1 N-000049 )
  (    2 N-000107 )
 )
 ( /4D30AC69/4D40868E $noname  SW3 SW_PUSH {Lib=SW_PUSH}
  (    1 VDD_BATT )
  (    2 N-000074 )
 )
 ( /4D30AC69/4D408680 $noname  R13 1K {Lib=R}
  (    1 N-000111 )
  (    2 N-000074 )
 )
 ( /4D30AC69/4D40866C $noname  R16 1K {Lib=R}
  (    1 N-000111 )
  (    2 GND )
 )
 ( /4D30AC69/4D40865C $noname  C60 0.1uF {Lib=C}
  (    1 N-000111 )
  (    2 GND )
 )
 ( /4D30AC69/4D408387 $noname  Q1 MMDT3904 {Lib=MMDT3904}
  (    1 GND )
  (    2 N-000111 )
  (    3 /i.MX233/XTAL0 )
  (    4 GND )
  (    5 GND )
  (    6 /i.MX233/XTALI )
 )
 ( /4D30AC69/4D40783C $noname  C57 0.1uF {Lib=C}
  (    1 /i.MX233/PSWITCH )
  (    2 GND )
 )
 ( /4D30AC69/4D407830 $noname  R6 100K {Lib=R}
  (    1 N-000080 )
  (    2 GND )
 )
 ( /4D30AC69/4D407823 $noname  R4 1K {Lib=R}
  (    1 N-000080 )
  (    2 /i.MX233/PSWITCH )
 )
 ( /4D30AC69/4D40740C $noname  SW1 SW_PUSH {Lib=SW_PUSH}
  (    1 VDDIO_3V3 )
  (    2 N-000079 )
 )
 ( /4D30AC69/4D4073A8 $noname  SW2 SW_PUSH {Lib=SW_PUSH}
  (    1 N-000080 )
  (    2 VDD_XTAL )
 )
 ( /4D30AC69/4D405DA2 $noname  R5 10K {Lib=R}
  (    1 N-000079 )
  (    2 N-000080 )
 )
 ( /4D30AC69/4D4054E0 $noname  C26 1uF {Lib=C}
  (    1 /i.MX233/VAG )
  (    2 GND )
 )
 ( /4D30AC69/4D404D44 $noname  C53 20_pF {Lib=CAP}
  (    1 GND )
  (    2 /i.MX233/XTALI )
 )
 ( /4D30AC69/4D404D35 $noname  C52 20_pF {Lib=CAP}
  (    1 GND )
  (    2 /i.MX233/XTAL0 )
 )
 ( /4D30AC69/4D404CE3 $noname  X1 24_MHz {Lib=CRYSTAL}
  (    1 /i.MX233/XTAL0 )
  (    2 /i.MX233/XTALI )
 )
)
*
{ Allowed footprints by component:
$component R22
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R23
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R25
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R24
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C71
 SM*
 C?
 C1-1
$endlist
$component C70
 SM*
 C?
 C1-1
$endlist
$component C61
 SM*
 C?
 C1-1
$endlist
$component C62
 SM*
 C?
 C1-1
$endlist
$component C63
 SM*
 C?
 C1-1
$endlist
$component C69
 SM*
 C?
 C1-1
$endlist
$component C67
 SM*
 C?
 C1-1
$endlist
$component C66
 SM*
 C?
 C1-1
$endlist
$component C65
 SM*
 C?
 C1-1
$endlist
$component C64
 SM*
 C?
 C1-1
$endlist
$component C68
 SM*
 C?
 C1-1
$endlist
$component R27
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R26
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C23
 SM*
 C?
 C1-1
$endlist
$component C28
 SM*
 C?
 C1-1
$endlist
$component C29
 SM*
 C?
 C1-1
$endlist
$component C32
 SM*
 C?
 C1-1
$endlist
$component C34
 SM*
 C?
 C1-1
$endlist
$component R1
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R2
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C40
 CP*
 SM*
$endlist
$component C41
 SM*
 C?
 C1-1
$endlist
$component C43
 SM*
 C?
 C1-1
$endlist
$component C45
 SM*
 C?
 C1-1
$endlist
$component D1
 D?
 S*
$endlist
$component R3
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C48
 CP*
 SM*
$endlist
$component C50
 SM*
 C?
 C1-1
$endlist
$component C22
 SM*
 C?
 C1-1
$endlist
$component C24
 SM*
 C?
 C1-1
$endlist
$component C25
 SM*
 C?
 C1-1
$endlist
$component C27
 SM*
 C?
 C1-1
$endlist
$component C35
 SM*
 C?
 C1-1
$endlist
$component C31
 SM*
 C?
 C1-1
$endlist
$component C30
 SM*
 C?
 C1-1
$endlist
$component C36
 SM*
 C?
 C1-1
$endlist
$component C37
 SM*
 C?
 C1-1
$endlist
$component C38
 SM*
 C?
 C1-1
$endlist
$component C39
 SM*
 C?
 C1-1
$endlist
$component C44
 SM*
 C?
 C1-1
$endlist
$component C46
 SM*
 C?
 C1-1
$endlist
$component C49
 SM*
 C?
 C1-1
$endlist
$component C47
 SM*
 C?
 C1-1
$endlist
$component C42
 SM*
 C?
 C1-1
$endlist
$component C51
 SM*
 C?
 C1-1
$endlist
$component C56
 SM*
 C?
 C1-1
$endlist
$component R21
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R20
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R19
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R18
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R17
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R14
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R11
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R10
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R12
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R15
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R13
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R16
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C60
 SM*
 C?
 C1-1
$endlist
$component C57
 SM*
 C?
 C1-1
$endlist
$component R6
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R4
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R5
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C26
 SM*
 C?
 C1-1
$endlist
$component C53
 SM*
 C?
 C1-1
$endlist
$component C52
 SM*
 C?
 C1-1
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 1 "/i.MX233/GPMI_D02" "GPMI_D02"
 IC1 24
 J1 1
 U3 7
Net 2 "/DDR/GPMI_D01" "GPMI_D01"
 U3 3
 IC1 23
 J1 8
Net 3 "/DDR/GPMI_D00" "GPMI_D00"
 IC1 22
 J1 7
 U3 2
Net 4 "/DDR/GPMI_RDY1" "GPMI_RDY1"
 U3 5
 IC1 21
 J1 3
Net 5 "/i.MX233/GPMI_WRN" "GPMI_WRN"
 U3 6
 J1 5
 IC1 33
Net 6 "/DDR/GPMI_D04" "GPMI_D04"
 U3 1
 IC1 27
Net 7 "/i.MX233/DDR_BA0" "DDR_BA0"
 IC1 79
 U2 26
Net 8 "/DDR/DDR_BA1" "DDR_BA1"
 IC1 80
 U2 27
Net 9 "/DDR/DDR_CE0" "DDR_CE0"
 U2 24
 IC1 63
Net 10 "/i.MX233/DDR_CASN" "DDR_CASN"
 R23 1
 U2 44
 IC1 78
 U2 22
 IC1 61
Net 11 "/DDR/DDR_CLKN" "DDR_CLKN"
 IC1 37
 R22 2
 U2 46
Net 12 "/i.MX233/DDR_CLK" "DDR_CLK"
 U2 45
 R22 1
 IC1 36
Net 13 "/i.MX233/DDR_DQM0" "DDR_DQM0"
 U2 20
 IC1 46
Net 14 "/DDR/DDR_DQM1" "DDR_DQM1"
 IC1 56
 U2 47
Net 15 "/DDR/DDR_DQS0" "DDR_DQS0"
 U2 16
 IC1 39
Net 16 "/i.MX233/DDR_DQS1" "DDR_DQS1"
 IC1 40
 U2 51
Net 17 "/i.MX233/DDR_RASN" "DDR_RASN"
 U2 23
 IC1 62
Net 18 "/i.MX233/DDR_WEN" "DDR_WEN"
 IC1 77
 U2 21
Net 19 "VDDIO_3V3" "VDDIO_3V3"
 R15 1
 C47 1
 C49 1
 C68 2
 U3 8
 R17 1
 J1 4
 R10 1
 P2 23
 SW1 1
 C24 1
 IC1 18
 C22 1
 P1 16
 R19 1
 R20 1
 IC1 95
 R21 1
 C27 1
 C25 1
 IC1 92
Net 24 "GND" "GND"
 C26 2
 R16 2
 C60 2
 Q1 1
 Q1 4
 Q1 5
 C57 2
 R6 2
 U2 6
 U2 66
 U2 48
 C44 2
 C46 2
 C49 2
 C47 2
 R18 1
 R14 2
 R11 2
 C42 2
 C51 2
 C56 2
 C37 2
 C38 2
 C39 2
 C35 2
 C31 2
 C30 2
 C36 2
 C40 2
 C41 2
 C43 2
 C45 2
 C48 2
 C50 2
 R12 2
 C28 2
 C29 2
 C32 2
 C34 2
 BT1 2
 C23 2
 C22 2
 C24 2
 C25 2
 C27 2
 P6 3
 U2 58
 IC1 111
 IC1 112
 IC1 105
 U2 12
 U2 52
 IC1 98
 R23 2
 IC1 118
 J1 CASE
 J1 CASE
 J1 CASE
 J1 COM
 J1 6
 IC1 30
 R25 2
 R26 2
 P6 4
 C63 2
 IC1 35
 P1 15
 C64 2
 C62 2
 C61 2
 C71 2
 U3 4
 C68 1
 C53 1
 C52 1
 C65 2
 C66 2
 C67 2
 U2 64
 C69 2
 U2 34
 P5 4
Net 25 "VDD5V" "VDD5V"
 P6 2
 P6 1
 IC1 102
 P5 1
 R1 1
 C32 1
Net 26 "/i.MX233/USB_DM" "USB_DM"
 P5 2
 IC1 123
Net 27 "/i.MX233/USB_DP" "USB_DP"
 IC1 124
 P5 3
Net 31 "/i.MX233/GPMI_RDY0" "GPMI_RDY0"
 IC1 32
 J1 CD
Net 33 "" ""
 RP3 3
 IC1 4
Net 34 "" ""
 RP3 2
 IC1 3
Net 35 "" ""
 RP3 1
 IC1 2
Net 36 "/i.MX233/LCD_HSYNC" "LCD_HSYNC"
 RP5 8
 P2 5
Net 37 "" ""
 IC1 16
 RP5 4
Net 38 "" ""
 IC1 15
 RP5 1
Net 39 "/i.MX233/PWM1" "PWM1"
 P2 21
 IC1 126
Net 41 "VDDD" "VDDD"
 C56 1
 IC1 1
 C37 1
 IC1 94
 C39 1
 C38 1
 C51 1
 IC1 93
 C36 1
Net 42 "VDDA" "VDDA"
 C29 1
 C28 1
 IC1 110
 IC1 96
 C30 1
 C31 1
 C35 1
Net 43 "/i.MX233/LCD_D00" "LCD_D00"
 R14 1
 RP4 4
 P3 1
 IC1 9
Net 44 "/i.MX233/LCD_D01" "LCD_D01"
 R15 2
 P3 3
 RP4 3
 IC1 8
Net 45 "/i.MX233/LCD_D02" "LCD_D02"
 P3 5
 R11 1
 RP4 2
 IC1 7
Net 46 "/i.MX233/LCD_D03" "LCD_D03"
 P3 7
 RP4 1
 IC1 6
 R12 1
Net 47 "" ""
 IC1 5
 RP3 4
Net 48 "VDDM_2V5" "VDDM_2V5"
 U2 33
 C42 1
 U2 15
 C69 1
 U2 9
 U2 55
 C67 1
 U2 18
 IC1 38
 C66 1
 C70 1
 U2 61
 R24 1
 C61 1
 IC1 106
 C62 1
 C63 1
 U2 1
 U2 3
 C64 1
 C65 1
 IC1 45
 C46 1
 C44 1
 IC1 53
Net 49 "" ""
 L1 1
 IC1 97
Net 50 "/i.MX233/SSPI_DATA3" "SSPI_DATA3"
 IC1 87
 P1 7
Net 52 "/i.MX233/GPMI_D03" "GPMI_D03"
 J1 2
 IC1 25
Net 53 "" ""
 R2 2
 C40 1
Net 55 "/i.MX233/LCD_ENABLE" "LCD_ENABLE"
 R27 1
 P2 9
Net 56 "/i.MX233/SSPI_SCK" "SSPI_SCK"
 IC1 90
 P1 10
Net 57 "/i.MX233/SSPI_DATA2" "SSPI_DATA2"
 P1 6
 IC1 86
Net 58 "/i.MX233/SSPI_DATA1" "SSPI_DATA1"
 IC1 85
 P1 5
Net 59 "/i.MX233/SSPI_DATA0" "SSPI_DATA0"
 IC1 84
 P1 4
Net 60 "/i.MX233/SSPI_CMD" "SSPI_CMD"
 IC1 83
 P1 3
Net 61 "/i.MX233/SERIAL_JTAG" "SERIAL_JTAG"
 P1 9
 IC1 89
Net 62 "VDD4P2" "VDD4P2"
 D1 2
 R3 1
 IC1 101
 C50 1
Net 63 "VDD_BATT" "VDD_BATT"
 R2 1
 BT1 1
 SW3 1
 IC1 103
 IC1 100
 C41 1
 C43 1
 C45 1
 D1 1
Net 64 "VDD_XTAL" "VDD_XTAL"
 SW2 2
 IC1 120
 C23 1
Net 65 "/i.MX233/XTALI" "XTALI"
 IC1 122
 C53 2
 Q1 6
 X1 2
Net 66 "/i.MX233/XTAL0" "XTAL0"
 IC1 121
 Q1 3
 C52 2
 X1 1
Net 67 "/i.MX233/LCD_D3" "LCD_D3"
 P2 16
 RP4 8
Net 68 "/i.MX233/LCD_D1" "LCD_D1"
 P2 14
 RP4 6
Net 69 "/i.MX233/LCD_D0" "LCD_D0"
 P2 11
 RP4 5
Net 71 "/i.MX233/GPMI_CE1N" "GPMI_CE1N"
 IC1 81
 P1 1
Net 72 "/i.MX233/GPMI_CE0N" "GPMI_CE0N"
 IC1 82
 P1 2
Net 74 "" ""
 R13 2
 SW3 2
Net 75 "/i.MX233/VAG" "VAG"
 C26 1
 IC1 117
Net 76 "/i.MX233/PWM2" "PWM2"
 P1 11
 IC1 91
Net 77 "/i.MX233/PWM0" "PWM0"
 P2 24
 IC1 125
Net 78 "/i.MX233/PSWITCH" "PSWITCH"
 IC1 119
 P1 14
 C57 1
 R4 2
Net 79 "" ""
 SW1 2
 R5 1
Net 80 "" ""
 R6 1
 R4 1
 R5 2
 SW2 1
Net 81 "/i.MX233/LCD_D7" "LCD_D7"
 P2 15
 RP3 8
Net 82 "/i.MX233/LCD_D5" "LCD_D5"
 P2 17
 RP3 6
Net 83 "/i.MX233/LCD_D4" "LCD_D4"
 RP3 5
 P2 20
Net 84 "/i.MX233/LCD_CS" "LCD_CS"
 IC1 10
 P2 12
Net 85 "/i.MX233/LCD_DOTCK" "LCD_DOTCK"
 P2 3
 IC1 17
Net 86 "/i.MX233/LCD_RESET" "LCD_RESET"
 IC1 12
 P2 10
Net 87 "/i.MX233/LCD_RS" "LCD_RS"
 R10 2
 P3 9
 P2 8
 IC1 14
Net 88 "/i.MX233/LCD_WR" "LCD_WR"
 P2 7
 IC1 13
Net 89 "/i.MX233/LCD_VSYNC" "LCD_VSYNC"
 RP5 5
 P2 6
Net 90 "/i.MX233/LCD_D6" "LCD_D6"
 P2 18
 RP3 7
Net 91 "/i.MX233/LCD_D2" "LCD_D2"
 P2 13
 RP4 7
Net 92 "/i.MX233/GPMI_D06" "GPMI_D06"
 P2 2
 IC1 29
Net 93 "/i.MX233/GPMI_D07" "GPMI_D07"
 IC1 28
 P2 1
Net 94 "/i.MX233/GPMI_D05" "GPMI_D05"
 IC1 26
 P2 4
Net 95 "" ""
 C48 1
 R3 2
Net 96 "/i.MX233/SSPI_DETECT" "SSPI_DETECT"
 P1 8
 IC1 88
Net 98 "" ""
 C34 1
 R1 2
Net 99 "" ""
 R17 2
 P3 2
Net 100 "" ""
 R18 2
 P3 4
Net 101 "/i.MX233/LRADC1" "LRADC1"
 P1 12
 IC1 107
Net 102 "/i.MX233/LRADC0" "LRADC0"
 P1 13
 IC1 108
Net 105 "/i.MX233/I2C_SDA" "I2C_SDA"
 P2 19
 IC1 128
Net 106 "/i.MX233/I2C_SCL" "I2C_SCL"
 IC1 127
 P2 22
Net 107 "" ""
 L1 2
 IC1 99
Net 108 "" ""
 P3 6
 R19 2
Net 109 "" ""
 P3 8
 R20 2
Net 110 "" ""
 R21 2
 P3 10
Net 111 "" ""
 R13 1
 R16 1
 C60 1
 Q1 2
Net 112 "/i.MX233/LCD_ENABLE1" "LCD_ENABLE1"
 R26 1
 IC1 11
 R27 2
Net 120 "" ""
 C70 2
 C71 1
 U2 49
 R24 2
 R25 1
Net 121 "/DDR/DDR_DQ4" "DDR_DQ4"
 U2 8
 IC1 47
Net 122 "/DDR/DDR_DQ3" "DDR_DQ3"
 IC1 44
 U2 7
Net 123 "/DDR/DDR_DQ2" "DDR_DQ2"
 U2 5
 IC1 42
Net 124 "/DDR/DDR_DQ1" "DDR_DQ1"
 IC1 43
 U2 4
Net 125 "/DDR/DDR_DQ0" "DDR_DQ0"
 IC1 41
 U2 2
Net 126 "/i.MX233/DDR_A12" "DDR_A12"
 U2 42
 IC1 64
Net 127 "/DDR/DDR_A11" "DDR_A11"
 IC1 65
 U2 41
Net 128 "/i.MX233/DDR_A10" "DDR_A10"
 IC1 66
 U2 28
Net 129 "/DDR/DDR_A9" "DDR_A9"
 IC1 67
 U2 40
Net 130 "/DDR/DDR_A8" "DDR_A8"
 U2 39
 IC1 68
Net 131 "/DDR/DDR_A7" "DDR_A7"
 U2 38
 IC1 69
Net 132 "/DDR/DDR_A6" "DDR_A6"
 U2 37
 IC1 70
Net 133 "/DDR/DDR_A5" "DDR_A5"
 IC1 71
 U2 36
Net 134 "/DDR/DDR_A4" "DDR_A4"
 IC1 72
 U2 35
Net 135 "/DDR/DDR_A3" "DDR_A3"
 IC1 73
 U2 32
Net 136 "/DDR/DDR_A2" "DDR_A2"
 IC1 74
 U2 31
Net 137 "/DDR/DDR_A1" "DDR_A1"
 U2 30
 IC1 75
Net 138 "/DDR/DDR_A0" "DDR_A0"
 IC1 76
 U2 29
Net 139 "/DDR/DDR_DQ15" "DDR_DQ15"
 U2 65
 IC1 59
Net 140 "/DDR/DDR_DQ14" "DDR_DQ14"
 U2 63
 IC1 60
Net 141 "/DDR/DDR_DQ13" "DDR_DQ13"
 U2 62
 IC1 58
Net 142 "/DDR/DDR_DQ12" "DDR_DQ12"
 U2 60
 IC1 57
Net 143 "/DDR/DDR_DQ11" "DDR_DQ11"
 U2 59
 IC1 55
Net 144 "/i.MX233/DDR_DQ10" "DDR_DQ10"
 U2 57
 IC1 54
Net 145 "/DDR/DDR_DQ9" "DDR_DQ9"
 IC1 52
 U2 56
Net 146 "/DDR/DDR_DQ8" "DDR_DQ8"
 U2 54
 IC1 51
Net 147 "/DDR/DDR_DQ7" "DDR_DQ7"
 U2 13
 IC1 50
Net 148 "/DDR/DDR_DQ6" "DDR_DQ6"
 U2 11
 IC1 49
Net 149 "/DDR/DDR_DQ5" "DDR_DQ5"
 IC1 48
 U2 10
}
#End
