// Seed: 1487206369
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    output tri id_4,
    input wire id_5,
    output wire id_6,
    output wand id_7,
    input tri0 id_8,
    output wand id_9,
    output supply1 id_10,
    output tri id_11
);
  assign id_11 = 1 == id_8 ? 1 : 1 == id_1;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output logic id_2,
    input  wor   id_3,
    output tri0  id_4,
    output uwire id_5
    , id_14,
    input  logic id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  logic id_9,
    input  tri0  id_10,
    output tri1  id_11,
    input  tri0  id_12
);
  assign id_5 = id_10;
  always @(negedge 0) begin : LABEL_0
    id_2 <= id_9;
  end
  wire id_15;
  wire id_16;
  always force id_5 = id_6;
  wor  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  module_0 modCall_1 (
      id_11,
      id_0,
      id_10,
      id_12,
      id_4,
      id_8,
      id_5,
      id_1,
      id_3,
      id_1,
      id_11,
      id_4
  );
  assign id_30 = 1;
  wire id_38;
  assign id_35 = 1;
endmodule
