read -sv run_verilog_mid/adder_32b_8_82_3301516b501424d068ecce2ab2468483.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_82_3301516b501424d068ecce2ab2468483_yosys.v
