# seven-segment-display-verilog
This verilog code helps to divide the clock into required frequency.
