

================================================================
== Vivado HLS Report for 'iiccomm4'
================================================================
* Date:           Sat Aug  4 09:50:00 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccomm4
* Solution:       iiccomm4
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 19 [7/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm4.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 20 [6/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm4.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%iic_addr = getelementptr i32* %iic, i64 2"
ST_2 : Operation 22 [7/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 23 [5/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm4.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 24 [6/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%iic_addr_1 = getelementptr i32* %iic, i64 1089"
ST_3 : Operation 26 [7/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 27 [4/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm4.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 28 [5/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 29 [6/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%iic_addr_2 = getelementptr i32* %iic, i64 1284"
ST_4 : Operation 31 [7/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm4.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 32 [3/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm4.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 33 [4/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 34 [5/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 35 [6/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm4.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%iic_addr_3 = getelementptr i32* %iic, i64 65"
ST_5 : Operation 37 [7/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm4.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 38 [2/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm4.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 39 [3/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 40 [4/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 41 [5/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm4.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 42 [6/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm4.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%iic_addr_4 = getelementptr i32* %iic, i64 260"
ST_6 : Operation 44 [7/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 45 [1/7] (3.50ns)   --->   "%iic_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic, i32 1)" [iiccomm4.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 46 [2/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 47 [3/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 48 [4/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm4.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 49 [5/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm4.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 50 [6/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%iic_addr_5 = getelementptr i32* %iic, i64 1032"
ST_7 : Operation 52 [7/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 53 [1/1] (1.00ns)   --->   "%outValue1_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue1)" [iiccomm4.cpp:58]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 54 [1/1] (1.00ns)   --->   "%outValue2_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue2)" [iiccomm4.cpp:59]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 55 [1/1] (1.00ns)   --->   "%outValue3_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue3)" [iiccomm4.cpp:60]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 56 [1/1] (1.00ns)   --->   "%outValue4_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue4)" [iiccomm4.cpp:61]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 57 [1/1] (1.00ns)   --->   "%outValue5_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue5)" [iiccomm4.cpp:62]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 58 [1/1] (1.00ns)   --->   "%outValue6_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue6)" [iiccomm4.cpp:63]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 59 [1/1] (1.00ns)   --->   "%outValue7_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue7)" [iiccomm4.cpp:64]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 60 [1/1] (1.00ns)   --->   "%outValue8_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue8)" [iiccomm4.cpp:65]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 61 [1/1] (1.00ns)   --->   "%outValue9_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue9)" [iiccomm4.cpp:66]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 62 [1/1] (1.00ns)   --->   "%outValue10_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %outValue10)" [iiccomm4.cpp:67]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 63 [1/1] (3.50ns)   --->   "%iic_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic)" [iiccomm4.cpp:70]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 64 [1/7] (3.50ns)   --->   "%iic_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr, i32 1)" [iiccomm4.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [2/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [3/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm4.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 67 [4/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm4.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 68 [5/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 69 [6/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%iic_addr_6 = getelementptr i32* %iic, i64 1056"
ST_8 : Operation 71 [7/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm4.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 72 [1/1] (3.50ns)   --->   "%iic_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr)" [iiccomm4.cpp:73]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 73 [1/7] (3.50ns)   --->   "%iic_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_1, i32 1)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 74 [2/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm4.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 75 [3/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm4.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 76 [4/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 77 [5/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 78 [6/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm4.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%iic_addr_7 = getelementptr i32* %iic, i64 8"
ST_9 : Operation 80 [7/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 81 [1/1] (3.50ns)   --->   "%iic_addr_1_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_1)" [iiccomm4.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 82 [1/7] (3.50ns)   --->   "%iic_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_2, i32 1)" [iiccomm4.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 83 [2/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm4.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [3/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 85 [4/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 86 [5/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm4.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 87 [6/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%iic_addr_8 = getelementptr i32* %iic, i64 32"
ST_10 : Operation 89 [7/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 3.50ns
ST_11 : Operation 90 [1/1] (3.50ns)   --->   "%iic_addr_2_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_2)" [iiccomm4.cpp:81]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 91 [1/7] (3.50ns)   --->   "%iic_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_3, i32 1)" [iiccomm4.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 92 [2/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 93 [3/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 94 [4/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm4.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 95 [5/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 96 [6/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 97 [1/1] (3.50ns)   --->   "%iic_addr_3_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_3)" [iiccomm4.cpp:84]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 98 [1/7] (3.50ns)   --->   "%iic_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_4, i32 1)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 99 [2/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 100 [3/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm4.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 101 [4/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 102 [5/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 103 [1/1] (3.50ns)   --->   "%iic_addr_4_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_4)" [iiccomm4.cpp:87]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 104 [1/7] (3.50ns)   --->   "%iic_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_5, i32 1)" [iiccomm4.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 105 [2/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm4.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 106 [3/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 107 [4/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 108 [1/1] (3.50ns)   --->   "%iic_addr_5_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_5)" [iiccomm4.cpp:92]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 109 [1/7] (3.50ns)   --->   "%iic_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_6, i32 1)" [iiccomm4.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 110 [2/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 111 [3/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 112 [1/1] (3.50ns)   --->   "%iic_addr_6_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_6)" [iiccomm4.cpp:95]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 113 [1/7] (3.50ns)   --->   "%iic_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_7, i32 1)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 114 [2/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 115 [1/1] (3.50ns)   --->   "%iic_addr_7_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_7)" [iiccomm4.cpp:98]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 116 [1/7] (3.50ns)   --->   "%iic_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_addr_8, i32 1)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 117 [1/1] (3.50ns)   --->   "%iic_addr_8_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %iic_addr_8)" [iiccomm4.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 1.00ns
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic), !map !20"
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue1) nounwind, !map !26"
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue2) nounwind, !map !30"
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue3) nounwind, !map !34"
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue4) nounwind, !map !38"
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue5) nounwind, !map !42"
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue6) nounwind, !map !46"
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue7) nounwind, !map !50"
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue8) nounwind, !map !54"
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue9) nounwind, !map !58"
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %outValue10) nounwind, !map !62"
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @iiccomm4_str) nounwind"
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:54]
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [11 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:58]
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:59]
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:60]
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue4, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:61]
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue5, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:62]
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue6, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:63]
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue7, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:64]
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue8, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:65]
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue9, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:66]
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outValue10, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [iiccomm4.cpp:67]
ST_18 : Operation 142 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue1, i32 %iic_read)" [iiccomm4.cpp:71]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 143 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue2, i32 %iic_addr_read)" [iiccomm4.cpp:74]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 144 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue3, i32 %iic_addr_1_read)" [iiccomm4.cpp:79]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 145 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue4, i32 %iic_addr_2_read)" [iiccomm4.cpp:82]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 146 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue5, i32 %iic_addr_3_read)" [iiccomm4.cpp:85]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 147 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue6, i32 %iic_addr_4_read)" [iiccomm4.cpp:88]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 148 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue7, i32 %iic_addr_5_read)" [iiccomm4.cpp:93]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 149 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue8, i32 %iic_addr_6_read)" [iiccomm4.cpp:96]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 150 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue9, i32 %iic_addr_7_read)" [iiccomm4.cpp:99]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 151 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %outValue10, i32 %iic_addr_8_read)" [iiccomm4.cpp:102]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [iiccomm4.cpp:109]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iic]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outValue1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outValue10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iic_addr        (getelementptr) [ 0001111111000000000]
iic_addr_1      (getelementptr) [ 0000111111100000000]
iic_addr_2      (getelementptr) [ 0000011111110000000]
iic_addr_3      (getelementptr) [ 0000001111111000000]
iic_addr_4      (getelementptr) [ 0000000111111100000]
iic_load_req    (readreq      ) [ 0000000000000000000]
iic_addr_5      (getelementptr) [ 0000000011111110000]
outValue1_load  (read         ) [ 0000000000000000000]
outValue2_load  (read         ) [ 0000000000000000000]
outValue3_load  (read         ) [ 0000000000000000000]
outValue4_load  (read         ) [ 0000000000000000000]
outValue5_load  (read         ) [ 0000000000000000000]
outValue6_load  (read         ) [ 0000000000000000000]
outValue7_load  (read         ) [ 0000000000000000000]
outValue8_load  (read         ) [ 0000000000000000000]
outValue9_load  (read         ) [ 0000000000000000000]
outValue10_load (read         ) [ 0000000000000000000]
iic_read        (read         ) [ 0000000001111111111]
iic_load_1_req  (readreq      ) [ 0000000000000000000]
iic_addr_6      (getelementptr) [ 0000000001111111000]
iic_addr_read   (read         ) [ 0000000000111111111]
iic_load_2_req  (readreq      ) [ 0000000000000000000]
iic_addr_7      (getelementptr) [ 0000000000111111100]
iic_addr_1_read (read         ) [ 0000000000011111111]
iic_load_3_req  (readreq      ) [ 0000000000000000000]
iic_addr_8      (getelementptr) [ 0000000000011111110]
iic_addr_2_read (read         ) [ 0000000000001111111]
iic_load_4_req  (readreq      ) [ 0000000000000000000]
iic_addr_3_read (read         ) [ 0000000000000111111]
iic_load_5_req  (readreq      ) [ 0000000000000000000]
iic_addr_4_read (read         ) [ 0000000000000011111]
iic_load_6_req  (readreq      ) [ 0000000000000000000]
iic_addr_5_read (read         ) [ 0000000000000001111]
iic_load_7_req  (readreq      ) [ 0000000000000000000]
iic_addr_6_read (read         ) [ 0000000000000000111]
iic_load_8_req  (readreq      ) [ 0000000000000000000]
iic_addr_7_read (read         ) [ 0000000000000000011]
iic_load_9_req  (readreq      ) [ 0000000000000000000]
iic_addr_8_read (read         ) [ 0000000000000000001]
StgValue_118    (specbitsmap  ) [ 0000000000000000000]
StgValue_119    (specbitsmap  ) [ 0000000000000000000]
StgValue_120    (specbitsmap  ) [ 0000000000000000000]
StgValue_121    (specbitsmap  ) [ 0000000000000000000]
StgValue_122    (specbitsmap  ) [ 0000000000000000000]
StgValue_123    (specbitsmap  ) [ 0000000000000000000]
StgValue_124    (specbitsmap  ) [ 0000000000000000000]
StgValue_125    (specbitsmap  ) [ 0000000000000000000]
StgValue_126    (specbitsmap  ) [ 0000000000000000000]
StgValue_127    (specbitsmap  ) [ 0000000000000000000]
StgValue_128    (specbitsmap  ) [ 0000000000000000000]
StgValue_129    (spectopmodule) [ 0000000000000000000]
StgValue_130    (specinterface) [ 0000000000000000000]
StgValue_131    (specinterface) [ 0000000000000000000]
StgValue_132    (specinterface) [ 0000000000000000000]
StgValue_133    (specinterface) [ 0000000000000000000]
StgValue_134    (specinterface) [ 0000000000000000000]
StgValue_135    (specinterface) [ 0000000000000000000]
StgValue_136    (specinterface) [ 0000000000000000000]
StgValue_137    (specinterface) [ 0000000000000000000]
StgValue_138    (specinterface) [ 0000000000000000000]
StgValue_139    (specinterface) [ 0000000000000000000]
StgValue_140    (specinterface) [ 0000000000000000000]
StgValue_141    (specinterface) [ 0000000000000000000]
StgValue_142    (write        ) [ 0000000000000000000]
StgValue_143    (write        ) [ 0000000000000000000]
StgValue_144    (write        ) [ 0000000000000000000]
StgValue_145    (write        ) [ 0000000000000000000]
StgValue_146    (write        ) [ 0000000000000000000]
StgValue_147    (write        ) [ 0000000000000000000]
StgValue_148    (write        ) [ 0000000000000000000]
StgValue_149    (write        ) [ 0000000000000000000]
StgValue_150    (write        ) [ 0000000000000000000]
StgValue_151    (write        ) [ 0000000000000000000]
StgValue_152    (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iic">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iic"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outValue1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outValue2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outValue3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outValue4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outValue5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outValue6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outValue7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outValue8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outValue9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outValue10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iiccomm4_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="grp_readreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_req/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_readreq_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_1_req/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_readreq_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_2_req/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_readreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_3_req/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_readreq_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_4_req/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_5_req/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_readreq_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_6_req/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="outValue1_load_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue1_load/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="outValue2_load_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue2_load/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="outValue3_load_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue3_load/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="outValue4_load_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue4_load/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="outValue5_load_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue5_load/8 "/>
</bind>
</comp>

<comp id="152" class="1004" name="outValue6_load_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue6_load/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="outValue7_load_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue7_load/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="outValue8_load_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue8_load/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="outValue9_load_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue9_load/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="outValue10_load_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue10_load/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="iic_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_read/8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_7_req/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="iic_addr_read_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="7"/>
<pin id="198" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_read/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_readreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_8_req/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="iic_addr_1_read_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="7"/>
<pin id="210" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_1_read/10 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_readreq_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_load_9_req/10 "/>
</bind>
</comp>

<comp id="219" class="1004" name="iic_addr_2_read_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="7"/>
<pin id="222" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_2_read/11 "/>
</bind>
</comp>

<comp id="224" class="1004" name="iic_addr_3_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="7"/>
<pin id="227" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_3_read/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="iic_addr_4_read_read_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="7"/>
<pin id="232" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_4_read/13 "/>
</bind>
</comp>

<comp id="234" class="1004" name="iic_addr_5_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="7"/>
<pin id="237" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_5_read/14 "/>
</bind>
</comp>

<comp id="239" class="1004" name="iic_addr_6_read_read_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="7"/>
<pin id="242" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_6_read/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="iic_addr_7_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="7"/>
<pin id="247" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_7_read/16 "/>
</bind>
</comp>

<comp id="249" class="1004" name="iic_addr_8_read_read_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="7"/>
<pin id="252" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_addr_8_read/17 "/>
</bind>
</comp>

<comp id="254" class="1004" name="StgValue_142_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="10"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_142/18 "/>
</bind>
</comp>

<comp id="261" class="1004" name="StgValue_143_write_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="9"/>
<pin id="265" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_143/18 "/>
</bind>
</comp>

<comp id="268" class="1004" name="StgValue_144_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="8"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_144/18 "/>
</bind>
</comp>

<comp id="275" class="1004" name="StgValue_145_write_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="7"/>
<pin id="279" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_145/18 "/>
</bind>
</comp>

<comp id="282" class="1004" name="StgValue_146_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="6"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_146/18 "/>
</bind>
</comp>

<comp id="289" class="1004" name="StgValue_147_write_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="5"/>
<pin id="293" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_147/18 "/>
</bind>
</comp>

<comp id="296" class="1004" name="StgValue_148_write_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="4"/>
<pin id="300" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_148/18 "/>
</bind>
</comp>

<comp id="303" class="1004" name="StgValue_149_write_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="3"/>
<pin id="307" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_149/18 "/>
</bind>
</comp>

<comp id="310" class="1004" name="StgValue_150_write_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="32" slack="2"/>
<pin id="314" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_150/18 "/>
</bind>
</comp>

<comp id="317" class="1004" name="StgValue_151_write_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="0" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="32" slack="1"/>
<pin id="321" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_151/18 "/>
</bind>
</comp>

<comp id="324" class="1004" name="iic_addr_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="3" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="iic_addr_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="12" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_1/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="iic_addr_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="12" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_2/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="iic_addr_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_3/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="iic_addr_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="10" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_4/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="iic_addr_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_5/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="iic_addr_6_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="12" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_6/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="iic_addr_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_7/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="iic_addr_8_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="7" slack="0"/>
<pin id="383" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_addr_8/10 "/>
</bind>
</comp>

<comp id="387" class="1005" name="iic_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr "/>
</bind>
</comp>

<comp id="393" class="1005" name="iic_addr_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="iic_addr_2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="iic_addr_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_3 "/>
</bind>
</comp>

<comp id="411" class="1005" name="iic_addr_4_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_4 "/>
</bind>
</comp>

<comp id="417" class="1005" name="iic_addr_5_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_5 "/>
</bind>
</comp>

<comp id="423" class="1005" name="iic_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="10"/>
<pin id="425" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="iic_read "/>
</bind>
</comp>

<comp id="428" class="1005" name="iic_addr_6_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_6 "/>
</bind>
</comp>

<comp id="434" class="1005" name="iic_addr_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="9"/>
<pin id="436" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="iic_addr_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="iic_addr_7_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_7 "/>
</bind>
</comp>

<comp id="445" class="1005" name="iic_addr_1_read_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="8"/>
<pin id="447" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="iic_addr_1_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="iic_addr_8_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_8 "/>
</bind>
</comp>

<comp id="456" class="1005" name="iic_addr_2_read_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="7"/>
<pin id="458" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="iic_addr_2_read "/>
</bind>
</comp>

<comp id="461" class="1005" name="iic_addr_3_read_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="6"/>
<pin id="463" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="iic_addr_3_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="iic_addr_4_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="5"/>
<pin id="468" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="iic_addr_4_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="iic_addr_5_read_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="4"/>
<pin id="473" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="iic_addr_5_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="iic_addr_6_read_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="3"/>
<pin id="478" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="iic_addr_6_read "/>
</bind>
</comp>

<comp id="481" class="1005" name="iic_addr_7_read_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="2"/>
<pin id="483" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="iic_addr_7_read "/>
</bind>
</comp>

<comp id="486" class="1005" name="iic_addr_8_read_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_addr_8_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="6" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="70" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="8" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="70" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="10" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="70" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="12" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="18" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="0" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="324" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="335"><net_src comp="0" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="331" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="30" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="338" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="349"><net_src comp="0" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="356"><net_src comp="0" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="352" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="363"><net_src comp="0" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="36" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="359" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="370"><net_src comp="0" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="366" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="377"><net_src comp="0" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="373" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="384"><net_src comp="0" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="380" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="390"><net_src comp="324" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="396"><net_src comp="331" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="402"><net_src comp="338" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="408"><net_src comp="345" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="414"><net_src comp="352" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="420"><net_src comp="359" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="426"><net_src comp="182" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="431"><net_src comp="366" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="437"><net_src comp="195" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="442"><net_src comp="373" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="448"><net_src comp="207" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="453"><net_src comp="380" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="459"><net_src comp="219" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="464"><net_src comp="224" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="469"><net_src comp="229" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="474"><net_src comp="234" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="479"><net_src comp="239" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="484"><net_src comp="244" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="489"><net_src comp="249" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="317" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outValue1 | {18 }
	Port: outValue2 | {18 }
	Port: outValue3 | {18 }
	Port: outValue4 | {18 }
	Port: outValue5 | {18 }
	Port: outValue6 | {18 }
	Port: outValue7 | {18 }
	Port: outValue8 | {18 }
	Port: outValue9 | {18 }
	Port: outValue10 | {18 }
 - Input state : 
	Port: iiccomm4 : iic | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: iiccomm4 : outValue1 | {8 }
	Port: iiccomm4 : outValue2 | {8 }
	Port: iiccomm4 : outValue3 | {8 }
	Port: iiccomm4 : outValue4 | {8 }
	Port: iiccomm4 : outValue5 | {8 }
	Port: iiccomm4 : outValue6 | {8 }
	Port: iiccomm4 : outValue7 | {8 }
	Port: iiccomm4 : outValue8 | {8 }
	Port: iiccomm4 : outValue9 | {8 }
	Port: iiccomm4 : outValue10 | {8 }
  - Chain level:
	State 1
	State 2
		iic_load_1_req : 1
	State 3
		iic_load_2_req : 1
	State 4
		iic_load_3_req : 1
	State 5
		iic_load_4_req : 1
	State 6
		iic_load_5_req : 1
	State 7
		iic_load_6_req : 1
	State 8
		iic_load_7_req : 1
	State 9
		iic_load_8_req : 1
	State 10
		iic_load_9_req : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|          |      grp_readreq_fu_72      |
|          |      grp_readreq_fu_80      |
|          |      grp_readreq_fu_87      |
|          |      grp_readreq_fu_94      |
|  readreq |      grp_readreq_fu_101     |
|          |      grp_readreq_fu_108     |
|          |      grp_readreq_fu_115     |
|          |      grp_readreq_fu_188     |
|          |      grp_readreq_fu_200     |
|          |      grp_readreq_fu_212     |
|----------|-----------------------------|
|          |  outValue1_load_read_fu_122 |
|          |  outValue2_load_read_fu_128 |
|          |  outValue3_load_read_fu_134 |
|          |  outValue4_load_read_fu_140 |
|          |  outValue5_load_read_fu_146 |
|          |  outValue6_load_read_fu_152 |
|          |  outValue7_load_read_fu_158 |
|          |  outValue8_load_read_fu_164 |
|          |  outValue9_load_read_fu_170 |
|   read   | outValue10_load_read_fu_176 |
|          |     iic_read_read_fu_182    |
|          |  iic_addr_read_read_fu_195  |
|          | iic_addr_1_read_read_fu_207 |
|          | iic_addr_2_read_read_fu_219 |
|          | iic_addr_3_read_read_fu_224 |
|          | iic_addr_4_read_read_fu_229 |
|          | iic_addr_5_read_read_fu_234 |
|          | iic_addr_6_read_read_fu_239 |
|          | iic_addr_7_read_read_fu_244 |
|          | iic_addr_8_read_read_fu_249 |
|----------|-----------------------------|
|          |  StgValue_142_write_fu_254  |
|          |  StgValue_143_write_fu_261  |
|          |  StgValue_144_write_fu_268  |
|          |  StgValue_145_write_fu_275  |
|   write  |  StgValue_146_write_fu_282  |
|          |  StgValue_147_write_fu_289  |
|          |  StgValue_148_write_fu_296  |
|          |  StgValue_149_write_fu_303  |
|          |  StgValue_150_write_fu_310  |
|          |  StgValue_151_write_fu_317  |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|iic_addr_1_read_reg_445|   32   |
|   iic_addr_1_reg_393  |   32   |
|iic_addr_2_read_reg_456|   32   |
|   iic_addr_2_reg_399  |   32   |
|iic_addr_3_read_reg_461|   32   |
|   iic_addr_3_reg_405  |   32   |
|iic_addr_4_read_reg_466|   32   |
|   iic_addr_4_reg_411  |   32   |
|iic_addr_5_read_reg_471|   32   |
|   iic_addr_5_reg_417  |   32   |
|iic_addr_6_read_reg_476|   32   |
|   iic_addr_6_reg_428  |   32   |
|iic_addr_7_read_reg_481|   32   |
|   iic_addr_7_reg_439  |   32   |
|iic_addr_8_read_reg_486|   32   |
|   iic_addr_8_reg_450  |   32   |
| iic_addr_read_reg_434 |   32   |
|    iic_addr_reg_387   |   32   |
|    iic_read_reg_423   |   32   |
+-----------------------+--------+
|         Total         |   608  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_80 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_87 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_94 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_101 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_108 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_115 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_188 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_200 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_212 |  p1  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   576  ||  15.921 ||    81   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |   81   |
|  Register |    -   |   608  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   608  |   81   |
+-----------+--------+--------+--------+
