// Seed: 3388148480
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wor id_2,
    input wand id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    output wire id_7,
    input uwire id_8,
    input tri id_9,
    output wire id_10,
    input wor id_11,
    output wor id_12,
    input wire id_13,
    input supply1 id_14,
    output wor id_15
);
  supply0 id_17;
  assign id_17 = 1'b0;
endmodule
module module_1 (
    input  tri  id_0,
    output tri  id_1,
    output wire id_2,
    input  wand id_3,
    input  wire id_4,
    output tri1 id_5,
    input  tri0 id_6,
    output wire id_7
);
  wire id_9;
  assign id_1 = 1'b0;
  module_0(
      id_3, id_3, id_1, id_0, id_3, id_3, id_6, id_1, id_3, id_0, id_1, id_0, id_5, id_6, id_3, id_1
  );
  wire id_10;
endmodule
