import sys
import cocotb

from cocotb.decorators import coroutine
from cocotb.triggers import Timer, RisingEdge
from reader.tile_reader import tileSrcReader
from adapters.tile_adapter import tileAdapter

SUCCESS = 0
ASSERTION_FAIL = 1
TIME_OUT = 2
ILL_MEM = -1

DRAM_BASE = 0x80000000

class rtlInput():
    def __init__(self, hexfile, data, ints, symbols, max_cycles):
        self.hexfile = hexfile
        self.data = data
        self.ints = ints
        self.symbols = symbols
        self.max_cycles = max_cycles

class rvRTLhost():
    def __init__(self, dut, toplevel, rtl_sig_file, debug=False):
        source_info = 'infos/' + toplevel + '_info.txt'
        reader = tileSrcReader(source_info)

        paths = reader.return_map()

        port_names = paths['port_names']

        self.rtl_sig_file = rtl_sig_file
        self.debug = debug

        self.dut = dut
        self.adapter = tileAdapter(dut, port_names, self.debug)

    def debug_print(self, message):
        if self.debug:
            print(message)

    def set_bootrom(self):
        bootrom_addrs = []
        memory = {}
        bootrom = [ 0x00000297, # auipc t0, 0x0
                    0x02028593, # addi a1, t0, 32
                    0xf1402573, # csrr a0, mhartid
                    0x0182b283, # ld t0, 24(t0)
                    0x00028067, # jr t0
                    0x00000000, # no data
                    0x80000000, # Jump address
                    0x00000000,
                    0x00000000,
                    0x00000000,
                    0x00000000,
                    0x00000000,
                    0x00000000,
                    0x00000000,
                    0x00000000,
                    0x00000000 ] # no data

        for i in range(0, len(bootrom), 2):
            bootrom_addrs.append(0x10000 + i * 4)
            memory[0x10000 + i * 4] = (bootrom[i+1] << 32) | bootrom[i]

        return (bootrom_addrs, memory)

    @coroutine
    def clock_gen(self, clock, period=2):
        while True:
            clock <= 1
            yield Timer(period / 2)
            clock <= 0
            yield Timer(period / 2)

    @coroutine
    def reset(self, clock, metaReset, reset, timer=5):
        clkedge = RisingEdge(clock)

        metaReset <= 1
        for i in range(timer):
            yield clkedge
        metaReset <= 0
        reset <= 1
        for i in range(timer):
            yield clkedge
        reset <= 0

    def save_signature(self, memory, sig_start, sig_end, data_addrs, sig_file):
        fd = open(sig_file, 'w')
        for i in range(sig_start, sig_end, 16):
            dump = '{:016x}{:016x}\n'.format(memory[i+8], memory[i])
            fd.write(dump)

        for (data_start, data_end) in data_addrs:
            for i in range(data_start, data_end, 16):
                dump = '{:016x}{:016x}\n'.format(memory[i+8], memory[i])
                fd.write(dump)

        fd.close()

    def get_covsum(self):
        cov_mask = (1 << len(self.dut.io_covSum)) - 1
        return self.dut.io_covSum.value & cov_mask

    @coroutine
    def run_test(self, rtl_input: rtlInput):

        self.debug_print('[RTLHost] Start RTL simulation')

        fd = open(rtl_input.hexfile, 'r')
        lines = fd.readlines()
        fd.close()

        max_cycles = rtl_input.max_cycles

        symbols = rtl_input.symbols
        _start = symbols['_start']
        _end = symbols['_end_main']

        (bootrom_addrs, memory) = self.set_bootrom()
        for (i, addr) in enumerate(range(_start, _end + 36, 8)):
            memory[addr] = int(lines[i], 16)

        tohost_addr = symbols['tohost']
        sig_start = symbols['begin_signature']
        sig_end = symbols['end_signature']

        memory[tohost_addr] = 0
        for addr in range(sig_start // 8 * 8, sig_end, 8):
            memory[addr] = 0

        data = rtl_input.data
        data_addrs = []
        offset = 0
        for n in range(6):
            data_start = symbols['_random_data{}'.format(n)]
            data_end = symbols['_end_data{}'.format(n)]
            data_addrs.append((data_start, data_end))

            for i, addr in enumerate(range(data_start // 8 * 8, data_end // 8 * 8, 8)):
                word = data[i + offset]
                memory[addr] = word

            offset += (data_end - data_start) // 8

        ints = rtl_input.ints

        clk = self.dut.clock
        clk_driver = cocotb.fork(self.clock_gen(clk))
        clkedge = RisingEdge(clk)

        yield self.reset(clk, self.dut.metaReset, self.dut.reset)

        self.adapter.start(memory, ints)
        for i in range(max_cycles):
            yield clkedge

            if i % 100 == 0:
                tohost = memory[tohost_addr]
                if tohost:
                    break
                else:
                    self.adapter.probe_tohost(tohost_addr)

        yield self.adapter.stop()
        clk_driver.kill()

        # Check all the CPU's memory access operations occurs in DRAM
        mem_check = True
        for addr in memory.keys():
            if addr not in bootrom_addrs and addr < DRAM_BASE:
                mem_check = False

        if not mem_check:
            return (ILL_MEM, self.get_covsum())

        if i == max_cycles - 1:
            self.debug_print('[RTLHost] Timeout, max_cycle={}'.format(max_cycles))
            return (TIME_OUT, self.get_covsum())

        if self.adapter.check_assert():
            self.debug_print('[RTLHost] Assertion Failure')
            return (ASSERTION_FAIL, self.get_covsum())

        self.save_signature(memory, sig_start, sig_end, data_addrs, self.rtl_sig_file)
        self.debug_print('[RTLHost] Stop RTL simulation')

        return (SUCCESS, self.get_covsum())
