

================================================================
== Vitis HLS Report for 'load_mat_burst_3'
================================================================
* Date:           Thu Oct  2 21:25:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.373 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   589837|   589837|  2.359 ms|  2.359 ms|  589836|  589836|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_26_2  |   589835|   589835|        28|         16|          1|  36864|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 16, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.46>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [kernel_MatMul.cpp:26]   --->   Operation 31 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [kernel_MatMul.cpp:25]   --->   Operation 32 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %mat, i1 1, void @p_str"   --->   Operation 34 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %gmem5, i1 1, void @p_str"   --->   Operation 35 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem5, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_54, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 16, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mat_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mat" [kernel_MatMul.cpp:22]   --->   Operation 38 'read' 'mat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln25 = store i10 0, i10 %c" [kernel_MatMul.cpp:25]   --->   Operation 40 'store' 'store_ln25' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%store_ln26 = store i10 0, i10 %r" [kernel_MatMul.cpp:26]   --->   Operation 41 'store' 'store_ln26' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_28_3" [kernel_MatMul.cpp:25]   --->   Operation 42 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [kernel_MatMul.cpp:25]   --->   Operation 43 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln25 = add i16 %indvar_flatten_load, i16 1" [kernel_MatMul.cpp:25]   --->   Operation 44 'add' 'add_ln25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.64ns)   --->   "%icmp_ln25 = icmp_eq  i16 %indvar_flatten_load, i16 36864" [kernel_MatMul.cpp:25]   --->   Operation 45 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.64> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc13, void %for.end15" [kernel_MatMul.cpp:25]   --->   Operation 46 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%r_load = load i10 %r" [kernel_MatMul.cpp:26]   --->   Operation 47 'load' 'r_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%c_load = load i10 %c" [kernel_MatMul.cpp:25]   --->   Operation 48 'load' 'c_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.59ns)   --->   "%icmp_ln26 = icmp_ult  i10 %r_load, i10 768" [kernel_MatMul.cpp:26]   --->   Operation 49 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.37ns)   --->   "%select_ln25 = select i1 %icmp_ln26, i10 %r_load, i10 0" [kernel_MatMul.cpp:25]   --->   Operation 50 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.71ns)   --->   "%add_ln25_3 = add i10 %c_load, i10 1" [kernel_MatMul.cpp:25]   --->   Operation 51 'add' 'add_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.37ns)   --->   "%select_ln25_3 = select i1 %icmp_ln26, i10 %c_load, i10 %add_ln25_3" [kernel_MatMul.cpp:25]   --->   Operation 52 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln25, i10 0" [kernel_MatMul.cpp:30]   --->   Operation 53 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %select_ln25, i8 0" [kernel_MatMul.cpp:30]   --->   Operation 54 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln30_76 = zext i18 %tmp_11" [kernel_MatMul.cpp:30]   --->   Operation 55 'zext' 'zext_ln30_76' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.80ns)   --->   "%sub_ln30 = sub i20 %p_shl, i20 %zext_ln30_76" [kernel_MatMul.cpp:30]   --->   Operation 56 'sub' 'sub_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %sub_ln30, i32 10, i32 19" [kernel_MatMul.cpp:30]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %sub_ln30, i32 12, i32 19" [kernel_MatMul.cpp:30]   --->   Operation 58 'partselect' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.71ns)   --->   "%add_ln26 = add i10 %select_ln25, i10 16" [kernel_MatMul.cpp:26]   --->   Operation 59 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.39ns)   --->   "%store_ln25 = store i16 %add_ln25, i16 %indvar_flatten" [kernel_MatMul.cpp:25]   --->   Operation 60 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.39>
ST_1 : Operation 61 [1/1] (0.39ns)   --->   "%store_ln25 = store i10 %select_ln25_3, i10 %c" [kernel_MatMul.cpp:25]   --->   Operation 61 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.39>
ST_1 : Operation 62 [1/1] (0.39ns)   --->   "%store_ln26 = store i10 %add_ln26, i10 %r" [kernel_MatMul.cpp:26]   --->   Operation 62 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i10 %select_ln25_3" [kernel_MatMul.cpp:25]   --->   Operation 63 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i10.i10.i2, i10 %tmp, i10 %select_ln25_3, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 64 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln30_64 = zext i22 %shl_ln" [kernel_MatMul.cpp:30]   --->   Operation 65 'zext' 'zext_ln30_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.01ns)   --->   "%add_ln30 = add i64 %zext_ln30_64, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 66 'add' 'add_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 67 'partselect' 'trunc_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln" [kernel_MatMul.cpp:30]   --->   Operation 68 'sext' 'sext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%gmem5_addr = getelementptr i32 %gmem5, i64 %sext_ln30" [kernel_MatMul.cpp:30]   --->   Operation 69 'getelementptr' 'gmem5_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_req = muxlogic i32 %gmem5_addr"   --->   Operation 70 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_2 : Operation 71 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_req = muxlogic i64 1"   --->   Operation 71 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_2 : Operation 72 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 72 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %tmp, i10 768" [kernel_MatMul.cpp:30]   --->   Operation 73 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.80ns)   --->   "%add_ln30_77 = add i20 %or_ln, i20 %zext_ln25" [kernel_MatMul.cpp:30]   --->   Operation 74 'add' 'add_ln30_77' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln30_63 = zext i10 %select_ln25_3" [kernel_MatMul.cpp:30]   --->   Operation 75 'zext' 'zext_ln30_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 76 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 76 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln30_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_77, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 77 'bitconcatenate' 'shl_ln30_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln30_65 = zext i22 %shl_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 78 'zext' 'zext_ln30_65' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.01ns)   --->   "%add_ln30_78 = add i64 %zext_ln30_65, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 79 'add' 'add_ln30_78' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln30_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_78, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 80 'partselect' 'trunc_ln30_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln30_31 = sext i62 %trunc_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 81 'sext' 'sext_ln30_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%gmem5_addr_1 = getelementptr i32 %gmem5, i64 %sext_ln30_31" [kernel_MatMul.cpp:30]   --->   Operation 82 'getelementptr' 'gmem5_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_1_req = muxlogic i32 %gmem5_addr_1"   --->   Operation 83 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_3 : Operation 84 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_1_req = muxlogic i64 1"   --->   Operation 84 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_3 : Operation 85 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 85 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 86 [1/1] (0.74ns)   --->   "%add_ln30_79 = add i11 %zext_ln30_63, i11 768" [kernel_MatMul.cpp:30]   --->   Operation 86 'add' 'add_ln30_79' <Predicate = (!icmp_ln25)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln30_66 = zext i11 %add_ln30_79" [kernel_MatMul.cpp:30]   --->   Operation 87 'zext' 'zext_ln30_66' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.80ns)   --->   "%add_ln30_80 = add i20 %or_ln, i20 %zext_ln30_66" [kernel_MatMul.cpp:30]   --->   Operation 88 'add' 'add_ln30_80' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln30_62 = zext i10 %select_ln25_3" [kernel_MatMul.cpp:30]   --->   Operation 89 'zext' 'zext_ln30_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 90 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 90 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 91 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 91 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln30_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_80, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 92 'bitconcatenate' 'shl_ln30_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln30_67 = zext i22 %shl_ln30_29" [kernel_MatMul.cpp:30]   --->   Operation 93 'zext' 'zext_ln30_67' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.01ns)   --->   "%add_ln30_81 = add i64 %zext_ln30_67, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 94 'add' 'add_ln30_81' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln30_29 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_81, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 95 'partselect' 'trunc_ln30_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln30_32 = sext i62 %trunc_ln30_29" [kernel_MatMul.cpp:30]   --->   Operation 96 'sext' 'sext_ln30_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%gmem5_addr_2 = getelementptr i32 %gmem5, i64 %sext_ln30_32" [kernel_MatMul.cpp:30]   --->   Operation 97 'getelementptr' 'gmem5_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_2_req = muxlogic i32 %gmem5_addr_2"   --->   Operation 98 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_4 : Operation 99 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_2_req = muxlogic i64 1"   --->   Operation 99 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_4 : Operation 100 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 100 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 101 [1/1] (0.77ns)   --->   "%add_ln30_82 = add i12 %zext_ln30_62, i12 1536" [kernel_MatMul.cpp:30]   --->   Operation 101 'add' 'add_ln30_82' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln30_68 = zext i12 %add_ln30_82" [kernel_MatMul.cpp:30]   --->   Operation 102 'zext' 'zext_ln30_68' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.80ns)   --->   "%add_ln30_83 = add i20 %or_ln, i20 %zext_ln30_68" [kernel_MatMul.cpp:30]   --->   Operation 103 'add' 'add_ln30_83' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 104 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 104 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 105 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 105 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 106 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 106 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln30_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_83, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 107 'bitconcatenate' 'shl_ln30_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln30_69 = zext i22 %shl_ln30_30" [kernel_MatMul.cpp:30]   --->   Operation 108 'zext' 'zext_ln30_69' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.01ns)   --->   "%add_ln30_84 = add i64 %zext_ln30_69, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 109 'add' 'add_ln30_84' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln30_30 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_84, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 110 'partselect' 'trunc_ln30_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln30_33 = sext i62 %trunc_ln30_30" [kernel_MatMul.cpp:30]   --->   Operation 111 'sext' 'sext_ln30_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%gmem5_addr_3 = getelementptr i32 %gmem5, i64 %sext_ln30_33" [kernel_MatMul.cpp:30]   --->   Operation 112 'getelementptr' 'gmem5_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_3_req = muxlogic i32 %gmem5_addr_3"   --->   Operation 113 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_5 : Operation 114 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_3_req = muxlogic i64 1"   --->   Operation 114 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_5 : Operation 115 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 115 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 116 [1/1] (0.77ns)   --->   "%add_ln30_85 = add i12 %zext_ln30_62, i12 2304" [kernel_MatMul.cpp:30]   --->   Operation 116 'add' 'add_ln30_85' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln30_70 = zext i12 %add_ln30_85" [kernel_MatMul.cpp:30]   --->   Operation 117 'zext' 'zext_ln30_70' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.80ns)   --->   "%add_ln30_86 = add i20 %or_ln, i20 %zext_ln30_70" [kernel_MatMul.cpp:30]   --->   Operation 118 'add' 'add_ln30_86' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 119 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 119 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 120 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 120 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 121 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 121 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 122 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 122 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln30_31 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_86, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 123 'bitconcatenate' 'shl_ln30_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln30_71 = zext i22 %shl_ln30_31" [kernel_MatMul.cpp:30]   --->   Operation 124 'zext' 'zext_ln30_71' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.01ns)   --->   "%add_ln30_87 = add i64 %zext_ln30_71, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 125 'add' 'add_ln30_87' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln30_31 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_87, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 126 'partselect' 'trunc_ln30_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln30_34 = sext i62 %trunc_ln30_31" [kernel_MatMul.cpp:30]   --->   Operation 127 'sext' 'sext_ln30_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%gmem5_addr_4 = getelementptr i32 %gmem5, i64 %sext_ln30_34" [kernel_MatMul.cpp:30]   --->   Operation 128 'getelementptr' 'gmem5_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_4_req = muxlogic i32 %gmem5_addr_4"   --->   Operation 129 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_6 : Operation 130 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_4_req = muxlogic i64 1"   --->   Operation 130 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_6 : Operation 131 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 131 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%or_ln30_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i8.i12, i8 %tmp_s, i12 3840" [kernel_MatMul.cpp:30]   --->   Operation 132 'bitconcatenate' 'or_ln30_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.80ns)   --->   "%add_ln30_88 = add i20 %or_ln30_3, i20 %zext_ln25" [kernel_MatMul.cpp:30]   --->   Operation 133 'add' 'add_ln30_88' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 134 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 134 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 135 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 135 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 136 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 136 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 137 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 137 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 138 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 138 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln30_32 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_88, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 139 'bitconcatenate' 'shl_ln30_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln30_72 = zext i22 %shl_ln30_32" [kernel_MatMul.cpp:30]   --->   Operation 140 'zext' 'zext_ln30_72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (1.01ns)   --->   "%add_ln30_89 = add i64 %zext_ln30_72, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 141 'add' 'add_ln30_89' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln30_32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_89, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 142 'partselect' 'trunc_ln30_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln30_35 = sext i62 %trunc_ln30_32" [kernel_MatMul.cpp:30]   --->   Operation 143 'sext' 'sext_ln30_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%gmem5_addr_5 = getelementptr i32 %gmem5, i64 %sext_ln30_35" [kernel_MatMul.cpp:30]   --->   Operation 144 'getelementptr' 'gmem5_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_5_req = muxlogic i32 %gmem5_addr_5"   --->   Operation 145 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_7 : Operation 146 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_5_req = muxlogic i64 1"   --->   Operation 146 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_7 : Operation 147 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 147 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 148 [1/1] (0.80ns)   --->   "%add_ln30_90 = add i20 %or_ln30_3, i20 %zext_ln30_66" [kernel_MatMul.cpp:30]   --->   Operation 148 'add' 'add_ln30_90' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 149 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 149 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 150 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 150 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 151 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 151 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 152 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 152 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 153 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 153 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 154 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 154 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln30_33 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_90, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 155 'bitconcatenate' 'shl_ln30_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln30_73 = zext i22 %shl_ln30_33" [kernel_MatMul.cpp:30]   --->   Operation 156 'zext' 'zext_ln30_73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.01ns)   --->   "%add_ln30_91 = add i64 %zext_ln30_73, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 157 'add' 'add_ln30_91' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln30_33 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_91, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 158 'partselect' 'trunc_ln30_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln30_36 = sext i62 %trunc_ln30_33" [kernel_MatMul.cpp:30]   --->   Operation 159 'sext' 'sext_ln30_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%gmem5_addr_6 = getelementptr i32 %gmem5, i64 %sext_ln30_36" [kernel_MatMul.cpp:30]   --->   Operation 160 'getelementptr' 'gmem5_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_6_req = muxlogic i32 %gmem5_addr_6"   --->   Operation 161 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_8 : Operation 162 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_6_req = muxlogic i64 1"   --->   Operation 162 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_8 : Operation 163 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 163 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 164 [1/1] (0.80ns)   --->   "%add_ln30_92 = add i20 %or_ln30_3, i20 %zext_ln30_68" [kernel_MatMul.cpp:30]   --->   Operation 164 'add' 'add_ln30_92' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 165 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 165 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 166 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 166 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 167 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 167 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 168 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 168 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 169 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 169 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 170 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 170 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 171 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 171 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln30_34 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_92, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 172 'bitconcatenate' 'shl_ln30_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln30_74 = zext i22 %shl_ln30_34" [kernel_MatMul.cpp:30]   --->   Operation 173 'zext' 'zext_ln30_74' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.01ns)   --->   "%add_ln30_93 = add i64 %zext_ln30_74, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 174 'add' 'add_ln30_93' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln30_34 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_93, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 175 'partselect' 'trunc_ln30_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln30_37 = sext i62 %trunc_ln30_34" [kernel_MatMul.cpp:30]   --->   Operation 176 'sext' 'sext_ln30_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%gmem5_addr_7 = getelementptr i32 %gmem5, i64 %sext_ln30_37" [kernel_MatMul.cpp:30]   --->   Operation 177 'getelementptr' 'gmem5_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_7_req = muxlogic i32 %gmem5_addr_7"   --->   Operation 178 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_9 : Operation 179 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_7_req = muxlogic i64 1"   --->   Operation 179 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_9 : Operation 180 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 180 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 181 [1/1] (0.80ns)   --->   "%add_ln30_94 = add i20 %or_ln30_3, i20 %zext_ln30_70" [kernel_MatMul.cpp:30]   --->   Operation 181 'add' 'add_ln30_94' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 182 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 182 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 183 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 183 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 184 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 184 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 185 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 185 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 186 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 186 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 187 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 187 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 188 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 188 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 189 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 189 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln30_35 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_94, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 190 'bitconcatenate' 'shl_ln30_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln30_75 = zext i22 %shl_ln30_35" [kernel_MatMul.cpp:30]   --->   Operation 191 'zext' 'zext_ln30_75' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (1.01ns)   --->   "%add_ln30_95 = add i64 %zext_ln30_75, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 192 'add' 'add_ln30_95' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln30_35 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_95, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 193 'partselect' 'trunc_ln30_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln30_38 = sext i62 %trunc_ln30_35" [kernel_MatMul.cpp:30]   --->   Operation 194 'sext' 'sext_ln30_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%gmem5_addr_8 = getelementptr i32 %gmem5, i64 %sext_ln30_38" [kernel_MatMul.cpp:30]   --->   Operation 195 'getelementptr' 'gmem5_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_8_req = muxlogic i32 %gmem5_addr_8"   --->   Operation 196 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_10 : Operation 197 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_8_req = muxlogic i64 1"   --->   Operation 197 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_10 : Operation 198 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 198 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%or_ln30_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 1, i10 %select_ln25_3" [kernel_MatMul.cpp:30]   --->   Operation 199 'bitconcatenate' 'or_ln30_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln30_46 = sext i11 %or_ln30_9" [kernel_MatMul.cpp:30]   --->   Operation 200 'sext' 'sext_ln30_46' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln30_84 = zext i12 %sext_ln30_46" [kernel_MatMul.cpp:30]   --->   Operation 201 'zext' 'zext_ln30_84' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.80ns)   --->   "%add_ln30_96 = add i20 %or_ln30_3, i20 %zext_ln30_84" [kernel_MatMul.cpp:30]   --->   Operation 202 'add' 'add_ln30_96' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln30_61 = zext i10 %select_ln25_3" [kernel_MatMul.cpp:30]   --->   Operation 203 'zext' 'zext_ln30_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 204 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 204 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 205 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 205 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 206 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 206 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 207 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 207 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 208 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 208 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 209 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 209 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 210 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 210 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 211 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 211 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 212 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 212 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln30_36 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_96, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 213 'bitconcatenate' 'shl_ln30_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln30_77 = zext i22 %shl_ln30_36" [kernel_MatMul.cpp:30]   --->   Operation 214 'zext' 'zext_ln30_77' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (1.01ns)   --->   "%add_ln30_97 = add i64 %zext_ln30_77, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 215 'add' 'add_ln30_97' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln30_36 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_97, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 216 'partselect' 'trunc_ln30_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln30_39 = sext i62 %trunc_ln30_36" [kernel_MatMul.cpp:30]   --->   Operation 217 'sext' 'sext_ln30_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%gmem5_addr_9 = getelementptr i32 %gmem5, i64 %sext_ln30_39" [kernel_MatMul.cpp:30]   --->   Operation 218 'getelementptr' 'gmem5_addr_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_9_req = muxlogic i32 %gmem5_addr_9"   --->   Operation 219 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_11 : Operation 220 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_9_req = muxlogic i64 1"   --->   Operation 220 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_11 : Operation 221 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 221 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 222 [1/1] (0.77ns)   --->   "%add_ln30_98 = add i13 %zext_ln30_61, i13 3840" [kernel_MatMul.cpp:30]   --->   Operation 222 'add' 'add_ln30_98' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln30_78 = zext i13 %add_ln30_98" [kernel_MatMul.cpp:30]   --->   Operation 223 'zext' 'zext_ln30_78' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.80ns)   --->   "%add_ln30_99 = add i20 %or_ln30_3, i20 %zext_ln30_78" [kernel_MatMul.cpp:30]   --->   Operation 224 'add' 'add_ln30_99' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 225 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 225 'readreq' 'gmem5_load_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 226 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 226 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 227 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 227 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 228 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 228 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 229 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 229 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 230 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 230 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 231 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 231 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 232 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 232 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 233 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 233 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 234 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 234 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln30_37 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_99, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 235 'bitconcatenate' 'shl_ln30_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln30_79 = zext i22 %shl_ln30_37" [kernel_MatMul.cpp:30]   --->   Operation 236 'zext' 'zext_ln30_79' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (1.01ns)   --->   "%add_ln30_100 = add i64 %zext_ln30_79, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 237 'add' 'add_ln30_100' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln30_37 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_100, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 238 'partselect' 'trunc_ln30_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln30_40 = sext i62 %trunc_ln30_37" [kernel_MatMul.cpp:30]   --->   Operation 239 'sext' 'sext_ln30_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%gmem5_addr_10 = getelementptr i32 %gmem5, i64 %sext_ln30_40" [kernel_MatMul.cpp:30]   --->   Operation 240 'getelementptr' 'gmem5_addr_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_10_req = muxlogic i32 %gmem5_addr_10"   --->   Operation 241 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_12 : Operation 242 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_10_req = muxlogic i64 1"   --->   Operation 242 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_12 : Operation 243 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 243 'readreq' 'gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 244 [1/1] (0.77ns)   --->   "%add_ln30_101 = add i13 %zext_ln30_61, i13 4608" [kernel_MatMul.cpp:30]   --->   Operation 244 'add' 'add_ln30_101' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln30_80 = zext i13 %add_ln30_101" [kernel_MatMul.cpp:30]   --->   Operation 245 'zext' 'zext_ln30_80' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.80ns)   --->   "%add_ln30_102 = add i20 %or_ln30_3, i20 %zext_ln30_80" [kernel_MatMul.cpp:30]   --->   Operation 246 'add' 'add_ln30_102' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 480 [1/1] (0.28ns)   --->   "%ret_ln34 = ret" [kernel_MatMul.cpp:34]   --->   Operation 480 'ret' 'ret_ln34' <Predicate = (icmp_ln25)> <Delay = 0.28>

State 13 <SV = 12> <Delay = 3.37>
ST_13 : Operation 247 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_read = muxlogic"   --->   Operation 247 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_read' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_13 : Operation 248 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr" [kernel_MatMul.cpp:30]   --->   Operation 248 'read' 'gmem5_addr_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 249 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_read"   --->   Operation 249 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_13 : Operation 250 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_read" [kernel_MatMul.cpp:30]   --->   Operation 250 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_13 : Operation 251 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_1, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 251 'readreq' 'gmem5_load_1_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 252 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 252 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 253 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 253 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 254 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 254 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 255 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 255 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 256 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 256 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 257 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 257 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 258 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 258 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 259 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 259 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 260 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 260 'readreq' 'gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln30_38 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_102, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 261 'bitconcatenate' 'shl_ln30_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln30_81 = zext i22 %shl_ln30_38" [kernel_MatMul.cpp:30]   --->   Operation 262 'zext' 'zext_ln30_81' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (1.01ns)   --->   "%add_ln30_103 = add i64 %zext_ln30_81, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 263 'add' 'add_ln30_103' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln30_38 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_103, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 264 'partselect' 'trunc_ln30_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln30_41 = sext i62 %trunc_ln30_38" [kernel_MatMul.cpp:30]   --->   Operation 265 'sext' 'sext_ln30_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%gmem5_addr_11 = getelementptr i32 %gmem5, i64 %sext_ln30_41" [kernel_MatMul.cpp:30]   --->   Operation 266 'getelementptr' 'gmem5_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_11_req = muxlogic i32 %gmem5_addr_11"   --->   Operation 267 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_13 : Operation 268 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_11_req = muxlogic i64 1"   --->   Operation 268 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_13 : Operation 269 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 269 'readreq' 'gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 270 [1/1] (0.77ns)   --->   "%add_ln30_104 = add i13 %zext_ln30_61, i13 5376" [kernel_MatMul.cpp:30]   --->   Operation 270 'add' 'add_ln30_104' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln30_82 = zext i13 %add_ln30_104" [kernel_MatMul.cpp:30]   --->   Operation 271 'zext' 'zext_ln30_82' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.80ns)   --->   "%add_ln30_105 = add i20 %or_ln30_3, i20 %zext_ln30_82" [kernel_MatMul.cpp:30]   --->   Operation 272 'add' 'add_ln30_105' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.37>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i10 %select_ln25_3" [kernel_MatMul.cpp:30]   --->   Operation 273 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_1_read = muxlogic"   --->   Operation 274 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_1_read' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_14 : Operation 275 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_1" [kernel_MatMul.cpp:30]   --->   Operation 275 'read' 'gmem5_addr_1_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 276 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_1_read"   --->   Operation 276 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_14 : Operation 277 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_1_read" [kernel_MatMul.cpp:30]   --->   Operation 277 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_14 : Operation 278 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_2, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 278 'readreq' 'gmem5_load_2_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 279 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 279 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 280 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 280 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 281 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 281 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 282 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 282 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 283 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 283 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 284 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 284 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 285 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 285 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 286 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 286 'readreq' 'gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 287 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 287 'readreq' 'gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln30_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_105, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 288 'bitconcatenate' 'shl_ln30_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln30_83 = zext i22 %shl_ln30_39" [kernel_MatMul.cpp:30]   --->   Operation 289 'zext' 'zext_ln30_83' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (1.01ns)   --->   "%add_ln30_106 = add i64 %zext_ln30_83, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 290 'add' 'add_ln30_106' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln30_39 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_106, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 291 'partselect' 'trunc_ln30_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln30_42 = sext i62 %trunc_ln30_39" [kernel_MatMul.cpp:30]   --->   Operation 292 'sext' 'sext_ln30_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%gmem5_addr_12 = getelementptr i32 %gmem5, i64 %sext_ln30_42" [kernel_MatMul.cpp:30]   --->   Operation 293 'getelementptr' 'gmem5_addr_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_12_req = muxlogic i32 %gmem5_addr_12"   --->   Operation 294 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_14 : Operation 295 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_12_req = muxlogic i64 1"   --->   Operation 295 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_14 : Operation 296 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 296 'readreq' 'gmem5_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln30_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 1, i11 %zext_ln30_63" [kernel_MatMul.cpp:30]   --->   Operation 297 'bitconcatenate' 'or_ln30_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln30_47 = sext i12 %or_ln30_s" [kernel_MatMul.cpp:30]   --->   Operation 298 'sext' 'sext_ln30_47' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln30_85 = zext i13 %sext_ln30_47" [kernel_MatMul.cpp:30]   --->   Operation 299 'zext' 'zext_ln30_85' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (0.80ns)   --->   "%add_ln30_107 = add i20 %or_ln30_3, i20 %zext_ln30_85" [kernel_MatMul.cpp:30]   --->   Operation 300 'add' 'add_ln30_107' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (0.77ns)   --->   "%add_ln30_109 = add i12 %zext_ln30_62, i12 2816" [kernel_MatMul.cpp:30]   --->   Operation 301 'add' 'add_ln30_109' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln30_48 = sext i12 %add_ln30_109" [kernel_MatMul.cpp:30]   --->   Operation 302 'sext' 'sext_ln30_48' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln30_87 = zext i13 %sext_ln30_48" [kernel_MatMul.cpp:30]   --->   Operation 303 'zext' 'zext_ln30_87' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.80ns)   --->   "%add_ln30_110 = add i20 %or_ln30_3, i20 %zext_ln30_87" [kernel_MatMul.cpp:30]   --->   Operation 304 'add' 'add_ln30_110' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 305 [1/1] (0.78ns)   --->   "%add_ln30_112 = add i14 %zext_ln30, i14 7680" [kernel_MatMul.cpp:30]   --->   Operation 305 'add' 'add_ln30_112' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln30_89 = zext i14 %add_ln30_112" [kernel_MatMul.cpp:30]   --->   Operation 306 'zext' 'zext_ln30_89' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.80ns)   --->   "%add_ln30_113 = add i20 %or_ln30_3, i20 %zext_ln30_89" [kernel_MatMul.cpp:30]   --->   Operation 307 'add' 'add_ln30_113' <Predicate = (!icmp_ln25)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.37>
ST_15 : Operation 308 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_2_read = muxlogic"   --->   Operation 308 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_2_read' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_15 : Operation 309 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_2" [kernel_MatMul.cpp:30]   --->   Operation 309 'read' 'gmem5_addr_2_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 310 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_2_read"   --->   Operation 310 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_15 : Operation 311 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_2_read" [kernel_MatMul.cpp:30]   --->   Operation 311 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_15 : Operation 312 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_3, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 312 'readreq' 'gmem5_load_3_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 313 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 313 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 314 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 314 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 315 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 315 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 316 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 316 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 317 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 317 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 318 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 318 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 319 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 319 'readreq' 'gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 320 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 320 'readreq' 'gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 321 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 321 'readreq' 'gmem5_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln30_40 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_107, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 322 'bitconcatenate' 'shl_ln30_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln30_86 = zext i22 %shl_ln30_40" [kernel_MatMul.cpp:30]   --->   Operation 323 'zext' 'zext_ln30_86' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (1.01ns)   --->   "%add_ln30_108 = add i64 %zext_ln30_86, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 324 'add' 'add_ln30_108' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln30_40 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_108, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 325 'partselect' 'trunc_ln30_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln30_43 = sext i62 %trunc_ln30_40" [kernel_MatMul.cpp:30]   --->   Operation 326 'sext' 'sext_ln30_43' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%gmem5_addr_13 = getelementptr i32 %gmem5, i64 %sext_ln30_43" [kernel_MatMul.cpp:30]   --->   Operation 327 'getelementptr' 'gmem5_addr_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_13_req = muxlogic i32 %gmem5_addr_13"   --->   Operation 328 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_15 : Operation 329 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_13_req = muxlogic i64 1"   --->   Operation 329 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_15 : Operation 330 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 330 'readreq' 'gmem5_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln30_41 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_110, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 331 'bitconcatenate' 'shl_ln30_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln30_88 = zext i22 %shl_ln30_41" [kernel_MatMul.cpp:30]   --->   Operation 332 'zext' 'zext_ln30_88' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (1.01ns)   --->   "%add_ln30_111 = add i64 %zext_ln30_88, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 333 'add' 'add_ln30_111' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln30_41 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_111, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 334 'partselect' 'trunc_ln30_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln30_44 = sext i62 %trunc_ln30_41" [kernel_MatMul.cpp:30]   --->   Operation 335 'sext' 'sext_ln30_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%gmem5_addr_14 = getelementptr i32 %gmem5, i64 %sext_ln30_44" [kernel_MatMul.cpp:30]   --->   Operation 336 'getelementptr' 'gmem5_addr_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln30_42 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i20.i2, i20 %add_ln30_113, i2 0" [kernel_MatMul.cpp:30]   --->   Operation 337 'bitconcatenate' 'shl_ln30_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln30_90 = zext i22 %shl_ln30_42" [kernel_MatMul.cpp:30]   --->   Operation 338 'zext' 'zext_ln30_90' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (1.01ns)   --->   "%add_ln30_114 = add i64 %zext_ln30_90, i64 %mat_read" [kernel_MatMul.cpp:30]   --->   Operation 339 'add' 'add_ln30_114' <Predicate = (!icmp_ln25)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln30_42 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln30_114, i32 2, i32 63" [kernel_MatMul.cpp:30]   --->   Operation 340 'partselect' 'trunc_ln30_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln30_45 = sext i62 %trunc_ln30_42" [kernel_MatMul.cpp:30]   --->   Operation 341 'sext' 'sext_ln30_45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%gmem5_addr_15 = getelementptr i32 %gmem5, i64 %sext_ln30_45" [kernel_MatMul.cpp:30]   --->   Operation 342 'getelementptr' 'gmem5_addr_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.37>
ST_16 : Operation 343 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_3_read = muxlogic"   --->   Operation 343 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_3_read' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_16 : Operation 344 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_3" [kernel_MatMul.cpp:30]   --->   Operation 344 'read' 'gmem5_addr_3_read' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 345 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_3_read"   --->   Operation 345 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65>
ST_16 : Operation 346 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_3_read" [kernel_MatMul.cpp:30]   --->   Operation 346 'write' 'write_ln30' <Predicate = (!icmp_ln25)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_16 : Operation 347 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_4, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 347 'readreq' 'gmem5_load_4_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 348 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 348 'readreq' 'gmem5_load_5_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 349 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 349 'readreq' 'gmem5_load_6_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 350 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 350 'readreq' 'gmem5_load_7_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 351 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 351 'readreq' 'gmem5_load_8_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 352 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 352 'readreq' 'gmem5_load_9_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 353 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 353 'readreq' 'gmem5_load_10_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 354 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 354 'readreq' 'gmem5_load_11_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 355 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 355 'readreq' 'gmem5_load_12_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 356 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 356 'readreq' 'gmem5_load_13_req' <Predicate = (!icmp_ln25)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 357 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_14_req = muxlogic i32 %gmem5_addr_14"   --->   Operation 357 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_16 : Operation 358 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_14_req = muxlogic i64 1"   --->   Operation 358 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 0.79>
ST_16 : Operation 359 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 359 'readreq' 'gmem5_load_14_req' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.37>
ST_17 : Operation 360 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_4_read = muxlogic"   --->   Operation 360 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_4_read' <Predicate = true> <Delay = 0.65>
ST_17 : Operation 361 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_4" [kernel_MatMul.cpp:30]   --->   Operation 361 'read' 'gmem5_addr_4_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 362 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_4_read"   --->   Operation 362 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_17 : Operation 363 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_4_read" [kernel_MatMul.cpp:30]   --->   Operation 363 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_17 : Operation 364 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_5, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 364 'readreq' 'gmem5_load_5_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 365 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 365 'readreq' 'gmem5_load_6_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 366 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 366 'readreq' 'gmem5_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 367 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 367 'readreq' 'gmem5_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 368 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 368 'readreq' 'gmem5_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 369 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 369 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 370 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 370 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 371 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 371 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 372 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 372 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 373 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 373 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 374 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMAddr_to_gmem5_load_15_req = muxlogic i32 %gmem5_addr_15"   --->   Operation 374 'muxlogic' 'muxLogicAXIMAddr_to_gmem5_load_15_req' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 375 [1/1] (0.79ns) (share mux size 16)   --->   "%muxLogicAXIMBurst_to_gmem5_load_15_req = muxlogic i64 1"   --->   Operation 375 'muxlogic' 'muxLogicAXIMBurst_to_gmem5_load_15_req' <Predicate = true> <Delay = 0.79>
ST_17 : Operation 376 [11/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 376 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.37>
ST_18 : Operation 377 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_5_read = muxlogic"   --->   Operation 377 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_5_read' <Predicate = true> <Delay = 0.65>
ST_18 : Operation 378 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_5" [kernel_MatMul.cpp:30]   --->   Operation 378 'read' 'gmem5_addr_5_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 379 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_5_read"   --->   Operation 379 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_18 : Operation 380 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_5_read" [kernel_MatMul.cpp:30]   --->   Operation 380 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_18 : Operation 381 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_6, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 381 'readreq' 'gmem5_load_6_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 382 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 382 'readreq' 'gmem5_load_7_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 383 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 383 'readreq' 'gmem5_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 384 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 384 'readreq' 'gmem5_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 385 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 385 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 386 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 386 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 387 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 387 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 388 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 388 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 389 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 389 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 390 [10/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 390 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.37>
ST_19 : Operation 391 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_6_read = muxlogic"   --->   Operation 391 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_6_read' <Predicate = true> <Delay = 0.65>
ST_19 : Operation 392 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_6" [kernel_MatMul.cpp:30]   --->   Operation 392 'read' 'gmem5_addr_6_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 393 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_6_read"   --->   Operation 393 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_19 : Operation 394 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_6_read" [kernel_MatMul.cpp:30]   --->   Operation 394 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_19 : Operation 395 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_7, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 395 'readreq' 'gmem5_load_7_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 396 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 396 'readreq' 'gmem5_load_8_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 397 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 397 'readreq' 'gmem5_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 398 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 398 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 399 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 399 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 400 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 400 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 401 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 401 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 402 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 402 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 403 [9/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 403 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.37>
ST_20 : Operation 404 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_7_read = muxlogic"   --->   Operation 404 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_7_read' <Predicate = true> <Delay = 0.65>
ST_20 : Operation 405 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_7" [kernel_MatMul.cpp:30]   --->   Operation 405 'read' 'gmem5_addr_7_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 406 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_7_read"   --->   Operation 406 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_20 : Operation 407 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_7_read" [kernel_MatMul.cpp:30]   --->   Operation 407 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_20 : Operation 408 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_8, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 408 'readreq' 'gmem5_load_8_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 409 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 409 'readreq' 'gmem5_load_9_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 410 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 410 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 411 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 411 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 412 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 412 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 413 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 413 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 414 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 414 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 415 [8/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 415 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.37>
ST_21 : Operation 416 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_8_read = muxlogic"   --->   Operation 416 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_8_read' <Predicate = true> <Delay = 0.65>
ST_21 : Operation 417 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_8" [kernel_MatMul.cpp:30]   --->   Operation 417 'read' 'gmem5_addr_8_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 418 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_8_read"   --->   Operation 418 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_21 : Operation 419 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_8_read" [kernel_MatMul.cpp:30]   --->   Operation 419 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_21 : Operation 420 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_9, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 420 'readreq' 'gmem5_load_9_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 421 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 421 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 422 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 422 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 423 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 423 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 424 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 424 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 425 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 425 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 426 [7/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 426 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.37>
ST_22 : Operation 427 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_9_read = muxlogic"   --->   Operation 427 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_9_read' <Predicate = true> <Delay = 0.65>
ST_22 : Operation 428 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_9" [kernel_MatMul.cpp:30]   --->   Operation 428 'read' 'gmem5_addr_9_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 429 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_9_read"   --->   Operation 429 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_22 : Operation 430 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_9_read" [kernel_MatMul.cpp:30]   --->   Operation 430 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_22 : Operation 431 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_10, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 431 'readreq' 'gmem5_load_10_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 432 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 432 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 433 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 433 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 434 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 434 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 435 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 435 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 436 [6/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 436 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.37>
ST_23 : Operation 437 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_10_read = muxlogic"   --->   Operation 437 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_10_read' <Predicate = true> <Delay = 0.65>
ST_23 : Operation 438 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_10" [kernel_MatMul.cpp:30]   --->   Operation 438 'read' 'gmem5_addr_10_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 439 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_10_read"   --->   Operation 439 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_23 : Operation 440 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_10_read" [kernel_MatMul.cpp:30]   --->   Operation 440 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_23 : Operation 441 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_11, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 441 'readreq' 'gmem5_load_11_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 442 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 442 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 443 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 443 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 444 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 444 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 445 [5/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 445 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.37>
ST_24 : Operation 446 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_11_read = muxlogic"   --->   Operation 446 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_11_read' <Predicate = true> <Delay = 0.65>
ST_24 : Operation 447 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_11" [kernel_MatMul.cpp:30]   --->   Operation 447 'read' 'gmem5_addr_11_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 448 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_11_read"   --->   Operation 448 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_24 : Operation 449 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_11_read" [kernel_MatMul.cpp:30]   --->   Operation 449 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_24 : Operation 450 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_12, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 450 'readreq' 'gmem5_load_12_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 451 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 451 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 452 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 452 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 453 [4/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 453 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.37>
ST_25 : Operation 454 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_12_read = muxlogic"   --->   Operation 454 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_12_read' <Predicate = true> <Delay = 0.65>
ST_25 : Operation 455 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_12" [kernel_MatMul.cpp:30]   --->   Operation 455 'read' 'gmem5_addr_12_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 456 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_12_read"   --->   Operation 456 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_25 : Operation 457 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_12_read" [kernel_MatMul.cpp:30]   --->   Operation 457 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_25 : Operation 458 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_13, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 458 'readreq' 'gmem5_load_13_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 459 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 459 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 460 [3/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 460 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 3.37>
ST_26 : Operation 461 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_13_read = muxlogic"   --->   Operation 461 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_13_read' <Predicate = true> <Delay = 0.65>
ST_26 : Operation 462 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_13" [kernel_MatMul.cpp:30]   --->   Operation 462 'read' 'gmem5_addr_13_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 463 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_13_read"   --->   Operation 463 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_26 : Operation 464 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_13_read" [kernel_MatMul.cpp:30]   --->   Operation 464 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_26 : Operation 465 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_14, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 465 'readreq' 'gmem5_load_14_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 466 [2/11] (2.92ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 466 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.37>
ST_27 : Operation 467 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_14_read = muxlogic"   --->   Operation 467 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_14_read' <Predicate = true> <Delay = 0.65>
ST_27 : Operation 468 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_14" [kernel_MatMul.cpp:30]   --->   Operation 468 'read' 'gmem5_addr_14_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 469 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_14_read"   --->   Operation 469 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_27 : Operation 470 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_14_read" [kernel_MatMul.cpp:30]   --->   Operation 470 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_27 : Operation 471 [1/11] (0.99ns) (share mux size 16)   --->   "%gmem5_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem5_addr_15, i64 1" [kernel_MatMul.cpp:30]   --->   Operation 471 'readreq' 'gmem5_load_15_req' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.37>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_26_2_str"   --->   Operation 472 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 473 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MatMul.cpp:27]   --->   Operation 474 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 475 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicAXIMCE_to_gmem5_addr_15_read = muxlogic"   --->   Operation 475 'muxlogic' 'muxLogicAXIMCE_to_gmem5_addr_15_read' <Predicate = true> <Delay = 0.65>
ST_28 : Operation 476 [1/1] (0.99ns) (share mux size 16)   --->   "%gmem5_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem5_addr_15" [kernel_MatMul.cpp:30]   --->   Operation 476 'read' 'gmem5_addr_15_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 477 [1/1] (0.65ns) (share mux size 16)   --->   "%muxLogicFIFOData_to_write_ln30 = muxlogic i32 %gmem5_addr_15_read"   --->   Operation 477 'muxlogic' 'muxLogicFIFOData_to_write_ln30' <Predicate = true> <Delay = 0.65>
ST_28 : Operation 478 [1/1] ( I:1.06ns O:1.06ns ) (share mux size 16)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mat_stream, i32 %gmem5_addr_15_read" [kernel_MatMul.cpp:30]   --->   Operation 478 'write' 'write_ln30' <Predicate = true> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 256> <FIFO>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln26 = br void %VITIS_LOOP_28_3" [kernel_MatMul.cpp:26]   --->   Operation 479 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.469ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln26', kernel_MatMul.cpp:26) of constant 0 on local variable 'r', kernel_MatMul.cpp:26 [14]  (0.393 ns)
	'load' operation 10 bit ('r_load', kernel_MatMul.cpp:26) on local variable 'r', kernel_MatMul.cpp:26 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln26', kernel_MatMul.cpp:26) [26]  (0.592 ns)
	'select' operation 10 bit ('select_ln25', kernel_MatMul.cpp:25) [27]  (0.374 ns)
	'add' operation 10 bit ('add_ln26', kernel_MatMul.cpp:26) [290]  (0.717 ns)
	'store' operation 0 bit ('store_ln26', kernel_MatMul.cpp:26) of variable 'add_ln26', kernel_MatMul.cpp:26 on local variable 'r', kernel_MatMul.cpp:26 [293]  (0.393 ns)

 <State 2>: 2.798ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln30', kernel_MatMul.cpp:30) [43]  (1.014 ns)
	'getelementptr' operation 32 bit ('gmem5_addr', kernel_MatMul.cpp:30) [46]  (0.000 ns)
	'muxlogic' operation 1 bit ('muxLogicAXIMAddr_to_gmem5_load_req') [47]  (0.790 ns)
	bus request operation ('gmem5_load_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [49]  (0.994 ns)

 <State 3>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem5_load_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 4>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem5_load_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 5>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem5_load_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 6>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem5_load_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 7>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem5_load_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 8>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem5_load_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 9>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem5_load_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 10>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem5_load_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 11>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem5_load_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [49]  (2.920 ns)

 <State 12>: 2.920ns
The critical path consists of the following:
	bus request operation ('gmem5_load_1_req', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [64]  (2.920 ns)

 <State 13>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_read') [50]  (0.655 ns)
	bus read operation ('gmem5_addr_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

 <State 14>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_1_read') [65]  (0.655 ns)
	bus read operation ('gmem5_addr_1_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [66]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [67]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [68]  (1.069 ns)

 <State 15>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_2_read') [81]  (0.655 ns)
	bus read operation ('gmem5_addr_2_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [82]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [83]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [84]  (1.069 ns)

 <State 16>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_3_read') [97]  (0.655 ns)
	bus read operation ('gmem5_addr_3_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [98]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [99]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [100]  (1.069 ns)

 <State 17>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_4_read') [113]  (0.655 ns)
	bus read operation ('gmem5_addr_4_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [114]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [115]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [116]  (1.069 ns)

 <State 18>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_5_read') [129]  (0.655 ns)
	bus read operation ('gmem5_addr_5_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [130]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [131]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [132]  (1.069 ns)

 <State 19>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_6_read') [143]  (0.655 ns)
	bus read operation ('gmem5_addr_6_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [144]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [145]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [146]  (1.069 ns)

 <State 20>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_7_read') [157]  (0.655 ns)
	bus read operation ('gmem5_addr_7_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [158]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [159]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [160]  (1.069 ns)

 <State 21>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_8_read') [171]  (0.655 ns)
	bus read operation ('gmem5_addr_8_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [172]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [173]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [174]  (1.069 ns)

 <State 22>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_9_read') [188]  (0.655 ns)
	bus read operation ('gmem5_addr_9_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [189]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [190]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [191]  (1.069 ns)

 <State 23>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_10_read') [204]  (0.655 ns)
	bus read operation ('gmem5_addr_10_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [205]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [206]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [207]  (1.069 ns)

 <State 24>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_11_read') [220]  (0.655 ns)
	bus read operation ('gmem5_addr_11_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [221]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [222]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [223]  (1.069 ns)

 <State 25>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_12_read') [236]  (0.655 ns)
	bus read operation ('gmem5_addr_12_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [237]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [238]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [239]  (1.069 ns)

 <State 26>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_13_read') [253]  (0.655 ns)
	bus read operation ('gmem5_addr_13_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [254]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [255]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [256]  (1.069 ns)

 <State 27>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_14_read') [270]  (0.655 ns)
	bus read operation ('gmem5_addr_14_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [271]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [272]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [273]  (1.069 ns)

 <State 28>: 3.373ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem5_addr_15_read') [286]  (0.655 ns)
	bus read operation ('gmem5_addr_15_read', kernel_MatMul.cpp:30) on port 'gmem5' (kernel_MatMul.cpp:30) [287]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [288]  (0.655 ns)
	fifo write operation ('write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [289]  (1.069 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
