#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Mar  6 10:28:50 2025
# Process ID: 19436
# Current directory: C:/Users/denis/Desktop/vpc/bun/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19124 C:\Users\denis\Desktop\vpc\bun\project_1\project_1.xpr
# Log file: C:/Users/denis/Desktop/vpc/bun/project_1/vivado.log
# Journal file: C:/Users/denis/Desktop/vpc/bun/project_1\vivado.jou
# Running On        :Denisa
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency     :2995 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :33945 MB
# Swap memory       :2147 MB
# Total Virtual     :36093 MB
# Available Virtual :28408 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/denis/Desktop/vpc/bun/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1705.762 ; gain = 453.590
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1734.156 ; gain = 24.676
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 30000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 30000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=0
Async Read Data after Write 1: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 30000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 30000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 30000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 50000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 50000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 50000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 70000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 70000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 95000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 95000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 95000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 95000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 95000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 110000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 110000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 110000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 130000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 130000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 130000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 130000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=9abc
Async Read Data after Write 3: 9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=3e
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 270000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=3e not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=3e, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=3e, SPO=0
Async Read Data after Write 4: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 270000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 270000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 290000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 290000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 290000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 310000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 310000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 310000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 310000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 325000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 325000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 335000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 350000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=2, expected=3, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 350000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 350000: uvm_test_top [rw_test] Async Read Initiated: addr=2, SPO=3
Async Read Data after Write 5: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 355000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(41) @ 365000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Synchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 365000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 390000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 390000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 390000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 410000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 430000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 430000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 445000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 445000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 455000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 470000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=20, expected=3333, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 470000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 470000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 475000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 485000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Asynchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 485000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 485000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(91) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 486000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 486000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 486000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 490000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 510000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 510000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 510000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 510000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 525000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 525000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 535000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 550000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=30, expected=101, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 550000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 550000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 555000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 1749.266 ; gain = 43.504
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 30000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 30000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=0
Async Read Data after Write 1: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 30000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 30000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 30000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 50000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 50000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 50000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 70000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 70000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 95000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 95000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 95000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 95000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 95000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 110000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 110000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 110000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 130000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 130000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 130000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 130000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=9abc
Async Read Data after Write 3: 9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=3e
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 270000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=3e not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=3e, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=3e, SPO=0
Async Read Data after Write 4: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 270000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 270000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 290000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 290000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 290000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 310000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 310000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 310000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 310000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 325000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 325000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 335000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 350000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=2, expected=3, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 350000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 350000: uvm_test_top [rw_test] Async Read Initiated: addr=2, SPO=3
Async Read Data after Write 5: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 355000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(41) @ 365000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Synchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 365000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 390000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 390000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 390000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 410000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 430000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 430000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 445000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 445000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 455000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 470000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=20, expected=3333, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 470000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 470000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 475000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 485000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Asynchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 485000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 485000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(91) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 486000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 486000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 486000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 490000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 510000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 510000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 510000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 510000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 525000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 525000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 535000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 550000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=30, expected=101, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 550000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 550000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 555000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1796.445 ; gain = 0.590
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2970.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 30000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 30000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=0
Async Read Data after Write 1: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 30000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 30000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 30000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 50000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 50000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 50000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 70000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 70000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 95000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 95000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 95000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 95000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 95000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 110000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 110000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 110000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 130000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 130000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 130000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 130000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=9abc
Async Read Data after Write 3: 9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=3e
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 270000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=3e not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=3e, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=3e, SPO=0
Async Read Data after Write 4: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 270000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 270000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 290000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 290000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 290000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 310000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 310000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 310000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 310000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 325000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 325000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 335000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 350000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=2, expected=3, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(115) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 350000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 350000: uvm_test_top [rw_test] Async Read Initiated: addr=2, SPO=3
Async Read Data after Write 5: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 355000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(41) @ 365000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Synchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 365000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 390000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(84) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 390000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 390000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 410000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 430000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 430000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 445000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 445000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 455000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 470000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=20, expected=3333, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(115) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 470000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 470000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 475000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 485000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Asynchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 485000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 485000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(94) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 486000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 486000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 486000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 490000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 510000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 510000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 510000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 510000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 525000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 525000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 535000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 550000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=30, expected=101, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(115) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 550000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 550000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 555000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2970.500 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2970.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 30000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 30000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=0
Async Read Data after Write 1: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 30000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 30000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 30000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 50000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 50000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 50000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 70000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 70000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 95000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 95000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 95000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 95000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 95000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 110000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 110000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 110000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 130000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 130000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 130000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 130000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=9abc
Async Read Data after Write 3: 9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=3e
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 270000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=3e not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=3e, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=3e, SPO=0
Async Read Data after Write 4: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 270000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 270000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 290000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 290000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 290000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 310000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 310000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 310000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 310000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 325000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 325000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 335000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 350000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=2, expected=3, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(115) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 350000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 350000: uvm_test_top [rw_test] Async Read Initiated: addr=2, SPO=3
Async Read Data after Write 5: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 355000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(41) @ 365000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Synchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 365000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 390000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(84) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 390000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 390000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 410000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 430000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 430000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 445000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 445000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 455000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 470000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=20, expected=3333, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(115) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 470000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 470000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 475000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 485000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Asynchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 485000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 485000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(94) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 486000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 486000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 486000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(53) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 490000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 510000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(73) @ 510000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 510000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 510000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 525000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 525000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 535000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 550000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=30, expected=101, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(115) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 550000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(125) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 550000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 555000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 2970.500 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2970.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 30000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 30000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=0
Async Read Data after Write 1: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 30000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 30000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 30000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 50000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 50000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 50000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 70000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 70000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 95000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 95000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 95000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 95000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 95000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 110000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 110000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 110000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 130000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 130000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 130000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 130000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=9abc
Async Read Data after Write 3: 9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=3e
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 270000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=3e not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=3e, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=3e, SPO=0
Async Read Data after Write 4: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 270000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 270000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 290000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 290000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 290000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 310000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 310000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 310000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 310000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 325000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 325000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 335000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 350000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=2, expected=3, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 350000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 350000: uvm_test_top [rw_test] Async Read Initiated: addr=2, SPO=3
Async Read Data after Write 5: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 355000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(41) @ 365000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Synchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 365000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 390000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 390000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 390000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 410000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 430000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 430000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 445000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 445000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 455000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 470000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=20, expected=3333, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 470000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 470000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 475000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 485000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Asynchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 485000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 485000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(91) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 486000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 486000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 486000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 490000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 510000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 510000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 510000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 510000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 525000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 525000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 535000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(85) @ 550000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=30, expected=101, got=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 0
Sync Read Data: 0
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 550000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 550000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 555000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 2970.500 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2970.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 30000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 30000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 30000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 30000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 30000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 50000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 50000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 50000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 70000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 95000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 95000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 95000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 95000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 95000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 95000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 110000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 110000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 110000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 130000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 130000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 130000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=9abc
Async Read Data after Write 3: 9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=3e
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 270000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=3e not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=3e, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=3e, SPO=0
Async Read Data after Write 4: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 270000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 270000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 270000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 290000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 290000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 290000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 310000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 310000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 310000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 325000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 325000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 335000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 350000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 350000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 350000: uvm_test_top [rw_test] Async Read Initiated: addr=2, SPO=3
Async Read Data after Write 5: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 355000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(41) @ 365000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Synchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 365000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 365000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=0, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 365000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=0 not written yet, value=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 370000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 390000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 390000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 410000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 430000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 445000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 445000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 455000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 470000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 470000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 470000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 475000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 485000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Asynchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 485000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 485000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 485000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=0 not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 485000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=0, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(91) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 486000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 486000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 486000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 486000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 486000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 490000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 510000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 510000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 510000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 510000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 525000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 525000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 535000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 550000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 101
Sync Read Data: 101
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 550000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 550000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 555000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 2970.500 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2970.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 10000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=10 not written yet, expected=0, got=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 30000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 30000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 30000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 30000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 30000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 50000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 50000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=20 not written yet, expected=0, got=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 70000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 95000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 95000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=10 not written yet, expected=0, got=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 95000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 95000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 95000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 95000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 110000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 110000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=30 not written yet, expected=0, got=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 130000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 130000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=9abc
Async Read Data after Write 3: 9abc
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 270000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=3e
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 270000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=3e not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=3e, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 270000: uvm_test_top [rw_test] Async Read Initiated: addr=3e, SPO=0
Async Read Data after Write 4: 0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 270000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 270000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 270000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 290000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 290000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=2 not written yet, expected=0, got=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 310000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 310000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 325000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 325000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 335000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(82) @ 350000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=2 not written yet, expected=0, got=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 350000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 350000: uvm_test_top [rw_test] Async Read Initiated: addr=2, SPO=3
Async Read Data after Write 5: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 355000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(41) @ 365000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Synchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 365000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 365000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=0, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 365000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=0 not written yet, value=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 370000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 390000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 390000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 410000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=20 not written yet, expected=0, got=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 430000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 445000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 445000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 455000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(82) @ 470000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=20 not written yet, expected=0, got=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 470000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 470000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 475000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 485000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Asynchronous reset transaction triggered.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 485000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 485000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 485000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=0 not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 485000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=0, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(91) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 486000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 486000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 486000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 486000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 486000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 486000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 490000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=30 not written yet, expected=0, got=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 510000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 510000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(45) @ 525000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Synchronous read transaction: addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 525000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 535000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(82) @ 550000: uvm_test_top.env.sb [scoreboard] Sync Read Mismatch: addr=30 not written yet, expected=0, got=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 101
Sync Read Data: 101
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 550000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 550000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 555000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 2970.500 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2970.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 10000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=10 not written yet, expected=0, got=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 30000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 30000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 30000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 30000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 30000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 50000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 50000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=20 not written yet, expected=0, got=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 70000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 95000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 95000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=10 not written yet, expected=0, got=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 95000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 2970.500 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3276.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 10000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=10 not written yet, expected=0, got=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 55000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 55000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 70000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=20 not written yet, expected=0, got=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 115000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 115000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(125) @ 115000: uvm_test_top.env.sb [scoreboard] Async Read Mismatch: addr=10 not written yet, expected=0, got=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 115000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3276.000 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3276.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 55000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 55000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 115000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 115000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 115000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 115000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 3276.000 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3389.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 30000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 30000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 115000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 115000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 115000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 115000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 3389.652 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3389.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 30000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 30000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 30000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 30000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 30000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 50000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 50000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 50000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 50000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 70000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 95000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 95000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 95000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 95000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 95000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 3389.652 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3422.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 55000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 55000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 115000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 115000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 115000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 115000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3422.723 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3433.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 55000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 55000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 90000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 90000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 90000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 110000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 110000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 110000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 130000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 130000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 130000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 155000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 155000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 155000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 155000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 155000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 155000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3433.613 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3440.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 55000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 55000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 90000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 90000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 90000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 110000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 110000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 110000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 110000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 130000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 130000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 130000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 155000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 155000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 155000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 155000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 155000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 155000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 3440.254 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3440.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 115000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 115000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 115000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 115000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3440.254 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3440.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3440.254 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3446.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 115000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 115000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 115000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 115000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 115000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 130000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 130000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 130000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 130000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 150000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3446.855 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3455.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3455.250 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3459.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 3459.406 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 3467.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3467.211 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3502.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3502.277 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3510.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(39) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Write transaction: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_WARNING C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(47) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] No valid transaction detected.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 3510.375 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3510.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3510.375 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3510.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(37) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 3510.375 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3510.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=xxxx
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 3510.375 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3510.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(43) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3510.375 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_rw_sequence.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 3510.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 3510.375 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 3571.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 2: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 3571.344 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 3571.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 3571.344 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3607.211 ; gain = 12.133
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=3e, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=3e
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=3e not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=3e, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=3e, SPO=0
Async Read Data after Write 4: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 3607.211 ; gain = 12.133
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3623.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 3623.957 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3623.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3623.957 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3634.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 725000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 725000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 725000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 725000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 735000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 750000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 750000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 3634.082 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_seq_items1.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3634.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3634.082 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3657.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 785000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=0, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 785000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 785000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=0, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 785000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=0 not written yet, value=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 790000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 790000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 810000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 3657.574 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3694.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 785000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=0, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 785000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 785000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=0, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 785000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=0 not written yet, value=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 790000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 790000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 810000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 3694.184 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 3694.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 785000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=0, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 785000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 785000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=0, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 785000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=0 not written yet, value=0
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 790000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 790000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 810000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 820000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 820000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 820000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 820000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 835000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 850000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 855000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 3694.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3694.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 785000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 785000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 790000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 790000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 810000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 850000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 850000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 850000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 875000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 890000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 895000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 3694.184 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 3694.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 785000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 785000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 790000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 790000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 810000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 3694.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3694.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 830000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3694.184 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3694.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 830000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 970000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=1234 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 3694.184 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 199999990000: reporter [SIM_END] Reached the simulation limit of 10000000 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 199999990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  145
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 199999990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3705.742 ; gain = 11.559
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3706.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 830000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 970000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=1234 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3706.062 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 199990000: reporter [SIM_END] Reached the simulation limit of 10000 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 199990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  145
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 199990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 3706.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 830000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 970000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=1234 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 3706.062 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 19990000: reporter [SIM_END] Reached the simulation limit of 1000 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 19990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  145
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 19990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3706.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 830000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 970000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=1234 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3706.062 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 9990000: reporter [SIM_END] Reached the simulation limit of 500 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 9990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  145
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 9990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 3706.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(84) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 830000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 970000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=1234 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 3706.062 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 4990000: reporter [SIM_END] Reached the simulation limit of 250 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 4990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  145
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 4990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3706.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 830000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 970000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=1234 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 3706.062 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 4990000: reporter [SIM_END] Reached the simulation limit of 250 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 4990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  145
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 4990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\testbench.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3706.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 830000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(170) @ 970000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=1234 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 3706.062 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 1990000: reporter [SIM_END] Reached the simulation limit of 100 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  145
UVM_WARNING :    0
UVM_ERROR :    2
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 1990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
ERROR: [VRFC 10-9407] system function rose is not sensitive to clock [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:169]
INFO: [VRFC 10-311] analyzing module testbench
ERROR: [VRFC 10-8530] module 'testbench' is ignored due to previous errors [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv:7]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3798.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(180) @ 850000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(180) @ 990000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3798.785 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 1990000: reporter [SIM_END] Reached the simulation limit of 100 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  147
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 1990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3798.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(169) @ 825000: uvm_test_top.env.sb [scoreboard] SYNC RESET STARTED: qspo_srst=1, clk=0, qspo=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 830000: uvm_test_top.env.sb [scoreboard] AFTER FIRST POSEDGE: qspo_srst=1, clk=1, qspo=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(178) @ 850000: uvm_test_top.env.sb [scoreboard] AFTER SECOND POSEDGE (IF NEEDED): qspo_srst=0, clk=1, qspo=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(185) @ 850000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(169) @ 950000: uvm_test_top.env.sb [scoreboard] SYNC RESET STARTED: qspo_srst=1, clk=1, qspo=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 970000: uvm_test_top.env.sb [scoreboard] AFTER FIRST POSEDGE: qspo_srst=1, clk=1, qspo=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(178) @ 990000: uvm_test_top.env.sb [scoreboard] AFTER SECOND POSEDGE (IF NEEDED): qspo_srst=0, clk=1, qspo=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(185) @ 990000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 3798.785 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 3798.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(171) @ 830000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(171) @ 970000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=1234 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 3798.785 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3798.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(171) @ 830000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=3333 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 830000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 870000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 870000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 870000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 870000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 895000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 910000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 910000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 930000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_ERROR C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(171) @ 950000: uvm_test_top.env.sb [scoreboard] Synchronous reset failed: QSPO=1234 (expected 0)
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 950000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 3798.785 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3798.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 830000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 831000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 870000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 870000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 870000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 870000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 895000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 910000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 910000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 930000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 950000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 951000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 3798.785 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 1990000: reporter [SIM_END] Reached the simulation limit of 100 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  147
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 1990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 3798.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 831000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 971000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3798.785 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 1990000: reporter [SIM_END] Reached the simulation limit of 100 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  147
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 1990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3798.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 831000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 971000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 3798.785 ; gain = 0.000
run all
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 1990000: reporter [SIM_END] Reached the simulation limit of 100 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  147
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    36
[dist_mem_gen_monitor]    39
[dist_mem_gen_rw_sequence]    15
[rw_test]    10
[scoreboard]    36

$finish called at time : 1990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3901.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 831000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 971000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 1000000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 1000000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 1000000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 1000000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 3901.871 ; gain = 0.000
run all
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 1015000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 1030000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 1030000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 1035000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 1037000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=0, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 1037000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=0
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 1037000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 1037000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=0, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(134) @ 1037000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=0 not written yet, value=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(92) @ 1038000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 1038000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 1051000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 1051000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 1051000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 1051000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 1075000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 1090000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 1090000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 101
Sync Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 1095000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 1990000: reporter [SIM_END] Reached the simulation limit of 100 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  170
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    42
[dist_mem_gen_monitor]    47
[dist_mem_gen_rw_sequence]    18
[rw_test]    10
[scoreboard]    42

$finish called at time : 1990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 3929.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 370000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 370000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 370000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 390000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 390000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 390000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 390000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 410000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 410000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 410000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 410000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 425000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 425000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 425000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 425000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 425000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 430000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 430000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 430000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 430000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 450000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 450000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 450000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 450000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 465000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 465000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 465000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 465000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 465000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 470000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 470000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 490000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 490000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 490000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 490000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 505000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 505000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 505000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 505000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 505000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 540000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 540000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 540000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 540000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 540000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 560000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 560000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 560000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 560000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 560000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 590000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(123) @ 590000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 590000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 590000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 590000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 635000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 635000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 635000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 670000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 670000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 675000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 730000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 730000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 730000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 755000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 770000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 775000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 825000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 825000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 830000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 831000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 850000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 890000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 890000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 890000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 890000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 930000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 930000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 935000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 950000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 950000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 970000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 971000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(82) @ 990000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 1000000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 1000000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 1000000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 1000000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 3929.316 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
ERROR: [Common 17-180] Spawn failed: No error
run all
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 1015000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 1030000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 1030000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 1035000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 1037000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 1037000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 1037000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(92) @ 1038000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 1038000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 1051000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 1051000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 1051000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 1051000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 1075000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 1090000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(113) @ 1090000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 101
Sync Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 1095000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
UVM_FATAL C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv(67) @ 1990000: reporter [SIM_END] Reached the simulation limit of 100 clk cycles
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 1990000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  168
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    1
** Report counts by id
[AGENT_DEBUG]     1
[DEBUG]     1
[RNTST]     1
[SIM_END]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[WriteMemory Debug]     6
[dist_mem_gen_driver]    42
[dist_mem_gen_monitor]    46
[dist_mem_gen_rw_sequence]    18
[rw_test]    10
[scoreboard]    41

$finish called at time : 1990 ns : File "C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18538
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\rw_test.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\dist_mem_gen_driver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\denis\Desktop\vpc\bun\project_1\project_1.srcs\sim_1\new\scoreboard.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_15 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv:64]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv:21]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_intf1.sv" Line 1. Module dist_mem_gen_intf1_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sources_1/new/dist_mem_gen_wrapper.sv" Line 3. Module dist_mem_gen_wrapper doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dist_mem_gen_intf1_sv_2679...
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling module xil_defaultlib.dist_mem_gen_intf1_default
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dist_mem_gen_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 3947.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/denis/Desktop/vpc/bun/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/denis/Desktop/vpc/bun/project_1/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
UVM_INFO @ 0: reporter [RNTST] Running test rw_test...
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/environment.sv(19) @ 0: uvm_test_top.env [DEBUG] The build_phase of the environment was called
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_agent.sv(25) @ 0: uvm_test_top.env.agent [AGENT_DEBUG] Connections between driver, monitor and sequencer established.
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 0: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 0: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=1234, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 0: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=1
	 * d=1234
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 0: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 0: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 10000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 10000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 10000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=10
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 10000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 30000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 30000: uvm_test_top.env.sb [scoreboard] Write detected: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 30000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 30000: uvm_test_top [rw_test] Write issued: addr=10, data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 55000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 55000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=5678, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 55000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=5678
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 55000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 55000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 70000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 70000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 70000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 70000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 90000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 90000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 90000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 90000: uvm_test_top [rw_test] Write issued: addr=20, data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 145000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 145000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=9abc, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 145000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=9abc
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 145000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 145000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 150000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 150000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 150000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 150000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 170000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 170000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 170000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 170000: uvm_test_top [rw_test] Write issued: addr=30, data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 250000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 250000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=3, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 250000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=1
	 * d=3
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 250000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 250000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 270000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 270000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 270000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=2
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 270000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 290000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 290000: uvm_test_top.env.sb [scoreboard] Write detected: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 290000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 290000: uvm_test_top [rw_test] Write issued: addr=2, data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 305000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 305000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=3333, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 305000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=1
	 * d=3333
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 305000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=5678
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 305000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 310000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 310000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 310000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=20
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 310000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 330000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 330000: uvm_test_top.env.sb [scoreboard] Write detected: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 330000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 330000: uvm_test_top [rw_test] Write issued: addr=20, data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(38) @ 345000: uvm_test_top [WriteMemory Debug] Sending transaction: we=1, addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 345000: uvm_test_top.env.agent.sequencer@@writeSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 345000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=1
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 345000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=9abc
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 345000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(50) @ 350000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] CLK edge detected in driver.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 350000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 350000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(113) @ 350000: uvm_test_top.env.sb [scoreboard] Async read ignored: write in progress at addr=30
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 350000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(91) @ 370000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Write operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(51) @ 370000: uvm_test_top.env.sb [scoreboard] Write detected: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(70) @ 370000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Write operation completed successfully.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(43) @ 370000: uvm_test_top [rw_test] Write issued: addr=30, data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 385000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 385000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 385000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 385000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 385000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 385000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 420000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 420000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 420000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 420000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 420000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 420000: uvm_test_top [rw_test] Async Read Initiated: addr=20, SPO=3333
Async Read Data after Write 2: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 440000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 440000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 440000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 440000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 440000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 440000: uvm_test_top [rw_test] Async Read Initiated: addr=30, SPO=101
Async Read Data after Write 3: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 470000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=101
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(122) @ 470000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous read data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 470000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 470000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/rw_test.sv(86) @ 470000: uvm_test_top [rw_test] Async Read Initiated: addr=10, SPO=1234
Async Read Data after Write 1: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 515000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=2, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 515000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=2
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 515000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 515000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 535000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 550000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=2, value=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 550000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3
Sync Read Data: 3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 555000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=2, Data=3
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 610000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=101, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 610000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=101
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 610000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 610000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 635000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 650000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 650000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 655000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 705000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 705000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 710000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 711000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 730000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 770000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 770000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 770000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 770000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 795000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 810000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=10, value=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 810000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 1234
Sync Read Data: 1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 815000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=10, Data=1234
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 830000: uvm_test_top.env.agent.sequencer@@resetSyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=10, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 830000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=10
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=0
	 * qspo_srst=1
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(159) @ 850000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(173) @ 851000: uvm_test_top.env.sb [scoreboard] Synchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(81) @ 870000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 880000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 880000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 880000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 880000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 895000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 910000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=20, value=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 910000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 3333
Sync Read Data: 3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 915000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=20, Data=3333
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 917000: uvm_test_top.env.agent.sequencer@@resetAsyncSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=20, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 917000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=20
	 * we=0
	 * d=0
	 * qspo_ce=0
	 * qspo_rst=1
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(155) @ 917000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous reset observed.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(91) @ 918000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Asynchronous reset applied to QSPO.
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(162) @ 918000: uvm_test_top.env.sb [scoreboard] Asynchronous reset applied successfully. QSPO=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_rw_sequence.sv(38) @ 931000: uvm_test_top.env.agent.sequencer@@readSeq [dist_mem_gen_rw_sequence] Before finish_item: addr=30, data=0, we=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(29) @ 931000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Received new item: 
	 * spo=0
	 * qspo=0
	 * a=30
	 * we=0
	 * d=0
	 * qspo_ce=1
	 * qspo_rst=0
	 * qspo_srst=0
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(139) @ 931000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Asynchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(137) @ 931000: uvm_test_top.env.sb [scoreboard] Async Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 955000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/scoreboard.sv(94) @ 970000: uvm_test_top.env.sb [scoreboard] Sync Read Match: addr=30, value=101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_driver.sv(112) @ 970000: uvm_test_top.env.agent.driver [dist_mem_gen_driver] Synchronous read data: 101
Sync Read Data: 101
UVM_INFO C:/Users/denis/Desktop/vpc/bun/project_1/project_1.srcs/sim_1/new/dist_mem_gen_monitor.sv(118) @ 975000: uvm_test_top.env.agent.monitor [dist_mem_gen_monitor] Synchronous read operation observed: Address=30, Data=101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 3947.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 14:53:46 2025...
