
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 459.656 ; gain = 183.152
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13836
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.141 ; gain = 439.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_17' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/pipeline_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_17' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/pipeline_17.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu_1' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2_15' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/mux_2_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/mux_2_15.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_15' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/mux_2_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4_16' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/mux_4_16.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/mux_4_16.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_16' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/mux_4_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_9' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/adder_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteenbit_rca_23' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/sixteenbit_rca_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_27' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/full_adder_27.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_27' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/full_adder_27.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbit_rca_23' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/sixteenbit_rca_23.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_9' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/adder_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_10' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/boolean_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_10' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/boolean_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_11' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/shifter_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_shifter_24' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/x_bit_shifter_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'x_bit_shifter_24' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/x_bit_shifter_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_11' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/shifter_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_12' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/compare_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_12' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/compare_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_13' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/multiplier_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'rca_adderarray_25' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/rca_adderarray_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rca_adderarray_25' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/rca_adderarray_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_13' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/multiplier_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'rotator_14' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/rotator_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_rotator_26' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/x_bit_rotator_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'x_bit_rotator_26' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/x_bit_rotator_26.v:7]
INFO: [Synth 8-6155] done synthesizing module 'rotator_14' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/rotator_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_1' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_5' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_18' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/counter_18.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_18' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/counter_18.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_19' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/seven_seg_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_19' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/seven_seg_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_20' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/decoder_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decoder_20' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/decoder_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_5' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_6' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v:11]
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_21' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/decimal_counter_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_21' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/decimal_counter_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_6' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v:11]
INFO: [Synth 8-6157] synthesizing module 'counter_7' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'autotester_8' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/autotester_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'autotester_rom_22' [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/autotester_rom_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'autotester_rom_22' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/autotester_rom_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'autotester_8' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/autotester_8.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/au_top_0.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/au_top_0.v:209]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (0#1) [C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port alufn_signal[5] in module compare_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module compare_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module compare_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[0] in module compare_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module x_bit_shifter_24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module x_bit_shifter_24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module x_bit_shifter_24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module x_bit_shifter_24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module boolean_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module boolean_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder_9 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.172 ; gain = 553.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.172 ; gain = 553.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1406.172 ; gain = 553.215
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1406.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rapha/Desktop/16bitalu/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/rapha/Desktop/16bitalu/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rapha/Desktop/16bitalu/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/rapha/Desktop/16bitalu/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/rapha/Desktop/16bitalu/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rapha/Desktop/16bitalu/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1518.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1518.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1518.480 ; gain = 665.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1518.480 ; gain = 665.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1518.480 ; gain = 665.523
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'autotester_8'
INFO: [Synth 8-802] inferred FSM for state register 'M_alu_runner_q_reg' in module 'au_top_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 Z_state |                           000000 |                           000000
                 I_state |                           000001 |                           000001
                II_state |                           000010 |                           000010
               III_state |                           000011 |                           000011
                IV_state |                           000100 |                           000100
                 V_state |                           000101 |                           000101
                VI_state |                           000110 |                           000110
               VII_state |                           000111 |                           000111
              VIII_state |                           001000 |                           001000
                IX_state |                           001001 |                           001001
                 X_state |                           001010 |                           001010
                XI_state |                           001011 |                           001011
               XII_state |                           001100 |                           001100
              XIII_state |                           001101 |                           001101
               XIV_state |                           001110 |                           001110
                XV_state |                           001111 |                           001111
               XVI_state |                           010000 |                           010000
              XVII_state |                           010001 |                           010001
             XVIII_state |                           010010 |                           010010
               XIX_state |                           010011 |                           010011
                XX_state |                           010100 |                           010100
               XXI_state |                           010101 |                           010101
              XXII_state |                           010110 |                           010110
             XXIII_state |                           010111 |                           010111
              XXIV_state |                           011000 |                           011000
               XXV_state |                           011001 |                           011001
              XXVI_state |                           011010 |                           011010
             XXVII_state |                           011011 |                           011011
            XXVIII_state |                           011100 |                           011100
              XXIX_state |                           011101 |                           011101
               XXX_state |                           011110 |                           011110
              XXXI_state |                           011111 |                           011111
             XXXII_state |                           100000 |                           100000
            XXXIII_state |                           100001 |                           100001
             XXXIV_state |                           100010 |                           100010
              XXXV_state |                           100011 |                           100011
             XXXVI_state |                           100100 |                           100100
            XXXVII_state |                           100101 |                           100101
           XXXVIII_state |                           100110 |                           100110
             XXXIX_state |                           100111 |                           100111
              XXXX_state |                           101000 |                           101000
             XXXXI_state |                           101001 |                           101001
            XXXXII_state |                           101010 |                           101010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'autotester_8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            A_alu_runner |                              001 |                               00
            B_alu_runner |                              010 |                               01
          OUT_alu_runner |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_alu_runner_q_reg' using encoding 'one-hot' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1518.480 ; gain = 665.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 256   
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 10    
	   3 Input   16 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 1     
	  43 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 163   
	   4 Input    1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[20] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[19] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-7129] Port alufn_signal[5] in module shifter_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module shifter_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module shifter_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module shifter_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module boolean_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module boolean_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder_9 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1518.480 ; gain = 665.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+---------------------------+---------------+----------------+
|Module Name       | RTL Object                | Depth x Width | Implemented As | 
+------------------+---------------------------+---------------+----------------+
|autotester_rom_22 | auto_ans                  | 64x16         | LUT            | 
|autotester_rom_22 | auto_a                    | 64x16         | LUT            | 
|autotester_rom_22 | auto_b                    | 64x12         | LUT            | 
|autotester_rom_22 | auto_alufn                | 64x6          | LUT            | 
|au_top_0          | autotester/rom/auto_a     | 64x16         | LUT            | 
|au_top_0          | autotester/rom/auto_b     | 64x12         | LUT            | 
|au_top_0          | M_ans_q_reg               | 64x16         | Block RAM      | 
|au_top_0          | autotester/rom/auto_alufn | 64x6          | LUT            | 
+------------------+---------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1518.480 ; gain = 665.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1545.469 ; gain = 692.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance M_ans_q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1545.469 ; gain = 692.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1546.301 ; gain = 693.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1546.301 ; gain = 693.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1546.301 ; gain = 693.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1546.301 ; gain = 693.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1546.301 ; gain = 693.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1546.301 ; gain = 693.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    24|
|3     |LUT1     |    11|
|4     |LUT2     |   111|
|5     |LUT3     |    58|
|6     |LUT4     |    99|
|7     |LUT5     |    35|
|8     |LUT6     |   377|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   167|
|11    |FDSE     |     5|
|12    |IBUF     |    29|
|13    |OBUF     |    45|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1546.301 ; gain = 693.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1546.301 ; gain = 581.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1546.301 ; gain = 693.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1558.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1562.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 82c0033d
INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1562.035 ; gain = 1102.379
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1562.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rapha/Desktop/16bitalu/work/vivado/16bitalu/16bitalu.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 29 12:35:06 2024...
