Analysis & Synthesis report for ReconfigRev
Mon Jun 15 19:15:39 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Source assignments for pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst|altsyncram:altsyncram_component|altsyncram_75k1:auto_generated
  8. Source assignments for pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona2_rom_pr:persona2_rom_pr_inst|altsyncram:altsyncram_component|altsyncram_75k1:auto_generated
  9. Parameter Settings for User Entity Instance: pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst|altsyncram:altsyncram_component
 10. Parameter Settings for User Entity Instance: pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona2_rom_pr:persona2_rom_pr_inst|altsyncram:altsyncram_component
 11. Partition Dependent Files
 12. Partition "led_wrapper:led_wrapper_inst" Resource Utilization by Entity
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Partition Dependent Files
 15. Post-Synthesis Netlist Statistics for Partition led_wrapper:led_wrapper_inst
 16. Port Connectivity Checks: "pr_user_host:pr_user_host_inst|pr_states:pr_states_inst"
 17. Port Connectivity Checks: "pr_user_host:pr_user_host_inst"
 18. Port Connectivity Checks: "freeze_region:freeze_region_inst"
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 15 19:15:39 2015      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; ReconfigRev                                ;
; Top-level Entity Name           ; PR_test_top                                ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                  ;
; Total registers                 ; N/A until Partition Merge                  ;
; Total pins                      ; N/A until Partition Merge                  ;
; Total virtual pins              ; N/A until Partition Merge                  ;
; Total block memory bits         ; N/A until Partition Merge                  ;
; Total DSP Blocks                ; N/A until Partition Merge                  ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                  ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                  ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                  ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                  ;
; Total PLLs                      ; N/A until Partition Merge                  ;
; Total DLLs                      ; N/A until Partition Merge                  ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; PR_test_top        ; ReconfigRev        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; ticker_disp.vhd                  ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/ticker_disp.vhd        ;         ;
; PR_test_top.vhd                  ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/PR_test_top.vhd        ;         ;
; freeze_region.vhd                ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/freeze_region.vhd      ;         ;
; pr_states.vhd                    ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_states.vhd          ;         ;
; pr_engine.vhd                    ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_engine.vhd          ;         ;
; pr_cb_interface.vhd              ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_interface.vhd    ;         ;
; pr_user_host.vhd                 ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_user_host.vhd       ;         ;
; pr_cb_states.vhd                 ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/pr_cb_states.vhd       ;         ;
; rom_bitstream.vhd                ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/rom_bitstream.vhd      ;         ;
; persona1_rom_pr.vhd              ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.vhd    ;         ;
; persona2_rom_pr.vhd              ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/persona2_rom_pr.vhd    ;         ;
; led_wrapper_2.vhd                ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/led_wrapper_2.vhd      ;         ;
; led_flash_2.vhd                  ; yes             ; User VHDL File                         ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/led_flash_2.vhd        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/program files/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/program files/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/program files/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                           ; c:/program files/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/program files/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/program files/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/program files/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/program files/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_75k1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/db/altsyncram_75k1.tdf ;         ;
; persona1_rom_pr.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/persona1_rom_pr.mif    ;         ;
; db/decode_q2a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/db/decode_q2a.tdf      ;         ;
; db/mux_0jb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/jackz_000/Documents/UniFreiburg/SS15/EMP/Workspace/fpga_partial_reconfiguration/PR_Test/db/mux_0jb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Partition Status Summary                                                          ;
+------------------------------+-------------+--------------------------------------+
; Partition Name               ; Synthesized ; Reason                               ;
+------------------------------+-------------+--------------------------------------+
; Top                          ; no          ; Netlist imported from a persona file ;
; led_wrapper:led_wrapper_inst ; yes         ; netlist type = Source File           ;
+------------------------------+-------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst|altsyncram:altsyncram_component|altsyncram_75k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona2_rom_pr:persona2_rom_pr_inst|altsyncram:altsyncram_component|altsyncram_75k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                 ;
; WIDTHAD_A                          ; 20                   ; Signed Integer                                                                                                                                 ;
; NUMWORDS_A                         ; 650000               ; Signed Integer                                                                                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; INIT_FILE                          ; persona1_rom_pr.mif  ; Untyped                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_75k1      ; Untyped                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona2_rom_pr:persona2_rom_pr_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                 ;
; WIDTHAD_A                          ; 20                   ; Signed Integer                                                                                                                                 ;
; NUMWORDS_A                         ; 650000               ; Signed Integer                                                                                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; INIT_FILE                          ; persona1_rom_pr.mif  ; Untyped                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_75k1      ; Untyped                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                       ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; File                                          ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc         ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal141.inc        ; Quartus II Install ; work    ; 533c7ba2a4f6ade9514bdca75c93e92a ;
; libraries/megafunctions/altdpram.inc          ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altram.inc            ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus II Install ; work    ; 9711ab9e5c05594b16a206e5aa698ab8 ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; db/altsyncram_75k1.tdf                        ; Project Directory  ; work    ; 45a7a3819ebd5dd45c1acf17c1dfb64d ;
; db/decode_q2a.tdf                             ; Project Directory  ; work    ; 24613048ee487ba35bd11b9cee18aec4 ;
; db/mux_0jb.tdf                                ; Project Directory  ; work    ; 53b14171c6b8d865faf9981d85e9eeb2 ;
; freeze_region.vhd                             ; Project Directory  ; work    ; 9493d1348126b37c44a3934cc9c84187 ;
; persona1_rom_pr.mif                           ; Project Directory  ; work    ; d2fc318ccc5b2d83be612ea7d55e9ba1 ;
; persona1_rom_pr.vhd                           ; Project Directory  ; work    ; d7fdfc56a65c12a18d2d0a09216a7e21 ;
; persona2_rom_pr.vhd                           ; Project Directory  ; work    ; 6c8ea38c4b6620ab4a02105b6e0802b0 ;
; pr_cb_interface.vhd                           ; Project Directory  ; work    ; d1338893ffa3bb6cf97c246107f4af8a ;
; pr_cb_states.vhd                              ; Project Directory  ; work    ; c364d546106ee150ce90bd26883ed217 ;
; pr_engine.vhd                                 ; Project Directory  ; work    ; 1dde8406aac9617b5a2ad6a0ee59bcef ;
; pr_states.vhd                                 ; Project Directory  ; work    ; 530a763ad0490bbdf7978e3211555cec ;
; PR_test_top.vhd                               ; Project Directory  ; work    ; b035f4aeaa5d739f7abce693115211cc ;
; pr_user_host.vhd                              ; Project Directory  ; work    ; 92916966331bd9133a29a390f2ce92bd ;
; rom_bitstream.vhd                             ; Project Directory  ; work    ; 5ee4142064d56332d175a8f201a8f91b ;
; ticker_disp.vhd                               ; Project Directory  ; work    ; 493d81e91ad46f3e1329f0d52b48c551 ;
+-----------------------------------------------+--------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "led_wrapper:led_wrapper_inst" Resource Utilization by Entity                                                                                                                                                                              ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |PR_test_top                          ; 159 (0)           ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |PR_test_top                                                                                        ; work         ;
;    |freeze_region:freeze_region_inst| ; 159 (0)           ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |PR_test_top|freeze_region:freeze_region_inst                                                       ; work         ;
;       |led_wrapper:led_wrapper_inst|  ; 159 (0)           ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |PR_test_top|freeze_region:freeze_region_inst|led_wrapper:led_wrapper_inst                          ; work         ;
;          |led_flash:led_flash_inst|   ; 159 (159)         ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |PR_test_top|freeze_region:freeze_region_inst|led_wrapper:led_wrapper_inst|led_flash:led_flash_inst ; work         ;
+---------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 8:1                ; 28 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |PR_test_top|freeze_region:freeze_region_inst|led_wrapper:led_wrapper_inst|led_flash:led_flash_inst|count[17] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Partition Dependent Files                                                          ;
+-------------------+-------------------+---------+----------------------------------+
; File              ; Location          ; Library ; Checksum                         ;
+-------------------+-------------------+---------+----------------------------------+
; led_flash_2.vhd   ; Project Directory ; work    ; 8c71a62bf7941841eb74248440503198 ;
; led_wrapper_2.vhd ; Project Directory ; work    ; c91e5cb413a77ba5297053c6fdf3fb88 ;
+-------------------+-------------------+---------+----------------------------------+


+------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition led_wrapper:led_wrapper_inst ;
+-----------------------+------------------------------------------------------+
; Type                  ; Count                                                ;
+-----------------------+------------------------------------------------------+
; arriav_ff             ; 32                                                   ;
;     SCLR              ; 28                                                   ;
;     plain             ; 4                                                    ;
; arriav_lcell_comb     ; 159                                                  ;
;     arith             ; 28                                                   ;
;         1 data inputs ; 28                                                   ;
;     normal            ; 131                                                  ;
;         2 data inputs ; 17                                                   ;
;         3 data inputs ; 6                                                    ;
;         4 data inputs ; 19                                                   ;
;         5 data inputs ; 17                                                   ;
;         6 data inputs ; 72                                                   ;
; boundary_port         ; 6                                                    ;
;                       ;                                                      ;
; Max LUT depth         ; 7.70                                                 ;
; Average LUT depth     ; 6.99                                                 ;
+-----------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pr_user_host:pr_user_host_inst|pr_states:pr_states_inst"                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rqst_cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pr_user_host:pr_user_host_inst"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pr_freeze   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; really_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "freeze_region:freeze_region_inst" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+---------------------------------------------+
; Elapsed Time Per Partition                  ;
+------------------------------+--------------+
; Partition Name               ; Elapsed Time ;
+------------------------------+--------------+
; led_wrapper:led_wrapper_inst ; 00:00:01     ;
+------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Jun 15 19:15:04 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PR_test -c ReconfigRev
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ticker_disp.vhd
    Info (12022): Found design unit 1: ticker_disp-behavior
    Info (12023): Found entity 1: ticker_disp
Info (12021): Found 2 design units, including 1 entities, in source file pr_test_top.vhd
    Info (12022): Found design unit 1: PR_test_top-behv
    Info (12023): Found entity 1: PR_test_top
Info (12021): Found 2 design units, including 1 entities, in source file freeze_region.vhd
    Info (12022): Found design unit 1: freeze_region-behv
    Info (12023): Found entity 1: freeze_region
Info (12021): Found 2 design units, including 1 entities, in source file pr_states.vhd
    Info (12022): Found design unit 1: pr_states-rtl
    Info (12023): Found entity 1: pr_states
Info (12021): Found 2 design units, including 1 entities, in source file pr_engine.vhd
    Info (12022): Found design unit 1: pr_engine-behv
    Info (12023): Found entity 1: pr_engine
Info (12021): Found 2 design units, including 1 entities, in source file pr_cb_interface.vhd
    Info (12022): Found design unit 1: pr_cb_interface-behv
    Info (12023): Found entity 1: pr_cb_interface
Info (12021): Found 2 design units, including 1 entities, in source file pr_user_host.vhd
    Info (12022): Found design unit 1: pr_user_host-behv
    Info (12023): Found entity 1: pr_user_host
Info (12021): Found 2 design units, including 1 entities, in source file pr_cb_states.vhd
    Info (12022): Found design unit 1: pr_cb_states-behv
    Info (12023): Found entity 1: pr_cb_states
Info (12021): Found 2 design units, including 1 entities, in source file rom_bitstream.vhd
    Info (12022): Found design unit 1: rom_bitstream-behv
    Info (12023): Found entity 1: rom_bitstream
Info (12021): Found 2 design units, including 1 entities, in source file persona1_rom_pr.vhd
    Info (12022): Found design unit 1: persona1_rom_pr-behv
    Info (12023): Found entity 1: persona1_rom_pr
Info (12021): Found 2 design units, including 1 entities, in source file persona2_rom_pr.vhd
    Info (12022): Found design unit 1: persona2_rom_pr-behv
    Info (12023): Found entity 1: persona2_rom_pr
Info (12021): Found 2 design units, including 1 entities, in source file led_wrapper_2.vhd
    Info (12022): Found design unit 1: led_wrapper-behv
    Info (12023): Found entity 1: led_wrapper
Info (12021): Found 2 design units, including 1 entities, in source file led_flash_2.vhd
    Info (12022): Found design unit 1: led_flash-behavior
    Info (12023): Found entity 1: led_flash
Info (12127): Elaborating entity "PR_test_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PR_test_top.vhd(81): object "pr_freeze_reg1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at PR_test_top.vhd(82): object "really_done" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "LED[3..0]" at PR_test_top.vhd(23)
Info (12128): Elaborating entity "freeze_region" for hierarchy "freeze_region:freeze_region_inst"
Info (12128): Elaborating entity "led_wrapper" for hierarchy "freeze_region:freeze_region_inst|led_wrapper:led_wrapper_inst"
Info (12128): Elaborating entity "led_flash" for hierarchy "freeze_region:freeze_region_inst|led_wrapper:led_wrapper_inst|led_flash:led_flash_inst"
Warning (10540): VHDL Signal Declaration warning at led_flash_2.vhd(12): used explicit default value for signal "max_count" because signal was never assigned a value
Info (12128): Elaborating entity "pr_user_host" for hierarchy "pr_user_host:pr_user_host_inst"
Info (12128): Elaborating entity "pr_states" for hierarchy "pr_user_host:pr_user_host_inst|pr_states:pr_states_inst"
Info (12128): Elaborating entity "pr_engine" for hierarchy "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst"
Info (12128): Elaborating entity "rom_bitstream" for hierarchy "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst"
Info (12128): Elaborating entity "persona1_rom_pr" for hierarchy "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "init_file" = "persona1_rom_pr.mif"
    Info (12134): Parameter "numwords_a" = "650000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "widthad_a" = "20"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_75k1.tdf
    Info (12023): Found entity 1: altsyncram_75k1
Info (12128): Elaborating entity "altsyncram_75k1" for hierarchy "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst|altsyncram:altsyncram_component|altsyncram_75k1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_q2a.tdf
    Info (12023): Found entity 1: decode_q2a
Info (12128): Elaborating entity "decode_q2a" for hierarchy "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst|altsyncram:altsyncram_component|altsyncram_75k1:auto_generated|decode_q2a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0jb.tdf
    Info (12023): Found entity 1: mux_0jb
Info (12128): Elaborating entity "mux_0jb" for hierarchy "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona1_rom_pr:persona1_rom_pr_inst|altsyncram:altsyncram_component|altsyncram_75k1:auto_generated|mux_0jb:mux2"
Info (12128): Elaborating entity "persona2_rom_pr" for hierarchy "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|rom_bitstream:rom_bitstream_inst|persona2_rom_pr:persona2_rom_pr_inst"
Info (12128): Elaborating entity "pr_cb_interface" for hierarchy "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|pr_cb_interface:pr_cb_interface_inst"
Warning (10036): Verilog HDL or VHDL warning at pr_cb_interface.vhd(53): object "crc_error_reg" assigned a value but never read
Info (12128): Elaborating entity "pr_cb_states" for hierarchy "pr_user_host:pr_user_host_inst|pr_engine:pr_engine_inst|pr_cb_interface:pr_cb_interface_inst|pr_cb_states:pr_cb_states_inst"
Warning (10541): VHDL Signal Declaration warning at pr_cb_states.vhd(15): used implicit default value for signal "really_done" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "ticker_disp" for hierarchy "ticker_disp:ticker_inst"
Warning (10540): VHDL Signal Declaration warning at ticker_disp.vhd(18): used explicit default value for signal "max_count" because signal was never assigned a value
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12210): Partition "led_wrapper:led_wrapper_inst" requires synthesis because its netlist type is Source File
Info (12207): 1 design partition does not require synthesis
    Info (12226): Partition "Top" does not require synthesis because it has an input persona
Info (281019): Starting Logic Optimization and Technology Mapping for Partition led_wrapper:led_wrapper_inst
Info (286031): Timing-Driven Synthesis is running on partition "led_wrapper:led_wrapper_inst"
Info (21057): Implemented 193 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 187 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 824 megabytes
    Info: Processing ended: Mon Jun 15 19:15:40 2015
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:47


