#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Apr  9 21:19:56 2025
# Process ID: 7169
# Current directory: /home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Sintesis/Transceiver.runs/synth_1
# Command line: vivado -log transceriver_impl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source transceriver_impl.tcl
# Log file: /home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Sintesis/Transceiver.runs/synth_1/transceriver_impl.vds
# Journal file: /home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Sintesis/Transceiver.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source transceriver_impl.tcl -notrace
Command: synth_design -top transceriver_impl -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7178 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1221.023 ; gain = 66.023 ; free physical = 2294 ; free virtual = 8983
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'transceriver_impl' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transceiver_impl.vhd:21]
	Parameter DATA_SIZE bound to: 4 - type: integer 
	Parameter CICLOS bound to: 1250000 - type: integer 
	Parameter DATA_SIZE bound to: 4 - type: integer 
	Parameter CICLOS bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'transmitter_impl' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:4' bound to instance 'transmitter_impl_inst' of component 'transmitter_impl' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transceiver_impl.vhd:54]
INFO: [Synth 8-638] synthesizing module 'transmitter_impl' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:18]
	Parameter DATA_SIZE bound to: 4 - type: integer 
	Parameter CICLOS bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:27' bound to instance 'meta_rst_inst' of component 'meta_harden' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:67]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:36]
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:27' bound to instance 'meta_ena_inst' of component 'meta_harden' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:76]
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:27' bound to instance 'meta_btn_inst' of component 'meta_harden' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:86]
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:27' bound to instance 'meta_btn_inst' of component 'meta_harden' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:86]
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:27' bound to instance 'meta_btn_inst' of component 'meta_harden' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:86]
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:27' bound to instance 'meta_btn_inst' of component 'meta_harden' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:86]
	Parameter DATA_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'transmitter' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Transmisor/transmitter.vhd:5' bound to instance 'transmitter_inst' of component 'transmitter' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:96]
INFO: [Synth 8-638] synthesizing module 'transmitter' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Transmisor/transmitter.vhd:18]
	Parameter DATA_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'transmitter' (2#1) [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Transmisor/transmitter.vhd:18]
	Parameter N bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'genEna' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/genEna.vhd:6' bound to instance 'genEna_inst' of component 'genEna' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:109]
INFO: [Synth 8-638] synthesizing module 'genEna' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/genEna.vhd:18]
	Parameter N bound to: 1250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genEna' (3#1) [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/genEna.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'transmitter_impl' (4#1) [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transmitter_impl.vhd:18]
	Parameter DATA_SIZE bound to: 4 - type: integer 
	Parameter CICLOS bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'receiver_impl' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/receiver_impl.vhd:4' bound to instance 'receiver_impl_inst' of component 'receiver_impl' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transceiver_impl.vhd:67]
INFO: [Synth 8-638] synthesizing module 'receiver_impl' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/receiver_impl.vhd:19]
	Parameter DATA_SIZE bound to: 4 - type: integer 
	Parameter CICLOS bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:27' bound to instance 'meta_rst_inst' of component 'meta_harden' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/receiver_impl.vhd:69]
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:27' bound to instance 'meta_ena_inst' of component 'meta_harden' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/receiver_impl.vhd:78]
INFO: [Synth 8-3491] module 'meta_harden' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:27' bound to instance 'meta_serial_inst' of component 'meta_harden' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/receiver_impl.vhd:87]
	Parameter DATA_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'receiver' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Receptor/receiver.vhd:5' bound to instance 'receiver_inst' of component 'receiver' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/receiver_impl.vhd:95]
INFO: [Synth 8-638] synthesizing module 'receiver' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Receptor/receiver.vhd:19]
	Parameter DATA_SIZE bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element premble_reg was removed.  [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Receptor/receiver.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element payload_reg was removed.  [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Receptor/receiver.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element data_rx_reg was removed.  [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Receptor/receiver.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element crc_rx_reg was removed.  [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Receptor/receiver.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element crc_calc_reg was removed.  [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Receptor/receiver.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'receiver' (5#1) [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Receptor/receiver.vhd:19]
	Parameter N bound to: 1250000 - type: integer 
INFO: [Synth 8-3491] module 'genEna' declared at '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/genEna.vhd:6' bound to instance 'genEna_inst' of component 'genEna' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/receiver_impl.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'receiver_impl' (6#1) [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/receiver_impl.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'transceriver_impl' (7#1) [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/transceiver_impl.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1265.633 ; gain = 110.633 ; free physical = 2289 ; free virtual = 8977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1265.633 ; gain = 110.633 ; free physical = 2292 ; free virtual = 8980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1265.633 ; gain = 110.633 ; free physical = 2292 ; free virtual = 8980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/ArtyZ7_10.xdc]
Finished Parsing XDC File [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/ArtyZ7_10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/ArtyZ7_10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/transceriver_impl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/transceriver_impl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.203 ; gain = 0.000 ; free physical = 2094 ; free virtual = 8780
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:01:22 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 2146 ; free virtual = 8831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:01:22 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 2146 ; free virtual = 8832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:22 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 2146 ; free virtual = 8832
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "serial_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'receiver'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         preamble_search |                              001 |                               00
               receiving |                              010 |                               01
               wait_idle |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:22 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 2145 ; free virtual = 8832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'receiver_impl_inst/meta_rst_inst/signal_meta_reg' into 'transmitter_impl_inst/meta_rst_inst/signal_meta_reg' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:49]
INFO: [Synth 8-4471] merging register 'receiver_impl_inst/meta_rst_inst/signal_dst_reg' into 'transmitter_impl_inst/meta_rst_inst/signal_dst_reg' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:50]
INFO: [Synth 8-4471] merging register 'receiver_impl_inst/meta_ena_inst/signal_meta_reg' into 'transmitter_impl_inst/meta_ena_inst/signal_meta_reg' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:49]
INFO: [Synth 8-4471] merging register 'receiver_impl_inst/meta_ena_inst/signal_dst_reg' into 'transmitter_impl_inst/meta_ena_inst/signal_dst_reg' [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element receiver_impl_inst/meta_rst_inst/signal_meta_reg was removed.  [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element receiver_impl_inst/meta_rst_inst/signal_dst_reg was removed.  [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element receiver_impl_inst/meta_ena_inst/signal_meta_reg was removed.  [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element receiver_impl_inst/meta_ena_inst/signal_dst_reg was removed.  [/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Fuente/Implementacion/meta_harden.vhd:50]
WARNING: [Synth 8-3332] Sequential element (receiver_impl_inst/receiver_inst/preamble_reg_reg[2]) is unused and will be removed from module transceriver_impl.
WARNING: [Synth 8-3332] Sequential element (receiver_impl_inst/receiver_inst/payload_reg_reg[6]) is unused and will be removed from module transceriver_impl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:23 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 2122 ; free virtual = 8812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:42 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 2006 ; free virtual = 8704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:42 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 2006 ; free virtual = 8704
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:42 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 1991 ; free virtual = 8688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:43 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 1991 ; free virtual = 8689
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:43 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 1991 ; free virtual = 8689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:43 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 1991 ; free virtual = 8689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:43 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 1991 ; free virtual = 8689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:43 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 1991 ; free virtual = 8689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:43 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 1991 ; free virtual = 8689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    22|
|3     |LUT1   |     2|
|4     |LUT2   |    11|
|5     |LUT3   |     5|
|6     |LUT4   |     8|
|7     |LUT5   |    19|
|8     |LUT6   |    16|
|9     |FDRE   |    78|
|10    |FDSE   |    14|
|11    |IBUF   |     8|
|12    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------+------+
|      |Instance                             |Module           |Cells |
+------+-------------------------------------+-----------------+------+
|1     |top                                  |                 |   190|
|2     |  receiver_impl_inst                 |receiver_impl    |    89|
|3     |    genEna_inst                      |genEna_5         |    41|
|4     |    meta_serial_inst                 |meta_harden_6    |     2|
|5     |    receiver_inst                    |receiver         |    46|
|6     |  transmitter_impl_inst              |transmitter_impl |    86|
|7     |    genEna_inst                      |genEna           |    41|
|8     |    \meta_btn_loop[0].meta_btn_inst  |meta_harden      |     2|
|9     |    \meta_btn_loop[1].meta_btn_inst  |meta_harden_0    |     2|
|10    |    \meta_btn_loop[2].meta_btn_inst  |meta_harden_1    |     2|
|11    |    \meta_btn_loop[3].meta_btn_inst  |meta_harden_2    |     3|
|12    |    meta_ena_inst                    |meta_harden_3    |     3|
|13    |    meta_rst_inst                    |meta_harden_4    |     3|
|14    |    transmitter_inst                 |transmitter      |    30|
+------+-------------------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:43 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 1991 ; free virtual = 8689
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1618.203 ; gain = 110.633 ; free physical = 2044 ; free virtual = 8741
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:43 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 2044 ; free virtual = 8741
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:46 . Memory (MB): peak = 1618.203 ; gain = 463.203 ; free physical = 2015 ; free virtual = 8713
INFO: [Common 17-1381] The checkpoint '/home/raxt/CESE_Workspace/CLP_workspace/TPfinal/Sintesis/Transceiver.runs/synth_1/transceriver_impl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file transceriver_impl_utilization_synth.rpt -pb transceriver_impl_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1642.215 ; gain = 0.000 ; free physical = 2001 ; free virtual = 8699
INFO: [Common 17-206] Exiting Vivado at Wed Apr  9 21:21:55 2025...
