ARM LB+dmbs
"DMBsRW Rfe DMBsRW Rfe"
Cycle=Rfe DMBsRW Rfe DMBsRW
Relax=
Safe=Rfe DMBsRW
Prefetch=
Com=Rf Rf
Orig=DMBsRW Rfe DMBsRW Rfe
{
%x0=x;
%x1=x;
}
 P0           | P1           ;
 LDR R0,[%x0] | LDR R0,[%x1] ;
 DMB          | DMB          ;
 MOV R1,#1    | MOV R1,#2    ;
 STR R1,[%x0] | STR R1,[%x1] ;
forall
((x=2 /\ (0:R0=0 /\ (1:R0=1 \/ 1:R0=0))) \/ (x=1 /\ (1:R0=0 /\ (0:R0=2 \/ 0:R0=0))))
