/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 16:49:52 2016
 *                 Full Compile MD5 Checksum  2c753a6ff9f24b6ac602c21018c4b7f4
 *                     (minus title and desc)
 *                 MD5 Checksum               ad217b051860840cb47ca1b2b0397a1f
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_WDMA_CH27_H__
#define BCHP_XPT_WDMA_CH27_H__

/***************************************************************************
 *XPT_WDMA_CH27 - WDMA Channel 27 Configuration
 ***************************************************************************/
#define BCHP_XPT_WDMA_CH27_FIRST_DESC_ADDR       0x20a6bb00 /* [RW][32] First Descriptor Address */
#define BCHP_XPT_WDMA_CH27_NEXT_DESC_ADDR        0x20a6bb04 /* [RW][32] Next Descriptor Address */
#define BCHP_XPT_WDMA_CH27_COMPLETED_DESC_ADDRESS 0x20a6bb08 /* [RW][32] Completed Descriptor Address */
#define BCHP_XPT_WDMA_CH27_BTP_PACKET_GROUP_ID   0x20a6bb0c /* [RW][32] Packet Group ID reported per BTP command */
#define BCHP_XPT_WDMA_CH27_RUN_VERSION_CONFIG    0x20a6bb10 /* [RW][32] RUN_VERSION configuration */
#define BCHP_XPT_WDMA_CH27_OVERFLOW_REASONS      0x20a6bb14 /* [RW][32] Overflow Reason */
#define BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT    0x20a6bb18 /* [RO][32] Descriptor Memory Queue Control Structure */
#define BCHP_XPT_WDMA_CH27_DATA_CONTROL          0x20a6bb1c /* [RW][32] Data Control */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR_HI 0x20a6bb80 /* [RW][32] DRAM Buffer Base Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_BASE_PTR    0x20a6bb84 /* [RW][32] DRAM Buffer Base Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR_HI  0x20a6bb88 /* [RW][32] DRAM Buffer End Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_END_PTR     0x20a6bb8c /* [RW][32] DRAM Buffer End Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR_HI   0x20a6bb90 /* [RW][32] DRAM Buffer Read Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_RD_PTR      0x20a6bb94 /* [RW][32] DRAM Buffer Read Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR_HI   0x20a6bb98 /* [RW][32] DRAM Buffer Write Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_WR_PTR      0x20a6bb9c /* [RW][32] DRAM Buffer Write Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR_HI 0x20a6bba0 /* [RW][32] DRAM Buffer Valid Pointer - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_VALID_PTR   0x20a6bba4 /* [RW][32] DRAM Buffer Valid Pointer - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD_HI 0x20a6bba8 /* [RW][32] DRAM Buffer Lower Threshold - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_LOWER_THRESHOLD 0x20a6bbac /* [RW][32] DRAM Buffer Lower Threshold - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD_HI 0x20a6bbb0 /* [RW][32] DRAM Buffer Upper Threshold - Upper bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_UPPER_THRESHOLD 0x20a6bbb4 /* [RW][32] DRAM Buffer Upper Threshold - Lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_STATUS      0x20a6bbb8 /* [RW][32] DRAM Buffer Status */
#define BCHP_XPT_WDMA_CH27_DRAM_BUFF_CONTROL     0x20a6bbbc /* [RW][32] DRAM Buffer Control */
#define BCHP_XPT_WDMA_CH27_DMQ_0_0               0x20a6bbc0 /* [RW][32] DMQ descriptor 0 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH27_DMQ_0_1               0x20a6bbc4 /* [RW][32] DMQ descriptor 0 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_0_2               0x20a6bbc8 /* [RW][32] DMQ descriptor 0 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_0_3               0x20a6bbcc /* [RW][32] DMQ descriptor 0 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_1_0               0x20a6bbd0 /* [RW][32] DMQ descriptor 1 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH27_DMQ_1_1               0x20a6bbd4 /* [RW][32] DMQ descriptor 1 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_1_2               0x20a6bbd8 /* [RW][32] DMQ descriptor 1 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_1_3               0x20a6bbdc /* [RW][32] DMQ descriptor 1 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_2_0               0x20a6bbe0 /* [RW][32] DMQ descriptor 2 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH27_DMQ_2_1               0x20a6bbe4 /* [RW][32] DMQ descriptor 2 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_2_2               0x20a6bbe8 /* [RW][32] DMQ descriptor 2 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_2_3               0x20a6bbec /* [RW][32] DMQ descriptor 2 - Current Descriptor Address and Control */
#define BCHP_XPT_WDMA_CH27_DMQ_3_0               0x20a6bbf0 /* [RW][32] DMQ descriptor 3 - Write Address, Upper bits */
#define BCHP_XPT_WDMA_CH27_DMQ_3_1               0x20a6bbf4 /* [RW][32] DMQ descriptor 3 - Write Address, lower 32 bits */
#define BCHP_XPT_WDMA_CH27_DMQ_3_2               0x20a6bbf8 /* [RW][32] DMQ descriptor 3 - Transfer Size */
#define BCHP_XPT_WDMA_CH27_DMQ_3_3               0x20a6bbfc /* [RW][32] DMQ descriptor 3 - Current Descriptor Address and Control */

#endif /* #ifndef BCHP_XPT_WDMA_CH27_H__ */

/* End of File */
