Structural gate decomposition for depth-optimal technology mapping in LUT-based FPGA designs