module and_32_bits_TB;


	reg 	[31:0] A_tb, B_tb;
	wire  [31:0] S;
   integer error;
and_32_bits dut( A_tb, B_tb, S);
 
initial
begin
	error = 0;
	A_tb = 32'b00000000000000000000000000000000;	B_tb = 32'b00000000000000000000000000000000;#1
	if(S == 32'b00000000000000000000000000000000 )begin
	end
	
	else begin
		$display("A = %x, B = %x, S = %x", A_tb, B_tb, S);
		error = 1;
	end
	A_tb = 32'b10000000000000000000000000000001;	B_tb = 32'b11111111111111111111111111111111;#1
	if(S == 32'b10000000000000000000000000000001 )begin
	end
	
	else begin
		$display("A = %x, B = %x, S = %x", A_tb, B_tb, S);
		error = 1;
	end
	A_tb = 32'b11111111111111111111111111111111;	B_tb = 32'b11111111111111111111111111111111;#1
	if(S == 32'b11111111111111111111111111111111 )begin
	end
	
	else begin
		$display("A = %x, B = %x, S = %x", A_tb, B_tb, S);
		error = 1;
	end
	A_tb = 32'b00000000000000000000000000000011;	B_tb = 32'b00000000000000000000000000000001;#1
	if(S == 32'b00000000000000000000000000000001 )begin
	end
	
	else begin
		$display("A = %x, B = %x, S = %x", A_tb, B_tb, S);
		error = 1;
	end
	A_tb = 32'b00000000000000000000000000000001;	B_tb = 32'b01111111111111111111111111111111;#1;
	if(S == 32'b00000000000000000000000000000001 )begin
	end
	
	else begin
		$display("A = %x, B = %x, S = %x", A_tb, B_tb, S);
		error = 1;
	end
	
	//ERROR MENSAGE
	if(error == 1) begin
		$display("Erro no teste");
	end
	else begin
		$display("Sem erro no teste");
	end
	
end
endmodule