# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do teht1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Joona/Documents/Quartus_/week3/teht1.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:31:16 on Sep 11,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week3/teht1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity teht1
# -- Compiling architecture behavioral of teht1
# End time: 10:31:16 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:31:31 on Sep 11,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht1_vhd_tst
# -- Compiling architecture teht1_arch of teht1_vhd_tst
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht(57): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 10:31:31 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vsim -voptargs=+acc work.teht1_vhd_tst
# vsim -voptargs="+acc" work.teht1_vhd_tst 
# Start time: 10:31:44 on Sep 11,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teht1_vhd_tst(teht1_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.teht1(behavioral)#1
add wave -position end  sim:/teht1_vhd_tst/kytkin
add wave -position end  sim:/teht1_vhd_tst/segments
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
quit -sim
# End time: 10:34:43 on Sep 11,2024, Elapsed time: 0:02:59
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:34:47 on Sep 11,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity teht1_vhd_tst
# -- Compiling architecture teht1_arch of teht1_vhd_tst
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht(57): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Joona/Documents/Quartus_/week3/simulation/questa/teht1.vht(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 10:34:47 on Sep 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.teht1_vhd_tst
# vsim -voptargs="+acc" work.teht1_vhd_tst 
# Start time: 10:34:52 on Sep 11,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.teht1_vhd_tst(teht1_arch)#1
# Loading ieee.numeric_std(body)
# Loading work.teht1(behavioral)#1
add wave -position end  sim:/teht1_vhd_tst/kytkin
add wave -position end  sim:/teht1_vhd_tst/segments
run
# End time: 12:34:47 on Sep 11,2024, Elapsed time: 1:59:55
# Errors: 0, Warnings: 0
