Info: constrained 'rgb0' to bel 'X4/Y31/io0'
Info: constrained 'rgb1' to bel 'X5/Y31/io0'
Info: constrained 'rgb2' to bel 'X6/Y31/io0'
Warning: unmatched constraint 'pmod_1' (on line 4)
Warning: unmatched constraint 'pmod_2' (on line 5)
Warning: unmatched constraint 'pmod_3' (on line 6)
Warning: unmatched constraint 'pmod_4' (on line 7)
Warning: unmatched constraint 'pmoda_1' (on line 8)
Warning: unmatched constraint 'pmoda_2' (on line 9)
Warning: unmatched constraint 'pmoda_3' (on line 10)
Warning: unmatched constraint 'pmoda_4' (on line 11)
Info: constrained 'clki' to bel 'X12/Y0/io1'
Warning: unmatched constraint 'user_1' (on line 13)
Warning: unmatched constraint 'user_2' (on line 14)
Warning: unmatched constraint 'user_3' (on line 15)
Warning: unmatched constraint 'user_4' (on line 16)
Warning: unmatched constraint 'touch_1' (on line 17)
Warning: unmatched constraint 'touch_2' (on line 18)
Warning: unmatched constraint 'touch_3' (on line 19)
Warning: unmatched constraint 'touch_4' (on line 20)
Warning: unmatched constraint 'spi_mosi' (on line 21)
Warning: unmatched constraint 'spi_miso' (on line 22)
Warning: unmatched constraint 'spi_clk' (on line 23)
Warning: unmatched constraint 'spi_io2' (on line 24)
Warning: unmatched constraint 'spi_io3' (on line 25)
Warning: unmatched constraint 'spi_cs' (on line 26)
Info: constrained 'usb_dn' to bel 'X19/Y31/io0'
Info: constrained 'usb_dp' to bel 'X19/Y31/io1'
Info: constrained 'usb_dp_pu' to bel 'X12/Y31/io0'
Info: constraining clock net 'clki' to 48.00 MHz
Info: constraining clock net 'clk' to 48.00 MHz
Warning: net 'clk_3mhz' does not exist in design, ignoring clock constraint
Info: constraining clock net 'clk_12mhz' to 12.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_dp feeds SB_IO u_usb_dp, removing $nextpnr_iobuf usb_dp.
Info: usb_dn feeds SB_IO u_usb_dn, removing $nextpnr_iobuf usb_dn.
Info: usb_dp_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_dp_pu.
Info: rgb2 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: rgb1 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: rgb0 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: Packing LUT-FFs..
Info:      692 LCs used as LUT4 only
Info:      335 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       68 LCs used as DFF only
Info: Packing carries..
Info:        5 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained SB_RGBA_DRV 'RGBA_DRIVER' to X0/Y30/rgba_drv_0
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 333)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 55)
Info: promoting u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q_SB_LUT4_I2_O_SB_LUT4_I2_O [cen] (fanout 72)
Info: promoting u_usb_cdc.u_sie.clk_gate [cen] (fanout 18)
Info: promoting u_usb_cdc.u_sie.pid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [cen] (fanout 16)
Info: promoting clk_12mhz (fanout 11)
Info: Constraining chains...
Info:       15 LCs used to legalise carry chains.
Info: Checksum: 0x50177795

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xeac42c88

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1117/ 5280    21%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     1/    1   100%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 1069 cells, random placement wirelen = 28364.
Info:     at initial placer iter 0, wirelen = 87
Info:     at initial placer iter 1, wirelen = 195
Info:     at initial placer iter 2, wirelen = 123
Info:     at initial placer iter 3, wirelen = 155
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 163, spread = 4571, legal = 4908; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 292, spread = 4210, legal = 4554; time = 0.06s
Info:     at iteration #3, type ALL: wirelen solved = 424, spread = 3808, legal = 4321; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 713, spread = 3888, legal = 4397; time = 0.03s
Info:     at iteration #5, type ALL: wirelen solved = 949, spread = 3607, legal = 3943; time = 0.03s
Info:     at iteration #6, type ALL: wirelen solved = 1034, spread = 3542, legal = 4123; time = 0.04s
Info:     at iteration #7, type ALL: wirelen solved = 1199, spread = 3392, legal = 3784; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 1325, spread = 3188, legal = 3678; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 1434, spread = 3199, legal = 3689; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 1464, spread = 3182, legal = 3714; time = 0.03s
Info:     at iteration #11, type ALL: wirelen solved = 1565, spread = 3100, legal = 3564; time = 0.02s
Info:     at iteration #12, type ALL: wirelen solved = 1648, spread = 3219, legal = 3491; time = 0.02s
Info:     at iteration #13, type ALL: wirelen solved = 1715, spread = 3122, legal = 3638; time = 0.03s
Info:     at iteration #14, type ALL: wirelen solved = 1807, spread = 3083, legal = 3388; time = 0.02s
Info:     at iteration #15, type ALL: wirelen solved = 1799, spread = 3015, legal = 3402; time = 0.03s
Info:     at iteration #16, type ALL: wirelen solved = 1829, spread = 3098, legal = 3490; time = 0.03s
Info:     at iteration #17, type ALL: wirelen solved = 1858, spread = 3187, legal = 3768; time = 0.02s
Info:     at iteration #18, type ALL: wirelen solved = 1966, spread = 3166, legal = 3624; time = 0.02s
Info:     at iteration #19, type ALL: wirelen solved = 2014, spread = 3288, legal = 3772; time = 0.02s
Info: HeAP Placer Time: 0.72s
Info:   of which solving equations: 0.38s
Info:   of which spreading cells: 0.06s
Info:   of which strict legalisation: 0.16s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 383, wirelen = 3388
Info:   at iteration #5: temp = 0.000000, timing cost = 567, wirelen = 2877
Info:   at iteration #10: temp = 0.000000, timing cost = 543, wirelen = 2698
Info:   at iteration #15: temp = 0.000000, timing cost = 524, wirelen = 2639
Info:   at iteration #20: temp = 0.000000, timing cost = 524, wirelen = 2597
Info:   at iteration #21: temp = 0.000000, timing cost = 524, wirelen = 2594 
Info: SA placement time 0.90s

Info: Max frequency for clock                'clk': 26.94 MHz (FAIL at 48.00 MHz)
Info: Max frequency for clock 'clk_12mhz_$glb_clk': 120.25 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 4.54 ns
Info: Max delay posedge clk                -> <async>                   : 9.36 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 14.28 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 14.80 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [-16288, -11505) |**********+
Info: [-11505,  -6722) |************+
Info: [ -6722,  -1939) |*****+
Info: [ -1939,   2844) |***+
Info: [  2844,   7627) |*****************************+
Info: [  7627,  12410) |*************************************************+
Info: [ 12410,  17193) |************************************************************ 
Info: [ 17193,  21976) | 
Info: [ 21976,  26759) | 
Info: [ 26759,  31542) | 
Info: [ 31542,  36325) | 
Info: [ 36325,  41108) | 
Info: [ 41108,  45891) | 
Info: [ 45891,  50674) | 
Info: [ 50674,  55457) | 
Info: [ 55457,  60240) | 
Info: [ 60240,  65023) | 
Info: [ 65023,  69806) |+
Info: [ 69806,  74589) |+
Info: [ 74589,  79372) |***+
Info: Checksum: 0x3de631cb

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4025 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       77        881 |   77   881 |      3112|       0.13       0.13|
Info:       2000 |      168       1790 |   91   909 |      2234|       0.11       0.23|
Info:       3000 |      349       2609 |  181   819 |      1459|       0.11       0.34|
Info:       4000 |      541       3417 |  192   808 |       705|       0.10       0.45|
Info:       4903 |      670       4192 |  129   775 |         0|       0.14       0.59|
Info: Routing complete.
Info: Router1 time 0.59s
Info: Checksum: 0xb7cb56da

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_3_D_SB_LUT4_O_LC.O
Info:  3.6  5.0    Net u_usb_cdc.u_sie.dataout_toggle_d_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3[1] budget 0.695000 ns (11,22) -> (9,27)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  5.9  Source u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.O
Info:  3.7  9.6    Net u_usb_cdc.u_ctrl_endp.class_q_SB_LUT4_I3_O_SB_LUT4_I1_O[0] budget 0.695000 ns (9,27) -> (9,17)
Info:                Sink u_usb_cdc.u_sie.data_d_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 10.8  Source u_usb_cdc.u_sie.data_d_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  1.8 12.5    Net u_usb_cdc.u_sie.data_d_SB_LUT4_O_15_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3] budget 0.695000 ns (9,17) -> (8,17)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 13.4  Source u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_2_LC.O
Info:  1.8 15.2    Net u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q_SB_LUT4_I3_O[1] budget 0.694000 ns (8,17) -> (9,17)
Info:                Sink u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 16.4  Source u_usb_cdc.ctrl_stall_SB_LUT4_I1_O_SB_LUT4_O_LC.O
Info:  1.8 18.2    Net u_usb_cdc.ctrl_stall_SB_LUT4_I1_O[1] budget 0.694000 ns (9,17) -> (9,18)
Info:                Sink u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 19.4  Source u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  1.8 21.2    Net u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O[0] budget 0.694000 ns (9,18) -> (8,18)
Info:                Sink u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 22.4  Source u_usb_cdc.u_sie.clk_gate_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  3.5 25.9    Net u_usb_cdc.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I0[2] budget 0.727000 ns (8,18) -> (3,17)
Info:                Sink u_usb_cdc.u_ctrl_endp.in_endp_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 27.2  Source u_usb_cdc.u_ctrl_endp.in_endp_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_LC.O
Info:  1.8 29.0    Net u_usb_cdc.u_ctrl_endp.in_endp_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3] budget 0.727000 ns (3,17) -> (3,17)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 30.2  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.O
Info:  1.8 31.9    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] budget 0.727000 ns (3,17) -> (3,16)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 33.2  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8 35.0    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_I2[2] budget 0.727000 ns (3,16) -> (3,16)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.8 35.8  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_D_SB_LUT4_O_LC.I3
Info: 12.7 ns logic, 23.1 ns routing

Info: Critical path report for clock 'clk_12mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.app_rstn_SB_DFFR_Q_DFFLC.O
Info:  3.1  4.4    Net u_usb_cdc.u_bulk_endp.app_rstn budget 40.485001 ns (1,30) -> (2,26)
Info:                Sink u_usb_cdc.u_bulk_endp.app_rstn_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:98.4-114.31
Info:                  ../../../usb_cdc/bulk_endp.v:125.4-138.50
Info:                  ../../../usb_cdc/out_fifo.v:16.18-16.28
Info:                  ../../../usb_cdc/usb_cdc.v:168.4-187.47
Info:  0.9  5.3  Source u_usb_cdc.u_bulk_endp.app_rstn_SB_LUT4_I3_LC.O
Info:  2.4  7.7    Net u_usb_cdc.u_bulk_endp.app_rstn_SB_LUT4_I3_O budget 40.484001 ns (2,26) -> (1,23)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.SR
Info:  0.1  7.8  Setup u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.SR
Info: 2.4 ns logic, 5.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk':
Info: curr total
Info:  0.0  0.0  Source u_usb_dn.D_IN_0
Info:  3.6  3.6    Net dn_rx budget 19.599001 ns (19,31) -> (14,29)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:98.4-114.31
Info:                  ../../../usb_cdc/sie.v:553.4-564.32
Info:                  ../../../usb_cdc/phy_rx.v:54.18-54.25
Info:                  ../../../usb_cdc/usb_cdc.v:104.4-133.49
Info:  1.2  4.8  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 1.2 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_sie.dataout_toggle_d_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_LC.O
Info:  3.0  4.3    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.355999 ns (11,24) -> (13,26)
Info:                Sink dp_tx_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  5.6  Source dp_tx_SB_LUT4_O_LC.O
Info:  4.1  9.7    Net dp_tx budget 40.355999 ns (13,26) -> (19,31)
Info:                Sink u_usb_dp.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:98.4-114.31
Info:                  ../../../usb_cdc/sie.v:567.4-574.34
Info:                  ../../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../../usb_cdc/usb_cdc.v:104.4-133.49
Info: 2.6 ns logic, 7.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_12mhz_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q_SB_DFFER_Q_1_D_SB_LUT4_O_LC.O
Info:  3.1  4.4    Net u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2] budget 19.357000 ns (1,24) -> (2,29)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:98.4-114.31
Info:                  ../../../usb_cdc/bulk_endp.v:125.4-138.50
Info:                  ../../../usb_cdc/out_fifo.v:72.36-72.47
Info:                  ../../../usb_cdc/usb_cdc.v:168.4-187.47
Info:  1.2  5.7  Source u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  7.4    Net u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3] budget 19.356001 ns (2,29) -> (2,29)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  8.3  Source u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 10.0    Net u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2] budget 19.356001 ns (2,29) -> (2,28)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.3  Source u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_I2_SB_LUT4_O_LC.O
Info:  1.8 13.0    Net u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_I2[1] budget 19.356001 ns (2,28) -> (2,27)
Info:                Sink u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 14.2  Setup u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i_SB_LUT4_O_5_LC.I2
Info: 5.8 ns logic, 8.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_12mhz_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  1.8  3.2    Net u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_consumed_q budget 5.645000 ns (1,23) -> (2,23)
Info:                Sink u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  4.4  Source u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_LC.O
Info:  1.8  6.1    Net u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[0] budget 2.873000 ns (2,23) -> (2,23)
Info:                Sink u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.3  Source u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  3.0 10.4    Net u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q_SB_DFFER_Q_E budget 2.873000 ns (2,23) -> (2,24)
Info:                Sink u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 10.5  Setup u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 3.9 ns logic, 6.6 ns routing

Warning: Max frequency for clock                'clk': 27.92 MHz (FAIL at 48.00 MHz)
Info: Max frequency for clock 'clk_12mhz_$glb_clk': 128.16 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 4.83 ns
Info: Max delay posedge clk                -> <async>                   : 9.72 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 14.17 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 10.45 ns

Info: Slack histogram:
Info:  legend: * represents 14 endpoint(s)
Info:          + represents [1,14) endpoint(s)
Info: [-14980, -10263) |*******+
Info: [-10263,  -5546) |*********+
Info: [ -5546,   -829) |****+
Info: [  -829,   3888) |****+
Info: [  3888,   8605) |*****+
Info: [  8605,  13322) |************************************************************ 
Info: [ 13322,  18039) |****************************************+
Info: [ 18039,  22756) | 
Info: [ 22756,  27473) | 
Info: [ 27473,  32190) | 
Info: [ 32190,  36907) | 
Info: [ 36907,  41624) | 
Info: [ 41624,  46341) | 
Info: [ 46341,  51058) | 
Info: [ 51058,  55775) | 
Info: [ 55775,  60492) | 
Info: [ 60492,  65209) | 
Info: [ 65209,  69926) |+
Info: [ 69926,  74643) |+
Info: [ 74643,  79360) |**+
24 warnings, 0 errors

Info: Program finished normally.
