{
  "module_name": "envy24ht.h",
  "hash_id": "24b4f525aaf2d40ff474cff5b332fad4c4aab0fbbfed220f026adeedb79ee006",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/ice1712/envy24ht.h",
  "human_readable_source": " \n#ifndef __SOUND_VT1724_H\n#define __SOUND_VT1724_H\n\n       \n\n#include <sound/control.h>\n#include <sound/ac97_codec.h>\n#include <sound/rawmidi.h>\n#include <sound/i2c.h>\n#include <sound/pcm.h>\n\n#include \"ice1712.h\"\n\nenum {\n\tICE_EEP2_SYSCONF = 0,\t \n\tICE_EEP2_ACLINK,\t \n\tICE_EEP2_I2S,\t\t \n\tICE_EEP2_SPDIF,\t\t \n\tICE_EEP2_GPIO_DIR,\t \n\tICE_EEP2_GPIO_DIR1,\t \n\tICE_EEP2_GPIO_DIR2,\t \n\tICE_EEP2_GPIO_MASK,\t \n\tICE_EEP2_GPIO_MASK1,\t \n\tICE_EEP2_GPIO_MASK2,\t \n\tICE_EEP2_GPIO_STATE,\t \n\tICE_EEP2_GPIO_STATE1,\t \n\tICE_EEP2_GPIO_STATE2\t \n};\n\t\n \n\n#define ICEREG1724(ice, x) ((ice)->port + VT1724_REG_##x)\n\n#define VT1724_REG_CONTROL\t\t0x00\t \n#define   VT1724_RESET\t\t\t0x80\t \n#define VT1724_REG_IRQMASK\t\t0x01\t \n#define   VT1724_IRQ_MPU_RX\t\t0x80\n#define   VT1724_IRQ_MPU_TX\t\t0x20\n#define   VT1724_IRQ_MTPCM\t\t0x10\n#define VT1724_REG_IRQSTAT\t\t0x02\t \n \n#define VT1724_REG_SYS_CFG\t\t0x04\t \n#define   VT1724_CFG_CLOCK\t0xc0\n#define     VT1724_CFG_CLOCK512\t0x00\t \n#define     VT1724_CFG_CLOCK384  0x40\t \n#define   VT1724_CFG_MPU401\t0x20\t\t \n#define   VT1724_CFG_ADC_MASK\t0x0c\t \n#define   VT1724_CFG_ADC_NONE\t0x0c\t \n#define   VT1724_CFG_DAC_MASK\t0x03\t \n\n#define VT1724_REG_AC97_CFG\t\t0x05\t \n#define   VT1724_CFG_PRO_I2S\t0x80\t \n#define   VT1724_CFG_AC97_PACKED\t0x01\t \n\n#define VT1724_REG_I2S_FEATURES\t\t0x06\t \n#define   VT1724_CFG_I2S_VOLUME\t0x80\t \n#define   VT1724_CFG_I2S_96KHZ\t0x40\t \n#define   VT1724_CFG_I2S_RESMASK\t0x30\t \n#define   VT1724_CFG_I2S_192KHZ\t0x08\t \n#define   VT1724_CFG_I2S_OTHER\t0x07\t \n\n#define VT1724_REG_SPDIF_CFG\t\t0x07\t \n#define   VT1724_CFG_SPDIF_OUT_EN\t0x80\t \n#define   VT1724_CFG_SPDIF_OUT_INT\t0x40\t \n#define   VT1724_CFG_I2S_CHIPID\t0x3c\t \n#define   VT1724_CFG_SPDIF_IN\t0x02\t \n#define   VT1724_CFG_SPDIF_OUT\t0x01\t \n\n \n\n\n\n#define VT1724_REG_MPU_TXFIFO\t\t0x0a\t \n#define VT1724_REG_MPU_RXFIFO\t\t0x0b\t \n\n#define VT1724_REG_MPU_DATA\t\t0x0c\t \n#define VT1724_REG_MPU_CTRL\t\t0x0d\t \n#define   VT1724_MPU_UART\t0x01\n#define   VT1724_MPU_TX_EMPTY\t0x02\n#define   VT1724_MPU_TX_FULL\t0x04\n#define   VT1724_MPU_RX_EMPTY\t0x08\n#define   VT1724_MPU_RX_FULL\t0x10\n\n#define VT1724_REG_MPU_FIFO_WM\t0x0e\t \n#define   VT1724_MPU_RX_FIFO\t0x20\t\n#define   VT1724_MPU_FIFO_MASK\t0x1f\t\n\n#define VT1724_REG_I2C_DEV_ADDR\t0x10\t \n#define   VT1724_I2C_WRITE\t\t0x01\t \n#define VT1724_REG_I2C_BYTE_ADDR\t0x11\t \n#define VT1724_REG_I2C_DATA\t\t0x12\t \n#define VT1724_REG_I2C_CTRL\t\t0x13\t \n#define   VT1724_I2C_EEPROM\t\t0x80\t \n#define   VT1724_I2C_BUSY\t\t0x01\t \n\n#define VT1724_REG_GPIO_DATA\t0x14\t \n#define VT1724_REG_GPIO_WRITE_MASK\t0x16  \n#define VT1724_REG_GPIO_DIRECTION\t0x18  \n#define VT1724_REG_POWERDOWN\t0x1c\n#define VT1724_REG_GPIO_DATA_22\t0x1e  \n#define VT1724_REG_GPIO_WRITE_MASK_22\t0x1f  \n\n\n \n\n#define ICEMT1724(ice, x) ((ice)->profi_port + VT1724_MT_##x)\n\n#define VT1724_MT_IRQ\t\t\t0x00\t \n#define   VT1724_MULTI_PDMA4\t0x80\t \n#define\t  VT1724_MULTI_PDMA3\t0x40\t \n#define   VT1724_MULTI_PDMA2\t0x20\t \n#define   VT1724_MULTI_PDMA1\t0x10\t \n#define   VT1724_MULTI_FIFO_ERR 0x08\t \n#define   VT1724_MULTI_RDMA1\t0x04\t \n#define   VT1724_MULTI_RDMA0\t0x02\t \n#define   VT1724_MULTI_PDMA0\t0x01\t \n\n#define VT1724_MT_RATE\t\t\t0x01\t \n#define   VT1724_SPDIF_MASTER\t\t0x10\t \n#define VT1724_MT_I2S_FORMAT\t\t0x02\t \n#define   VT1724_MT_I2S_MCLK_128X\t0x08\n#define   VT1724_MT_I2S_FORMAT_MASK\t0x03\n#define   VT1724_MT_I2S_FORMAT_I2S\t0x00\n#define VT1724_MT_DMA_INT_MASK\t\t0x03\t \n \n#define VT1724_MT_AC97_INDEX\t\t0x04\t \n#define VT1724_MT_AC97_CMD\t\t0x05\t \n#define   VT1724_AC97_COLD\t0x80\t \n#define   VT1724_AC97_WARM\t0x40\t \n#define   VT1724_AC97_WRITE\t0x20\t \n#define   VT1724_AC97_READ\t0x10\t \n#define   VT1724_AC97_READY\t0x08\t \n#define   VT1724_AC97_ID_MASK\t0x03\t \n#define VT1724_MT_AC97_DATA\t\t0x06\t \n#define VT1724_MT_PLAYBACK_ADDR\t\t0x10\t \n#define VT1724_MT_PLAYBACK_SIZE\t\t0x14\t \n#define VT1724_MT_DMA_CONTROL\t\t0x18\t \n#define   VT1724_PDMA4_START\t0x80\t \n#define   VT1724_PDMA3_START\t0x40\t \n#define   VT1724_PDMA2_START\t0x20\t \n#define   VT1724_PDMA1_START\t0x10\t \n#define   VT1724_RDMA1_START\t0x04\t \n#define   VT1724_RDMA0_START\t0x02\t \n#define   VT1724_PDMA0_START\t0x01\t \n#define VT1724_MT_BURST\t\t\t0x19\t \n#define VT1724_MT_DMA_FIFO_ERR\t\t0x1a\t \n#define   VT1724_PDMA4_UNDERRUN\t\t0x80\n#define   VT1724_PDMA2_UNDERRUN\t\t0x40\n#define   VT1724_PDMA3_UNDERRUN\t\t0x20\n#define   VT1724_PDMA1_UNDERRUN\t\t0x10\n#define   VT1724_RDMA1_UNDERRUN\t\t0x04\n#define   VT1724_RDMA0_UNDERRUN\t\t0x02\n#define   VT1724_PDMA0_UNDERRUN\t\t0x01\n#define VT1724_MT_DMA_PAUSE\t\t0x1b\t \n#define\t  VT1724_PDMA4_PAUSE\t0x80\n#define\t  VT1724_PDMA3_PAUSE\t0x40\n#define\t  VT1724_PDMA2_PAUSE\t0x20\n#define\t  VT1724_PDMA1_PAUSE\t0x10\n#define\t  VT1724_RDMA1_PAUSE\t0x04\n#define\t  VT1724_RDMA0_PAUSE\t0x02\n#define\t  VT1724_PDMA0_PAUSE\t0x01\n#define VT1724_MT_PLAYBACK_COUNT\t0x1c\t \n#define VT1724_MT_CAPTURE_ADDR\t\t0x20\t \n#define VT1724_MT_CAPTURE_SIZE\t\t0x24\t \n#define VT1724_MT_CAPTURE_COUNT\t\t0x26\t \n\n#define VT1724_MT_ROUTE_PLAYBACK\t0x2c\t \n\n#define VT1724_MT_RDMA1_ADDR\t\t0x30\t \n#define VT1724_MT_RDMA1_SIZE\t\t0x34\t \n#define VT1724_MT_RDMA1_COUNT\t\t0x36\t \n\n#define VT1724_MT_SPDIF_CTRL\t\t0x3c\t \n#define VT1724_MT_MONITOR_PEAKINDEX\t0x3e\t \n#define VT1724_MT_MONITOR_PEAKDATA\t0x3f\t \n\n \n#define VT1724_MT_PDMA4_ADDR\t\t0x40\t \n#define VT1724_MT_PDMA4_SIZE\t\t0x44\t \n#define VT1724_MT_PDMA4_COUNT\t\t0x46\t \n#define VT1724_MT_PDMA3_ADDR\t\t0x50\t \n#define VT1724_MT_PDMA3_SIZE\t\t0x54\t \n#define VT1724_MT_PDMA3_COUNT\t\t0x56\t \n#define VT1724_MT_PDMA2_ADDR\t\t0x60\t \n#define VT1724_MT_PDMA2_SIZE\t\t0x64\t \n#define VT1724_MT_PDMA2_COUNT\t\t0x66\t \n#define VT1724_MT_PDMA1_ADDR\t\t0x70\t \n#define VT1724_MT_PDMA1_SIZE\t\t0x74\t \n#define VT1724_MT_PDMA1_COUNT\t\t0x76\t \n\n\nunsigned char snd_vt1724_read_i2c(struct snd_ice1712 *ice, unsigned char dev, unsigned char addr);\nvoid snd_vt1724_write_i2c(struct snd_ice1712 *ice, unsigned char dev, unsigned char addr, unsigned char data);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}