INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/sseg_x4 _top/sseg_x4 _top.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/sseg_x4 _top/sseg_x4 _top.srcs/sources_1/new/digit_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/sseg_x4 _top/sseg_x4 _top.srcs/sources_1/new/hex_num_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_num_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/sseg_x4 _top/sseg_x4 _top.srcs/sources_1/new/sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/sseg_x4 _top/sseg_x4 _top.srcs/sources_1/new/sseg_x4 _top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_x4_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alext/Desktop/School/ECEN_340/sseg_x4 _top/sseg_x4 _top.srcs/sim_1/new/sseg_x4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_x4_tb
