<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_sii3112_reg.h source code [netbsd/sys/dev/pci/pciide_sii3112_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_sii3112_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_sii3112_reg.h.html'>pciide_sii3112_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_sii3112_reg.h,v 1.3 2005/12/11 12:22:50 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2003 Wasabi Systems, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Written by Jason R. Thorpe for Wasabi Systems, Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="19">19</th><td><i> *	This product includes software developed for the NetBSD Project by</i></td></tr>
<tr><th id="20">20</th><td><i> *	Wasabi Systems, Inc.</i></td></tr>
<tr><th id="21">21</th><td><i> * 4. The name of Wasabi Systems, Inc. may not be used to endorse</i></td></tr>
<tr><th id="22">22</th><td><i> *    or promote products derived from this software without specific prior</i></td></tr>
<tr><th id="23">23</th><td><i> *    written permission.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND</i></td></tr>
<tr><th id="26">26</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="27">27</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="28">28</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC</i></td></tr>
<tr><th id="29">29</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="30">30</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="31">31</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="32">32</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="33">33</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="34">34</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="35">35</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_PCIIDE_SII3112_REG_H_">_DEV_PCI_PCIIDE_SII3112_REG_H_</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_PCIIDE_SII3112_REG_H_" data-ref="_M/_DEV_PCI_PCIIDE_SII3112_REG_H_">_DEV_PCI_PCIIDE_SII3112_REG_H_</dfn></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * PCI configuration space registers.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/SII3112_PCI_CFGCTL" data-ref="_M/SII3112_PCI_CFGCTL">SII3112_PCI_CFGCTL</dfn>	0x40</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/CFGCTL_CFGWREN" data-ref="_M/CFGCTL_CFGWREN">CFGCTL_CFGWREN</dfn>		(1U &lt;&lt; 0)	/* enable cfg writes */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/CFGCTL_BA5INDEN" data-ref="_M/CFGCTL_BA5INDEN">CFGCTL_BA5INDEN</dfn>		(1U &lt;&lt; 1)	/* BA5 indirect access enable */</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/SII3112_PCI_SWDATA" data-ref="_M/SII3112_PCI_SWDATA">SII3112_PCI_SWDATA</dfn>	0x44</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/SII3112_PCI_BM_IDE0" data-ref="_M/SII3112_PCI_BM_IDE0">SII3112_PCI_BM_IDE0</dfn>	0x70</u></td></tr>
<tr><th id="52">52</th><td>	<i>/* == BAR4+0x00 */</i></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/SII3112_PCI_PRD_IDE0" data-ref="_M/SII3112_PCI_PRD_IDE0">SII3112_PCI_PRD_IDE0</dfn>	0x74</u></td></tr>
<tr><th id="55">55</th><td>	<i>/* == BAR4+0x04 */</i></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/SII3112_PCI_BM_IDE1" data-ref="_M/SII3112_PCI_BM_IDE1">SII3112_PCI_BM_IDE1</dfn>	0x78</u></td></tr>
<tr><th id="58">58</th><td>	<i>/* == BAR4+0x08 */</i></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/SII3112_PCI_PRD_IDE1" data-ref="_M/SII3112_PCI_PRD_IDE1">SII3112_PCI_PRD_IDE1</dfn>	0x7c</u></td></tr>
<tr><th id="61">61</th><td>	<i>/* == BAR4+0x0c */</i></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/SII3112_DTM_IDE0" data-ref="_M/SII3112_DTM_IDE0">SII3112_DTM_IDE0</dfn>	0x80	/* Data Transfer Mode - IDE0 */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/SII3112_DTM_IDE1" data-ref="_M/SII3112_DTM_IDE1">SII3112_DTM_IDE1</dfn>	0x84	/* Data Transfer Mode - IDE1 */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/DTM_IDEx_PIO" data-ref="_M/DTM_IDEx_PIO">DTM_IDEx_PIO</dfn>		0x00000000	/* PCI DMA, IDE PIO (or 1) */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/DTM_IDEx_DMA" data-ref="_M/DTM_IDEx_DMA">DTM_IDEx_DMA</dfn>		0x00000002	/* PCI DMA, IDE DMA (or 3) */</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/SII3112_SCS_CMD" data-ref="_M/SII3112_SCS_CMD">SII3112_SCS_CMD</dfn>		0x88	/* System Config Status */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_PBM_RESET" data-ref="_M/SCS_CMD_PBM_RESET">SCS_CMD_PBM_RESET</dfn>	(1U &lt;&lt; 0)	/* PBM module reset */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_ARB_RESET" data-ref="_M/SCS_CMD_ARB_RESET">SCS_CMD_ARB_RESET</dfn>	(1U &lt;&lt; 1)	/* ARB module reset */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_FF1_RESET" data-ref="_M/SCS_CMD_FF1_RESET">SCS_CMD_FF1_RESET</dfn>	(1U &lt;&lt; 4)	/* IDE1 FIFO reset */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_FF0_RESET" data-ref="_M/SCS_CMD_FF0_RESET">SCS_CMD_FF0_RESET</dfn>	(1U &lt;&lt; 5)	/* IDE0 FIFO reset */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_IDE1_RESET" data-ref="_M/SCS_CMD_IDE1_RESET">SCS_CMD_IDE1_RESET</dfn>	(1U &lt;&lt; 6)	/* IDE1 module reset */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_IDE0_RESET" data-ref="_M/SCS_CMD_IDE0_RESET">SCS_CMD_IDE0_RESET</dfn>	(1U &lt;&lt; 7)	/* IDE0 module reset */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_FF3_RESET" data-ref="_M/SCS_CMD_FF3_RESET">SCS_CMD_FF3_RESET</dfn>	(1U &lt;&lt; 8)	/* IDE3 FIFO reset (3114) */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_FF2_RESET" data-ref="_M/SCS_CMD_FF2_RESET">SCS_CMD_FF2_RESET</dfn>	(1U &lt;&lt; 9)	/* IDE2 FIFO reset (3114) */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_IDE3_RESET" data-ref="_M/SCS_CMD_IDE3_RESET">SCS_CMD_IDE3_RESET</dfn>	(1U &lt;&lt; 10)	/* IDE3 module reset (3114) */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_IDE2_RESET" data-ref="_M/SCS_CMD_IDE2_RESET">SCS_CMD_IDE2_RESET</dfn>	(1U &lt;&lt; 11)	/* IDE2 module reset (3114) */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_BA5_EN" data-ref="_M/SCS_CMD_BA5_EN">SCS_CMD_BA5_EN</dfn>		(1U &lt;&lt; 16)	/* BA5 is enabled (3112) */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_M66EN" data-ref="_M/SCS_CMD_M66EN">SCS_CMD_M66EN</dfn>		(1U &lt;&lt; 16)	/* 1=66MHz, 0=33MHz (3114) */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_IDE0_INT_BLOCK" data-ref="_M/SCS_CMD_IDE0_INT_BLOCK">SCS_CMD_IDE0_INT_BLOCK</dfn>	(1U &lt;&lt; 22)	/* IDE0 interrupt block */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_IDE1_INT_BLOCK" data-ref="_M/SCS_CMD_IDE1_INT_BLOCK">SCS_CMD_IDE1_INT_BLOCK</dfn>	(1U &lt;&lt; 23)	/* IDE1 interrupt block */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_IDE2_INT_BLOCK" data-ref="_M/SCS_CMD_IDE2_INT_BLOCK">SCS_CMD_IDE2_INT_BLOCK</dfn>	(1U &lt;&lt; 24)	/* IDE2 interrupt block */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/SCS_CMD_IDE3_INT_BLOCK" data-ref="_M/SCS_CMD_IDE3_INT_BLOCK">SCS_CMD_IDE3_INT_BLOCK</dfn>	(1U &lt;&lt; 25)	/* IDE3 interrupt block */</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/SII3112_SSDR" data-ref="_M/SII3112_SSDR">SII3112_SSDR</dfn>		0x8c	/* System SW Data Register */</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/SII3112_FMA_CSR" data-ref="_M/SII3112_FMA_CSR">SII3112_FMA_CSR</dfn>		0x90	/* Flash Memory Addr - CSR */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/SII3112_FM_DATA" data-ref="_M/SII3112_FM_DATA">SII3112_FM_DATA</dfn>		0x94	/* Flash Memory Data */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/SII3112_EEA_CSR" data-ref="_M/SII3112_EEA_CSR">SII3112_EEA_CSR</dfn>		0x98	/* EEPROM Memory Addr - CSR */</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/SII3112_EE_DATA" data-ref="_M/SII3112_EE_DATA">SII3112_EE_DATA</dfn>		0x9c	/* EEPROM Data */</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/SII3112_TCS_IDE0" data-ref="_M/SII3112_TCS_IDE0">SII3112_TCS_IDE0</dfn>	0xa0	/* IDEx config, status */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/SII3112_TCS_IDE1" data-ref="_M/SII3112_TCS_IDE1">SII3112_TCS_IDE1</dfn>	0xb0</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/TCS_IDEx_BCA" data-ref="_M/TCS_IDEx_BCA">TCS_IDEx_BCA</dfn>		(1U &lt;&lt; 1)	/* buffered command active */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/TCS_IDEx_CH_RESET" data-ref="_M/TCS_IDEx_CH_RESET">TCS_IDEx_CH_RESET</dfn>	(1U &lt;&lt; 2)	/* channel reset */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/TCS_IDEx_VDMA_INT" data-ref="_M/TCS_IDEx_VDMA_INT">TCS_IDEx_VDMA_INT</dfn>	(1U &lt;&lt; 10)	/* virtual DMA interrupt */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/TCS_IDEx_INT" data-ref="_M/TCS_IDEx_INT">TCS_IDEx_INT</dfn>		(1U &lt;&lt; 11)	/* interrupt status */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/TCS_IDEx_WTT" data-ref="_M/TCS_IDEx_WTT">TCS_IDEx_WTT</dfn>		(1U &lt;&lt; 12)	/* watchdog timer timeout */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/TCS_IDEx_WTEN" data-ref="_M/TCS_IDEx_WTEN">TCS_IDEx_WTEN</dfn>		(1U &lt;&lt; 13)	/* watchdog timer enable */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/TCS_IDEx_WTINTEN" data-ref="_M/TCS_IDEx_WTINTEN">TCS_IDEx_WTINTEN</dfn>	(1U &lt;&lt; 14)	/* watchdog timer int. enable */</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/SII3112_BA5_IND_ADDR" data-ref="_M/SII3112_BA5_IND_ADDR">SII3112_BA5_IND_ADDR</dfn>	0xc0	/* BA5 indirect address */</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/SII3112_BA5_IND_DATA" data-ref="_M/SII3112_BA5_IND_DATA">SII3112_BA5_IND_DATA</dfn>	0xc4	/* BA5 indirect data */</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#<span data-ppcond="38">endif</span> /* _DEV_PCI_PCIIDE_SII3112_REG_H_ */</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='satalink.c.html'>netbsd/sys/dev/pci/satalink.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
