$date
	Wed Apr  2 09:38:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_tb $end
$var wire 2 ! done_mealy [1:0] $end
$var reg 1 " clk $end
$var reg 3 # mssv_mealy [2:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 3 % mssv_mealy [2:0] $end
$var wire 1 $ rst $end
$var parameter 2 & S0 $end
$var parameter 2 ' S1 $end
$var parameter 2 ( S2 $end
$var parameter 2 ) S3 $end
$var reg 2 * done_mealy [1:0] $end
$var reg 2 + nextstate [1:0] $end
$var reg 2 , presentstate [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
b0 ,
b1 +
b0 *
b0 %
1$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
0$
#15
b1 ,
1"
#20
0"
#25
1"
#30
b10 +
0"
b110 #
b110 %
#35
b0 +
b10 ,
1"
#40
b11 +
0"
b0 #
b0 %
#45
b0 +
b1 !
b1 *
b11 ,
1"
#50
0"
b110 #
b110 %
#55
b0 !
b0 *
b0 ,
1"
#60
0"
#65
1"
#70
b1 +
0"
b0 #
b0 %
#75
b1 ,
1"
#80
0"
#85
1"
#90
b10 +
0"
b110 #
b110 %
#95
b0 +
b10 ,
1"
#100
b11 +
0"
b0 #
b0 %
#105
b0 +
b1 !
b1 *
b11 ,
1"
#110
0"
b110 #
b110 %
#115
b0 !
b0 *
b0 ,
1"
#120
b1 +
0"
b0 #
b0 %
#125
b1 ,
1"
#130
b10 +
0"
b110 #
b110 %
#135
b0 +
b10 ,
1"
#140
b11 +
0"
b0 #
b0 %
#145
b0 +
b1 !
b1 *
b11 ,
1"
#150
0"
#155
b0 !
b0 *
b1 +
b0 ,
1"
#160
0"
#165
b1 ,
1"
#170
b10 +
0"
b110 #
b110 %
#175
b0 +
b10 ,
1"
#180
b11 +
0"
b0 #
b0 %
#185
b0 +
b1 !
b1 *
b11 ,
1"
#190
b10 !
b10 *
0"
b1 #
b1 %
#195
b0 !
b0 *
b0 ,
1"
#200
0"
b110 #
b110 %
#205
1"
#210
0"
1$
#215
1"
#220
0"
0$
#225
1"
#230
b1 +
0"
b0 #
b0 %
#235
b1 ,
1"
#240
0"
#245
1"
#250
0"
