verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Test_DDR.gen/sources_1/ip/SCFIFO_32x256/sim/SCFIFO_32x256.v" \

verilog xil_defaultlib "glbl.v"

nosort
