# do Conversor.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Conversor
# 
# Top level modules:
# 	Conversor
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Conversor_vlg_sample_tst
# -- Compiling module Conversor_vlg_check_tst
# -- Compiling module Conversor_vlg_vec_tst
# 
# Top level modules:
# 	Conversor_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.Conversor_vlg_vec_tst 
# Loading work.Conversor_vlg_vec_tst
# Loading work.Conversor
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading work.Conversor_vlg_sample_tst
# Loading work.Conversor_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port A :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port D :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port E :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port F :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port G :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port C :: @time = 1500000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port B :: @time = 3000000.000 ps
#      Expected value = 0
#      Real value = 1
#           7 mismatched vectors : Simulation failed !
# ** Note: $finish    : Conversor.vt(323)
#    Time: 100 us  Iteration: 0  Instance: /Conversor_vlg_vec_tst/tb_out
