// Seed: 364002717
module module_0 ();
  assign id_1 = id_1;
  module_2 modCall_1 ();
  initial id_1 = 1;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    output wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  uwire id_7,
    output wire  id_8
);
  wire id_10;
  assign #1 id_3 = id_4;
  wire id_11;
  or primCall (id_3, id_4, id_5, id_6, id_7);
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = 1;
  assign module_0.id_1 = 0;
endmodule
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output tri id_2,
    input tri1 id_3,
    input wand id_4,
    output uwire id_5,
    input tri1 id_6,
    input wor id_7,
    output wand id_8,
    input supply0 module_3
    , id_17,
    input uwire id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wire id_13,
    output tri id_14,
    output supply0 id_15
);
  assign id_17[1] = id_0;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
