Analysis & Synthesis report for Ram
Fri Jun 10 22:36:02 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Source assignments for VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated
 13. Source assignments for VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated
 14. Parameter Settings for User Entity Instance: unidadControl:unitC|condlogic:cl|flopenr:flagreg1
 15. Parameter Settings for User Entity Instance: unidadControl:unitC|condlogic:cl|flopenr:flagreg0
 16. Parameter Settings for User Entity Instance: Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|muxARM:pcmux
 17. Parameter Settings for User Entity Instance: Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|clk_pc:clkPc
 18. Parameter Settings for User Entity Instance: Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|sum_pc:sumPC
 19. Parameter Settings for User Entity Instance: Instuction_Register:mIR|modulo_instrucciones:mI|sum_pc:sumPC
 20. Parameter Settings for User Entity Instance: Instuction_Register:mIR|muxARM:ra1mux
 21. Parameter Settings for User Entity Instance: Instuction_Register:mIR|muxARM:ra2mux
 22. Parameter Settings for User Entity Instance: Instuction_Register:mIR|muxARM:srcbmux
 23. Parameter Settings for User Entity Instance: Clock:clock
 24. Parameter Settings for User Entity Instance: VGA:VGA_Controller|Clock:clock
 25. Parameter Settings for User Entity Instance: ALU:aluCPU
 26. Parameter Settings for User Entity Instance: ALU:aluCPU|Sumador:sumadorALU
 27. Parameter Settings for User Entity Instance: ALU:aluCPU|Restador:restadorALU
 28. Parameter Settings for User Entity Instance: ALU:aluCPU|Multiplicador:multiplicadorALU
 29. Parameter Settings for User Entity Instance: ALU:aluCPU|Divisor:divisorALU
 30. Parameter Settings for User Entity Instance: ALU:aluCPU|Modulador:moduladorALU
 31. Parameter Settings for User Entity Instance: ALU:aluCPU|CompuertaAND:andALU
 32. Parameter Settings for User Entity Instance: ALU:aluCPU|CompuertaOR:orALU
 33. Parameter Settings for User Entity Instance: ALU:aluCPU|CompuertaXOR:xorALU
 34. Parameter Settings for User Entity Instance: ALU:aluCPU|ShiftLeft:shiftLeftALU
 35. Parameter Settings for User Entity Instance: ALU:aluCPU|ShiftRight:shiftRightALU
 36. Parameter Settings for User Entity Instance: ALU:aluCPU|Mov:MovALU
 37. Parameter Settings for User Entity Instance: ALU:aluCPU|Multiplexor:multiplexorALU
 38. Parameter Settings for User Entity Instance: ALU:aluCPU|ControladorBanderas:controladorBanderas
 39. Parameter Settings for User Entity Instance: muxARM:muxALUDATA
 40. Parameter Settings for Inferred Entity Instance: VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0
 41. Parameter Settings for Inferred Entity Instance: VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0
 42. altsyncram Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "RamD:Ram"
 44. Port Connectivity Checks: "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2"
 45. Port Connectivity Checks: "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1"
 46. Port Connectivity Checks: "VGA:VGA_Controller|SyncPantalla:syncPantalla"
 47. Port Connectivity Checks: "VGA:VGA_Controller"
 48. Port Connectivity Checks: "Clock:clock"
 49. Port Connectivity Checks: "Instuction_Register:mIR|muxARM:ra1mux"
 50. Port Connectivity Checks: "Instuction_Register:mIR|modulo_instrucciones:mI|sum_pc:sumPC"
 51. Port Connectivity Checks: "Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|sum_pc:sumPC"
 52. Port Connectivity Checks: "Instuction_Register:mIR"
 53. Post-Synthesis Netlist Statistics for Top Partition
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages
 56. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 10 22:36:02 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Ram                                         ;
; Top-level Entity Name           ; control_Reg_Inst                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 55                                          ;
; Total pins                      ; 29                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32,768                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; control_Reg_Inst   ; Ram                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+---------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                               ; Library ;
+---------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; frase.dat                             ; yes             ; User Unspecified File                                 ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/frase.dat                             ;         ;
; Sumador.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Sumador.sv                            ;         ;
; ShiftRight.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ShiftRight.sv                         ;         ;
; ShiftLeft.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ShiftLeft.sv                          ;         ;
; Restador.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Restador.sv                           ;         ;
; Multiplicador.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Multiplicador.sv                      ;         ;
; Multiplexor.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Multiplexor.sv                        ;         ;
; Modulador.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Modulador.sv                          ;         ;
; Divisor.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Divisor.sv                            ;         ;
; ControladorBanderas.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv                ;         ;
; CompuertaXOR.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaXOR.sv                       ;         ;
; CompuertaOR.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaOR.sv                        ;         ;
; CompuertaAND.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaAND.sv                       ;         ;
; ALU.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv                                ;         ;
; BinarioV2.dat                         ; yes             ; User Unspecified File                                 ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/BinarioV2.dat                         ;         ;
; instructionMemory.sv                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv                  ;         ;
; clk_pc.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/clk_pc.sv                             ;         ;
; sum_pc.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/sum_pc.sv                             ;         ;
; modulo_instrucciones.sv               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv               ;         ;
; modulo_PC.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv                          ;         ;
; extend.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/extend.sv                             ;         ;
; decode.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv                             ;         ;
; muxARM.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/muxARM.sv                             ;         ;
; condlogic.sv                          ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv                          ;         ;
; flopenr.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/flopenr.sv                            ;         ;
; unidadControl.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv                      ;         ;
; regfile.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/regfile.sv                            ;         ;
; Instuction_Register.sv                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv                ;         ;
; control_Reg_Inst.sv                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv                   ;         ;
; Mov.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Mov.sv                                ;         ;
; RamD.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv                               ;         ;
; VGA.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv                                ;         ;
; Clock.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Clock.sv                              ;         ;
; SyncPantalla.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv                       ;         ;
; Pixel_On_Text2.vhd                    ; yes             ; User VHDL File                                        ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd                    ;         ;
; CommonPak.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CommonPak.vhd                         ;         ;
; Font_Rom.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Font_Rom.vhd                          ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;         ;
; aglobal201.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                      ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;         ;
; altrom.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                          ;         ;
; altram.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                          ;         ;
; altdpram.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                        ;         ;
; db/altsyncram_cvc1.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_cvc1.tdf                ;         ;
; db/ram.ram0_font_rom_d6022abf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/ram.ram0_font_rom_d6022abf.hdl.mif ;         ;
+---------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 64                                ;
;                                             ;                                   ;
; Combinational ALUT usage for logic          ; 110                               ;
;     -- 7 input functions                    ; 4                                 ;
;     -- 6 input functions                    ; 14                                ;
;     -- 5 input functions                    ; 16                                ;
;     -- 4 input functions                    ; 13                                ;
;     -- <=3 input functions                  ; 63                                ;
;                                             ;                                   ;
; Dedicated logic registers                   ; 55                                ;
;                                             ;                                   ;
; I/O pins                                    ; 29                                ;
; Total MLAB memory bits                      ; 0                                 ;
; Total block memory bits                     ; 32768                             ;
;                                             ;                                   ;
; Total DSP Blocks                            ; 0                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; VGA:VGA_Controller|Clock:clock|co ;
; Maximum fan-out                             ; 43                                ;
; Total fan-out                               ; 791                               ;
; Average fan-out                             ; 3.31                              ;
+---------------------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Entity Name      ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |control_Reg_Inst                                  ; 110 (0)             ; 55 (0)                    ; 32768             ; 0          ; 29   ; 0            ; |control_Reg_Inst                                                                                                                                     ; control_Reg_Inst ; work         ;
;    |VGA:VGA_Controller|                            ; 110 (0)             ; 55 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller                                                                                                                  ; VGA              ; work         ;
;       |Clock:clock|                                ; 35 (35)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller|Clock:clock                                                                                                      ; Clock            ; work         ;
;       |SyncPantalla:syncPantalla|                  ; 75 (56)             ; 26 (24)                   ; 32768             ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla                                                                                        ; SyncPantalla     ; work         ;
;          |Pixel_On_Text2:t1|                       ; 6 (6)               ; 1 (1)                     ; 16384             ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1                                                                      ; Pixel_On_Text2   ; work         ;
;             |Font_Rom:FontRom|                     ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom                                                     ; Font_Rom         ; work         ;
;                |altsyncram:ROM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0                                ; altsyncram       ; work         ;
;                   |altsyncram_cvc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated ; altsyncram_cvc1  ; work         ;
;          |Pixel_On_Text2:t2|                       ; 13 (13)             ; 1 (1)                     ; 16384             ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2                                                                      ; Pixel_On_Text2   ; work         ;
;             |Font_Rom:FontRom|                     ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom                                                     ; Font_Rom         ; work         ;
;                |altsyncram:ROM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0                                ; altsyncram       ; work         ;
;                   |altsyncram_cvc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |control_Reg_Inst|VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated ; altsyncram_cvc1  ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; Name                                                                                                                                           ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------+
; VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 8            ; --           ; --           ; 16384 ; db/Ram.ram0_Font_Rom_d6022abf.hdl.mif ;
; VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 8            ; --           ; --           ; 16384 ; db/Ram.ram0_Font_Rom_d6022abf.hdl.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+---------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                  ;
+---------------------------------------------------------------+---------------------------------------------------------------------+
; VGA:VGA_Controller|SyncPantalla:syncPantalla|color_R[0,4,6]   ; Merged with VGA:VGA_Controller|SyncPantalla:syncPantalla|color_R[7] ;
; VGA:VGA_Controller|SyncPantalla:syncPantalla|color_G[1..3]    ; Merged with VGA:VGA_Controller|SyncPantalla:syncPantalla|color_R[7] ;
; VGA:VGA_Controller|SyncPantalla:syncPantalla|color_R[1..3]    ; Merged with VGA:VGA_Controller|SyncPantalla:syncPantalla|color_R[5] ;
; VGA:VGA_Controller|SyncPantalla:syncPantalla|color_G[0,4..7]  ; Merged with VGA:VGA_Controller|SyncPantalla:syncPantalla|color_R[5] ;
; VGA:VGA_Controller|SyncPantalla:syncPantalla|color_B[1,2,4,5] ; Merged with VGA:VGA_Controller|SyncPantalla:syncPantalla|color_B[7] ;
; VGA:VGA_Controller|SyncPantalla:syncPantalla|color_B[0,3]     ; Merged with VGA:VGA_Controller|SyncPantalla:syncPantalla|color_B[6] ;
; Total Number of Removed Registers = 20                        ;                                                                     ;
+---------------------------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 55    ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
; Register Name                                                                                 ; Megafunction                                                                              ; Type ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
; VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|fontRow[0..7] ; VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|ROM_rtl_0 ; RAM  ;
; VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|fontRow[0..7] ; VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|ROM_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unidadControl:unitC|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: unidadControl:unitC|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|muxARM:pcmux ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|clk_pc:clkPc ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|sum_pc:sumPC ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instuction_Register:mIR|modulo_instrucciones:mI|sum_pc:sumPC ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instuction_Register:mIR|muxARM:ra1mux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instuction_Register:mIR|muxARM:ra2mux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instuction_Register:mIR|muxARM:srcbmux ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:clock        ;
+----------------+------------------------------+-----------------+
; Parameter Name ; Value                        ; Type            ;
+----------------+------------------------------+-----------------+
; DIVISOR        ; 0000000000000000000000000010 ; Unsigned Binary ;
+----------------+------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA_Controller|Clock:clock ;
+----------------+------------------------------+-----------------------------+
; Parameter Name ; Value                        ; Type                        ;
+----------------+------------------------------+-----------------------------+
; DIVISOR        ; 0000000000000000000000000010 ; Unsigned Binary             ;
+----------------+------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; ancho          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|Sumador:sumadorALU ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|Restador:restadorALU ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|Multiplicador:multiplicadorALU ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|Divisor:divisorALU ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|Modulador:moduladorALU ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|CompuertaAND:andALU ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|CompuertaOR:orALU ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|CompuertaXOR:xorALU ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|ShiftLeft:shiftLeftALU ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|ShiftRight:shiftRightALU ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|Mov:MovALU ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; ancho          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|Multiplexor:multiplexorALU ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:aluCPU|ControladorBanderas:controladorBanderas ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ancho          ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxARM:muxALUDATA ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0 ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                     ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                                  ;
; WIDTH_A                            ; 8                                     ; Untyped                                                                  ;
; WIDTHAD_A                          ; 11                                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 2048                                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                  ;
; WIDTH_B                            ; 1                                     ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                  ;
; INIT_FILE                          ; db/Ram.ram0_Font_Rom_d6022abf.hdl.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_cvc1                       ; Untyped                                                                  ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0 ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                                     ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                                  ;
; WIDTH_A                            ; 8                                     ; Untyped                                                                  ;
; WIDTHAD_A                          ; 11                                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 2048                                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                                  ;
; WIDTH_B                            ; 1                                     ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                                  ;
; INIT_FILE                          ; db/Ram.ram0_Font_Rom_d6022abf.hdl.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_cvc1                       ; Untyped                                                                  ;
+------------------------------------+---------------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                    ;
; Entity Instance                           ; VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RamD:Ram"                                                                              ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ram_Out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2"                                                                                                                       ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                    ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; displayasquii    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "displayasquii[-2147483647..-2147483617]" will be connected to GND. ;
; positionx[5..3]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                               ;
; positionx[31..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
; positionx[2..1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
; positionx[7]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                               ;
; positionx[6]     ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
; positionx[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                               ;
; positiony[31..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
; positiony[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
; positiony[6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                               ;
; positiony[5]     ; Input ; Info     ; Stuck at GND                                                                                                                                                               ;
; positiony[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                               ;
; horzcoord        ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "horzcoord[-2147483647..-2147483626]" will be connected to GND.    ;
; vertcoord        ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "vertcoord[-2147483647..-2147483626]" will be connected to GND.    ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1"                                                                                                                    ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; positionx[3..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                            ;
; positionx[31..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; positionx[7]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                            ;
; positionx[6]     ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; positionx[5]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                            ;
; positionx[4]     ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; positiony[31..7] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; positiony[3..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; positiony[6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                            ;
; positiony[5]     ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
; positiony[4]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                            ;
; horzcoord        ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "horzcoord[-2147483647..-2147483626]" will be connected to GND. ;
; vertcoord        ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "vertcoord[-2147483647..-2147483626]" will be connected to GND. ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_Controller|SyncPantalla:syncPantalla" ;
+------------------+-------+----------+------------------------------------+
; Port             ; Type  ; Severity ; Details                            ;
+------------------+-------+----------+------------------------------------+
; displayAsquiiAux ; Input ; Info     ; Stuck at GND                       ;
+------------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA_Controller"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ram  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock:clock"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Instuction_Register:mIR|muxARM:ra1mux" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instuction_Register:mIR|modulo_instrucciones:mI|sum_pc:sumPC" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; b[31..4] ; Input ; Info     ; Stuck at GND                                               ;
; b[2..0]  ; Input ; Info     ; Stuck at GND                                               ;
; b[3]     ; Input ; Info     ; Stuck at VCC                                               ;
+----------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|sum_pc:sumPC" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                                               ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                                               ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instuction_Register:mIR"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Instr[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 55                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 38                          ;
;     plain             ; 7                           ;
; arriav_lcell_comb     ; 110                         ;
;     arith             ; 48                          ;
;         1 data inputs ; 48                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 58                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 13                          ;
;         5 data inputs ; 16                          ;
;         6 data inputs ; 14                          ;
; boundary_port         ; 29                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 10 22:35:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Ram -c Ram
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testalu.sv
    Info (12023): Found entity 1: TestAlu File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/TestAlu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumador.sv
    Info (12023): Found entity 1: Sumador File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Sumador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftright.sv
    Info (12023): Found entity 1: ShiftRight File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ShiftRight.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft.sv
    Info (12023): Found entity 1: ShiftLeft File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ShiftLeft.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file restador.sv
    Info (12023): Found entity 1: Restador File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Restador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplicador.sv
    Info (12023): Found entity 1: Multiplicador File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Multiplicador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexor.sv
    Info (12023): Found entity 1: Multiplexor File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Multiplexor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulador.sv
    Info (12023): Found entity 1: Modulador File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Modulador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisor.sv
    Info (12023): Found entity 1: Divisor File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Divisor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controladorbanderas.sv
    Info (12023): Found entity 1: ControladorBanderas File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compuertaxor.sv
    Info (12023): Found entity 1: CompuertaXOR File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaXOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compuertaor.sv
    Info (12023): Found entity 1: CompuertaOR File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaOR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compuertaand.sv
    Info (12023): Found entity 1: CompuertaAND File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CompuertaAND.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datarom_bb.v
    Info (12023): Found entity 1: dataRom File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/dataRom_bb.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.sv
    Info (12023): Found entity 1: instructionMemory File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_instruction_memory.sv
    Info (12023): Found entity 1: test_Instruction_Memory File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_Instruction_Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_pc.sv
    Info (12023): Found entity 1: clk_pc File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/clk_pc.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sum_pc.sv
    Info (12023): Found entity 1: sum_pc File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/sum_pc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_instrucciones.sv
    Info (12023): Found entity 1: modulo_instrucciones File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_moduloinstrucciones.sv
    Info (12023): Found entity 1: test_moduloInstrucciones File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_moduloInstrucciones.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_suma.sv
    Info (12023): Found entity 1: test_suma File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_suma.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_pc.sv
    Info (12023): Found entity 1: modulo_PC File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_modulopc.sv
    Info (12023): Found entity 1: test_moduloPC File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_moduloPC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxarm.sv
    Info (12023): Found entity 1: muxARM File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/muxARM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testmux.sv
    Info (12023): Found entity 1: testMUX File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/testMUX.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv Line: 1
    Info (12023): Found entity 2: condcheck File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadcontrol.sv
    Info (12023): Found entity 1: unidadControl File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_unidadcontrol.sv
    Info (12023): Found entity 1: test_UnidadControl File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_UnidadControl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instuction_register.sv
    Info (12023): Found entity 1: Instuction_Register File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_instuction_register.sv
    Info (12023): Found entity 1: test_Instuction_Register File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_Instuction_Register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_reg_inst.sv
    Info (12023): Found entity 1: control_Reg_Inst File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_control_reg_inst.sv
    Info (12023): Found entity 1: test_control_Reg_Inst File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_control_Reg_Inst.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mov.sv
    Info (12023): Found entity 1: Mov File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Mov.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.sv
    Info (12023): Found entity 1: dataMemory File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/dataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_test.sv
    Info (12023): Found entity 1: RAM_Test File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RAM_Test.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ramd.sv
    Info (12023): Found entity 1: RamD File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/cpu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_cpu.sv
    Info (12023): Found entity 1: test_cpu File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/test_cpu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: VGA File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock.sv
    Info (12023): Found entity 1: Clock File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Clock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file syncpantalla.sv
    Info (12023): Found entity 1: SyncPantalla File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file pixel_on_text2.vhd
    Info (12022): Found design unit 1: Pixel_On_Text2-Behavioral File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd Line: 21
    Info (12023): Found entity 1: Pixel_On_Text2 File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd Line: 7
Info (12021): Found 2 design units, including 0 entities, in source file commonpak.vhd
    Info (12022): Found design unit 1: commonPak File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CommonPak.vhd Line: 6
    Info (12022): Found design unit 2: commonPak-body File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/CommonPak.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file font_rom.vhd
    Info (12022): Found design unit 1: Font_Rom-Behavioral File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Font_Rom.vhd Line: 15
    Info (12023): Found entity 1: Font_Rom File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Font_Rom.vhd Line: 7
Warning (10236): Verilog HDL Implicit Net warning at control_Reg_Inst.sv(49): created implicit net for "clk2" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at VGA.sv(13): created implicit net for "sync" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv Line: 13
Warning (10236): Verilog HDL Implicit Net warning at VGA.sv(15): created implicit net for "clk2" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at SyncPantalla.sv(42): created implicit net for "pixel" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv Line: 42
Warning (10236): Verilog HDL Implicit Net warning at SyncPantalla.sv(47): created implicit net for "displayAsquii" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv Line: 47
Warning (10236): Verilog HDL Implicit Net warning at SyncPantalla.sv(53): created implicit net for "pixel2" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv Line: 53
Info (12127): Elaborating entity "control_Reg_Inst" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at control_Reg_Inst.sv(24): object "ram" assigned a value but never read File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv Line: 24
Info (12128): Elaborating entity "unidadControl" for hierarchy "unidadControl:unitC" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv Line: 37
Info (12128): Elaborating entity "decode" for hierarchy "unidadControl:unitC|decode:dec" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv Line: 17
Info (12128): Elaborating entity "condlogic" for hierarchy "unidadControl:unitC|condlogic:cl" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/unidadControl.sv Line: 21
Info (12128): Elaborating entity "flopenr" for hierarchy "unidadControl:unitC|condlogic:cl|flopenr:flagreg1" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv Line: 13
Info (12128): Elaborating entity "condcheck" for hierarchy "unidadControl:unitC|condlogic:cl|condcheck:cc" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/condlogic.sv Line: 17
Info (12128): Elaborating entity "Instuction_Register" for hierarchy "Instuction_Register:mIR" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv Line: 47
Info (12128): Elaborating entity "modulo_instrucciones" for hierarchy "Instuction_Register:mIR|modulo_instrucciones:mI" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv Line: 21
Info (12128): Elaborating entity "modulo_PC" for hierarchy "Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv Line: 8
Info (12128): Elaborating entity "muxARM" for hierarchy "Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|muxARM:pcmux" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv Line: 7
Info (12128): Elaborating entity "clk_pc" for hierarchy "Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|clk_pc:clkPc" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv Line: 8
Info (12128): Elaborating entity "sum_pc" for hierarchy "Instuction_Register:mIR|modulo_instrucciones:mI|modulo_PC:modPC|sum_pc:sumPC" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_PC.sv Line: 9
Info (12128): Elaborating entity "instructionMemory" for hierarchy "Instuction_Register:mIR|modulo_instrucciones:mI|instructionMemory:intMem" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/modulo_instrucciones.sv Line: 10
Warning (10850): Verilog HDL warning at instructionMemory.sv(13): number of words (312) in memory file does not match the number of elements in the address range [0:327] File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv Line: 13
Warning (10855): Verilog HDL warning at instructionMemory.sv(13): initial value for variable ram should be constant File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv Line: 13
Warning (10030): Net "ram" at instructionMemory.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/instructionMemory.sv Line: 8
Info (12128): Elaborating entity "muxARM" for hierarchy "Instuction_Register:mIR|muxARM:ra1mux" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv Line: 24
Info (12128): Elaborating entity "regfile" for hierarchy "Instuction_Register:mIR|regfile:rf" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv Line: 30
Info (12128): Elaborating entity "extend" for hierarchy "Instuction_Register:mIR|extend:ext" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Instuction_Register.sv Line: 32
Info (12128): Elaborating entity "Clock" for hierarchy "Clock:clock" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv Line: 49
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:VGA_Controller" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at VGA.sv(13): object "sync" assigned a value but never read File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv Line: 13
Warning (10030): Net "ram" at VGA.sv(3) has no driver or initial value, using a default initial value '0' File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv Line: 3
Info (12128): Elaborating entity "SyncPantalla" for hierarchy "VGA:VGA_Controller|SyncPantalla:syncPantalla" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/VGA.sv Line: 25
Warning (10230): Verilog HDL assignment warning at SyncPantalla.sv(64): truncated value with size 32 to match size of target (10) File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv Line: 64
Warning (10230): Verilog HDL assignment warning at SyncPantalla.sv(74): truncated value with size 32 to match size of target (10) File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv Line: 74
Warning (10230): Verilog HDL assignment warning at SyncPantalla.sv(103): truncated value with size 32 to match size of target (1) File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv Line: 103
Warning (10230): Verilog HDL assignment warning at SyncPantalla.sv(104): truncated value with size 32 to match size of target (1) File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv Line: 104
Info (12128): Elaborating entity "Pixel_On_Text2" for hierarchy "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/SyncPantalla.sv Line: 42
Warning (10036): Verilog HDL or VHDL warning at Pixel_On_Text2.vhd(29): object "charPosition" assigned a value but never read File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd Line: 29
Info (12128): Elaborating entity "Font_Rom" for hierarchy "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/Pixel_On_Text2.vhd Line: 41
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:aluCPU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv Line: 62
Info (12128): Elaborating entity "Sumador" for hierarchy "ALU:aluCPU|Sumador:sumadorALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 33
Info (12128): Elaborating entity "Restador" for hierarchy "ALU:aluCPU|Restador:restadorALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 40
Info (12128): Elaborating entity "Multiplicador" for hierarchy "ALU:aluCPU|Multiplicador:multiplicadorALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 47
Info (12128): Elaborating entity "Divisor" for hierarchy "ALU:aluCPU|Divisor:divisorALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 53
Info (12128): Elaborating entity "Modulador" for hierarchy "ALU:aluCPU|Modulador:moduladorALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 59
Info (12128): Elaborating entity "CompuertaAND" for hierarchy "ALU:aluCPU|CompuertaAND:andALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 65
Info (12128): Elaborating entity "CompuertaOR" for hierarchy "ALU:aluCPU|CompuertaOR:orALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 71
Info (12128): Elaborating entity "CompuertaXOR" for hierarchy "ALU:aluCPU|CompuertaXOR:xorALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 77
Info (12128): Elaborating entity "ShiftLeft" for hierarchy "ALU:aluCPU|ShiftLeft:shiftLeftALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 83
Info (12128): Elaborating entity "ShiftRight" for hierarchy "ALU:aluCPU|ShiftRight:shiftRightALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 89
Info (12128): Elaborating entity "Mov" for hierarchy "ALU:aluCPU|Mov:MovALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 94
Info (12128): Elaborating entity "Multiplexor" for hierarchy "ALU:aluCPU|Multiplexor:multiplexorALU" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 110
Info (12128): Elaborating entity "ControladorBanderas" for hierarchy "ALU:aluCPU|ControladorBanderas:controladorBanderas" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ALU.sv Line: 122
Warning (10235): Verilog HDL Always Construct warning at ControladorBanderas.sv(21): variable "carryOut" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv Line: 21
Warning (10235): Verilog HDL Always Construct warning at ControladorBanderas.sv(26): variable "borrowOut" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv Line: 26
Warning (10235): Verilog HDL Always Construct warning at ControladorBanderas.sv(42): variable "overflow" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv Line: 42
Warning (10235): Verilog HDL Always Construct warning at ControladorBanderas.sv(131): variable "carryOut" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/ControladorBanderas.sv Line: 131
Info (12128): Elaborating entity "RamD" for hierarchy "RamD:Ram" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv Line: 68
Warning (10850): Verilog HDL warning at RamD.sv(16): number of words (37) in memory file does not match the number of elements in the address range [0:327] File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv Line: 16
Warning (10855): Verilog HDL warning at RamD.sv(16): initial value for variable ram should be constant File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/RamD.sv Line: 16
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|ROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Ram.ram0_Font_Rom_d6022abf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|ROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Ram.ram0_Font_Rom_d6022abf.hdl.mif
Info (12130): Elaborated megafunction instantiation "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0"
Info (12133): Instantiated megafunction "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cvc1.tdf
    Info (12023): Found entity 1: altsyncram_cvc1 File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/db/altsyncram_cvc1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/output_files/Ram.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/control_Reg_Inst.sv Line: 1
Info (21057): Implemented 155 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 110 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4915 megabytes
    Info: Processing ended: Fri Jun 10 22:36:02 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/J_Sol/Desktop/ProyectoFinalDigitales/ProyectoFinalDigitales/output_files/Ram.map.smsg.


