
---------- Begin Simulation Statistics ----------
final_tick                                60465152000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 341040                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693468                       # Number of bytes of host memory used
host_op_rate                                   372934                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   293.22                       # Real time elapsed on the host
host_tick_rate                              206210476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109351993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060465                       # Number of seconds simulated
sim_ticks                                 60465152000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.067211                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9192674                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10094384                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            179900                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16049753                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             721887                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          722137                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              250                       # Number of indirect misses.
system.cpu.branchPred.lookups                21376536                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1516155                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          869                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109351993                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.209303                       # CPI: cycles per instruction
system.cpu.discardedOps                        577940                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           52163194                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          18908879                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10533642                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3836309                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.826923                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        120930304                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71300845     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                 402396      0.37%     65.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           122636      0.11%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::MemRead               22212839     20.31%     86.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15313277     14.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109351993                       # Class of committed instruction
system.cpu.tickCycles                       117093995                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         44798                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           98                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        97767                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            591                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5537                       # Transaction distribution
system.membus.trans_dist::CleanEvict              183                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37973                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        83876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2855360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2855360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39078                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39078    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39078                       # Request fanout histogram
system.membus.respLayer1.occupancy          208188000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            75004500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12218                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          126                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37981                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37981                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           709                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11509                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       146422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                147966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6097792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6151232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6310                       # Total snoops (count)
system.tol2bus.snoopTraffic                    354368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            56509                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012476                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111792                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  55809     98.76%     98.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    695      1.23%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              56509                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           94797500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          74239990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1064997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   55                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11053                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11108                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  55                       # number of overall hits
system.l2.overall_hits::.cpu.data               11053                       # number of overall hits
system.l2.overall_hits::total                   11108                       # number of overall hits
system.l2.demand_misses::.cpu.inst                654                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38437                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39091                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               654                       # number of overall misses
system.l2.overall_misses::.cpu.data             38437                       # number of overall misses
system.l2.overall_misses::total                 39091                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49662000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3098164500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3147826500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49662000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3098164500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3147826500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49490                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                50199                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49490                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               50199                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.922426                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.776662                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.778721                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.922426                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.776662                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.778721                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75935.779817                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80603.702162                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80525.606917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75935.779817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80603.702162                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80525.606917                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5537                       # number of writebacks
system.l2.writebacks::total                      5537                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39078                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39078                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42981500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2713201500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2756183000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42981500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2713201500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2756183000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.918195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.776460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.778462                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.918195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.776460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.778462                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66023.809524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70606.643766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70530.298378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66023.809524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70606.643766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70530.298378                       # average overall mshr miss latency
system.l2.replacements                           6310                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        45788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45788                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        45788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              113                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          113                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          113                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37973                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37973                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3059227500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3059227500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37981                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37981                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80563.229136                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80563.229136                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37973                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2679497500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2679497500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70563.229136                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70563.229136                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49662000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49662000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.922426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.922426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75935.779817                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75935.779817                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42981500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42981500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.918195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66023.809524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66023.809524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11045                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11045                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          464                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             464                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     38937000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     38937000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.040316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83915.948276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83915.948276                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          454                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          454                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33704000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33704000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.039447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039447                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74237.885463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74237.885463                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25989.560045                       # Cycle average of tags in use
system.l2.tags.total_refs                       97655                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39078                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.498976                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       472.481924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25517.078121                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.014419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.778719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.793138                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29094                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    820430                       # Number of tag accesses
system.l2.tags.data_accesses                   820430                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          41664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2459328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2500992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        41664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       354368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          354368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5537                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5537                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            689058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40673478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41362536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       689058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           689058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5860698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5860698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5860698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           689058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40673478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47223234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011452354750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          306                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          306                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               99208                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5208                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39078                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5537                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39078                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5537                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              279                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    419948750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  195385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1152642500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10746.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29496.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27502                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4734                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39078                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5537                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.047773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   188.809791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.792412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1638     13.26%     13.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7324     59.30%     72.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1707     13.82%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          512      4.15%     90.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          863      6.99%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      0.34%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      0.27%     98.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           45      0.36%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          186      1.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12350                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     127.663399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.945627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1675.120604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          303     99.02%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.65%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           306                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.006536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.006362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.080713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              304     99.35%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           306                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2500928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  352640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2500992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               354368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        41.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   60463504000                       # Total gap between requests
system.mem_ctrls.avgGap                    1355228.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        41664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2459264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       352640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 689058.054464164772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40672419.048909358680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5832119.631486248225                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5537                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16339250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1136303250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 698333581250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25098.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29570.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 126121289.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             42290220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             22473990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           136152660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           12407940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4772679600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14014120890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11417253600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30417378900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.056354                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29554042500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2018900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28892209500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             45895920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             24394260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           142857120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           16354260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4772679600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14101037340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11344060800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30447279300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.550860                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29362387250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2018900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29083864750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     60465152000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     32164066                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32164066                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32164066                       # number of overall hits
system.cpu.icache.overall_hits::total        32164066                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          709                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            709                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          709                       # number of overall misses
system.cpu.icache.overall_misses::total           709                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52055000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52055000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52055000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52055000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32164775                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32164775                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32164775                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32164775                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73420.310296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73420.310296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73420.310296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73420.310296                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          126                       # number of writebacks
system.cpu.icache.writebacks::total               126                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          709                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          709                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          709                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          709                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51346000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51346000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51346000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72420.310296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72420.310296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72420.310296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72420.310296                       # average overall mshr miss latency
system.cpu.icache.replacements                    126                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32164066                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32164066                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          709                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           709                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52055000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52055000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32164775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32164775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73420.310296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73420.310296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          709                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          709                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51346000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51346000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72420.310296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72420.310296                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           581.147010                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32164775                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               709                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45366.396333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   581.147010                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.567526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.567526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          583                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          583                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.569336                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64330259                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64330259                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     36007095                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36007095                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36053141                       # number of overall hits
system.cpu.dcache.overall_hits::total        36053141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        66031                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66031                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        66059                       # number of overall misses
system.cpu.dcache.overall_misses::total         66059                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4364041500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4364041500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4364041500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4364041500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36073126                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36073126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36119200                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36119200                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001829                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66090.798261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66090.798261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66062.784783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66062.784783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        45788                       # number of writebacks
system.cpu.dcache.writebacks::total             45788                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16560                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16560                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16560                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        49471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49490                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3287729000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3287729000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3288526500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3288526500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001371                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001371                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001370                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001370                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66457.702492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66457.702492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66448.302687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66448.302687                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47442                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21758943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21758943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11539                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11539                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    184973000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    184973000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21770482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21770482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16030.245255                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16030.245255                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    171445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    171445000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14921.235857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14921.235857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14248152                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14248152                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4179068500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4179068500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003810                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003810                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76691.413418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76691.413418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16511                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16511                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3116284000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3116284000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82048.497933                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82048.497933                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        46046                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46046                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        46074                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000608                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000608                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       797500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       797500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000412                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000412                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41973.684211                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41973.684211                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2030.989353                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36274167                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             49490                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            732.959527                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2030.989353                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1493                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72630962                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72630962                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  60465152000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
