# ðŸ”Œ VLSI Core â€” Daily VLSI Coding Progress

Welcome to **VLSI Core**, my daily log and code archive for learning and practicing **VLSI core concepts**.  
Iâ€™m starting with **basic Verilog coding**, and over time will expand into **SystemVerilog** and other advanced VLSI design topics.

---

## ðŸŽ¯ About This Repo
- **Purpose**: Track my daily VLSI learning journey.
- **Initial Focus**: Basic Verilog modules, testbenches, and simulation.
- **Future Scope**: SystemVerilog, verification, and other core digital design languages.
- **Structure**: Organized by day and topic for easy reference.
