{"questionID":1,"image":"DigitalQ1.png","question":"What type of CPU architecture does the above figure represent?","options":["a) Load-store architecture","b) Register-memory architecture","c) One-address architecture","d) RISC architecture"],"questionType":"multiChoice","image_type":"schematic","ans":"C","subject":"Digital Design","gpt4o":"D","llava:7b":" A ","llava:13b":" D","llava:34b":"A","llava-llama3:latest":"D"}
{"questionID":2,"image":"DigitalQ2.png","question":"How many inputs can be selected in the MUXes shown in the figure?","options":["a) 2^8","b) 2^7","c) 8^2","d) 7^2"],"questionType":"multiChoice","image_type":"diagram","ans":"A","subject":"Digital Design","gpt4o":"B","llava:7b":" A ","llava:13b":" B","llava:34b":"A","llava-llama3:latest":"A"}
{"questionID":3,"image":"DigitalQ3.png","question":"What type of mod counter is depicted in the figure below?","options":["a) mod-2 counter","b) mod-4 counter","c) mod-3 counter","d) mod-5 counter"],"questionType":"multiChoice","image_type":"diagram","ans":"B","subject":"Digital Design","gpt4o":"B","llava:7b":" A ","llava:13b":" C","llava:34b":"A","llava-llama3:latest":"A"}
{"questionID":4,"image":"DigitalQ4.png","question":"What is the problem with this D flip-flop implementation as shown in the figure? ","options":["a) current flowing within a circuit is instantaneous","b) cannot guarantee that the time delay caused by the edge trigger c. cannot configure latch behavior due to overfitting","c) flip-flop latches always produce an expected state under conditions of propagation delay","d) both b and c"],"questionType":"multiChoice","image_type":"diagram","ans":"D","subject":"Digital Design","gpt4o":"D","llava:7b":" D ","llava:13b":" B","llava:34b":"D","llava-llama3:latest":"D"}
{"questionID":5,"image":"DigitalQ5.png","question":"What is the logical expression for the diagram shown?","options":["a) a'c + a'bc'","b) abc + a'bc'","c) ac + a'bc","d) ac + a'bc'"],"questionType":"multiChoice","image_type":"diagram","ans":"D","subject":"Digital Design","gpt4o":"D","llava:7b":" A ","llava:13b":" B","llava:34b":"D","llava-llama3:latest":"A a) a'c  + a'bc'"}
{"questionID":6,"image":"DigitalQ6.png","question":"What is the output of the state diagram for the Mealy machine as shown in the figure?","options":["a) Output is 1 for only two clock cycles","b) Output is 0 for only one clock cycle","c) Output is 1 for only one clock cycle","d) Output is 0 for only two clock cycles"],"questionType":"multiChoice","image_type":"diagram","ans":"C","subject":"Digital Design","gpt4o":"C","llava:7b":" A ","llava:13b":" B","llava:34b":"C","llava-llama3:latest":"A"}
{"questionID":7,"image":"DigitalQ7.png","question":"What are the differences between the two Mealy machine state diagrams for the 1s counter shown in figures (a) and (b)?","options":["a) In Figure A, output is 0 until the next sequence begins; in Figure B, output is 1 for only one clock cycle.","b) In Figure A, output is 0 until the next sequence begins; in Figure B, output is 0 for only one clock cycle.","c) In Figure A, output is 1 until the next sequence ends; in Figure B, output is 1 for only one clock cycle.","d) In Figure a, output is 1 until the next sequence begins; in Figure b, output is 1 for only one clock cycle."],"questionType":"multiChoice","image_type":"diagram","ans":"D","subject":"Digital Design","gpt4o":"C","llava:7b":" A ","llava:13b":" D","llava:34b":"A","llava-llama3:latest":"A"}
{"questionID":8,"image":"DigitalQ8.png","question":"How many possible values are represented by the digital representation as shown in the figure?","options":["a) 8","b) 9","c) 17","d) 10"],"questionType":"multiChoice","image_type":"plot","ans":"B","subject":"Digital Design","gpt4o":"D","llava:7b":" A ","llava:13b":" B","llava:34b":"C","llava-llama3:latest":"A"}
{"questionID":9,"image":"DigitalQ9.png","question":"What are the outputs produced by the second 2 to 4 decoder from the top, specifically outputs o_0 and o_3?","options":["a) 5 and 5","b) 4 and 6","c) 5 and 7","d) 4 and 7"],"questionType":"multiChoice","image_type":"diagram","ans":"C","subject":"Digital Design","gpt4o":"C","llava:7b":" A ","llava:13b":" B","llava:34b":"D","llava-llama3:latest":"D"}
{"questionID":10,"image":"DigitalQ10.png","question":"What is the multiplexer constructed using the 3-to-8 decoder as shown in the figure?","options":["a) 8 to 1 multiplexer","b) 8 to 2 multiplexer","c) 8 to 4 multiplexer","d) 8 to 6 multiplexer"],"questionType":"multiChoice","image_type":"diagram","ans":"A","subject":"Digital Design","gpt4o":"A","llava:7b":" A ","llava:13b":" B","llava:34b":"A","llava-llama3:latest":"A"}
{"questionID":11,"image":"DigitalQ11.png","question":"How many bits are in this comparator as shown in the figure?","options":["a) 2","b) 3","c) 4","d) 6"],"questionType":"multiChoice","image_type":"diagram","ans":"C","subject":"Digital Design","gpt4o":"C","llava:7b":" A ","llava:13b":" B","llava:34b":"C","llava-llama3:latest":"A"}
{"questionID":12,"image":"DigitalQ12.png","question":"What is the function that the decoder circuit is implementing as shown in the figure?","options":["a) q=a'b'c'+a'bc'+a'bc+ab'c'+ab'c+abc'","b) q=a'bc'+a'bc'+a'bc+ab'c'+ab'c+abc'","c) q=a'b'c'+a'bc'+a'bc+ab'c'+ab'c+a'bc","d) q=a'b'c'+a'bc'+a'bc+ab'c'+a'b'c+abc'"],"questionType":"multiChoice","image_type":"diagram","ans":"A","subject":"Digital Design","gpt4o":"A","llava:7b":" A ","llava:13b":" B","llava:34b":"A","llava-llama3:latest":"A"}
{"questionID":24,"image":"DigitalQ24.png","question":"What is the SUM output of the MUX as shown in the figure? ","options":["a) 11000010","b) 01000011","c) 01000010","d) 01000001"],"questionType":"multiChoice","image_type":"diagram","ans":"C","subject":"Digital Design","gpt4o":"C","llava:7b":" A ","llava:13b":" B","llava:34b":"C","llava-llama3:latest":"A"}
{"questionID":25,"image":"DigitalQ25.png","question":"What kind of input gate is shown in the figure? ","options":["a) 2-input XOR gate","b) 2-input OR gate","c) 3-input XOR gate","d) 2-input AND gate"],"questionType":"multiChoice","image_type":"table","ans":"B","subject":"Digital Design","gpt4o":"B","llava:7b":" A ","llava:13b":" B","llava:34b":"A","llava-llama3:latest":"A"}
{"questionID":26,"image":"DigitalQ26.png","question":"Can you identify the logical function that is being implemented by the digital logic circuit represented in the provided diagram?","options":["a) q = a'bc + ac","b) q = a'b'c + ac","c) q = a'bc + a'c","d) q = a'bc' + ac"],"questionType":"multiChoice","image_type":"diagram","ans":"D","subject":"Digital Design","gpt4o":"C","llava:7b":" A ","llava:13b":" B","llava:34b":"B","llava-llama3:latest":"B"}
{"questionID":27,"image":"DigitalQ27.png","question":"The diagram provided depicts what type of adder circuit?","options":["a) 4-bit carry-lookahead adder","b) 4-bit carry-lookahead half adder","c) 4-bit carry-out adder","d) 4-bit carry-out half adder"],"questionType":"multiChoice","image_type":"diagram","ans":"A","subject":"Digital Design","gpt4o":"A","llava:7b":" A ","llava:13b":" C","llava:34b":"A","llava-llama3:latest":"A"}
{"questionID":28,"image":"DigitalQ28.png","question":"Given the multiplier in the diagram, calculate values where X_1 = 0, X_0 = 1, Y_1 = 1, and Y_0 = 0","options":["a) 15","b) 6","c) 9","d) 4"],"questionType":"multiChoice","image_type":"diagram","ans":"B","subject":"Digital Design","gpt4o":"D","llava:7b":" A ","llava:13b":" The correct answer is B.","llava:34b":"C","llava-llama3:latest":"A"}
{"questionID":29,"image":"DigitalQ29.png","question":"Derive the function for the Karnaugh map shown in the figure: ","options":["a) NS_0 = PS_0* I + PS_0 * 'PS_1' * I","b) NS_0 = PS_0* I' + PS_1 * 'PS_0' * I","c) NS_1 = PS_0* I + PS_0 * 'PS_1' * I","d) NS_0 = PS_0 + PS_0 * 'PS_1' * I"],"questionType":"multiChoice","image_type":"table","ans":"B","subject":"Digital Design","gpt4o":"B","llava:7b":" A ","llava:13b":" B","llava:34b":"B","llava-llama3:latest":"A) NS\\_0 = PS\\_0 \\* I + PS\\_0 \\* 'PS\\_1' \\* I\nB) NS\\_0 = PS\\_0 \\* I' + PS\\_1 \\* 'PS\\_0' \\* I\nC) NS\\_1 = PS\\_0 \\* I + PS\\_0 \\* 'PS\\_1' \\* I\nD) NS\\_0 = PS\\_0 + PS\\_0 \\* 'PS\\_1' \\* I"}
{"questionID":30,"image":"DigitalQ30.png","question":"Derive the function for the Karnaugh map shown in the figure: ","options":["a) O = PS_1 * I + PS_0","b) O = PS_1 * I * PS_0","c) O = PS_1 * I'","d) O = PS_1 * l"],"questionType":"multiChoice","image_type":"table","ans":"D","subject":"Digital Design","gpt4o":"A","llava:7b":" A ","llava:13b":"","llava:34b":"C","llava-llama3:latest":"A"}
{"questionID":31,"image":"DigitalQ31.png","question":"What is the main difference between the Mealy machine implementations in figure a and figure b? ","options":["a) Figure a includes the first input bit, whereas figure b excludes the first input bit","b) Figure a includes the last input bit, whereas figure b excludes the last input bit","c) Figure a excludes the first input bit, whereas figure b includes the first input bit","d) Figure a excludes the last input bit, whereas figure b includes the last input bit"],"questionType":"multiChoice","image_type":"diagram","ans":"C","subject":"Digital Design","gpt4o":"A","llava:7b":" A ","llava:13b":" C","llava:34b":"A","llava-llama3:latest":"A"}
{"questionID":32,"image":"DigitalQ32.png","question":"Derive the function for Q given the stable table and excitation maps as shown in the figures: ","options":["a) Q = S'Q + S","b) Q = S'R'q + SR'","c) Q = SR' + R'q","b) Q = S'Q + SR'"],"questionType":"multiChoice","image_type":"mixed","ans":"C","subject":"Digital Design","gpt4o":"C","llava:7b":" A ","llava:13b":" B","llava:34b":"b) Q = S'R'q + SR'","llava-llama3:latest":"a) Q = S'Q + SR'q\nb) Q = S'R'q + SR'\nc) Q = SR' + R'q\nd) Q = S'Q + SR'"}
{"questionID":33,"image":"DigitalQ33.png","question":"When does static-1 hazard occur as indicated in the timing diagram? ","options":["a) When b = 1, c = 1, and a changes from 1 to 0","b) When b = 0, c = 1, and a changes from 1 to 0","c) When b = 0, c = 1, and a changes from 0 to 1","d) When b = 1, c = 0, and a changes from 0 to 1"],"questionType":"multiChoice","image_type":"diagram","ans":"B","subject":"Digital Design","gpt4o":"B","llava:7b":" A ","llava:13b":"","llava:34b":"C","llava-llama3:latest":"B"}
{"questionID":34,"image":"DigitalQ34.png","question":"Where is data stored in this 16x2 ROM?","options":["a) In the output lines O_o to O_15","b) In an array of D flip-flops","c) In buffer enabled signals","d) In input lines A_0 to A_3"],"questionType":"multiChoice","image_type":"diagram","ans":"B","subject":"Digital Design","gpt4o":"B","llava:7b":" B ","llava:13b":"","llava:34b":"A","llava-llama3:latest":"A"}
{"questionID":35,"image":"DigitalQ35.png","question":"Consider the PLD (Programmable Logic Device) model depicted in the figure. Under what conditions will the output of the uppermost AND gate be 1?","options":["a) When A_2', A_1', and A_0' are all equal to 1","b) When the address bits A_2, A_1, and A_0 are all equal to 0 (i.e., when A_2 A_1 A_0 = 000)","c) Both conditions (a) and (b) will result in the uppermost AND gate output being 1","d) Neither condition (a) nor (b) will result in the uppermost AND gate output being 1"],"questionType":"multiChoice","image_type":"diagram","ans":"C","subject":"Digital Design","gpt4o":"B","llava:7b":" A ","llava:13b":" B","llava:34b":"B","llava-llama3:latest":"A a) When A_2', A_1', and A_0' are all equal to 1 B b) When the address bits A_2, A_1, and A_0 are all equal to 0 (i.e., when A_2 A_1 A_0 = 000) C c) Both conditions (a) and (b) will result in the uppermost AND gate output being 1 D d) Neither condition (a) nor (b) will result in the uppermost AND gate output being 1"}