

================================================================
== Vivado HLS Report for 'HLS_accel'
================================================================
* Date:           Mon Nov 13 16:40:30 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Lab_5_Inshallah
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.092|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5359|  5359|  5359|  5359|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1024|  1024|         1|          1|          1|  1024|    yes   |
        |- Loop 2     |  1024|  1024|         1|          1|          1|  1024|    yes   |
        |- Loop 3     |  1088|  1088|        34|          -|          -|    32|    no    |
        | + Loop 3.1  |    32|    32|         1|          -|          -|    32|    no    |
        |- Loop 4     |  1189|  1189|       167|          1|          1|  1024|    yes   |
        |- Loop 5     |  1025|  1025|         3|          1|          1|  1024|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 167
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 179
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 167, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 }
  Pipeline-3 : II = 1, D = 3, States = { 176 177 178 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_flatten)
	2  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / (exitcond_flatten8)
	4  / (!exitcond_flatten8)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond4_i_i)
	8  / (exitcond4_i_i)
7 --> 
	7  / (!exitcond3_i_i)
	6  / (exitcond3_i_i)
8 --> 
	175  / (exitcond_flatten1)
	9  / (!exitcond_flatten1)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	8  / true
175 --> 
	176  / true
176 --> 
	179  / (exitcond_flatten2)
	177  / (!exitcond_flatten2)
177 --> 
	178  / true
178 --> 
	176  / true
179 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_data_V), !map !50"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_keep_V), !map !56"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_strb_V), !map !60"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_user_V), !map !64"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_last_V), !map !68"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_id_V), !map !72"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_dest_V), !map !76"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_data_V), !map !80"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_keep_V), !map !86"   --->   Operation 188 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_strb_V), !map !90"   --->   Operation 189 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_user_V), !map !94"   --->   Operation 190 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_last_V), !map !98"   --->   Operation 191 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_id_V), !map !102"   --->   Operation 192 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_dest_V), !map !106"   --->   Operation 193 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%a_0 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 194 'alloca' 'a_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%a_1 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 195 'alloca' 'a_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%a_2 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 196 'alloca' 'a_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%a_3 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 197 'alloca' 'a_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%a_4 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 198 'alloca' 'a_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%a_5 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 199 'alloca' 'a_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%a_6 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 200 'alloca' 'a_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%a_7 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 201 'alloca' 'a_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%a_8 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 202 'alloca' 'a_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%a_9 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 203 'alloca' 'a_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%a_10 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 204 'alloca' 'a_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%a_11 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 205 'alloca' 'a_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%a_12 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 206 'alloca' 'a_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%a_13 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 207 'alloca' 'a_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%a_14 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 208 'alloca' 'a_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%a_15 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 209 'alloca' 'a_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%b_0 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 210 'alloca' 'b_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%b_1 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 211 'alloca' 'b_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%b_2 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 212 'alloca' 'b_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%b_3 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 213 'alloca' 'b_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%b_4 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 214 'alloca' 'b_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%b_5 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 215 'alloca' 'b_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%b_6 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 216 'alloca' 'b_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%b_7 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 217 'alloca' 'b_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%b_8 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 218 'alloca' 'b_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%b_9 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 219 'alloca' 'b_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%b_10 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 220 'alloca' 'b_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%b_11 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 221 'alloca' 'b_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%b_12 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 222 'alloca' 'b_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%b_13 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 223 'alloca' 'b_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%b_14 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 224 'alloca' 'b_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%b_15 = alloca [64 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 225 'alloca' 'b_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%out = alloca [1024 x float], align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:137->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 226 'alloca' 'out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @HLS_accel_str) nounwind"   --->   Operation 227 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [12 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:23]   --->   Operation 228 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, [5 x i8]* @p_str36, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)" [../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:24]   --->   Operation 229 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V, [5 x i8]* @p_str36, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)" [../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:25]   --->   Operation 230 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (1.76ns)   --->   "br label %.preheader8.i" [../../../../lab5_template/lab5_template/vhls/mmult.h:142->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 231 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.26>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]"   --->   Operation 232 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %0 ], [ %tmp_1_mid2_v, %1 ]" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 233 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%j_0_i = phi i6 [ 0, %0 ], [ %j, %1 ]"   --->   Operation 234 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Operation 235 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (1.63ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Operation 236 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader6.i.preheader, label %.preheader8.preheader.i"   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (1.82ns)   --->   "%i = add i6 1, %i_0_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:142->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 238 'add' 'i' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (1.42ns)   --->   "%exitcond4_i = icmp eq i6 %j_0_i, -32" [../../../../lab5_template/lab5_template/vhls/mmult.h:143->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 239 'icmp' 'exitcond4_i' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (1.18ns)   --->   "%j_0_i_mid2 = select i1 %exitcond4_i, i6 0, i6 %j_0_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:143->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 240 'select' 'j_0_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (1.18ns)   --->   "%tmp_1_mid2_v = select i1 %exitcond4_i, i6 %i, i6 %i_0_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 241 'select' 'tmp_1_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [../../../../lab5_template/lab5_template/vhls/mmult.h:144->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 242 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [../../../../lab5_template/lab5_template/vhls/mmult.h:145->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 243 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%empty_24 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Operation 244 'read' 'empty_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%INPUT_STREAM_data_V_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_24, 0"   --->   Operation 245 'extractvalue' 'INPUT_STREAM_data_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %INPUT_STREAM_data_V_s to float" [../../../../lab5_template/lab5_template/vhls/mmult.h:88->../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 246 'bitcast' 'ret' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%arrayNo_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_0_i_mid2, i32 1, i32 5)" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 247 'partselect' 'arrayNo_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i6 %j_0_i_mid2 to i1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 248 'trunc' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_1_mid2_v, i1 %tmp_2)" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 249 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_1 = zext i7 %tmp to i64" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 250 'zext' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 251 'getelementptr' 'a_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 252 'getelementptr' 'a_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 253 'getelementptr' 'a_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 254 'getelementptr' 'a_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [64 x float]* %a_4, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 255 'getelementptr' 'a_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [64 x float]* %a_5, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 256 'getelementptr' 'a_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [64 x float]* %a_6, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 257 'getelementptr' 'a_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr [64 x float]* %a_7, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 258 'getelementptr' 'a_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr [64 x float]* %a_8, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 259 'getelementptr' 'a_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr [64 x float]* %a_9, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 260 'getelementptr' 'a_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%a_10_addr = getelementptr [64 x float]* %a_10, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 261 'getelementptr' 'a_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%a_11_addr = getelementptr [64 x float]* %a_11, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 262 'getelementptr' 'a_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%a_12_addr = getelementptr [64 x float]* %a_12, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 263 'getelementptr' 'a_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%a_13_addr = getelementptr [64 x float]* %a_13, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 264 'getelementptr' 'a_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%a_14_addr = getelementptr [64 x float]* %a_14, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 265 'getelementptr' 'a_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%a_15_addr = getelementptr [64 x float]* %a_15, i64 0, i64 %tmp_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 266 'getelementptr' 'a_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (1.42ns)   --->   "switch i5 %arrayNo_cast, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 267 'switch' <Predicate = (!exitcond_flatten)> <Delay = 1.42>
ST_2 : Operation 268 [1/1] (3.25ns)   --->   "store float %ret, float* %a_14_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 268 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 269 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 14)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (3.25ns)   --->   "store float %ret, float* %a_13_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 270 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 271 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 13)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (3.25ns)   --->   "store float %ret, float* %a_12_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 272 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 273 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 12)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (3.25ns)   --->   "store float %ret, float* %a_11_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 274 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 275 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 11)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (3.25ns)   --->   "store float %ret, float* %a_10_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 276 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 277 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 10)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (3.25ns)   --->   "store float %ret, float* %a_9_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 278 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 279 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 9)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (3.25ns)   --->   "store float %ret, float* %a_8_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 280 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 281 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 8)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (3.25ns)   --->   "store float %ret, float* %a_7_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 282 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 283 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 7)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (3.25ns)   --->   "store float %ret, float* %a_6_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 284 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 285 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 6)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (3.25ns)   --->   "store float %ret, float* %a_5_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 286 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 287 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 5)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (3.25ns)   --->   "store float %ret, float* %a_4_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 288 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 289 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 4)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (3.25ns)   --->   "store float %ret, float* %a_3_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 290 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 291 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 3)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (3.25ns)   --->   "store float %ret, float* %a_2_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 292 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 293 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 2)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (3.25ns)   --->   "store float %ret, float* %a_1_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 294 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 295 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 1)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (3.25ns)   --->   "store float %ret, float* %a_0_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 296 'store' <Predicate = (!exitcond_flatten & arrayNo_cast == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 297 'br' <Predicate = (!exitcond_flatten & arrayNo_cast == 0)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (3.25ns)   --->   "store float %ret, float* %a_15_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 298 'store' <Predicate = (!exitcond_flatten & arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "br label %1" [../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 299 'br' <Predicate = (!exitcond_flatten & arrayNo_cast != 0 & arrayNo_cast != 1 & arrayNo_cast != 2 & arrayNo_cast != 3 & arrayNo_cast != 4 & arrayNo_cast != 5 & arrayNo_cast != 6 & arrayNo_cast != 7 & arrayNo_cast != 8 & arrayNo_cast != 9 & arrayNo_cast != 10 & arrayNo_cast != 11 & arrayNo_cast != 12 & arrayNo_cast != 13 & arrayNo_cast != 14)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3)" [../../../../lab5_template/lab5_template/vhls/mmult.h:149->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 300 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (1.82ns)   --->   "%j = add i6 %j_0_i_mid2, 1" [../../../../lab5_template/lab5_template/vhls/mmult.h:143->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 301 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "br label %.preheader8.i" [../../../../lab5_template/lab5_template/vhls/mmult.h:143->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 302 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 303 [1/1] (1.76ns)   --->   "br label %.preheader6.i" [../../../../lab5_template/lab5_template/vhls/mmult.h:152->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 303 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.09>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %2 ], [ 0, %.preheader6.i.preheader ]"   --->   Operation 304 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%i1_0_i = phi i6 [ %arrayNo1_cast_mid2_v, %2 ], [ 0, %.preheader6.i.preheader ]" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 305 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%j2_0_i = phi i6 [ %j_1, %2 ], [ 0, %.preheader6.i.preheader ]"   --->   Operation 306 'phi' 'j2_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (1.88ns)   --->   "%exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -1024"   --->   Operation 307 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (1.63ns)   --->   "%indvar_flatten_next7 = add i11 %indvar_flatten6, 1"   --->   Operation 308 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.preheader, label %.preheader7.i"   --->   Operation 309 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (1.82ns)   --->   "%i_1 = add i6 1, %i1_0_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:152->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 310 'add' 'i_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (1.42ns)   --->   "%exitcond2_i = icmp eq i6 %j2_0_i, -32" [../../../../lab5_template/lab5_template/vhls/mmult.h:153->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 311 'icmp' 'exitcond2_i' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (1.18ns)   --->   "%j2_0_i_mid2 = select i1 %exitcond2_i, i6 0, i6 %j2_0_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:153->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 312 'select' 'j2_0_i_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (1.18ns)   --->   "%arrayNo1_cast_mid2_v = select i1 %exitcond2_i, i6 %i_1, i6 %i1_0_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 313 'select' 'arrayNo1_cast_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%arrayNo1_cast_mid2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %arrayNo1_cast_mid2_v, i32 1, i32 5)" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 314 'partselect' 'arrayNo1_cast_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_4 = shl i6 %arrayNo1_cast_mid2_v, 5" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 315 'shl' 'tmp_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_8_cast = zext i6 %tmp_4 to i7" [../../../../lab5_template/lab5_template/vhls/mmult.h:154->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 316 'zext' 'tmp_8_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [../../../../lab5_template/lab5_template/vhls/mmult.h:154->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 317 'specregionbegin' 'tmp_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [../../../../lab5_template/lab5_template/vhls/mmult.h:155->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 318 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%empty_26 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Operation 319 'read' 'empty_26' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%INPUT_STREAM_data_V_1 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_26, 0"   --->   Operation 320 'extractvalue' 'INPUT_STREAM_data_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%ret_1 = bitcast i32 %INPUT_STREAM_data_V_1 to float" [../../../../lab5_template/lab5_template/vhls/mmult.h:88->../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 321 'bitcast' 'ret_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_6_cast = zext i6 %j2_0_i_mid2 to i7" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 322 'zext' 'tmp_6_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_9 = add i7 %tmp_8_cast, %tmp_6_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 323 'add' 'tmp_9' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i7 %tmp_9 to i64" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 324 'zext' 'tmp_9_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [64 x float]* %b_0, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 325 'getelementptr' 'b_0_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [64 x float]* %b_1, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 326 'getelementptr' 'b_1_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [64 x float]* %b_2, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 327 'getelementptr' 'b_2_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr [64 x float]* %b_3, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 328 'getelementptr' 'b_3_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%b_4_addr = getelementptr [64 x float]* %b_4, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 329 'getelementptr' 'b_4_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%b_5_addr = getelementptr [64 x float]* %b_5, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 330 'getelementptr' 'b_5_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%b_6_addr = getelementptr [64 x float]* %b_6, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 331 'getelementptr' 'b_6_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%b_7_addr = getelementptr [64 x float]* %b_7, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 332 'getelementptr' 'b_7_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%b_8_addr = getelementptr [64 x float]* %b_8, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 333 'getelementptr' 'b_8_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%b_9_addr = getelementptr [64 x float]* %b_9, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 334 'getelementptr' 'b_9_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%b_10_addr = getelementptr [64 x float]* %b_10, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 335 'getelementptr' 'b_10_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%b_11_addr = getelementptr [64 x float]* %b_11, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 336 'getelementptr' 'b_11_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%b_12_addr = getelementptr [64 x float]* %b_12, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 337 'getelementptr' 'b_12_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%b_13_addr = getelementptr [64 x float]* %b_13, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 338 'getelementptr' 'b_13_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%b_14_addr = getelementptr [64 x float]* %b_14, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 339 'getelementptr' 'b_14_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%b_15_addr = getelementptr [64 x float]* %b_15, i64 0, i64 %tmp_9_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 340 'getelementptr' 'b_15_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (1.42ns)   --->   "switch i5 %arrayNo1_cast_mid2, label %branch31 [
    i5 0, label %branch16
    i5 1, label %branch17
    i5 2, label %branch18
    i5 3, label %branch19
    i5 4, label %branch20
    i5 5, label %branch21
    i5 6, label %branch22
    i5 7, label %branch23
    i5 8, label %branch24
    i5 9, label %branch25
    i5 10, label %branch26
    i5 11, label %branch27
    i5 12, label %branch28
    i5 13, label %branch29
    i5 14, label %branch30
  ]" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 341 'switch' <Predicate = (!exitcond_flatten8)> <Delay = 1.42>
ST_4 : Operation 342 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_14_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 342 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 343 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 14)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_13_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 344 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 345 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 13)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_12_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 346 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 347 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 12)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_11_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 348 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 349 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 11)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_10_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 350 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 351 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 10)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_9_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 352 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 353 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 9)> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_8_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 354 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 355 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 8)> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_7_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 356 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 357 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 7)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_6_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 358 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 359 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 6)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_5_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 360 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 361 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 5)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_4_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 362 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 363 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 4)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_3_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 364 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 365 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 3)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_2_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 366 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 367 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 2)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_1_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 368 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 369 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 1)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_0_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 370 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 371 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 == 0)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_15_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 372 'store' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 != 0 & arrayNo1_cast_mid2 != 1 & arrayNo1_cast_mid2 != 2 & arrayNo1_cast_mid2 != 3 & arrayNo1_cast_mid2 != 4 & arrayNo1_cast_mid2 != 5 & arrayNo1_cast_mid2 != 6 & arrayNo1_cast_mid2 != 7 & arrayNo1_cast_mid2 != 8 & arrayNo1_cast_mid2 != 9 & arrayNo1_cast_mid2 != 10 & arrayNo1_cast_mid2 != 11 & arrayNo1_cast_mid2 != 12 & arrayNo1_cast_mid2 != 13 & arrayNo1_cast_mid2 != 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "br label %2" [../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 373 'br' <Predicate = (!exitcond_flatten8 & arrayNo1_cast_mid2 != 0 & arrayNo1_cast_mid2 != 1 & arrayNo1_cast_mid2 != 2 & arrayNo1_cast_mid2 != 3 & arrayNo1_cast_mid2 != 4 & arrayNo1_cast_mid2 != 5 & arrayNo1_cast_mid2 != 6 & arrayNo1_cast_mid2 != 7 & arrayNo1_cast_mid2 != 8 & arrayNo1_cast_mid2 != 9 & arrayNo1_cast_mid2 != 10 & arrayNo1_cast_mid2 != 11 & arrayNo1_cast_mid2 != 12 & arrayNo1_cast_mid2 != 13 & arrayNo1_cast_mid2 != 14)> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_7)" [../../../../lab5_template/lab5_template/vhls/mmult.h:158->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 374 'specregionend' 'empty_25' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j2_0_i_mid2, 1" [../../../../lab5_template/lab5_template/vhls/mmult.h:153->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 375 'add' 'j_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "br label %.preheader6.i" [../../../../lab5_template/lab5_template/vhls/mmult.h:153->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 376 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 377 [1/1] (1.76ns)   --->   "br label %.preheader" [../../../../lab5_template/lab5_template/vhls/mmult.h:49->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 377 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i6 [ %i_2, %.preheader.loopexit ], [ 0, %.preheader.preheader ]"   --->   Operation 378 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (1.42ns)   --->   "%exitcond4_i_i = icmp eq i6 %i_0_i_i, -32" [../../../../lab5_template/lab5_template/vhls/mmult.h:49->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 379 'icmp' 'exitcond4_i_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 380 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i_0_i_i, 1" [../../../../lab5_template/lab5_template/vhls/mmult.h:49->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 381 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i_i, label %.preheader.i.i.preheader, label %.preheader6.preheader.i.i" [../../../../lab5_template/lab5_template/vhls/mmult.h:49->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 382 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0_i_i, i5 0)" [../../../../lab5_template/lab5_template/vhls/mmult.h:49->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 383 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i11 %tmp_s to i12" [../../../../lab5_template/lab5_template/vhls/mmult.h:51->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 384 'zext' 'tmp_16_cast' <Predicate = (!exitcond4_i_i)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (1.76ns)   --->   "br label %.preheader6.i.i" [../../../../lab5_template/lab5_template/vhls/mmult.h:51->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 385 'br' <Predicate = (!exitcond4_i_i)> <Delay = 1.76>
ST_6 : Operation 386 [1/1] (1.76ns)   --->   "br label %.preheader.i.i"   --->   Operation 386 'br' <Predicate = (exitcond4_i_i)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i6 [ %j_2, %3 ], [ 0, %.preheader6.preheader.i.i ]"   --->   Operation 387 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (1.42ns)   --->   "%exitcond3_i_i = icmp eq i6 %j_0_i_i, -32" [../../../../lab5_template/lab5_template/vhls/mmult.h:51->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 388 'icmp' 'exitcond3_i_i' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 389 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j_0_i_i, 1" [../../../../lab5_template/lab5_template/vhls/mmult.h:51->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 390 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i_i, label %.preheader.loopexit, label %3" [../../../../lab5_template/lab5_template/vhls/mmult.h:51->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 391 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_cast = zext i6 %j_0_i_i to i12" [../../../../lab5_template/lab5_template/vhls/mmult.h:53->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 392 'zext' 'tmp_cast' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>
ST_7 : Operation 393 [1/1] (1.63ns)   --->   "%tmp_21 = add i12 %tmp_16_cast, %tmp_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:53->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 393 'add' 'tmp_21' <Predicate = (!exitcond3_i_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i12 %tmp_21 to i64" [../../../../lab5_template/lab5_template/vhls/mmult.h:53->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 394 'zext' 'tmp_29_cast' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [1024 x float]* %out, i64 0, i64 %tmp_29_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:53->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 395 'getelementptr' 'out_addr' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %out_addr, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:53->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 396 'store' <Predicate = (!exitcond3_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "br label %.preheader6.i.i" [../../../../lab5_template/lab5_template/vhls/mmult.h:51->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 397 'br' <Predicate = (!exitcond3_i_i)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 398 'br' <Predicate = (exitcond3_i_i)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 6.07>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader5.i.i ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 399 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%i1_0_i_i = phi i6 [ %p_v, %.preheader5.i.i ], [ 0, %.preheader.i.i.preheader ]" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 400 'phi' 'i1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%j2_0_i_i = phi i6 [ %j_4, %.preheader5.i.i ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 401 'phi' 'j2_0_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i1_0_i_i, i1 false)" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 402 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_8 = or i7 %tmp_6, 1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 403 'or' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_8)" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 404 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (1.88ns)   --->   "%exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -1024"   --->   Operation 405 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 406 [1/1] (1.63ns)   --->   "%indvar_flatten_next1 = add i11 %indvar_flatten1, 1"   --->   Operation 406 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader.i.preheader, label %.preheader5.i.i"   --->   Operation 407 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (1.82ns)   --->   "%i_3 = add i6 %i1_0_i_i, 1" [../../../../lab5_template/lab5_template/vhls/mmult.h:57->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 408 'add' 'i_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 409 [1/1] (1.42ns)   --->   "%exitcond1_i_i = icmp eq i6 %j2_0_i_i, -32" [../../../../lab5_template/lab5_template/vhls/mmult.h:59->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 409 'icmp' 'exitcond1_i_i' <Predicate = (!exitcond_flatten1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 410 [1/1] (1.18ns)   --->   "%j2_0_i_i_mid2 = select i1 %exitcond1_i_i, i6 0, i6 %j2_0_i_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:59->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 410 'select' 'j2_0_i_i_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_3, i1 false)" [../../../../lab5_template/lab5_template/vhls/mmult.h:57->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 411 'bitconcatenate' 'tmp_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node a_0_load_1_mid2)   --->   "%tmp_16 = or i7 %tmp_15, 1" [../../../../lab5_template/lab5_template/vhls/mmult.h:57->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 412 'or' 'tmp_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node a_0_load_1_mid2)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_16)" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 413 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (1.18ns)   --->   "%p_v = select i1 %exitcond1_i_i, i6 %i_3, i6 %i1_0_i_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 414 'select' 'p_v' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 415 [1/1] (0.99ns)   --->   "%a_0_load_mid2_v = select i1 %exitcond1_i_i, i7 %tmp_15, i7 %tmp_6" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 415 'select' 'a_0_load_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%a_0_load_mid2 = zext i7 %a_0_load_mid2_v to i64" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 416 'zext' 'a_0_load_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr [64 x float]* %a_0, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 417 'getelementptr' 'a_0_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 418 [2/2] (3.25ns)   --->   "%a_0_load = load float* %a_0_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 418 'load' 'a_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 419 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_0_load_1_mid2 = select i1 %exitcond1_i_i, i64 %tmp_17, i64 %tmp_14" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 419 'select' 'a_0_load_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_10 = zext i6 %j2_0_i_i_mid2 to i64" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 420 'zext' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr [64 x float]* %b_0, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 421 'getelementptr' 'b_0_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 422 [2/2] (3.25ns)   --->   "%b_0_load = load float* %b_0_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 422 'load' 'b_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 423 [1/1] (1.82ns)   --->   "%j_4 = add i6 %j2_0_i_i_mid2, 1" [../../../../lab5_template/lab5_template/vhls/mmult.h:59->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 423 'add' 'j_4' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 424 [1/2] (3.25ns)   --->   "%a_0_load = load float* %a_0_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 424 'load' 'a_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 425 [1/2] (3.25ns)   --->   "%b_0_load = load float* %b_0_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 425 'load' 'b_0_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 426 [4/4] (5.70ns)   --->   "%tmp_11 = fmul float %a_0_load, %b_0_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 426 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 427 [3/4] (5.70ns)   --->   "%tmp_11 = fmul float %a_0_load, %b_0_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 427 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %p_v, i5 0)" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 428 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i11 %tmp_18 to i12" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 429 'zext' 'tmp_26_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_10_cast1 = zext i6 %j2_0_i_i_mid2 to i12" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 430 'zext' 'tmp_10_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 431 [1/1] (1.63ns)   --->   "%tmp_20 = add i12 %tmp_26_cast, %tmp_10_cast1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 431 'add' 'tmp_20' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i12 %tmp_20 to i64" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 432 'zext' 'tmp_28_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [1024 x float]* %out, i64 0, i64 %tmp_28_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 433 'getelementptr' 'out_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 434 [2/4] (5.70ns)   --->   "%tmp_11 = fmul float %a_0_load, %b_0_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 434 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 435 [2/2] (3.25ns)   --->   "%out_load = load float* %out_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 435 'load' 'out_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 436 [1/1] (0.00ns)   --->   "%a_0_addr_2 = getelementptr [64 x float]* %a_0, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 436 'getelementptr' 'a_0_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 437 [2/2] (3.25ns)   --->   "%a_0_load_1 = load float* %a_0_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 437 'load' 'a_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i6 %j2_0_i_i_mid2 to i7" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 438 'zext' 'tmp_10_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 439 [1/1] (1.87ns)   --->   "%tmp_19 = add i7 %tmp_10_cast, 32" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 439 'add' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i7 %tmp_19 to i64" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 440 'zext' 'tmp_27_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 441 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr [64 x float]* %b_0, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 441 'getelementptr' 'b_0_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 442 [1/4] (5.70ns)   --->   "%tmp_11 = fmul float %a_0_load, %b_0_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 442 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 443 [1/2] (3.25ns)   --->   "%out_load = load float* %out_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 443 'load' 'out_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 444 [2/2] (3.25ns)   --->   "%b_0_load_1 = load float* %b_0_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 444 'load' 'b_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 445 [1/2] (3.25ns)   --->   "%a_0_load_1 = load float* %a_0_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 445 'load' 'a_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 446 [5/5] (7.25ns)   --->   "%tmp_12 = fadd float %out_load, %tmp_11" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 446 'fadd' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [1/2] (3.25ns)   --->   "%b_0_load_1 = load float* %b_0_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 447 'load' 'b_0_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 448 [4/5] (7.25ns)   --->   "%tmp_12 = fadd float %out_load, %tmp_11" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 448 'fadd' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 449 [4/4] (5.70ns)   --->   "%tmp_17_1 = fmul float %a_0_load_1, %b_0_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 449 'fmul' 'tmp_17_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 450 [3/5] (7.25ns)   --->   "%tmp_12 = fadd float %out_load, %tmp_11" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 450 'fadd' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 451 [3/4] (5.70ns)   --->   "%tmp_17_1 = fmul float %a_0_load_1, %b_0_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 451 'fmul' 'tmp_17_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 452 [2/5] (7.25ns)   --->   "%tmp_12 = fadd float %out_load, %tmp_11" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 452 'fadd' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 453 [2/4] (5.70ns)   --->   "%tmp_17_1 = fmul float %a_0_load_1, %b_0_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 453 'fmul' 'tmp_17_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 454 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr [64 x float]* %a_1, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 454 'getelementptr' 'a_1_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 455 [2/2] (3.25ns)   --->   "%a_1_load = load float* %a_1_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 455 'load' 'a_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr [64 x float]* %b_1, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 456 'getelementptr' 'b_1_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 457 [1/5] (7.25ns)   --->   "%tmp_12 = fadd float %out_load, %tmp_11" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 457 'fadd' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 458 [1/4] (5.70ns)   --->   "%tmp_17_1 = fmul float %a_0_load_1, %b_0_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 458 'fmul' 'tmp_17_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 459 [2/2] (3.25ns)   --->   "%b_1_load = load float* %b_1_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 459 'load' 'b_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 460 [1/2] (3.25ns)   --->   "%a_1_load = load float* %a_1_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 460 'load' 'a_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 461 [5/5] (7.25ns)   --->   "%tmp_18_1 = fadd float %tmp_12, %tmp_17_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 461 'fadd' 'tmp_18_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 462 [1/2] (3.25ns)   --->   "%b_1_load = load float* %b_1_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 462 'load' 'b_1_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 463 [4/5] (7.25ns)   --->   "%tmp_18_1 = fadd float %tmp_12, %tmp_17_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 463 'fadd' 'tmp_18_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 464 [4/4] (5.70ns)   --->   "%tmp_17_2 = fmul float %a_1_load, %b_1_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 464 'fmul' 'tmp_17_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.25>
ST_21 : Operation 465 [3/5] (7.25ns)   --->   "%tmp_18_1 = fadd float %tmp_12, %tmp_17_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 465 'fadd' 'tmp_18_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 466 [3/4] (5.70ns)   --->   "%tmp_17_2 = fmul float %a_1_load, %b_1_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 466 'fmul' 'tmp_17_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.25>
ST_22 : Operation 467 [2/5] (7.25ns)   --->   "%tmp_18_1 = fadd float %tmp_12, %tmp_17_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 467 'fadd' 'tmp_18_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 468 [2/4] (5.70ns)   --->   "%tmp_17_2 = fmul float %a_1_load, %b_1_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 468 'fmul' 'tmp_17_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 7.25>
ST_23 : Operation 469 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr [64 x float]* %a_1, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 469 'getelementptr' 'a_1_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 470 [2/2] (3.25ns)   --->   "%a_1_load_1 = load float* %a_1_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 470 'load' 'a_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 471 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr [64 x float]* %b_1, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 471 'getelementptr' 'b_1_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 472 [1/5] (7.25ns)   --->   "%tmp_18_1 = fadd float %tmp_12, %tmp_17_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 472 'fadd' 'tmp_18_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 473 [1/4] (5.70ns)   --->   "%tmp_17_2 = fmul float %a_1_load, %b_1_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 473 'fmul' 'tmp_17_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 474 [2/2] (3.25ns)   --->   "%b_1_load_1 = load float* %b_1_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 474 'load' 'b_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 22> <Delay = 7.25>
ST_24 : Operation 475 [1/2] (3.25ns)   --->   "%a_1_load_1 = load float* %a_1_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 475 'load' 'a_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 476 [5/5] (7.25ns)   --->   "%tmp_18_2 = fadd float %tmp_18_1, %tmp_17_2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 476 'fadd' 'tmp_18_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 477 [1/2] (3.25ns)   --->   "%b_1_load_1 = load float* %b_1_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 477 'load' 'b_1_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 23> <Delay = 7.25>
ST_25 : Operation 478 [4/5] (7.25ns)   --->   "%tmp_18_2 = fadd float %tmp_18_1, %tmp_17_2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 478 'fadd' 'tmp_18_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 479 [4/4] (5.70ns)   --->   "%tmp_17_3 = fmul float %a_1_load_1, %b_1_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 479 'fmul' 'tmp_17_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 7.25>
ST_26 : Operation 480 [3/5] (7.25ns)   --->   "%tmp_18_2 = fadd float %tmp_18_1, %tmp_17_2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 480 'fadd' 'tmp_18_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 481 [3/4] (5.70ns)   --->   "%tmp_17_3 = fmul float %a_1_load_1, %b_1_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 481 'fmul' 'tmp_17_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 7.25>
ST_27 : Operation 482 [2/5] (7.25ns)   --->   "%tmp_18_2 = fadd float %tmp_18_1, %tmp_17_2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 482 'fadd' 'tmp_18_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 483 [2/4] (5.70ns)   --->   "%tmp_17_3 = fmul float %a_1_load_1, %b_1_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 483 'fmul' 'tmp_17_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 7.25>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr [64 x float]* %a_2, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 484 'getelementptr' 'a_2_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 485 [2/2] (3.25ns)   --->   "%a_2_load = load float* %a_2_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 485 'load' 'a_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 486 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr [64 x float]* %b_2, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 486 'getelementptr' 'b_2_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_28 : Operation 487 [1/5] (7.25ns)   --->   "%tmp_18_2 = fadd float %tmp_18_1, %tmp_17_2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 487 'fadd' 'tmp_18_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 488 [1/4] (5.70ns)   --->   "%tmp_17_3 = fmul float %a_1_load_1, %b_1_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 488 'fmul' 'tmp_17_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 489 [2/2] (3.25ns)   --->   "%b_2_load = load float* %b_2_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 489 'load' 'b_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 27> <Delay = 7.25>
ST_29 : Operation 490 [1/2] (3.25ns)   --->   "%a_2_load = load float* %a_2_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 490 'load' 'a_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 491 [5/5] (7.25ns)   --->   "%tmp_18_3 = fadd float %tmp_18_2, %tmp_17_3" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 491 'fadd' 'tmp_18_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 492 [1/2] (3.25ns)   --->   "%b_2_load = load float* %b_2_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 492 'load' 'b_2_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 28> <Delay = 7.25>
ST_30 : Operation 493 [4/5] (7.25ns)   --->   "%tmp_18_3 = fadd float %tmp_18_2, %tmp_17_3" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 493 'fadd' 'tmp_18_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 494 [4/4] (5.70ns)   --->   "%tmp_17_4 = fmul float %a_2_load, %b_2_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 494 'fmul' 'tmp_17_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 7.25>
ST_31 : Operation 495 [3/5] (7.25ns)   --->   "%tmp_18_3 = fadd float %tmp_18_2, %tmp_17_3" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 495 'fadd' 'tmp_18_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 496 [3/4] (5.70ns)   --->   "%tmp_17_4 = fmul float %a_2_load, %b_2_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 496 'fmul' 'tmp_17_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 7.25>
ST_32 : Operation 497 [2/5] (7.25ns)   --->   "%tmp_18_3 = fadd float %tmp_18_2, %tmp_17_3" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 497 'fadd' 'tmp_18_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 498 [2/4] (5.70ns)   --->   "%tmp_17_4 = fmul float %a_2_load, %b_2_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 498 'fmul' 'tmp_17_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 7.25>
ST_33 : Operation 499 [1/1] (0.00ns)   --->   "%a_2_addr_2 = getelementptr [64 x float]* %a_2, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 499 'getelementptr' 'a_2_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 500 [2/2] (3.25ns)   --->   "%a_2_load_1 = load float* %a_2_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 500 'load' 'a_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 501 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr [64 x float]* %b_2, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 501 'getelementptr' 'b_2_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_33 : Operation 502 [1/5] (7.25ns)   --->   "%tmp_18_3 = fadd float %tmp_18_2, %tmp_17_3" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 502 'fadd' 'tmp_18_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 503 [1/4] (5.70ns)   --->   "%tmp_17_4 = fmul float %a_2_load, %b_2_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 503 'fmul' 'tmp_17_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 504 [2/2] (3.25ns)   --->   "%b_2_load_1 = load float* %b_2_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 504 'load' 'b_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 32> <Delay = 7.25>
ST_34 : Operation 505 [1/2] (3.25ns)   --->   "%a_2_load_1 = load float* %a_2_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 505 'load' 'a_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 506 [5/5] (7.25ns)   --->   "%tmp_18_4 = fadd float %tmp_18_3, %tmp_17_4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 506 'fadd' 'tmp_18_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 507 [1/2] (3.25ns)   --->   "%b_2_load_1 = load float* %b_2_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 507 'load' 'b_2_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 35 <SV = 33> <Delay = 7.25>
ST_35 : Operation 508 [4/5] (7.25ns)   --->   "%tmp_18_4 = fadd float %tmp_18_3, %tmp_17_4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 508 'fadd' 'tmp_18_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 509 [4/4] (5.70ns)   --->   "%tmp_17_5 = fmul float %a_2_load_1, %b_2_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 509 'fmul' 'tmp_17_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 7.25>
ST_36 : Operation 510 [3/5] (7.25ns)   --->   "%tmp_18_4 = fadd float %tmp_18_3, %tmp_17_4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 510 'fadd' 'tmp_18_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 511 [3/4] (5.70ns)   --->   "%tmp_17_5 = fmul float %a_2_load_1, %b_2_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 511 'fmul' 'tmp_17_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 7.25>
ST_37 : Operation 512 [2/5] (7.25ns)   --->   "%tmp_18_4 = fadd float %tmp_18_3, %tmp_17_4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 512 'fadd' 'tmp_18_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 513 [2/4] (5.70ns)   --->   "%tmp_17_5 = fmul float %a_2_load_1, %b_2_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 513 'fmul' 'tmp_17_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 7.25>
ST_38 : Operation 514 [1/1] (0.00ns)   --->   "%a_3_addr_1 = getelementptr [64 x float]* %a_3, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 514 'getelementptr' 'a_3_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_38 : Operation 515 [2/2] (3.25ns)   --->   "%a_3_load = load float* %a_3_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 515 'load' 'a_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_38 : Operation 516 [1/1] (0.00ns)   --->   "%b_3_addr_1 = getelementptr [64 x float]* %b_3, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 516 'getelementptr' 'b_3_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_38 : Operation 517 [1/5] (7.25ns)   --->   "%tmp_18_4 = fadd float %tmp_18_3, %tmp_17_4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 517 'fadd' 'tmp_18_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 518 [1/4] (5.70ns)   --->   "%tmp_17_5 = fmul float %a_2_load_1, %b_2_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 518 'fmul' 'tmp_17_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 519 [2/2] (3.25ns)   --->   "%b_3_load = load float* %b_3_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 519 'load' 'b_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 39 <SV = 37> <Delay = 7.25>
ST_39 : Operation 520 [1/2] (3.25ns)   --->   "%a_3_load = load float* %a_3_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 520 'load' 'a_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_39 : Operation 521 [5/5] (7.25ns)   --->   "%tmp_18_5 = fadd float %tmp_18_4, %tmp_17_5" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 521 'fadd' 'tmp_18_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 522 [1/2] (3.25ns)   --->   "%b_3_load = load float* %b_3_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 522 'load' 'b_3_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 40 <SV = 38> <Delay = 7.25>
ST_40 : Operation 523 [4/5] (7.25ns)   --->   "%tmp_18_5 = fadd float %tmp_18_4, %tmp_17_5" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 523 'fadd' 'tmp_18_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 524 [4/4] (5.70ns)   --->   "%tmp_17_6 = fmul float %a_3_load, %b_3_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 524 'fmul' 'tmp_17_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 7.25>
ST_41 : Operation 525 [3/5] (7.25ns)   --->   "%tmp_18_5 = fadd float %tmp_18_4, %tmp_17_5" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 525 'fadd' 'tmp_18_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 526 [3/4] (5.70ns)   --->   "%tmp_17_6 = fmul float %a_3_load, %b_3_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 526 'fmul' 'tmp_17_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 7.25>
ST_42 : Operation 527 [2/5] (7.25ns)   --->   "%tmp_18_5 = fadd float %tmp_18_4, %tmp_17_5" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 527 'fadd' 'tmp_18_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 528 [2/4] (5.70ns)   --->   "%tmp_17_6 = fmul float %a_3_load, %b_3_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 528 'fmul' 'tmp_17_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 7.25>
ST_43 : Operation 529 [1/1] (0.00ns)   --->   "%a_3_addr_2 = getelementptr [64 x float]* %a_3, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 529 'getelementptr' 'a_3_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_43 : Operation 530 [2/2] (3.25ns)   --->   "%a_3_load_1 = load float* %a_3_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 530 'load' 'a_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 531 [1/1] (0.00ns)   --->   "%b_3_addr_2 = getelementptr [64 x float]* %b_3, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 531 'getelementptr' 'b_3_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_43 : Operation 532 [1/5] (7.25ns)   --->   "%tmp_18_5 = fadd float %tmp_18_4, %tmp_17_5" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 532 'fadd' 'tmp_18_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 533 [1/4] (5.70ns)   --->   "%tmp_17_6 = fmul float %a_3_load, %b_3_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 533 'fmul' 'tmp_17_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 534 [2/2] (3.25ns)   --->   "%b_3_load_1 = load float* %b_3_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 534 'load' 'b_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 44 <SV = 42> <Delay = 7.25>
ST_44 : Operation 535 [1/2] (3.25ns)   --->   "%a_3_load_1 = load float* %a_3_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 535 'load' 'a_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 536 [5/5] (7.25ns)   --->   "%tmp_18_6 = fadd float %tmp_18_5, %tmp_17_6" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 536 'fadd' 'tmp_18_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 537 [1/2] (3.25ns)   --->   "%b_3_load_1 = load float* %b_3_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 537 'load' 'b_3_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 45 <SV = 43> <Delay = 7.25>
ST_45 : Operation 538 [4/5] (7.25ns)   --->   "%tmp_18_6 = fadd float %tmp_18_5, %tmp_17_6" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 538 'fadd' 'tmp_18_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 539 [4/4] (5.70ns)   --->   "%tmp_17_7 = fmul float %a_3_load_1, %b_3_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 539 'fmul' 'tmp_17_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 7.25>
ST_46 : Operation 540 [3/5] (7.25ns)   --->   "%tmp_18_6 = fadd float %tmp_18_5, %tmp_17_6" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 540 'fadd' 'tmp_18_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 541 [3/4] (5.70ns)   --->   "%tmp_17_7 = fmul float %a_3_load_1, %b_3_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 541 'fmul' 'tmp_17_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 7.25>
ST_47 : Operation 542 [2/5] (7.25ns)   --->   "%tmp_18_6 = fadd float %tmp_18_5, %tmp_17_6" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 542 'fadd' 'tmp_18_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 543 [2/4] (5.70ns)   --->   "%tmp_17_7 = fmul float %a_3_load_1, %b_3_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 543 'fmul' 'tmp_17_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 7.25>
ST_48 : Operation 544 [1/1] (0.00ns)   --->   "%a_4_addr_1 = getelementptr [64 x float]* %a_4, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 544 'getelementptr' 'a_4_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_48 : Operation 545 [2/2] (3.25ns)   --->   "%a_4_load = load float* %a_4_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 545 'load' 'a_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 546 [1/1] (0.00ns)   --->   "%b_4_addr_1 = getelementptr [64 x float]* %b_4, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 546 'getelementptr' 'b_4_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_48 : Operation 547 [1/5] (7.25ns)   --->   "%tmp_18_6 = fadd float %tmp_18_5, %tmp_17_6" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 547 'fadd' 'tmp_18_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 548 [1/4] (5.70ns)   --->   "%tmp_17_7 = fmul float %a_3_load_1, %b_3_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 548 'fmul' 'tmp_17_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 549 [2/2] (3.25ns)   --->   "%b_4_load = load float* %b_4_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 549 'load' 'b_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 49 <SV = 47> <Delay = 7.25>
ST_49 : Operation 550 [1/2] (3.25ns)   --->   "%a_4_load = load float* %a_4_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 550 'load' 'a_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 551 [5/5] (7.25ns)   --->   "%tmp_18_7 = fadd float %tmp_18_6, %tmp_17_7" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 551 'fadd' 'tmp_18_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 552 [1/2] (3.25ns)   --->   "%b_4_load = load float* %b_4_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 552 'load' 'b_4_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 50 <SV = 48> <Delay = 7.25>
ST_50 : Operation 553 [4/5] (7.25ns)   --->   "%tmp_18_7 = fadd float %tmp_18_6, %tmp_17_7" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 553 'fadd' 'tmp_18_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 554 [4/4] (5.70ns)   --->   "%tmp_17_8 = fmul float %a_4_load, %b_4_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 554 'fmul' 'tmp_17_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 7.25>
ST_51 : Operation 555 [3/5] (7.25ns)   --->   "%tmp_18_7 = fadd float %tmp_18_6, %tmp_17_7" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 555 'fadd' 'tmp_18_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 556 [3/4] (5.70ns)   --->   "%tmp_17_8 = fmul float %a_4_load, %b_4_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 556 'fmul' 'tmp_17_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 7.25>
ST_52 : Operation 557 [2/5] (7.25ns)   --->   "%tmp_18_7 = fadd float %tmp_18_6, %tmp_17_7" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 557 'fadd' 'tmp_18_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 558 [2/4] (5.70ns)   --->   "%tmp_17_8 = fmul float %a_4_load, %b_4_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 558 'fmul' 'tmp_17_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 7.25>
ST_53 : Operation 559 [1/1] (0.00ns)   --->   "%a_4_addr_2 = getelementptr [64 x float]* %a_4, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 559 'getelementptr' 'a_4_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_53 : Operation 560 [2/2] (3.25ns)   --->   "%a_4_load_1 = load float* %a_4_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 560 'load' 'a_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_53 : Operation 561 [1/1] (0.00ns)   --->   "%b_4_addr_2 = getelementptr [64 x float]* %b_4, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 561 'getelementptr' 'b_4_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_53 : Operation 562 [1/5] (7.25ns)   --->   "%tmp_18_7 = fadd float %tmp_18_6, %tmp_17_7" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 562 'fadd' 'tmp_18_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 563 [1/4] (5.70ns)   --->   "%tmp_17_8 = fmul float %a_4_load, %b_4_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 563 'fmul' 'tmp_17_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 564 [2/2] (3.25ns)   --->   "%b_4_load_1 = load float* %b_4_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 564 'load' 'b_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 54 <SV = 52> <Delay = 7.25>
ST_54 : Operation 565 [1/2] (3.25ns)   --->   "%a_4_load_1 = load float* %a_4_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 565 'load' 'a_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 566 [5/5] (7.25ns)   --->   "%tmp_18_8 = fadd float %tmp_18_7, %tmp_17_8" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 566 'fadd' 'tmp_18_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 567 [1/2] (3.25ns)   --->   "%b_4_load_1 = load float* %b_4_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 567 'load' 'b_4_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 55 <SV = 53> <Delay = 7.25>
ST_55 : Operation 568 [4/5] (7.25ns)   --->   "%tmp_18_8 = fadd float %tmp_18_7, %tmp_17_8" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 568 'fadd' 'tmp_18_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 569 [4/4] (5.70ns)   --->   "%tmp_17_9 = fmul float %a_4_load_1, %b_4_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 569 'fmul' 'tmp_17_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 7.25>
ST_56 : Operation 570 [3/5] (7.25ns)   --->   "%tmp_18_8 = fadd float %tmp_18_7, %tmp_17_8" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 570 'fadd' 'tmp_18_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 571 [3/4] (5.70ns)   --->   "%tmp_17_9 = fmul float %a_4_load_1, %b_4_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 571 'fmul' 'tmp_17_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 7.25>
ST_57 : Operation 572 [2/5] (7.25ns)   --->   "%tmp_18_8 = fadd float %tmp_18_7, %tmp_17_8" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 572 'fadd' 'tmp_18_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 573 [2/4] (5.70ns)   --->   "%tmp_17_9 = fmul float %a_4_load_1, %b_4_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 573 'fmul' 'tmp_17_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 7.25>
ST_58 : Operation 574 [1/1] (0.00ns)   --->   "%a_5_addr_1 = getelementptr [64 x float]* %a_5, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 574 'getelementptr' 'a_5_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_58 : Operation 575 [2/2] (3.25ns)   --->   "%a_5_load = load float* %a_5_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 575 'load' 'a_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 576 [1/1] (0.00ns)   --->   "%b_5_addr_1 = getelementptr [64 x float]* %b_5, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 576 'getelementptr' 'b_5_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_58 : Operation 577 [1/5] (7.25ns)   --->   "%tmp_18_8 = fadd float %tmp_18_7, %tmp_17_8" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 577 'fadd' 'tmp_18_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 578 [1/4] (5.70ns)   --->   "%tmp_17_9 = fmul float %a_4_load_1, %b_4_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 578 'fmul' 'tmp_17_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 579 [2/2] (3.25ns)   --->   "%b_5_load = load float* %b_5_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 579 'load' 'b_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 59 <SV = 57> <Delay = 7.25>
ST_59 : Operation 580 [1/2] (3.25ns)   --->   "%a_5_load = load float* %a_5_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 580 'load' 'a_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 581 [5/5] (7.25ns)   --->   "%tmp_18_9 = fadd float %tmp_18_8, %tmp_17_9" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 581 'fadd' 'tmp_18_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 582 [1/2] (3.25ns)   --->   "%b_5_load = load float* %b_5_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 582 'load' 'b_5_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 58> <Delay = 7.25>
ST_60 : Operation 583 [4/5] (7.25ns)   --->   "%tmp_18_9 = fadd float %tmp_18_8, %tmp_17_9" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 583 'fadd' 'tmp_18_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 584 [4/4] (5.70ns)   --->   "%tmp_17_s = fmul float %a_5_load, %b_5_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 584 'fmul' 'tmp_17_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 7.25>
ST_61 : Operation 585 [3/5] (7.25ns)   --->   "%tmp_18_9 = fadd float %tmp_18_8, %tmp_17_9" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 585 'fadd' 'tmp_18_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 586 [3/4] (5.70ns)   --->   "%tmp_17_s = fmul float %a_5_load, %b_5_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 586 'fmul' 'tmp_17_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 7.25>
ST_62 : Operation 587 [2/5] (7.25ns)   --->   "%tmp_18_9 = fadd float %tmp_18_8, %tmp_17_9" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 587 'fadd' 'tmp_18_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 588 [2/4] (5.70ns)   --->   "%tmp_17_s = fmul float %a_5_load, %b_5_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 588 'fmul' 'tmp_17_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 7.25>
ST_63 : Operation 589 [1/1] (0.00ns)   --->   "%a_5_addr_2 = getelementptr [64 x float]* %a_5, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 589 'getelementptr' 'a_5_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_63 : Operation 590 [2/2] (3.25ns)   --->   "%a_5_load_1 = load float* %a_5_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 590 'load' 'a_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 591 [1/1] (0.00ns)   --->   "%b_5_addr_2 = getelementptr [64 x float]* %b_5, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 591 'getelementptr' 'b_5_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_63 : Operation 592 [1/5] (7.25ns)   --->   "%tmp_18_9 = fadd float %tmp_18_8, %tmp_17_9" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 592 'fadd' 'tmp_18_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 593 [1/4] (5.70ns)   --->   "%tmp_17_s = fmul float %a_5_load, %b_5_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 593 'fmul' 'tmp_17_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 594 [2/2] (3.25ns)   --->   "%b_5_load_1 = load float* %b_5_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 594 'load' 'b_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 64 <SV = 62> <Delay = 7.25>
ST_64 : Operation 595 [1/2] (3.25ns)   --->   "%a_5_load_1 = load float* %a_5_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 595 'load' 'a_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 596 [5/5] (7.25ns)   --->   "%tmp_18_s = fadd float %tmp_18_9, %tmp_17_s" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 596 'fadd' 'tmp_18_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 597 [1/2] (3.25ns)   --->   "%b_5_load_1 = load float* %b_5_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 597 'load' 'b_5_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 65 <SV = 63> <Delay = 7.25>
ST_65 : Operation 598 [4/5] (7.25ns)   --->   "%tmp_18_s = fadd float %tmp_18_9, %tmp_17_s" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 598 'fadd' 'tmp_18_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 599 [4/4] (5.70ns)   --->   "%tmp_17_10 = fmul float %a_5_load_1, %b_5_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 599 'fmul' 'tmp_17_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 7.25>
ST_66 : Operation 600 [3/5] (7.25ns)   --->   "%tmp_18_s = fadd float %tmp_18_9, %tmp_17_s" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 600 'fadd' 'tmp_18_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 601 [3/4] (5.70ns)   --->   "%tmp_17_10 = fmul float %a_5_load_1, %b_5_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 601 'fmul' 'tmp_17_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 7.25>
ST_67 : Operation 602 [2/5] (7.25ns)   --->   "%tmp_18_s = fadd float %tmp_18_9, %tmp_17_s" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 602 'fadd' 'tmp_18_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 603 [2/4] (5.70ns)   --->   "%tmp_17_10 = fmul float %a_5_load_1, %b_5_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 603 'fmul' 'tmp_17_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 7.25>
ST_68 : Operation 604 [1/1] (0.00ns)   --->   "%a_6_addr_1 = getelementptr [64 x float]* %a_6, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 604 'getelementptr' 'a_6_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_68 : Operation 605 [2/2] (3.25ns)   --->   "%a_6_load = load float* %a_6_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 605 'load' 'a_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_68 : Operation 606 [1/1] (0.00ns)   --->   "%b_6_addr_1 = getelementptr [64 x float]* %b_6, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 606 'getelementptr' 'b_6_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_68 : Operation 607 [1/5] (7.25ns)   --->   "%tmp_18_s = fadd float %tmp_18_9, %tmp_17_s" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 607 'fadd' 'tmp_18_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 608 [1/4] (5.70ns)   --->   "%tmp_17_10 = fmul float %a_5_load_1, %b_5_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 608 'fmul' 'tmp_17_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 609 [2/2] (3.25ns)   --->   "%b_6_load = load float* %b_6_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 609 'load' 'b_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 69 <SV = 67> <Delay = 7.25>
ST_69 : Operation 610 [1/2] (3.25ns)   --->   "%a_6_load = load float* %a_6_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 610 'load' 'a_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_69 : Operation 611 [5/5] (7.25ns)   --->   "%tmp_18_10 = fadd float %tmp_18_s, %tmp_17_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 611 'fadd' 'tmp_18_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 612 [1/2] (3.25ns)   --->   "%b_6_load = load float* %b_6_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 612 'load' 'b_6_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 70 <SV = 68> <Delay = 7.25>
ST_70 : Operation 613 [4/5] (7.25ns)   --->   "%tmp_18_10 = fadd float %tmp_18_s, %tmp_17_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 613 'fadd' 'tmp_18_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 614 [4/4] (5.70ns)   --->   "%tmp_17_11 = fmul float %a_6_load, %b_6_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 614 'fmul' 'tmp_17_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 69> <Delay = 7.25>
ST_71 : Operation 615 [3/5] (7.25ns)   --->   "%tmp_18_10 = fadd float %tmp_18_s, %tmp_17_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 615 'fadd' 'tmp_18_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 616 [3/4] (5.70ns)   --->   "%tmp_17_11 = fmul float %a_6_load, %b_6_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 616 'fmul' 'tmp_17_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 7.25>
ST_72 : Operation 617 [2/5] (7.25ns)   --->   "%tmp_18_10 = fadd float %tmp_18_s, %tmp_17_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 617 'fadd' 'tmp_18_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 618 [2/4] (5.70ns)   --->   "%tmp_17_11 = fmul float %a_6_load, %b_6_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 618 'fmul' 'tmp_17_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 7.25>
ST_73 : Operation 619 [1/1] (0.00ns)   --->   "%a_6_addr_2 = getelementptr [64 x float]* %a_6, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 619 'getelementptr' 'a_6_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_73 : Operation 620 [2/2] (3.25ns)   --->   "%a_6_load_1 = load float* %a_6_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 620 'load' 'a_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 621 [1/1] (0.00ns)   --->   "%b_6_addr_2 = getelementptr [64 x float]* %b_6, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 621 'getelementptr' 'b_6_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_73 : Operation 622 [1/5] (7.25ns)   --->   "%tmp_18_10 = fadd float %tmp_18_s, %tmp_17_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 622 'fadd' 'tmp_18_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 623 [1/4] (5.70ns)   --->   "%tmp_17_11 = fmul float %a_6_load, %b_6_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 623 'fmul' 'tmp_17_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 624 [2/2] (3.25ns)   --->   "%b_6_load_1 = load float* %b_6_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 624 'load' 'b_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 74 <SV = 72> <Delay = 7.25>
ST_74 : Operation 625 [1/2] (3.25ns)   --->   "%a_6_load_1 = load float* %a_6_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 625 'load' 'a_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 626 [5/5] (7.25ns)   --->   "%tmp_18_11 = fadd float %tmp_18_10, %tmp_17_11" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 626 'fadd' 'tmp_18_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 627 [1/2] (3.25ns)   --->   "%b_6_load_1 = load float* %b_6_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 627 'load' 'b_6_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 75 <SV = 73> <Delay = 7.25>
ST_75 : Operation 628 [4/5] (7.25ns)   --->   "%tmp_18_11 = fadd float %tmp_18_10, %tmp_17_11" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 628 'fadd' 'tmp_18_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 629 [4/4] (5.70ns)   --->   "%tmp_17_12 = fmul float %a_6_load_1, %b_6_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 629 'fmul' 'tmp_17_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 7.25>
ST_76 : Operation 630 [3/5] (7.25ns)   --->   "%tmp_18_11 = fadd float %tmp_18_10, %tmp_17_11" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 630 'fadd' 'tmp_18_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 631 [3/4] (5.70ns)   --->   "%tmp_17_12 = fmul float %a_6_load_1, %b_6_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 631 'fmul' 'tmp_17_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 7.25>
ST_77 : Operation 632 [2/5] (7.25ns)   --->   "%tmp_18_11 = fadd float %tmp_18_10, %tmp_17_11" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 632 'fadd' 'tmp_18_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 633 [2/4] (5.70ns)   --->   "%tmp_17_12 = fmul float %a_6_load_1, %b_6_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 633 'fmul' 'tmp_17_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 7.25>
ST_78 : Operation 634 [1/1] (0.00ns)   --->   "%a_7_addr_1 = getelementptr [64 x float]* %a_7, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 634 'getelementptr' 'a_7_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_78 : Operation 635 [2/2] (3.25ns)   --->   "%a_7_load = load float* %a_7_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 635 'load' 'a_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_78 : Operation 636 [1/1] (0.00ns)   --->   "%b_7_addr_1 = getelementptr [64 x float]* %b_7, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 636 'getelementptr' 'b_7_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_78 : Operation 637 [1/5] (7.25ns)   --->   "%tmp_18_11 = fadd float %tmp_18_10, %tmp_17_11" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 637 'fadd' 'tmp_18_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 638 [1/4] (5.70ns)   --->   "%tmp_17_12 = fmul float %a_6_load_1, %b_6_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 638 'fmul' 'tmp_17_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 639 [2/2] (3.25ns)   --->   "%b_7_load = load float* %b_7_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 639 'load' 'b_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 77> <Delay = 7.25>
ST_79 : Operation 640 [1/2] (3.25ns)   --->   "%a_7_load = load float* %a_7_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 640 'load' 'a_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_79 : Operation 641 [5/5] (7.25ns)   --->   "%tmp_18_12 = fadd float %tmp_18_11, %tmp_17_12" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 641 'fadd' 'tmp_18_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 642 [1/2] (3.25ns)   --->   "%b_7_load = load float* %b_7_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 642 'load' 'b_7_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 80 <SV = 78> <Delay = 7.25>
ST_80 : Operation 643 [4/5] (7.25ns)   --->   "%tmp_18_12 = fadd float %tmp_18_11, %tmp_17_12" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 643 'fadd' 'tmp_18_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 644 [4/4] (5.70ns)   --->   "%tmp_17_13 = fmul float %a_7_load, %b_7_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 644 'fmul' 'tmp_17_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 79> <Delay = 7.25>
ST_81 : Operation 645 [3/5] (7.25ns)   --->   "%tmp_18_12 = fadd float %tmp_18_11, %tmp_17_12" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 645 'fadd' 'tmp_18_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 646 [3/4] (5.70ns)   --->   "%tmp_17_13 = fmul float %a_7_load, %b_7_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 646 'fmul' 'tmp_17_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 7.25>
ST_82 : Operation 647 [2/5] (7.25ns)   --->   "%tmp_18_12 = fadd float %tmp_18_11, %tmp_17_12" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 647 'fadd' 'tmp_18_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 648 [2/4] (5.70ns)   --->   "%tmp_17_13 = fmul float %a_7_load, %b_7_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 648 'fmul' 'tmp_17_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 7.25>
ST_83 : Operation 649 [1/1] (0.00ns)   --->   "%a_7_addr_2 = getelementptr [64 x float]* %a_7, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 649 'getelementptr' 'a_7_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_83 : Operation 650 [2/2] (3.25ns)   --->   "%a_7_load_1 = load float* %a_7_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 650 'load' 'a_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_83 : Operation 651 [1/1] (0.00ns)   --->   "%b_7_addr_2 = getelementptr [64 x float]* %b_7, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 651 'getelementptr' 'b_7_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_83 : Operation 652 [1/5] (7.25ns)   --->   "%tmp_18_12 = fadd float %tmp_18_11, %tmp_17_12" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 652 'fadd' 'tmp_18_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 653 [1/4] (5.70ns)   --->   "%tmp_17_13 = fmul float %a_7_load, %b_7_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 653 'fmul' 'tmp_17_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 654 [2/2] (3.25ns)   --->   "%b_7_load_1 = load float* %b_7_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 654 'load' 'b_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 84 <SV = 82> <Delay = 7.25>
ST_84 : Operation 655 [1/2] (3.25ns)   --->   "%a_7_load_1 = load float* %a_7_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 655 'load' 'a_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_84 : Operation 656 [5/5] (7.25ns)   --->   "%tmp_18_13 = fadd float %tmp_18_12, %tmp_17_13" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 656 'fadd' 'tmp_18_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 657 [1/2] (3.25ns)   --->   "%b_7_load_1 = load float* %b_7_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 657 'load' 'b_7_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 85 <SV = 83> <Delay = 7.25>
ST_85 : Operation 658 [4/5] (7.25ns)   --->   "%tmp_18_13 = fadd float %tmp_18_12, %tmp_17_13" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 658 'fadd' 'tmp_18_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 659 [4/4] (5.70ns)   --->   "%tmp_17_14 = fmul float %a_7_load_1, %b_7_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 659 'fmul' 'tmp_17_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 84> <Delay = 7.25>
ST_86 : Operation 660 [3/5] (7.25ns)   --->   "%tmp_18_13 = fadd float %tmp_18_12, %tmp_17_13" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 660 'fadd' 'tmp_18_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 661 [3/4] (5.70ns)   --->   "%tmp_17_14 = fmul float %a_7_load_1, %b_7_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 661 'fmul' 'tmp_17_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 85> <Delay = 7.25>
ST_87 : Operation 662 [2/5] (7.25ns)   --->   "%tmp_18_13 = fadd float %tmp_18_12, %tmp_17_13" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 662 'fadd' 'tmp_18_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 663 [2/4] (5.70ns)   --->   "%tmp_17_14 = fmul float %a_7_load_1, %b_7_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 663 'fmul' 'tmp_17_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 86> <Delay = 7.25>
ST_88 : Operation 664 [1/1] (0.00ns)   --->   "%a_8_addr_1 = getelementptr [64 x float]* %a_8, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 664 'getelementptr' 'a_8_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_88 : Operation 665 [2/2] (3.25ns)   --->   "%a_8_load = load float* %a_8_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 665 'load' 'a_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 666 [1/1] (0.00ns)   --->   "%b_8_addr_1 = getelementptr [64 x float]* %b_8, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 666 'getelementptr' 'b_8_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_88 : Operation 667 [1/5] (7.25ns)   --->   "%tmp_18_13 = fadd float %tmp_18_12, %tmp_17_13" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 667 'fadd' 'tmp_18_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 668 [1/4] (5.70ns)   --->   "%tmp_17_14 = fmul float %a_7_load_1, %b_7_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 668 'fmul' 'tmp_17_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 669 [2/2] (3.25ns)   --->   "%b_8_load = load float* %b_8_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 669 'load' 'b_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 89 <SV = 87> <Delay = 7.25>
ST_89 : Operation 670 [1/2] (3.25ns)   --->   "%a_8_load = load float* %a_8_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 670 'load' 'a_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 671 [5/5] (7.25ns)   --->   "%tmp_18_14 = fadd float %tmp_18_13, %tmp_17_14" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 671 'fadd' 'tmp_18_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 672 [1/2] (3.25ns)   --->   "%b_8_load = load float* %b_8_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 672 'load' 'b_8_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 90 <SV = 88> <Delay = 7.25>
ST_90 : Operation 673 [4/5] (7.25ns)   --->   "%tmp_18_14 = fadd float %tmp_18_13, %tmp_17_14" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 673 'fadd' 'tmp_18_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 674 [4/4] (5.70ns)   --->   "%tmp_17_15 = fmul float %a_8_load, %b_8_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 674 'fmul' 'tmp_17_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 89> <Delay = 7.25>
ST_91 : Operation 675 [3/5] (7.25ns)   --->   "%tmp_18_14 = fadd float %tmp_18_13, %tmp_17_14" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 675 'fadd' 'tmp_18_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 676 [3/4] (5.70ns)   --->   "%tmp_17_15 = fmul float %a_8_load, %b_8_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 676 'fmul' 'tmp_17_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 90> <Delay = 7.25>
ST_92 : Operation 677 [2/5] (7.25ns)   --->   "%tmp_18_14 = fadd float %tmp_18_13, %tmp_17_14" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 677 'fadd' 'tmp_18_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 678 [2/4] (5.70ns)   --->   "%tmp_17_15 = fmul float %a_8_load, %b_8_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 678 'fmul' 'tmp_17_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 91> <Delay = 7.25>
ST_93 : Operation 679 [1/1] (0.00ns)   --->   "%a_8_addr_2 = getelementptr [64 x float]* %a_8, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 679 'getelementptr' 'a_8_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_93 : Operation 680 [2/2] (3.25ns)   --->   "%a_8_load_1 = load float* %a_8_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 680 'load' 'a_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_93 : Operation 681 [1/1] (0.00ns)   --->   "%b_8_addr_2 = getelementptr [64 x float]* %b_8, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 681 'getelementptr' 'b_8_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_93 : Operation 682 [1/5] (7.25ns)   --->   "%tmp_18_14 = fadd float %tmp_18_13, %tmp_17_14" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 682 'fadd' 'tmp_18_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 683 [1/4] (5.70ns)   --->   "%tmp_17_15 = fmul float %a_8_load, %b_8_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 683 'fmul' 'tmp_17_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 684 [2/2] (3.25ns)   --->   "%b_8_load_1 = load float* %b_8_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 684 'load' 'b_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 94 <SV = 92> <Delay = 7.25>
ST_94 : Operation 685 [1/2] (3.25ns)   --->   "%a_8_load_1 = load float* %a_8_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 685 'load' 'a_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_94 : Operation 686 [5/5] (7.25ns)   --->   "%tmp_18_15 = fadd float %tmp_18_14, %tmp_17_15" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 686 'fadd' 'tmp_18_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 687 [1/2] (3.25ns)   --->   "%b_8_load_1 = load float* %b_8_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 687 'load' 'b_8_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 95 <SV = 93> <Delay = 7.25>
ST_95 : Operation 688 [4/5] (7.25ns)   --->   "%tmp_18_15 = fadd float %tmp_18_14, %tmp_17_15" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 688 'fadd' 'tmp_18_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 689 [4/4] (5.70ns)   --->   "%tmp_17_16 = fmul float %a_8_load_1, %b_8_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 689 'fmul' 'tmp_17_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 94> <Delay = 7.25>
ST_96 : Operation 690 [3/5] (7.25ns)   --->   "%tmp_18_15 = fadd float %tmp_18_14, %tmp_17_15" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 690 'fadd' 'tmp_18_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 691 [3/4] (5.70ns)   --->   "%tmp_17_16 = fmul float %a_8_load_1, %b_8_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 691 'fmul' 'tmp_17_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 95> <Delay = 7.25>
ST_97 : Operation 692 [2/5] (7.25ns)   --->   "%tmp_18_15 = fadd float %tmp_18_14, %tmp_17_15" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 692 'fadd' 'tmp_18_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 693 [2/4] (5.70ns)   --->   "%tmp_17_16 = fmul float %a_8_load_1, %b_8_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 693 'fmul' 'tmp_17_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 96> <Delay = 7.25>
ST_98 : Operation 694 [1/1] (0.00ns)   --->   "%a_9_addr_1 = getelementptr [64 x float]* %a_9, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 694 'getelementptr' 'a_9_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_98 : Operation 695 [2/2] (3.25ns)   --->   "%a_9_load = load float* %a_9_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 695 'load' 'a_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_98 : Operation 696 [1/1] (0.00ns)   --->   "%b_9_addr_1 = getelementptr [64 x float]* %b_9, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 696 'getelementptr' 'b_9_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_98 : Operation 697 [1/5] (7.25ns)   --->   "%tmp_18_15 = fadd float %tmp_18_14, %tmp_17_15" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 697 'fadd' 'tmp_18_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 698 [1/4] (5.70ns)   --->   "%tmp_17_16 = fmul float %a_8_load_1, %b_8_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 698 'fmul' 'tmp_17_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 699 [2/2] (3.25ns)   --->   "%b_9_load = load float* %b_9_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 699 'load' 'b_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 99 <SV = 97> <Delay = 7.25>
ST_99 : Operation 700 [1/2] (3.25ns)   --->   "%a_9_load = load float* %a_9_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 700 'load' 'a_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_99 : Operation 701 [5/5] (7.25ns)   --->   "%tmp_18_16 = fadd float %tmp_18_15, %tmp_17_16" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 701 'fadd' 'tmp_18_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 702 [1/2] (3.25ns)   --->   "%b_9_load = load float* %b_9_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 702 'load' 'b_9_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 100 <SV = 98> <Delay = 7.25>
ST_100 : Operation 703 [4/5] (7.25ns)   --->   "%tmp_18_16 = fadd float %tmp_18_15, %tmp_17_16" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 703 'fadd' 'tmp_18_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 704 [4/4] (5.70ns)   --->   "%tmp_17_17 = fmul float %a_9_load, %b_9_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 704 'fmul' 'tmp_17_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 99> <Delay = 7.25>
ST_101 : Operation 705 [3/5] (7.25ns)   --->   "%tmp_18_16 = fadd float %tmp_18_15, %tmp_17_16" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 705 'fadd' 'tmp_18_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 706 [3/4] (5.70ns)   --->   "%tmp_17_17 = fmul float %a_9_load, %b_9_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 706 'fmul' 'tmp_17_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 100> <Delay = 7.25>
ST_102 : Operation 707 [2/5] (7.25ns)   --->   "%tmp_18_16 = fadd float %tmp_18_15, %tmp_17_16" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 707 'fadd' 'tmp_18_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 708 [2/4] (5.70ns)   --->   "%tmp_17_17 = fmul float %a_9_load, %b_9_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 708 'fmul' 'tmp_17_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 101> <Delay = 7.25>
ST_103 : Operation 709 [1/1] (0.00ns)   --->   "%a_9_addr_2 = getelementptr [64 x float]* %a_9, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 709 'getelementptr' 'a_9_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_103 : Operation 710 [2/2] (3.25ns)   --->   "%a_9_load_1 = load float* %a_9_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 710 'load' 'a_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_103 : Operation 711 [1/1] (0.00ns)   --->   "%b_9_addr_2 = getelementptr [64 x float]* %b_9, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 711 'getelementptr' 'b_9_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_103 : Operation 712 [1/5] (7.25ns)   --->   "%tmp_18_16 = fadd float %tmp_18_15, %tmp_17_16" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 712 'fadd' 'tmp_18_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 713 [1/4] (5.70ns)   --->   "%tmp_17_17 = fmul float %a_9_load, %b_9_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 713 'fmul' 'tmp_17_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 714 [2/2] (3.25ns)   --->   "%b_9_load_1 = load float* %b_9_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 714 'load' 'b_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 104 <SV = 102> <Delay = 7.25>
ST_104 : Operation 715 [1/2] (3.25ns)   --->   "%a_9_load_1 = load float* %a_9_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 715 'load' 'a_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_104 : Operation 716 [5/5] (7.25ns)   --->   "%tmp_18_17 = fadd float %tmp_18_16, %tmp_17_17" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 716 'fadd' 'tmp_18_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 717 [1/2] (3.25ns)   --->   "%b_9_load_1 = load float* %b_9_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 717 'load' 'b_9_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 105 <SV = 103> <Delay = 7.25>
ST_105 : Operation 718 [4/5] (7.25ns)   --->   "%tmp_18_17 = fadd float %tmp_18_16, %tmp_17_17" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 718 'fadd' 'tmp_18_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 719 [4/4] (5.70ns)   --->   "%tmp_17_18 = fmul float %a_9_load_1, %b_9_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 719 'fmul' 'tmp_17_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 104> <Delay = 7.25>
ST_106 : Operation 720 [3/5] (7.25ns)   --->   "%tmp_18_17 = fadd float %tmp_18_16, %tmp_17_17" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 720 'fadd' 'tmp_18_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 721 [3/4] (5.70ns)   --->   "%tmp_17_18 = fmul float %a_9_load_1, %b_9_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 721 'fmul' 'tmp_17_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 105> <Delay = 7.25>
ST_107 : Operation 722 [2/5] (7.25ns)   --->   "%tmp_18_17 = fadd float %tmp_18_16, %tmp_17_17" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 722 'fadd' 'tmp_18_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 723 [2/4] (5.70ns)   --->   "%tmp_17_18 = fmul float %a_9_load_1, %b_9_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 723 'fmul' 'tmp_17_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 106> <Delay = 7.25>
ST_108 : Operation 724 [1/1] (0.00ns)   --->   "%a_10_addr_1 = getelementptr [64 x float]* %a_10, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 724 'getelementptr' 'a_10_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_108 : Operation 725 [2/2] (3.25ns)   --->   "%a_10_load = load float* %a_10_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 725 'load' 'a_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_108 : Operation 726 [1/1] (0.00ns)   --->   "%b_10_addr_1 = getelementptr [64 x float]* %b_10, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 726 'getelementptr' 'b_10_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_108 : Operation 727 [1/5] (7.25ns)   --->   "%tmp_18_17 = fadd float %tmp_18_16, %tmp_17_17" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 727 'fadd' 'tmp_18_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 728 [1/4] (5.70ns)   --->   "%tmp_17_18 = fmul float %a_9_load_1, %b_9_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 728 'fmul' 'tmp_17_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 729 [2/2] (3.25ns)   --->   "%b_10_load = load float* %b_10_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 729 'load' 'b_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 109 <SV = 107> <Delay = 7.25>
ST_109 : Operation 730 [1/2] (3.25ns)   --->   "%a_10_load = load float* %a_10_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 730 'load' 'a_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_109 : Operation 731 [5/5] (7.25ns)   --->   "%tmp_18_18 = fadd float %tmp_18_17, %tmp_17_18" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 731 'fadd' 'tmp_18_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 732 [1/2] (3.25ns)   --->   "%b_10_load = load float* %b_10_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 732 'load' 'b_10_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 110 <SV = 108> <Delay = 7.25>
ST_110 : Operation 733 [4/5] (7.25ns)   --->   "%tmp_18_18 = fadd float %tmp_18_17, %tmp_17_18" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 733 'fadd' 'tmp_18_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 734 [4/4] (5.70ns)   --->   "%tmp_17_19 = fmul float %a_10_load, %b_10_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 734 'fmul' 'tmp_17_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 109> <Delay = 7.25>
ST_111 : Operation 735 [3/5] (7.25ns)   --->   "%tmp_18_18 = fadd float %tmp_18_17, %tmp_17_18" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 735 'fadd' 'tmp_18_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 736 [3/4] (5.70ns)   --->   "%tmp_17_19 = fmul float %a_10_load, %b_10_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 736 'fmul' 'tmp_17_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 110> <Delay = 7.25>
ST_112 : Operation 737 [2/5] (7.25ns)   --->   "%tmp_18_18 = fadd float %tmp_18_17, %tmp_17_18" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 737 'fadd' 'tmp_18_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 738 [2/4] (5.70ns)   --->   "%tmp_17_19 = fmul float %a_10_load, %b_10_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 738 'fmul' 'tmp_17_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 111> <Delay = 7.25>
ST_113 : Operation 739 [1/1] (0.00ns)   --->   "%a_10_addr_2 = getelementptr [64 x float]* %a_10, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 739 'getelementptr' 'a_10_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_113 : Operation 740 [2/2] (3.25ns)   --->   "%a_10_load_1 = load float* %a_10_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 740 'load' 'a_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_113 : Operation 741 [1/1] (0.00ns)   --->   "%b_10_addr_2 = getelementptr [64 x float]* %b_10, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 741 'getelementptr' 'b_10_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_113 : Operation 742 [1/5] (7.25ns)   --->   "%tmp_18_18 = fadd float %tmp_18_17, %tmp_17_18" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 742 'fadd' 'tmp_18_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 743 [1/4] (5.70ns)   --->   "%tmp_17_19 = fmul float %a_10_load, %b_10_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 743 'fmul' 'tmp_17_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 744 [2/2] (3.25ns)   --->   "%b_10_load_1 = load float* %b_10_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 744 'load' 'b_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 114 <SV = 112> <Delay = 7.25>
ST_114 : Operation 745 [1/2] (3.25ns)   --->   "%a_10_load_1 = load float* %a_10_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 745 'load' 'a_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_114 : Operation 746 [5/5] (7.25ns)   --->   "%tmp_18_19 = fadd float %tmp_18_18, %tmp_17_19" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 746 'fadd' 'tmp_18_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 747 [1/2] (3.25ns)   --->   "%b_10_load_1 = load float* %b_10_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 747 'load' 'b_10_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 115 <SV = 113> <Delay = 7.25>
ST_115 : Operation 748 [4/5] (7.25ns)   --->   "%tmp_18_19 = fadd float %tmp_18_18, %tmp_17_19" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 748 'fadd' 'tmp_18_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 749 [4/4] (5.70ns)   --->   "%tmp_17_20 = fmul float %a_10_load_1, %b_10_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 749 'fmul' 'tmp_17_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 114> <Delay = 7.25>
ST_116 : Operation 750 [3/5] (7.25ns)   --->   "%tmp_18_19 = fadd float %tmp_18_18, %tmp_17_19" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 750 'fadd' 'tmp_18_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 751 [3/4] (5.70ns)   --->   "%tmp_17_20 = fmul float %a_10_load_1, %b_10_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 751 'fmul' 'tmp_17_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 115> <Delay = 7.25>
ST_117 : Operation 752 [2/5] (7.25ns)   --->   "%tmp_18_19 = fadd float %tmp_18_18, %tmp_17_19" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 752 'fadd' 'tmp_18_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 753 [2/4] (5.70ns)   --->   "%tmp_17_20 = fmul float %a_10_load_1, %b_10_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 753 'fmul' 'tmp_17_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 116> <Delay = 7.25>
ST_118 : Operation 754 [1/1] (0.00ns)   --->   "%a_11_addr_1 = getelementptr [64 x float]* %a_11, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 754 'getelementptr' 'a_11_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_118 : Operation 755 [2/2] (3.25ns)   --->   "%a_11_load = load float* %a_11_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 755 'load' 'a_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_118 : Operation 756 [1/1] (0.00ns)   --->   "%b_11_addr_1 = getelementptr [64 x float]* %b_11, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 756 'getelementptr' 'b_11_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_118 : Operation 757 [1/5] (7.25ns)   --->   "%tmp_18_19 = fadd float %tmp_18_18, %tmp_17_19" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 757 'fadd' 'tmp_18_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 758 [1/4] (5.70ns)   --->   "%tmp_17_20 = fmul float %a_10_load_1, %b_10_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 758 'fmul' 'tmp_17_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 759 [2/2] (3.25ns)   --->   "%b_11_load = load float* %b_11_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 759 'load' 'b_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 119 <SV = 117> <Delay = 7.25>
ST_119 : Operation 760 [1/2] (3.25ns)   --->   "%a_11_load = load float* %a_11_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 760 'load' 'a_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_119 : Operation 761 [5/5] (7.25ns)   --->   "%tmp_18_20 = fadd float %tmp_18_19, %tmp_17_20" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 761 'fadd' 'tmp_18_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 762 [1/2] (3.25ns)   --->   "%b_11_load = load float* %b_11_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 762 'load' 'b_11_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 120 <SV = 118> <Delay = 7.25>
ST_120 : Operation 763 [4/5] (7.25ns)   --->   "%tmp_18_20 = fadd float %tmp_18_19, %tmp_17_20" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 763 'fadd' 'tmp_18_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 764 [4/4] (5.70ns)   --->   "%tmp_17_21 = fmul float %a_11_load, %b_11_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 764 'fmul' 'tmp_17_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 119> <Delay = 7.25>
ST_121 : Operation 765 [3/5] (7.25ns)   --->   "%tmp_18_20 = fadd float %tmp_18_19, %tmp_17_20" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 765 'fadd' 'tmp_18_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 766 [3/4] (5.70ns)   --->   "%tmp_17_21 = fmul float %a_11_load, %b_11_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 766 'fmul' 'tmp_17_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 120> <Delay = 7.25>
ST_122 : Operation 767 [2/5] (7.25ns)   --->   "%tmp_18_20 = fadd float %tmp_18_19, %tmp_17_20" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 767 'fadd' 'tmp_18_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 768 [2/4] (5.70ns)   --->   "%tmp_17_21 = fmul float %a_11_load, %b_11_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 768 'fmul' 'tmp_17_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 121> <Delay = 7.25>
ST_123 : Operation 769 [1/1] (0.00ns)   --->   "%a_11_addr_2 = getelementptr [64 x float]* %a_11, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 769 'getelementptr' 'a_11_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_123 : Operation 770 [2/2] (3.25ns)   --->   "%a_11_load_1 = load float* %a_11_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 770 'load' 'a_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_123 : Operation 771 [1/1] (0.00ns)   --->   "%b_11_addr_2 = getelementptr [64 x float]* %b_11, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 771 'getelementptr' 'b_11_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_123 : Operation 772 [1/5] (7.25ns)   --->   "%tmp_18_20 = fadd float %tmp_18_19, %tmp_17_20" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 772 'fadd' 'tmp_18_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 773 [1/4] (5.70ns)   --->   "%tmp_17_21 = fmul float %a_11_load, %b_11_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 773 'fmul' 'tmp_17_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 774 [2/2] (3.25ns)   --->   "%b_11_load_1 = load float* %b_11_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 774 'load' 'b_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 124 <SV = 122> <Delay = 7.25>
ST_124 : Operation 775 [1/2] (3.25ns)   --->   "%a_11_load_1 = load float* %a_11_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 775 'load' 'a_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_124 : Operation 776 [5/5] (7.25ns)   --->   "%tmp_18_21 = fadd float %tmp_18_20, %tmp_17_21" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 776 'fadd' 'tmp_18_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 777 [1/2] (3.25ns)   --->   "%b_11_load_1 = load float* %b_11_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 777 'load' 'b_11_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 125 <SV = 123> <Delay = 7.25>
ST_125 : Operation 778 [4/5] (7.25ns)   --->   "%tmp_18_21 = fadd float %tmp_18_20, %tmp_17_21" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 778 'fadd' 'tmp_18_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 779 [4/4] (5.70ns)   --->   "%tmp_17_22 = fmul float %a_11_load_1, %b_11_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 779 'fmul' 'tmp_17_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 124> <Delay = 7.25>
ST_126 : Operation 780 [3/5] (7.25ns)   --->   "%tmp_18_21 = fadd float %tmp_18_20, %tmp_17_21" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 780 'fadd' 'tmp_18_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 781 [3/4] (5.70ns)   --->   "%tmp_17_22 = fmul float %a_11_load_1, %b_11_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 781 'fmul' 'tmp_17_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 125> <Delay = 7.25>
ST_127 : Operation 782 [2/5] (7.25ns)   --->   "%tmp_18_21 = fadd float %tmp_18_20, %tmp_17_21" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 782 'fadd' 'tmp_18_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 783 [2/4] (5.70ns)   --->   "%tmp_17_22 = fmul float %a_11_load_1, %b_11_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 783 'fmul' 'tmp_17_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 126> <Delay = 7.25>
ST_128 : Operation 784 [1/1] (0.00ns)   --->   "%a_12_addr_1 = getelementptr [64 x float]* %a_12, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 784 'getelementptr' 'a_12_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_128 : Operation 785 [2/2] (3.25ns)   --->   "%a_12_load = load float* %a_12_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 785 'load' 'a_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_128 : Operation 786 [1/1] (0.00ns)   --->   "%b_12_addr_1 = getelementptr [64 x float]* %b_12, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 786 'getelementptr' 'b_12_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_128 : Operation 787 [1/5] (7.25ns)   --->   "%tmp_18_21 = fadd float %tmp_18_20, %tmp_17_21" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 787 'fadd' 'tmp_18_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 788 [1/4] (5.70ns)   --->   "%tmp_17_22 = fmul float %a_11_load_1, %b_11_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 788 'fmul' 'tmp_17_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 789 [2/2] (3.25ns)   --->   "%b_12_load = load float* %b_12_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 789 'load' 'b_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 129 <SV = 127> <Delay = 7.25>
ST_129 : Operation 790 [1/2] (3.25ns)   --->   "%a_12_load = load float* %a_12_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 790 'load' 'a_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_129 : Operation 791 [5/5] (7.25ns)   --->   "%tmp_18_22 = fadd float %tmp_18_21, %tmp_17_22" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 791 'fadd' 'tmp_18_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 792 [1/2] (3.25ns)   --->   "%b_12_load = load float* %b_12_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 792 'load' 'b_12_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 130 <SV = 128> <Delay = 7.25>
ST_130 : Operation 793 [4/5] (7.25ns)   --->   "%tmp_18_22 = fadd float %tmp_18_21, %tmp_17_22" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 793 'fadd' 'tmp_18_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 794 [4/4] (5.70ns)   --->   "%tmp_17_23 = fmul float %a_12_load, %b_12_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 794 'fmul' 'tmp_17_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 129> <Delay = 7.25>
ST_131 : Operation 795 [3/5] (7.25ns)   --->   "%tmp_18_22 = fadd float %tmp_18_21, %tmp_17_22" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 795 'fadd' 'tmp_18_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 796 [3/4] (5.70ns)   --->   "%tmp_17_23 = fmul float %a_12_load, %b_12_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 796 'fmul' 'tmp_17_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 130> <Delay = 7.25>
ST_132 : Operation 797 [2/5] (7.25ns)   --->   "%tmp_18_22 = fadd float %tmp_18_21, %tmp_17_22" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 797 'fadd' 'tmp_18_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 798 [2/4] (5.70ns)   --->   "%tmp_17_23 = fmul float %a_12_load, %b_12_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 798 'fmul' 'tmp_17_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 131> <Delay = 7.25>
ST_133 : Operation 799 [1/1] (0.00ns)   --->   "%a_12_addr_2 = getelementptr [64 x float]* %a_12, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 799 'getelementptr' 'a_12_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_133 : Operation 800 [2/2] (3.25ns)   --->   "%a_12_load_1 = load float* %a_12_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 800 'load' 'a_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_133 : Operation 801 [1/1] (0.00ns)   --->   "%b_12_addr_2 = getelementptr [64 x float]* %b_12, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 801 'getelementptr' 'b_12_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_133 : Operation 802 [1/5] (7.25ns)   --->   "%tmp_18_22 = fadd float %tmp_18_21, %tmp_17_22" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 802 'fadd' 'tmp_18_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 803 [1/4] (5.70ns)   --->   "%tmp_17_23 = fmul float %a_12_load, %b_12_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 803 'fmul' 'tmp_17_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 804 [2/2] (3.25ns)   --->   "%b_12_load_1 = load float* %b_12_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 804 'load' 'b_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 134 <SV = 132> <Delay = 7.25>
ST_134 : Operation 805 [1/2] (3.25ns)   --->   "%a_12_load_1 = load float* %a_12_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 805 'load' 'a_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_134 : Operation 806 [5/5] (7.25ns)   --->   "%tmp_18_23 = fadd float %tmp_18_22, %tmp_17_23" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 806 'fadd' 'tmp_18_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 807 [1/2] (3.25ns)   --->   "%b_12_load_1 = load float* %b_12_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 807 'load' 'b_12_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 135 <SV = 133> <Delay = 7.25>
ST_135 : Operation 808 [4/5] (7.25ns)   --->   "%tmp_18_23 = fadd float %tmp_18_22, %tmp_17_23" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 808 'fadd' 'tmp_18_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 809 [4/4] (5.70ns)   --->   "%tmp_17_24 = fmul float %a_12_load_1, %b_12_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 809 'fmul' 'tmp_17_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 134> <Delay = 7.25>
ST_136 : Operation 810 [3/5] (7.25ns)   --->   "%tmp_18_23 = fadd float %tmp_18_22, %tmp_17_23" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 810 'fadd' 'tmp_18_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 811 [3/4] (5.70ns)   --->   "%tmp_17_24 = fmul float %a_12_load_1, %b_12_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 811 'fmul' 'tmp_17_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 135> <Delay = 7.25>
ST_137 : Operation 812 [2/5] (7.25ns)   --->   "%tmp_18_23 = fadd float %tmp_18_22, %tmp_17_23" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 812 'fadd' 'tmp_18_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 813 [2/4] (5.70ns)   --->   "%tmp_17_24 = fmul float %a_12_load_1, %b_12_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 813 'fmul' 'tmp_17_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 136> <Delay = 7.25>
ST_138 : Operation 814 [1/1] (0.00ns)   --->   "%a_13_addr_1 = getelementptr [64 x float]* %a_13, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 814 'getelementptr' 'a_13_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_138 : Operation 815 [2/2] (3.25ns)   --->   "%a_13_load = load float* %a_13_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 815 'load' 'a_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_138 : Operation 816 [1/1] (0.00ns)   --->   "%b_13_addr_1 = getelementptr [64 x float]* %b_13, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 816 'getelementptr' 'b_13_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_138 : Operation 817 [1/5] (7.25ns)   --->   "%tmp_18_23 = fadd float %tmp_18_22, %tmp_17_23" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 817 'fadd' 'tmp_18_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 818 [1/4] (5.70ns)   --->   "%tmp_17_24 = fmul float %a_12_load_1, %b_12_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 818 'fmul' 'tmp_17_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 819 [2/2] (3.25ns)   --->   "%b_13_load = load float* %b_13_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 819 'load' 'b_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 139 <SV = 137> <Delay = 7.25>
ST_139 : Operation 820 [1/2] (3.25ns)   --->   "%a_13_load = load float* %a_13_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 820 'load' 'a_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_139 : Operation 821 [5/5] (7.25ns)   --->   "%tmp_18_24 = fadd float %tmp_18_23, %tmp_17_24" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 821 'fadd' 'tmp_18_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 822 [1/2] (3.25ns)   --->   "%b_13_load = load float* %b_13_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 822 'load' 'b_13_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 140 <SV = 138> <Delay = 7.25>
ST_140 : Operation 823 [4/5] (7.25ns)   --->   "%tmp_18_24 = fadd float %tmp_18_23, %tmp_17_24" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 823 'fadd' 'tmp_18_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 824 [4/4] (5.70ns)   --->   "%tmp_17_25 = fmul float %a_13_load, %b_13_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 824 'fmul' 'tmp_17_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 139> <Delay = 7.25>
ST_141 : Operation 825 [3/5] (7.25ns)   --->   "%tmp_18_24 = fadd float %tmp_18_23, %tmp_17_24" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 825 'fadd' 'tmp_18_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 826 [3/4] (5.70ns)   --->   "%tmp_17_25 = fmul float %a_13_load, %b_13_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 826 'fmul' 'tmp_17_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 140> <Delay = 7.25>
ST_142 : Operation 827 [2/5] (7.25ns)   --->   "%tmp_18_24 = fadd float %tmp_18_23, %tmp_17_24" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 827 'fadd' 'tmp_18_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 828 [2/4] (5.70ns)   --->   "%tmp_17_25 = fmul float %a_13_load, %b_13_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 828 'fmul' 'tmp_17_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 141> <Delay = 7.25>
ST_143 : Operation 829 [1/1] (0.00ns)   --->   "%a_13_addr_2 = getelementptr [64 x float]* %a_13, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 829 'getelementptr' 'a_13_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_143 : Operation 830 [2/2] (3.25ns)   --->   "%a_13_load_1 = load float* %a_13_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 830 'load' 'a_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_143 : Operation 831 [1/1] (0.00ns)   --->   "%b_13_addr_2 = getelementptr [64 x float]* %b_13, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 831 'getelementptr' 'b_13_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_143 : Operation 832 [1/5] (7.25ns)   --->   "%tmp_18_24 = fadd float %tmp_18_23, %tmp_17_24" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 832 'fadd' 'tmp_18_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 833 [1/4] (5.70ns)   --->   "%tmp_17_25 = fmul float %a_13_load, %b_13_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 833 'fmul' 'tmp_17_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 834 [2/2] (3.25ns)   --->   "%b_13_load_1 = load float* %b_13_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 834 'load' 'b_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 144 <SV = 142> <Delay = 7.25>
ST_144 : Operation 835 [1/2] (3.25ns)   --->   "%a_13_load_1 = load float* %a_13_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 835 'load' 'a_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_144 : Operation 836 [5/5] (7.25ns)   --->   "%tmp_18_25 = fadd float %tmp_18_24, %tmp_17_25" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 836 'fadd' 'tmp_18_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 837 [1/2] (3.25ns)   --->   "%b_13_load_1 = load float* %b_13_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 837 'load' 'b_13_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 145 <SV = 143> <Delay = 7.25>
ST_145 : Operation 838 [4/5] (7.25ns)   --->   "%tmp_18_25 = fadd float %tmp_18_24, %tmp_17_25" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 838 'fadd' 'tmp_18_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 839 [4/4] (5.70ns)   --->   "%tmp_17_26 = fmul float %a_13_load_1, %b_13_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 839 'fmul' 'tmp_17_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 144> <Delay = 7.25>
ST_146 : Operation 840 [3/5] (7.25ns)   --->   "%tmp_18_25 = fadd float %tmp_18_24, %tmp_17_25" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 840 'fadd' 'tmp_18_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 841 [3/4] (5.70ns)   --->   "%tmp_17_26 = fmul float %a_13_load_1, %b_13_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 841 'fmul' 'tmp_17_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 145> <Delay = 7.25>
ST_147 : Operation 842 [2/5] (7.25ns)   --->   "%tmp_18_25 = fadd float %tmp_18_24, %tmp_17_25" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 842 'fadd' 'tmp_18_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 843 [2/4] (5.70ns)   --->   "%tmp_17_26 = fmul float %a_13_load_1, %b_13_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 843 'fmul' 'tmp_17_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 146> <Delay = 7.25>
ST_148 : Operation 844 [1/1] (0.00ns)   --->   "%a_14_addr_1 = getelementptr [64 x float]* %a_14, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 844 'getelementptr' 'a_14_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_148 : Operation 845 [2/2] (3.25ns)   --->   "%a_14_load = load float* %a_14_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 845 'load' 'a_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_148 : Operation 846 [1/1] (0.00ns)   --->   "%b_14_addr_1 = getelementptr [64 x float]* %b_14, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 846 'getelementptr' 'b_14_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_148 : Operation 847 [1/5] (7.25ns)   --->   "%tmp_18_25 = fadd float %tmp_18_24, %tmp_17_25" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 847 'fadd' 'tmp_18_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 848 [1/4] (5.70ns)   --->   "%tmp_17_26 = fmul float %a_13_load_1, %b_13_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 848 'fmul' 'tmp_17_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 849 [2/2] (3.25ns)   --->   "%b_14_load = load float* %b_14_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 849 'load' 'b_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 149 <SV = 147> <Delay = 7.25>
ST_149 : Operation 850 [1/2] (3.25ns)   --->   "%a_14_load = load float* %a_14_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 850 'load' 'a_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_149 : Operation 851 [5/5] (7.25ns)   --->   "%tmp_18_26 = fadd float %tmp_18_25, %tmp_17_26" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 851 'fadd' 'tmp_18_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 852 [1/2] (3.25ns)   --->   "%b_14_load = load float* %b_14_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 852 'load' 'b_14_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 150 <SV = 148> <Delay = 7.25>
ST_150 : Operation 853 [4/5] (7.25ns)   --->   "%tmp_18_26 = fadd float %tmp_18_25, %tmp_17_26" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 853 'fadd' 'tmp_18_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 854 [4/4] (5.70ns)   --->   "%tmp_17_27 = fmul float %a_14_load, %b_14_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 854 'fmul' 'tmp_17_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 149> <Delay = 7.25>
ST_151 : Operation 855 [3/5] (7.25ns)   --->   "%tmp_18_26 = fadd float %tmp_18_25, %tmp_17_26" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 855 'fadd' 'tmp_18_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 856 [3/4] (5.70ns)   --->   "%tmp_17_27 = fmul float %a_14_load, %b_14_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 856 'fmul' 'tmp_17_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 150> <Delay = 7.25>
ST_152 : Operation 857 [2/5] (7.25ns)   --->   "%tmp_18_26 = fadd float %tmp_18_25, %tmp_17_26" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 857 'fadd' 'tmp_18_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 858 [2/4] (5.70ns)   --->   "%tmp_17_27 = fmul float %a_14_load, %b_14_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 858 'fmul' 'tmp_17_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 151> <Delay = 7.25>
ST_153 : Operation 859 [1/1] (0.00ns)   --->   "%a_14_addr_2 = getelementptr [64 x float]* %a_14, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 859 'getelementptr' 'a_14_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_153 : Operation 860 [2/2] (3.25ns)   --->   "%a_14_load_1 = load float* %a_14_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 860 'load' 'a_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_153 : Operation 861 [1/1] (0.00ns)   --->   "%b_14_addr_2 = getelementptr [64 x float]* %b_14, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 861 'getelementptr' 'b_14_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_153 : Operation 862 [1/5] (7.25ns)   --->   "%tmp_18_26 = fadd float %tmp_18_25, %tmp_17_26" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 862 'fadd' 'tmp_18_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 863 [1/4] (5.70ns)   --->   "%tmp_17_27 = fmul float %a_14_load, %b_14_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 863 'fmul' 'tmp_17_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 864 [2/2] (3.25ns)   --->   "%b_14_load_1 = load float* %b_14_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 864 'load' 'b_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 154 <SV = 152> <Delay = 7.25>
ST_154 : Operation 865 [1/2] (3.25ns)   --->   "%a_14_load_1 = load float* %a_14_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 865 'load' 'a_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_154 : Operation 866 [5/5] (7.25ns)   --->   "%tmp_18_27 = fadd float %tmp_18_26, %tmp_17_27" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 866 'fadd' 'tmp_18_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 867 [1/2] (3.25ns)   --->   "%b_14_load_1 = load float* %b_14_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 867 'load' 'b_14_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 155 <SV = 153> <Delay = 7.25>
ST_155 : Operation 868 [4/5] (7.25ns)   --->   "%tmp_18_27 = fadd float %tmp_18_26, %tmp_17_27" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 868 'fadd' 'tmp_18_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 869 [4/4] (5.70ns)   --->   "%tmp_17_28 = fmul float %a_14_load_1, %b_14_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 869 'fmul' 'tmp_17_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 154> <Delay = 7.25>
ST_156 : Operation 870 [3/5] (7.25ns)   --->   "%tmp_18_27 = fadd float %tmp_18_26, %tmp_17_27" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 870 'fadd' 'tmp_18_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 871 [3/4] (5.70ns)   --->   "%tmp_17_28 = fmul float %a_14_load_1, %b_14_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 871 'fmul' 'tmp_17_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 155> <Delay = 7.25>
ST_157 : Operation 872 [2/5] (7.25ns)   --->   "%tmp_18_27 = fadd float %tmp_18_26, %tmp_17_27" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 872 'fadd' 'tmp_18_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 873 [2/4] (5.70ns)   --->   "%tmp_17_28 = fmul float %a_14_load_1, %b_14_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 873 'fmul' 'tmp_17_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 156> <Delay = 7.25>
ST_158 : Operation 874 [1/1] (0.00ns)   --->   "%a_15_addr_1 = getelementptr [64 x float]* %a_15, i64 0, i64 %a_0_load_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 874 'getelementptr' 'a_15_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_158 : Operation 875 [2/2] (3.25ns)   --->   "%a_15_load = load float* %a_15_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 875 'load' 'a_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_158 : Operation 876 [1/1] (0.00ns)   --->   "%b_15_addr_1 = getelementptr [64 x float]* %b_15, i64 0, i64 %tmp_10" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 876 'getelementptr' 'b_15_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_158 : Operation 877 [1/5] (7.25ns)   --->   "%tmp_18_27 = fadd float %tmp_18_26, %tmp_17_27" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 877 'fadd' 'tmp_18_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 878 [1/4] (5.70ns)   --->   "%tmp_17_28 = fmul float %a_14_load_1, %b_14_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 878 'fmul' 'tmp_17_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 879 [2/2] (3.25ns)   --->   "%b_15_load = load float* %b_15_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 879 'load' 'b_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 159 <SV = 157> <Delay = 7.25>
ST_159 : Operation 880 [1/2] (3.25ns)   --->   "%a_15_load = load float* %a_15_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 880 'load' 'a_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_159 : Operation 881 [5/5] (7.25ns)   --->   "%tmp_18_28 = fadd float %tmp_18_27, %tmp_17_28" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 881 'fadd' 'tmp_18_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 882 [1/2] (3.25ns)   --->   "%b_15_load = load float* %b_15_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 882 'load' 'b_15_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 160 <SV = 158> <Delay = 7.25>
ST_160 : Operation 883 [4/5] (7.25ns)   --->   "%tmp_18_28 = fadd float %tmp_18_27, %tmp_17_28" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 883 'fadd' 'tmp_18_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 884 [4/4] (5.70ns)   --->   "%tmp_17_29 = fmul float %a_15_load, %b_15_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 884 'fmul' 'tmp_17_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 159> <Delay = 7.25>
ST_161 : Operation 885 [3/5] (7.25ns)   --->   "%tmp_18_28 = fadd float %tmp_18_27, %tmp_17_28" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 885 'fadd' 'tmp_18_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 886 [3/4] (5.70ns)   --->   "%tmp_17_29 = fmul float %a_15_load, %b_15_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 886 'fmul' 'tmp_17_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 160> <Delay = 7.25>
ST_162 : Operation 887 [2/5] (7.25ns)   --->   "%tmp_18_28 = fadd float %tmp_18_27, %tmp_17_28" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 887 'fadd' 'tmp_18_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 888 [2/4] (5.70ns)   --->   "%tmp_17_29 = fmul float %a_15_load, %b_15_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 888 'fmul' 'tmp_17_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 161> <Delay = 7.25>
ST_163 : Operation 889 [1/1] (0.00ns)   --->   "%a_15_addr_2 = getelementptr [64 x float]* %a_15, i64 0, i64 %a_0_load_1_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 889 'getelementptr' 'a_15_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_163 : Operation 890 [2/2] (3.25ns)   --->   "%a_15_load_1 = load float* %a_15_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 890 'load' 'a_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_163 : Operation 891 [1/1] (0.00ns)   --->   "%b_15_addr_2 = getelementptr [64 x float]* %b_15, i64 0, i64 %tmp_27_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 891 'getelementptr' 'b_15_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_163 : Operation 892 [1/5] (7.25ns)   --->   "%tmp_18_28 = fadd float %tmp_18_27, %tmp_17_28" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 892 'fadd' 'tmp_18_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 893 [1/4] (5.70ns)   --->   "%tmp_17_29 = fmul float %a_15_load, %b_15_load" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 893 'fmul' 'tmp_17_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 894 [2/2] (3.25ns)   --->   "%b_15_load_1 = load float* %b_15_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 894 'load' 'b_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 164 <SV = 162> <Delay = 7.25>
ST_164 : Operation 895 [1/2] (3.25ns)   --->   "%a_15_load_1 = load float* %a_15_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 895 'load' 'a_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_164 : Operation 896 [5/5] (7.25ns)   --->   "%tmp_18_29 = fadd float %tmp_18_28, %tmp_17_29" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 896 'fadd' 'tmp_18_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 897 [1/2] (3.25ns)   --->   "%b_15_load_1 = load float* %b_15_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 897 'load' 'b_15_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 165 <SV = 163> <Delay = 7.25>
ST_165 : Operation 898 [4/5] (7.25ns)   --->   "%tmp_18_29 = fadd float %tmp_18_28, %tmp_17_29" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 898 'fadd' 'tmp_18_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 899 [4/4] (5.70ns)   --->   "%tmp_17_30 = fmul float %a_15_load_1, %b_15_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 899 'fmul' 'tmp_17_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 164> <Delay = 7.25>
ST_166 : Operation 900 [3/5] (7.25ns)   --->   "%tmp_18_29 = fadd float %tmp_18_28, %tmp_17_29" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 900 'fadd' 'tmp_18_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 901 [3/4] (5.70ns)   --->   "%tmp_17_30 = fmul float %a_15_load_1, %b_15_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 901 'fmul' 'tmp_17_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 165> <Delay = 7.25>
ST_167 : Operation 902 [2/5] (7.25ns)   --->   "%tmp_18_29 = fadd float %tmp_18_28, %tmp_17_29" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 902 'fadd' 'tmp_18_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 903 [2/4] (5.70ns)   --->   "%tmp_17_30 = fmul float %a_15_load_1, %b_15_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 903 'fmul' 'tmp_17_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 166> <Delay = 7.25>
ST_168 : Operation 904 [1/5] (7.25ns)   --->   "%tmp_18_29 = fadd float %tmp_18_28, %tmp_17_29" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 904 'fadd' 'tmp_18_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 905 [1/4] (5.70ns)   --->   "%tmp_17_30 = fmul float %a_15_load_1, %b_15_load_1" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 905 'fmul' 'tmp_17_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 167> <Delay = 7.25>
ST_169 : Operation 906 [5/5] (7.25ns)   --->   "%tmp_18_30 = fadd float %tmp_18_29, %tmp_17_30" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 906 'fadd' 'tmp_18_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 168> <Delay = 7.25>
ST_170 : Operation 907 [4/5] (7.25ns)   --->   "%tmp_18_30 = fadd float %tmp_18_29, %tmp_17_30" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 907 'fadd' 'tmp_18_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 169> <Delay = 7.25>
ST_171 : Operation 908 [3/5] (7.25ns)   --->   "%tmp_18_30 = fadd float %tmp_18_29, %tmp_17_30" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 908 'fadd' 'tmp_18_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 170> <Delay = 7.25>
ST_172 : Operation 909 [2/5] (7.25ns)   --->   "%tmp_18_30 = fadd float %tmp_18_29, %tmp_17_30" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 909 'fadd' 'tmp_18_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 171> <Delay = 7.25>
ST_173 : Operation 910 [1/5] (7.25ns)   --->   "%tmp_18_30 = fadd float %tmp_18_29, %tmp_17_30" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 910 'fadd' 'tmp_18_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 172> <Delay = 3.25>
ST_174 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [../../../../lab5_template/lab5_template/vhls/mmult.h:60->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 911 'specregionbegin' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_174 : Operation 912 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [../../../../lab5_template/lab5_template/vhls/mmult.h:61->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 912 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_174 : Operation 913 [1/1] (3.25ns)   --->   "store float %tmp_18_30, float* %out_addr_1, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 913 'store' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 914 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_5)" [../../../../lab5_template/lab5_template/vhls/mmult.h:66->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 914 'specregionend' 'empty_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_174 : Operation 915 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [../../../../lab5_template/lab5_template/vhls/mmult.h:59->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 915 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 175 <SV = 7> <Delay = 1.76>
ST_175 : Operation 916 [1/1] (1.76ns)   --->   "br label %.preheader.i" [../../../../lab5_template/lab5_template/vhls/mmult.h:164->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 916 'br' <Predicate = true> <Delay = 1.76>

State 176 <SV = 8> <Delay = 7.90>
ST_176 : Operation 917 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i11 [ %indvar_flatten_next2, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]"   --->   Operation 917 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 918 [1/1] (0.00ns)   --->   "%i4_0_i = phi i6 [ %tmp_2_mid2_v_v, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]" [../../../../lab5_template/lab5_template/vhls/mmult.h:168->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 918 'phi' 'i4_0_i' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 919 [1/1] (0.00ns)   --->   "%j5_0_i = phi i6 [ %j_3, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]"   --->   Operation 919 'phi' 'j5_0_i' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 920 [1/1] (1.88ns)   --->   "%exitcond_flatten2 = icmp eq i11 %indvar_flatten2, -1024"   --->   Operation 920 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 921 [1/1] (1.63ns)   --->   "%indvar_flatten_next2 = add i11 %indvar_flatten2, 1"   --->   Operation 921 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 922 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %"wrapped_mmult_hw<float, 32, 1024, 4, 5, 5>.exit", label %"mmult_hw<float, 32>.exit.i""   --->   Operation 922 'br' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 923 [1/1] (1.82ns)   --->   "%i_4 = add i6 1, %i4_0_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:164->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 923 'add' 'i_4' <Predicate = (!exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 924 [1/1] (1.42ns)   --->   "%exitcond_i = icmp eq i6 %j5_0_i, -32" [../../../../lab5_template/lab5_template/vhls/mmult.h:165->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 924 'icmp' 'exitcond_i' <Predicate = (!exitcond_flatten2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 925 [1/1] (1.18ns)   --->   "%j5_0_i_mid2 = select i1 %exitcond_i, i6 0, i6 %j5_0_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:165->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 925 'select' 'j5_0_i_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 926 [1/1] (1.18ns)   --->   "%tmp_2_mid2_v_v = select i1 %exitcond_i, i6 %i_4, i6 %i4_0_i" [../../../../lab5_template/lab5_template/vhls/mmult.h:168->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 926 'select' 'tmp_2_mid2_v_v' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i6 %tmp_2_mid2_v_v to i5" [../../../../lab5_template/lab5_template/vhls/mmult.h:168->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 927 'trunc' 'tmp_22' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_2_mid2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 0)" [../../../../lab5_template/lab5_template/vhls/mmult.h:168->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 928 'bitconcatenate' 'tmp_2_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_23 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_2_mid2_v_v, i5 0)" [../../../../lab5_template/lab5_template/vhls/mmult.h:168->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 929 'bitconcatenate' 'tmp_23' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i11 %tmp_23 to i12" [../../../../lab5_template/lab5_template/vhls/mmult.h:165->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 930 'zext' 'tmp_32_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 931 [1/1] (0.00ns)   --->   "%j5_0_i_cast2 = zext i6 %j5_0_i_mid2 to i10" [../../../../lab5_template/lab5_template/vhls/mmult.h:165->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 931 'zext' 'j5_0_i_cast2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 932 [1/1] (1.73ns)   --->   "%k = add i10 %j5_0_i_cast2, %tmp_2_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:168->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 932 'add' 'k' <Predicate = (!exitcond_flatten2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i6 %j5_0_i_mid2 to i12" [../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 933 'zext' 'tmp_14_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 934 [1/1] (1.63ns)   --->   "%tmp_24 = add i12 %tmp_32_cast, %tmp_14_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 934 'add' 'tmp_24' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i12 %tmp_24 to i64" [../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 935 'zext' 'tmp_33_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 936 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr [1024 x float]* %out, i64 0, i64 %tmp_33_cast" [../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 936 'getelementptr' 'out_addr_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 937 [1/1] (1.77ns)   --->   "%last_assign = icmp eq i10 %k, -1" [../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 937 'icmp' 'last_assign' <Predicate = (!exitcond_flatten2)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 938 [2/2] (3.25ns)   --->   "%out_load_1 = load float* %out_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:111->../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 938 'load' 'out_load_1' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_176 : Operation 939 [1/1] (1.82ns)   --->   "%j_3 = add i6 1, %j5_0_i_mid2" [../../../../lab5_template/lab5_template/vhls/mmult.h:165->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 939 'add' 'j_3' <Predicate = (!exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 9> <Delay = 3.25>
ST_177 : Operation 940 [1/2] (3.25ns)   --->   "%out_load_1 = load float* %out_addr_2, align 4" [../../../../lab5_template/lab5_template/vhls/mmult.h:111->../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 940 'load' 'out_load_1' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_177 : Operation 941 [1/1] (0.00ns)   --->   "%val_assign = bitcast float %out_load_1 to i32" [../../../../lab5_template/lab5_template/vhls/mmult.h:111->../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 941 'bitcast' 'val_assign' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_177 : Operation 942 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [../../../../lab5_template/lab5_template/vhls/mmult.h:111->../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 942 'write' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 178 <SV = 10> <Delay = 0.00>
ST_178 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [../../../../lab5_template/lab5_template/vhls/mmult.h:166->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 943 'specregionbegin' 'tmp_13' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_178 : Operation 944 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [../../../../lab5_template/lab5_template/vhls/mmult.h:167->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 944 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_178 : Operation 945 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [../../../../lab5_template/lab5_template/vhls/mmult.h:111->../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 945 'write' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_178 : Operation 946 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_13)" [../../../../lab5_template/lab5_template/vhls/mmult.h:170->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 946 'specregionend' 'empty_30' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_178 : Operation 947 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../../../../lab5_template/lab5_template/vhls/mmult.h:165->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36]   --->   Operation 947 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 179 <SV = 9> <Delay = 0.00>
ST_179 : Operation 948 [1/1] (0.00ns)   --->   "ret void" [../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:38]   --->   Operation 948 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [68]  (1.77 ns)

 <State 2>: 6.27ns
The critical path consists of the following:
	'phi' operation ('i_0_i', ../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) with incoming values : ('tmp_1_mid2_v', ../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [69]  (0 ns)
	'add' operation ('i', ../../../../lab5_template/lab5_template/vhls/mmult.h:142->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [75]  (1.83 ns)
	'select' operation ('tmp_1_mid2_v', ../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [78]  (1.19 ns)
	'getelementptr' operation ('a_1_addr', ../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [89]  (0 ns)
	'store' operation (../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) of variable 'ret', ../../../../lab5_template/lab5_template/vhls/mmult.h:88->../../../../lab5_template/lab5_template/vhls/mmult.h:147->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 on array 'a[1]', ../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 [145]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [160]  (1.77 ns)

 <State 4>: 8.09ns
The critical path consists of the following:
	'phi' operation ('i1_0_i', ../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) with incoming values : ('arrayNo1_cast_mid2_v', ../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [161]  (0 ns)
	'add' operation ('i', ../../../../lab5_template/lab5_template/vhls/mmult.h:152->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [167]  (1.83 ns)
	'select' operation ('arrayNo1_cast_mid2_v', ../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [170]  (1.19 ns)
	'shl' operation ('tmp_4', ../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [172]  (0 ns)
	'add' operation ('tmp_9', ../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [180]  (1.83 ns)
	'getelementptr' operation ('b_6_addr', ../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [188]  (0 ns)
	'store' operation (../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) of variable 'ret', ../../../../lab5_template/lab5_template/vhls/mmult.h:88->../../../../lab5_template/lab5_template/vhls/mmult.h:157->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 on array 'b[6]', ../../../../lab5_template/lab5_template/vhls/mmult.h:136->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 [224]  (3.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../../../lab5_template/lab5_template/vhls/mmult.h:49->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [254]  (1.77 ns)

 <State 6>: 2.4ns
The critical path consists of the following:
	'icmp' operation ('exitcond4_i_i', ../../../../lab5_template/lab5_template/vhls/mmult.h:49->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [255]  (1.43 ns)
	blocking operation 0.978 ns on control path)

 <State 7>: 4.89ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../../../lab5_template/lab5_template/vhls/mmult.h:51->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [264]  (0 ns)
	'add' operation ('tmp_21', ../../../../lab5_template/lab5_template/vhls/mmult.h:53->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [271]  (1.64 ns)
	'getelementptr' operation ('out_addr', ../../../../lab5_template/lab5_template/vhls/mmult.h:53->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [273]  (0 ns)
	'store' operation (../../../../lab5_template/lab5_template/vhls/mmult.h:53->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) of constant 0 on array 'out', ../../../../lab5_template/lab5_template/vhls/mmult.h:137->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 [274]  (3.25 ns)

 <State 8>: 6.07ns
The critical path consists of the following:
	'phi' operation ('i1_0_i_i', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) with incoming values : ('p_v', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [282]  (0 ns)
	'add' operation ('i', ../../../../lab5_template/lab5_template/vhls/mmult.h:57->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [291]  (1.83 ns)
	'select' operation ('a_0_load_mid2_v', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [300]  (0.993 ns)
	'getelementptr' operation ('a_0_addr_1', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [302]  (0 ns)
	'load' operation ('a_0_load', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) on array 'a[0]', ../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 [303]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('a_0_load', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) on array 'a[0]', ../../../../lab5_template/lab5_template/vhls/mmult.h:135->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 [303]  (3.25 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [410]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [410]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [410]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [410]  (5.7 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [412]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [412]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [412]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [412]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [412]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_1', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [415]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_1', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [415]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_1', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [415]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_1', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [415]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_1', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [415]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_2', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [418]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_2', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [418]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_2', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [418]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_2', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [418]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_2', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [418]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_3', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [421]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_3', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [421]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_3', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [421]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_3', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [421]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_3', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [421]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_4', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [424]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_4', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [424]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_4', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [424]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_4', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [424]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_4', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [424]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_5', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [427]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_5', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [427]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_5', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [427]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_5', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [427]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_5', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [427]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_6', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [430]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_6', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [430]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_6', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [430]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_6', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [430]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_6', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [430]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_7', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [433]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_7', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [433]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_7', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [433]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_7', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [433]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_7', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [433]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_8', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [436]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_8', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [436]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_8', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [436]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_8', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [436]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_8', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [436]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_9', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [439]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_9', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [439]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_9', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [439]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_9', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [439]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_9', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [439]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_s', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [442]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_s', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [442]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_s', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [442]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_s', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [442]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_s', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [442]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_10', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [445]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_10', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [445]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_10', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [445]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_10', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [445]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_10', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [445]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_11', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [448]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_11', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [448]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_11', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [448]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_11', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [448]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_11', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [448]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_12', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [451]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_12', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [451]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_12', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [451]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_12', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [451]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_12', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [451]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_13', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [454]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_13', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [454]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_13', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [454]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_13', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [454]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_13', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [454]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_14', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [457]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_14', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [457]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_14', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [457]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_14', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [457]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_14', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [457]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_15', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [460]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_15', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [460]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_15', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [460]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_15', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [460]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_15', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [460]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_16', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [463]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_16', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [463]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_16', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [463]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_16', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [463]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_16', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [463]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_17', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [466]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_17', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [466]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_17', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [466]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_17', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [466]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_17', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [466]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_18', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [469]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_18', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [469]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_18', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [469]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_18', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [469]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_18', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [469]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_19', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [472]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_19', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [472]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_19', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [472]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_19', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [472]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_19', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [472]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_20', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [475]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_20', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [475]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_20', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [475]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_20', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [475]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_20', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [475]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_21', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [478]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_21', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [478]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_21', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [478]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_21', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [478]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_21', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [478]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_22', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [481]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_22', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [481]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_22', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [481]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_22', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [481]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_22', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [481]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_23', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [484]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_23', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [484]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_23', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [484]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_23', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [484]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_23', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [484]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_24', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [487]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_24', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [487]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_24', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [487]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_24', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [487]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_24', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [487]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_25', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [490]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_25', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [490]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_25', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [490]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_25', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [490]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_25', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [490]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_26', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [493]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_26', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [493]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_26', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [493]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_26', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [493]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_26', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [493]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_27', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [496]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_27', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [496]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_27', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [496]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_27', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [496]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_27', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [496]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_28', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [499]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_28', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [499]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_28', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [499]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_28', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [499]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_28', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [499]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_29', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [502]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_29', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [502]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_29', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [502]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_29', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [502]  (7.26 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_29', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [502]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_30', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [505]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_30', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [505]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_30', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [505]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_30', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [505]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_18_30', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [505]  (7.26 ns)

 <State 174>: 3.25ns
The critical path consists of the following:
	'store' operation (../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) of variable 'tmp_18_30', ../../../../lab5_template/lab5_template/vhls/mmult.h:64->../../../../lab5_template/lab5_template/vhls/mmult.h:161->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 on array 'out', ../../../../lab5_template/lab5_template/vhls/mmult.h:137->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 [506]  (3.25 ns)

 <State 175>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten2') with incoming values : ('indvar_flatten_next2') [513]  (1.77 ns)

 <State 176>: 7.91ns
The critical path consists of the following:
	'phi' operation ('i4_0_i', ../../../../lab5_template/lab5_template/vhls/mmult.h:168->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) with incoming values : ('tmp_2_mid2_v_v', ../../../../lab5_template/lab5_template/vhls/mmult.h:168->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [514]  (0 ns)
	'add' operation ('i', ../../../../lab5_template/lab5_template/vhls/mmult.h:164->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [520]  (1.83 ns)
	'select' operation ('tmp_2_mid2_v_v', ../../../../lab5_template/lab5_template/vhls/mmult.h:168->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [523]  (1.19 ns)
	'add' operation ('tmp_24', ../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [533]  (1.64 ns)
	'getelementptr' operation ('v', ../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) [535]  (0 ns)
	'load' operation ('out_load_1', ../../../../lab5_template/lab5_template/vhls/mmult.h:111->../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) on array 'out', ../../../../lab5_template/lab5_template/vhls/mmult.h:137->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 [537]  (3.25 ns)

 <State 177>: 3.25ns
The critical path consists of the following:
	'load' operation ('out_load_1', ../../../../lab5_template/lab5_template/vhls/mmult.h:111->../../../../lab5_template/lab5_template/vhls/mmult.h:169->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36) on array 'out', ../../../../lab5_template/lab5_template/vhls/mmult.h:137->../../../../lab5_template/lab5_template/vhls/mmult_accel.cpp:36 [537]  (3.25 ns)

 <State 178>: 0ns
The critical path consists of the following:

 <State 179>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
