--
--	Conversion of Generic.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Apr 01 16:42:53 2021
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_10616 : bit;
SIGNAL Net_2835 : bit;
SIGNAL Net_5205 : bit;
SIGNAL tmpOE__EMG_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__EMG_1_net_0 : bit;
TERMINAL Net_10609 : bit;
SIGNAL tmpIO_0__EMG_1_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__EMG_1_net_0 : bit;
SIGNAL tmpOE__EMG_2_net_0 : bit;
SIGNAL tmpFB_0__EMG_2_net_0 : bit;
TERMINAL Net_10610 : bit;
SIGNAL tmpIO_0__EMG_2_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_2_net_0 : bit;
SIGNAL tmpOE__EMG_3_net_0 : bit;
SIGNAL tmpFB_0__EMG_3_net_0 : bit;
TERMINAL Net_10611 : bit;
SIGNAL tmpIO_0__EMG_3_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_3_net_0 : bit;
SIGNAL tmpOE__EMG_4_net_0 : bit;
SIGNAL tmpFB_0__EMG_4_net_0 : bit;
TERMINAL Net_10612 : bit;
SIGNAL tmpIO_0__EMG_4_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_4_net_0 : bit;
SIGNAL tmpOE__EMG_5_net_0 : bit;
SIGNAL tmpFB_0__EMG_5_net_0 : bit;
TERMINAL Net_10613 : bit;
SIGNAL tmpIO_0__EMG_5_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_5_net_0 : bit;
SIGNAL Net_5190_3 : bit;
SIGNAL Net_5460 : bit;
ATTRIBUTE soft of Net_5460:SIGNAL IS '1';
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL Net_5190_2 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL Net_5190_1 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL Net_5190_0 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_31\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_30\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_29\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_28\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_27\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_26\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_25\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_23\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_22\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_21\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_20\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_19\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_18\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_17\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_15\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_14\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_13\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_12\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_11\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_10\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_9\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_7\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_6\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_5\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_4\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_3\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_2\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_1\ : bit;
SIGNAL \BasicCounter:MODULE_1:b_0\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter:MODIN1_3\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter:MODIN1_2\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter:MODIN1_1\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter:MODIN1_0\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL Net_10615 : bit;
SIGNAL Net_4627 : bit;
SIGNAL Net_5442 : bit;
SIGNAL cy_srff_3 : bit;
SIGNAL Net_5118 : bit;
SIGNAL AMuxHw_Decoder_enable : bit;
SIGNAL AMuxHw_Decoder_is_active : bit;
ATTRIBUTE soft of AMuxHw_Decoder_is_active:SIGNAL IS '1';
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL AMuxHw_Decoder_old_id_3 : bit;
SIGNAL AMuxHw_Decoder_old_id_2 : bit;
SIGNAL AMuxHw_Decoder_old_id_1 : bit;
SIGNAL AMuxHw_Decoder_old_id_0 : bit;
SIGNAL AMuxHw_Decoder_one_hot_0 : bit;
SIGNAL AMuxHw_Decoder_one_hot_1 : bit;
SIGNAL AMuxHw_Decoder_one_hot_2 : bit;
SIGNAL AMuxHw_Decoder_one_hot_3 : bit;
SIGNAL AMuxHw_Decoder_one_hot_4 : bit;
SIGNAL AMuxHw_Decoder_one_hot_5 : bit;
SIGNAL AMuxHw_Decoder_one_hot_6 : bit;
SIGNAL AMuxHw_Decoder_one_hot_7 : bit;
SIGNAL AMuxHw_Decoder_one_hot_8 : bit;
SIGNAL AMuxHw_Decoder_one_hot_9 : bit;
SIGNAL AMuxHw_Decoder_one_hot_10 : bit;
SIGNAL AMuxHw_Decoder_one_hot_11 : bit;
TERMINAL Net_10614 : bit;
TERMINAL Net_10608 : bit;
TERMINAL Net_10607 : bit;
TERMINAL Net_10606 : bit;
TERMINAL Net_10605 : bit;
TERMINAL Net_10604 : bit;
TERMINAL Net_10603 : bit;
TERMINAL Net_10578 : bit;
SIGNAL tmpOE__EMG_6_net_0 : bit;
SIGNAL tmpFB_0__EMG_6_net_0 : bit;
SIGNAL tmpIO_0__EMG_6_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_6_net_0 : bit;
SIGNAL tmpOE__VOLTAGE_SENSE_2_net_0 : bit;
SIGNAL tmpFB_0__VOLTAGE_SENSE_2_net_0 : bit;
SIGNAL tmpIO_0__VOLTAGE_SENSE_2_net_0 : bit;
TERMINAL tmpSIOVREF__VOLTAGE_SENSE_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VOLTAGE_SENSE_2_net_0 : bit;
SIGNAL tmpOE__CURRENT_SENSE_2_net_0 : bit;
SIGNAL tmpFB_0__CURRENT_SENSE_2_net_0 : bit;
SIGNAL tmpIO_0__CURRENT_SENSE_2_net_0 : bit;
TERMINAL tmpSIOVREF__CURRENT_SENSE_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CURRENT_SENSE_2_net_0 : bit;
SIGNAL tmpOE__VOLTAGE_SENSE_1_net_0 : bit;
SIGNAL tmpFB_0__VOLTAGE_SENSE_1_net_0 : bit;
SIGNAL tmpIO_0__VOLTAGE_SENSE_1_net_0 : bit;
TERMINAL tmpSIOVREF__VOLTAGE_SENSE_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VOLTAGE_SENSE_1_net_0 : bit;
SIGNAL tmpOE__CURRENT_SENSE_1_net_0 : bit;
SIGNAL tmpFB_0__CURRENT_SENSE_1_net_0 : bit;
SIGNAL tmpIO_0__CURRENT_SENSE_1_net_0 : bit;
TERMINAL tmpSIOVREF__CURRENT_SENSE_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CURRENT_SENSE_1_net_0 : bit;
SIGNAL tmpOE__EMG_A_net_0 : bit;
SIGNAL tmpFB_0__EMG_A_net_0 : bit;
SIGNAL tmpIO_0__EMG_A_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_A_net_0 : bit;
SIGNAL Net_1457 : bit;
SIGNAL tmpOE__MOSI_net_0 : bit;
SIGNAL Net_1458 : bit;
SIGNAL tmpFB_0__MOSI_net_0 : bit;
SIGNAL tmpIO_0__MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_net_0 : bit;
SIGNAL tmpOE__SCLK_net_0 : bit;
SIGNAL Net_1459 : bit;
SIGNAL tmpFB_0__SCLK_net_0 : bit;
SIGNAL tmpIO_0__SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_net_0 : bit;
SIGNAL \Chip_Select_IMU:clk\ : bit;
SIGNAL \Chip_Select_IMU:rst\ : bit;
SIGNAL \Chip_Select_IMU:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \Chip_Select_IMU:control_bus_7\:SIGNAL IS 2;
SIGNAL \Chip_Select_IMU:control_out_7\ : bit;
SIGNAL \Chip_Select_IMU:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \Chip_Select_IMU:control_bus_6\:SIGNAL IS 2;
SIGNAL \Chip_Select_IMU:control_out_6\ : bit;
SIGNAL \Chip_Select_IMU:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \Chip_Select_IMU:control_bus_5\:SIGNAL IS 2;
SIGNAL \Chip_Select_IMU:control_out_5\ : bit;
SIGNAL \Chip_Select_IMU:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \Chip_Select_IMU:control_bus_4\:SIGNAL IS 2;
SIGNAL \Chip_Select_IMU:control_out_4\ : bit;
SIGNAL \Chip_Select_IMU:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \Chip_Select_IMU:control_bus_3\:SIGNAL IS 2;
SIGNAL \Chip_Select_IMU:control_out_3\ : bit;
SIGNAL Net_3063_2 : bit;
SIGNAL \Chip_Select_IMU:control_out_2\ : bit;
SIGNAL Net_3063_1 : bit;
SIGNAL \Chip_Select_IMU:control_out_1\ : bit;
SIGNAL Net_3063_0 : bit;
SIGNAL \Chip_Select_IMU:control_out_0\ : bit;
SIGNAL \Chip_Select_IMU:control_7\ : bit;
SIGNAL \Chip_Select_IMU:control_6\ : bit;
SIGNAL \Chip_Select_IMU:control_5\ : bit;
SIGNAL \Chip_Select_IMU:control_4\ : bit;
SIGNAL \Chip_Select_IMU:control_3\ : bit;
SIGNAL \Chip_Select_IMU:control_2\ : bit;
SIGNAL \Chip_Select_IMU:control_1\ : bit;
SIGNAL \Chip_Select_IMU:control_0\ : bit;
SIGNAL tmpOE__EMG_B_net_0 : bit;
SIGNAL tmpFB_0__EMG_B_net_0 : bit;
SIGNAL tmpIO_0__EMG_B_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_B_net_0 : bit;
SIGNAL Net_2640 : bit;
SIGNAL Net_2982 : bit;
SIGNAL Net_9765 : bit;
SIGNAL Net_9969 : bit;
SIGNAL Net_9770 : bit;
SIGNAL \MOTOR_DIR_1:clk\ : bit;
SIGNAL \MOTOR_DIR_1:rst\ : bit;
SIGNAL \MOTOR_DIR_1:control_out_0\ : bit;
SIGNAL Net_2621 : bit;
SIGNAL \MOTOR_DIR_1:control_out_1\ : bit;
SIGNAL Net_2622 : bit;
SIGNAL \MOTOR_DIR_1:control_out_2\ : bit;
SIGNAL Net_2623 : bit;
SIGNAL \MOTOR_DIR_1:control_out_3\ : bit;
SIGNAL Net_2624 : bit;
SIGNAL \MOTOR_DIR_1:control_out_4\ : bit;
SIGNAL Net_2625 : bit;
SIGNAL \MOTOR_DIR_1:control_out_5\ : bit;
SIGNAL Net_2626 : bit;
SIGNAL \MOTOR_DIR_1:control_out_6\ : bit;
SIGNAL Net_2628 : bit;
SIGNAL \MOTOR_DIR_1:control_out_7\ : bit;
SIGNAL \MOTOR_DIR_1:control_7\ : bit;
SIGNAL \MOTOR_DIR_1:control_6\ : bit;
SIGNAL \MOTOR_DIR_1:control_5\ : bit;
SIGNAL \MOTOR_DIR_1:control_4\ : bit;
SIGNAL \MOTOR_DIR_1:control_3\ : bit;
SIGNAL \MOTOR_DIR_1:control_2\ : bit;
SIGNAL \MOTOR_DIR_1:control_1\ : bit;
SIGNAL \MOTOR_DIR_1:control_0\ : bit;
SIGNAL tmpOE__MOTOR_1B_net_0 : bit;
SIGNAL Net_9767 : bit;
SIGNAL tmpFB_0__MOTOR_1B_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_1B_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_1B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_1B_net_0 : bit;
SIGNAL tmpOE__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpFB_0__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpIO_0__FTDI_ENABLE_net_0 : bit;
TERMINAL tmpSIOVREF__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpOE__RS485_CTS_net_0 : bit;
SIGNAL tmpFB_0__RS485_CTS_net_0 : bit;
SIGNAL tmpIO_0__RS485_CTS_net_0 : bit;
TERMINAL tmpSIOVREF__RS485_CTS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS485_CTS_net_0 : bit;
SIGNAL Net_9919 : bit;
SIGNAL Net_2334 : bit;
SIGNAL \PWM_MOTORS:PWMUDB:km_run\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:control_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_MOTORS:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_MOTORS:PWMUDB:compare1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:compare2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_MOTORS:Net_101\ : bit;
SIGNAL \PWM_MOTORS:Net_96\ : bit;
SIGNAL Net_9990 : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_10292 : bit;
SIGNAL Net_10286 : bit;
SIGNAL \PWM_MOTORS:Net_55\ : bit;
SIGNAL Net_10285 : bit;
SIGNAL \PWM_MOTORS:Net_113\ : bit;
SIGNAL \PWM_MOTORS:Net_107\ : bit;
SIGNAL \PWM_MOTORS:Net_114\ : bit;
SIGNAL tmpOE__CS3_net_0 : bit;
SIGNAL Net_3064 : bit;
SIGNAL tmpFB_0__CS3_net_0 : bit;
SIGNAL tmpIO_0__CS3_net_0 : bit;
TERMINAL tmpSIOVREF__CS3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS3_net_0 : bit;
SIGNAL tmpOE__MOTOR_1A_net_0 : bit;
SIGNAL Net_9772 : bit;
SIGNAL tmpFB_0__MOTOR_1A_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_1A_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_1A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_1A_net_0 : bit;
SIGNAL Net_3328 : bit;
SIGNAL \PACER_TIMER:Net_260\ : bit;
SIGNAL \PACER_TIMER:Net_266\ : bit;
SIGNAL Net_3249 : bit;
SIGNAL \PACER_TIMER:Net_51\ : bit;
SIGNAL \PACER_TIMER:Net_261\ : bit;
SIGNAL \PACER_TIMER:Net_57\ : bit;
SIGNAL Net_297 : bit;
SIGNAL Net_3264 : bit;
SIGNAL \PACER_TIMER:Net_102\ : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_3240 : bit;
SIGNAL Net_3018 : bit;
SIGNAL Net_3334 : bit;
SIGNAL \RESET_FF:clk\ : bit;
SIGNAL \RESET_FF:rst\ : bit;
SIGNAL \RESET_FF:control_out_0\ : bit;
SIGNAL Net_303 : bit;
SIGNAL \RESET_FF:control_out_1\ : bit;
SIGNAL Net_304 : bit;
SIGNAL \RESET_FF:control_out_2\ : bit;
SIGNAL Net_305 : bit;
SIGNAL \RESET_FF:control_out_3\ : bit;
SIGNAL Net_306 : bit;
SIGNAL \RESET_FF:control_out_4\ : bit;
SIGNAL Net_307 : bit;
SIGNAL \RESET_FF:control_out_5\ : bit;
SIGNAL Net_308 : bit;
SIGNAL \RESET_FF:control_out_6\ : bit;
SIGNAL Net_309 : bit;
SIGNAL \RESET_FF:control_out_7\ : bit;
SIGNAL \RESET_FF:control_7\ : bit;
SIGNAL \RESET_FF:control_6\ : bit;
SIGNAL \RESET_FF:control_5\ : bit;
SIGNAL \RESET_FF:control_4\ : bit;
SIGNAL \RESET_FF:control_3\ : bit;
SIGNAL \RESET_FF:control_2\ : bit;
SIGNAL \RESET_FF:control_1\ : bit;
SIGNAL \RESET_FF:control_0\ : bit;
SIGNAL \FF_STATUS:status_0\ : bit;
SIGNAL \FF_STATUS:status_1\ : bit;
SIGNAL \FF_STATUS:status_2\ : bit;
SIGNAL \FF_STATUS:status_3\ : bit;
SIGNAL \FF_STATUS:status_4\ : bit;
SIGNAL \FF_STATUS:status_5\ : bit;
SIGNAL \FF_STATUS:status_6\ : bit;
SIGNAL \FF_STATUS:status_7\ : bit;
SIGNAL Net_4387 : bit;
SIGNAL \MY_TIMER:Net_260\ : bit;
SIGNAL \MY_TIMER:Net_266\ : bit;
SIGNAL Net_4386 : bit;
SIGNAL \MY_TIMER:Net_51\ : bit;
SIGNAL \MY_TIMER:Net_261\ : bit;
SIGNAL \MY_TIMER:Net_57\ : bit;
SIGNAL Net_322 : bit;
SIGNAL Net_327 : bit;
SIGNAL \MY_TIMER:Net_102\ : bit;
SIGNAL Net_6117 : bit;
SIGNAL \UART_RS485:Net_61\ : bit;
SIGNAL Net_124 : bit;
SIGNAL \UART_RS485:BUART:clock_op\ : bit;
SIGNAL \UART_RS485:BUART:reset_reg\ : bit;
SIGNAL Net_332 : bit;
SIGNAL \UART_RS485:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_RS485:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_RS485:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_RS485:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_RS485:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_RS485:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_RS485:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_RS485:BUART:reset_sr\ : bit;
SIGNAL \UART_RS485:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2627 : bit;
SIGNAL \UART_RS485:BUART:txn\ : bit;
SIGNAL Net_10640 : bit;
SIGNAL \UART_RS485:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_RS485:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_1\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:tx_shift_out\ : bit;
SIGNAL \UART_RS485:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_RS485:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:counter_load_not\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_2\ : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_RS485:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_7\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_6\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_5\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_4\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_3\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_2\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_1\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_6\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_5\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_4\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_1\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_2\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_3\ : bit;
SIGNAL Net_6020 : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk\ : bit;
SIGNAL \UART_RS485:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_RS485:BUART:tx_mark\ : bit;
SIGNAL \UART_RS485:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_RS485:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_RS485:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_RS485:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_1\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_0\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_RS485:BUART:rx_postpoll\ : bit;
SIGNAL \UART_RS485:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:hd_shift_out\ : bit;
SIGNAL \UART_RS485:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_RS485:BUART:rx_fifofull\ : bit;
SIGNAL \UART_RS485:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_RS485:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:rx_counter_load\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_3\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_1\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_0\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_6\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_5\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_4\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_3\ : bit;
SIGNAL \UART_RS485:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_RS485:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_stop1_reg\ : bit;
SIGNAL Net_6196 : bit;
SIGNAL \UART_RS485:BUART:rx_status_0\ : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_1\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_status\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_3\ : bit;
SIGNAL \UART_RS485:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_4\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_5\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_6\ : bit;
SIGNAL \UART_RS485:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_10639 : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_detect\ : bit;
SIGNAL \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_RS485:BUART:rx_address_detected\ : bit;
SIGNAL \UART_RS485:BUART:rx_last\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN3_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN3_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN3_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN3_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:eq\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_4:eq\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:gte\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_4:gte\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_4:lte\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL tmpOE__RS485_RX_net_0 : bit;
SIGNAL tmpIO_0__RS485_RX_net_0 : bit;
TERMINAL tmpSIOVREF__RS485_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS485_RX_net_0 : bit;
SIGNAL tmpOE__RS485_TX_net_0 : bit;
SIGNAL tmpFB_0__RS485_TX_net_0 : bit;
SIGNAL tmpIO_0__RS485_TX_net_0 : bit;
TERMINAL tmpSIOVREF__RS485_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS485_TX_net_0 : bit;
SIGNAL tmpOE__RS_485_EN_net_0 : bit;
SIGNAL tmpFB_0__RS_485_EN_net_0 : bit;
SIGNAL tmpIO_0__RS_485_EN_net_0 : bit;
TERMINAL tmpSIOVREF__RS_485_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS_485_EN_net_0 : bit;
SIGNAL Net_2711 : bit;
SIGNAL \CYCLES_TIMER:Net_260\ : bit;
SIGNAL \CYCLES_TIMER:Net_266\ : bit;
SIGNAL Net_3872 : bit;
SIGNAL \CYCLES_TIMER:Net_51\ : bit;
SIGNAL \CYCLES_TIMER:Net_261\ : bit;
SIGNAL \CYCLES_TIMER:Net_57\ : bit;
SIGNAL Net_3874 : bit;
SIGNAL Net_345 : bit;
SIGNAL \CYCLES_TIMER:Net_102\ : bit;
SIGNAL \SD:SPI0:Net_276\ : bit;
SIGNAL \SD:Net_19\ : bit;
SIGNAL \SD:SPI0:BSPIM:clk_fin\ : bit;
SIGNAL \SD:SPI0:BSPIM:load_rx_data\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpcounter_one\ : bit;
SIGNAL \SD:SPI0:BSPIM:pol_supprt\ : bit;
SIGNAL \SD:SPI0:BSPIM:miso_to_dp\ : bit;
SIGNAL \SD:SPI0:Net_244\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SD:SPI0:BSPIM:so_send\ : bit;
SIGNAL \SD:SPI0:BSPIM:so_send_reg\ : bit;
SIGNAL \SD:Net_10\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_fin\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_2\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_0\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SD:Net_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:pre_mosi\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_4\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_3\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_2\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_0\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_reg\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SD:SPI0:BSPIM:load_cond\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_0\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_2\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_3\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_4\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_4\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_5\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_6\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_6\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_5\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_3\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_2\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_0\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_7\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_6\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_5\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_4\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_3\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_2\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_0\ : bit;
SIGNAL \SD:SPI0:Net_253\ : bit;
SIGNAL \SD:SPI0:Net_273\ : bit;
SIGNAL \SD:SPI0:BSPIM:ld_ident\ : bit;
SIGNAL \SD:SPI0:BSPIM:cnt_enable\ : bit;
SIGNAL \SD:Net_22\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_6\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_5\ : bit;
SIGNAL \SD:SPI0:BSPIM:cnt_tc\ : bit;
SIGNAL \SD:Net_5\ : bit;
SIGNAL \SD:Net_3\ : bit;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SD:Net_16\ : bit;
SIGNAL \SD:SPI0:Net_274\ : bit;
SIGNAL \SD:tmpOE__mosi0_net_0\ : bit;
SIGNAL \SD:tmpFB_0__mosi0_net_0\ : bit;
SIGNAL \SD:tmpIO_0__mosi0_net_0\ : bit;
TERMINAL \SD:tmpSIOVREF__mosi0_net_0\ : bit;
SIGNAL \SD:tmpINTERRUPT_0__mosi0_net_0\ : bit;
SIGNAL \SD:tmpOE__miso0_net_0\ : bit;
SIGNAL \SD:tmpIO_0__miso0_net_0\ : bit;
TERMINAL \SD:tmpSIOVREF__miso0_net_0\ : bit;
SIGNAL \SD:tmpINTERRUPT_0__miso0_net_0\ : bit;
SIGNAL \SD:Net_2\ : bit;
SIGNAL \SD:tmpOE__sclk0_net_0\ : bit;
SIGNAL \SD:tmpFB_0__sclk0_net_0\ : bit;
SIGNAL \SD:tmpIO_0__sclk0_net_0\ : bit;
TERMINAL \SD:tmpSIOVREF__sclk0_net_0\ : bit;
SIGNAL \SD:tmpINTERRUPT_0__sclk0_net_0\ : bit;
SIGNAL \SD:tmpOE__SPI0_CS_net_0\ : bit;
SIGNAL \SD:tmpFB_0__SPI0_CS_net_0\ : bit;
SIGNAL \SD:tmpIO_0__SPI0_CS_net_0\ : bit;
TERMINAL \SD:tmpSIOVREF__SPI0_CS_net_0\ : bit;
SIGNAL \SD:tmpINTERRUPT_0__SPI0_CS_net_0\ : bit;
SIGNAL tmpOE__CS_on_board_IMU_net_0 : bit;
SIGNAL Net_1630 : bit;
SIGNAL tmpFB_0__CS_on_board_IMU_net_0 : bit;
SIGNAL tmpIO_0__CS_on_board_IMU_net_0 : bit;
TERMINAL tmpSIOVREF__CS_on_board_IMU_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_on_board_IMU_net_0 : bit;
SIGNAL tmpOE__MISO_net_0 : bit;
SIGNAL Net_1469 : bit;
SIGNAL tmpIO_0__MISO_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_net_0 : bit;
SIGNAL tmpOE__CS_RTC_net_0 : bit;
SIGNAL tmpFB_0__CS_RTC_net_0 : bit;
SIGNAL tmpIO_0__CS_RTC_net_0 : bit;
TERMINAL tmpSIOVREF__CS_RTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_RTC_net_0 : bit;
SIGNAL tmpOE__CLK_RTC_net_0 : bit;
SIGNAL tmpFB_0__CLK_RTC_net_0 : bit;
SIGNAL tmpIO_0__CLK_RTC_net_0 : bit;
TERMINAL tmpSIOVREF__CLK_RTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CLK_RTC_net_0 : bit;
SIGNAL tmpOE__MOSI_RTC_net_0 : bit;
SIGNAL tmpFB_0__MOSI_RTC_net_0 : bit;
SIGNAL tmpIO_0__MOSI_RTC_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_RTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_RTC_net_0 : bit;
SIGNAL tmpOE__MISO_RTC_net_0 : bit;
SIGNAL tmpFB_0__MISO_RTC_net_0 : bit;
SIGNAL tmpIO_0__MISO_RTC_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_RTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_RTC_net_0 : bit;
SIGNAL \SPI_IMU:Net_276\ : bit;
SIGNAL \SPI_IMU:BSPIM:clk_fin\ : bit;
SIGNAL \SPI_IMU:BSPIM:load_rx_data\ : bit;
SIGNAL \SPI_IMU:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPI_IMU:BSPIM:pol_supprt\ : bit;
SIGNAL \SPI_IMU:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPI_IMU:Net_244\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPI_IMU:BSPIM:so_send\ : bit;
SIGNAL \SPI_IMU:BSPIM:so_send_reg\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_fin\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPI_IMU:BSPIM:state_2\ : bit;
SIGNAL \SPI_IMU:BSPIM:state_1\ : bit;
SIGNAL \SPI_IMU:BSPIM:state_0\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_cpha_0\ : bit;
SIGNAL Net_3044 : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPI_IMU:BSPIM:pre_mosi\ : bit;
SIGNAL \SPI_IMU:BSPIM:count_4\ : bit;
SIGNAL \SPI_IMU:BSPIM:count_3\ : bit;
SIGNAL \SPI_IMU:BSPIM:count_2\ : bit;
SIGNAL \SPI_IMU:BSPIM:count_1\ : bit;
SIGNAL \SPI_IMU:BSPIM:count_0\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_reg\ : bit;
SIGNAL \SPI_IMU:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPI_IMU:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPI_IMU:BSPIM:load_cond\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPI_IMU:BSPIM:tx_status_0\ : bit;
SIGNAL \SPI_IMU:BSPIM:tx_status_1\ : bit;
SIGNAL \SPI_IMU:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPI_IMU:BSPIM:tx_status_2\ : bit;
SIGNAL \SPI_IMU:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPI_IMU:BSPIM:tx_status_3\ : bit;
SIGNAL \SPI_IMU:BSPIM:tx_status_4\ : bit;
SIGNAL \SPI_IMU:BSPIM:rx_status_4\ : bit;
SIGNAL \SPI_IMU:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPI_IMU:BSPIM:rx_status_5\ : bit;
SIGNAL \SPI_IMU:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPI_IMU:BSPIM:rx_status_6\ : bit;
SIGNAL \SPI_IMU:BSPIM:tx_status_6\ : bit;
SIGNAL \SPI_IMU:BSPIM:tx_status_5\ : bit;
SIGNAL \SPI_IMU:BSPIM:rx_status_3\ : bit;
SIGNAL \SPI_IMU:BSPIM:rx_status_2\ : bit;
SIGNAL \SPI_IMU:BSPIM:rx_status_1\ : bit;
SIGNAL \SPI_IMU:BSPIM:rx_status_0\ : bit;
SIGNAL \SPI_IMU:BSPIM:control_7\ : bit;
SIGNAL \SPI_IMU:BSPIM:control_6\ : bit;
SIGNAL \SPI_IMU:BSPIM:control_5\ : bit;
SIGNAL \SPI_IMU:BSPIM:control_4\ : bit;
SIGNAL \SPI_IMU:BSPIM:control_3\ : bit;
SIGNAL \SPI_IMU:BSPIM:control_2\ : bit;
SIGNAL \SPI_IMU:BSPIM:control_1\ : bit;
SIGNAL \SPI_IMU:BSPIM:control_0\ : bit;
SIGNAL \SPI_IMU:Net_294\ : bit;
SIGNAL \SPI_IMU:Net_273\ : bit;
SIGNAL \SPI_IMU:BSPIM:is_spi_done\ : bit;
SIGNAL \SPI_IMU:BSPIM:cnt_enable\ : bit;
SIGNAL \SPI_IMU:BSPIM:ld_ident\ : bit;
SIGNAL \SPI_IMU:BSPIM:count_6\ : bit;
SIGNAL \SPI_IMU:BSPIM:count_5\ : bit;
SIGNAL \SPI_IMU:BSPIM:cnt_tc\ : bit;
SIGNAL Net_1473 : bit;
SIGNAL Net_1471 : bit;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI_IMU:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI_IMU:Net_289\ : bit;
SIGNAL Net_9745 : bit;
SIGNAL Net_3025 : bit;
SIGNAL tmpOE__CS1_net_0 : bit;
SIGNAL Net_1628 : bit;
SIGNAL tmpFB_0__CS1_net_0 : bit;
SIGNAL tmpIO_0__CS1_net_0 : bit;
TERMINAL tmpSIOVREF__CS1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS1_net_0 : bit;
SIGNAL \MOTOR_DIR_2:clk\ : bit;
SIGNAL \MOTOR_DIR_2:rst\ : bit;
SIGNAL Net_3021 : bit;
SIGNAL \MOTOR_DIR_2:control_out_0\ : bit;
SIGNAL Net_3027 : bit;
SIGNAL \MOTOR_DIR_2:control_out_1\ : bit;
SIGNAL Net_3028 : bit;
SIGNAL \MOTOR_DIR_2:control_out_2\ : bit;
SIGNAL Net_3029 : bit;
SIGNAL \MOTOR_DIR_2:control_out_3\ : bit;
SIGNAL Net_3031 : bit;
SIGNAL \MOTOR_DIR_2:control_out_4\ : bit;
SIGNAL Net_3032 : bit;
SIGNAL \MOTOR_DIR_2:control_out_5\ : bit;
SIGNAL Net_3033 : bit;
SIGNAL \MOTOR_DIR_2:control_out_6\ : bit;
SIGNAL Net_3034 : bit;
SIGNAL \MOTOR_DIR_2:control_out_7\ : bit;
SIGNAL \MOTOR_DIR_2:control_7\ : bit;
SIGNAL \MOTOR_DIR_2:control_6\ : bit;
SIGNAL \MOTOR_DIR_2:control_5\ : bit;
SIGNAL \MOTOR_DIR_2:control_4\ : bit;
SIGNAL \MOTOR_DIR_2:control_3\ : bit;
SIGNAL \MOTOR_DIR_2:control_2\ : bit;
SIGNAL \MOTOR_DIR_2:control_1\ : bit;
SIGNAL \MOTOR_DIR_2:control_0\ : bit;
SIGNAL \demux_2:tmp__demux_2_0_reg\ : bit;
SIGNAL Net_3062 : bit;
SIGNAL \demux_2:tmp__demux_2_1_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_2_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_3_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_4_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_5_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_6_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_7_reg\ : bit;
SIGNAL Net_3058 : bit;
SIGNAL Net_3059 : bit;
SIGNAL Net_3060 : bit;
SIGNAL Net_3061 : bit;
SIGNAL Net_9687 : bit;
SIGNAL Net_3057 : bit;
SIGNAL Net_3056 : bit;
SIGNAL Net_3052 : bit;
SIGNAL tmpOE__CS0_net_0 : bit;
SIGNAL Net_3039 : bit;
SIGNAL tmpFB_0__CS0_net_0 : bit;
SIGNAL tmpIO_0__CS0_net_0 : bit;
TERMINAL tmpSIOVREF__CS0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS0_net_0 : bit;
SIGNAL tmpOE__LED_RED_net_0 : bit;
SIGNAL Net_7325 : bit;
SIGNAL tmpFB_0__LED_RED_net_0 : bit;
SIGNAL tmpIO_0__LED_RED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_RED_net_0 : bit;
SIGNAL \BLINK_05HZ:PWMUDB:km_run\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_6987 : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:control_7\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:control_6\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:control_5\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:control_4\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:control_3\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:control_2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:control_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:control_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ctrl_enable\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:prevCapture\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:capt_rising\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:capt_falling\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:hwCapture\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:hwEnable\ : bit;
SIGNAL Net_3925 : bit;
SIGNAL \BLINK_05HZ:PWMUDB:trig_last\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:trig_rise\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:trig_fall\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:trig_out\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:runmode_enable\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_7326 : bit;
SIGNAL \BLINK_05HZ:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:final_enable\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:tc_i\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sc_kill\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:min_kill\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:final_kill\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:km_tc\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:db_tc\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:dith_count_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:dith_count_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:dith_sel\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:cs_addr_2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:cs_addr_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:cs_addr_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:final_capture\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:nc2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:nc3\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:nc1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:nc4\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:nc5\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:nc6\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:nc7\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:cmp1_eq\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:cmp1_less\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:cmp2_eq\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:cmp2_less\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:fifo_nempty\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:fifo_full\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BLINK_05HZ:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BLINK_05HZ:PWMUDB:compare1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:compare2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:pwm_i\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:pwm1_i\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:pwm2_i\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:tc_i_reg\ : bit;
SIGNAL \BLINK_05HZ:Net_101\ : bit;
SIGNAL \BLINK_05HZ:Net_96\ : bit;
SIGNAL Net_8886 : bit;
SIGNAL Net_8887 : bit;
SIGNAL \BLINK_05HZ:PWMUDB:pwm_temp\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:cmp1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:cmp2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODIN5_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODIN5_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_5579 : bit;
SIGNAL Net_8888 : bit;
SIGNAL \BLINK_05HZ:Net_55\ : bit;
SIGNAL Net_8885 : bit;
SIGNAL \BLINK_05HZ:Net_113\ : bit;
SIGNAL \BLINK_05HZ:Net_107\ : bit;
SIGNAL \BLINK_05HZ:Net_114\ : bit;
SIGNAL \LED_CTRL:clk\ : bit;
SIGNAL \LED_CTRL:rst\ : bit;
SIGNAL Net_7450 : bit;
SIGNAL \LED_CTRL:control_out_0\ : bit;
SIGNAL Net_7694 : bit;
SIGNAL \LED_CTRL:control_out_1\ : bit;
SIGNAL Net_7337 : bit;
SIGNAL \LED_CTRL:control_out_2\ : bit;
SIGNAL Net_7338 : bit;
SIGNAL \LED_CTRL:control_out_3\ : bit;
SIGNAL Net_7339 : bit;
SIGNAL \LED_CTRL:control_out_4\ : bit;
SIGNAL Net_7340 : bit;
SIGNAL \LED_CTRL:control_out_5\ : bit;
SIGNAL Net_7341 : bit;
SIGNAL \LED_CTRL:control_out_6\ : bit;
SIGNAL Net_7342 : bit;
SIGNAL \LED_CTRL:control_out_7\ : bit;
SIGNAL \LED_CTRL:control_7\ : bit;
SIGNAL \LED_CTRL:control_6\ : bit;
SIGNAL \LED_CTRL:control_5\ : bit;
SIGNAL \LED_CTRL:control_4\ : bit;
SIGNAL \LED_CTRL:control_3\ : bit;
SIGNAL \LED_CTRL:control_2\ : bit;
SIGNAL \LED_CTRL:control_1\ : bit;
SIGNAL \LED_CTRL:control_0\ : bit;
SIGNAL \BLINK_CTRL_EN:clk\ : bit;
SIGNAL \BLINK_CTRL_EN:rst\ : bit;
SIGNAL \BLINK_CTRL_EN:control_out_0\ : bit;
SIGNAL Net_5930 : bit;
SIGNAL \BLINK_CTRL_EN:control_out_1\ : bit;
SIGNAL Net_7345 : bit;
SIGNAL \BLINK_CTRL_EN:control_out_2\ : bit;
SIGNAL Net_7346 : bit;
SIGNAL \BLINK_CTRL_EN:control_out_3\ : bit;
SIGNAL Net_7347 : bit;
SIGNAL \BLINK_CTRL_EN:control_out_4\ : bit;
SIGNAL Net_7348 : bit;
SIGNAL \BLINK_CTRL_EN:control_out_5\ : bit;
SIGNAL Net_7349 : bit;
SIGNAL \BLINK_CTRL_EN:control_out_6\ : bit;
SIGNAL Net_7350 : bit;
SIGNAL \BLINK_CTRL_EN:control_out_7\ : bit;
SIGNAL \BLINK_CTRL_EN:control_7\ : bit;
SIGNAL \BLINK_CTRL_EN:control_6\ : bit;
SIGNAL \BLINK_CTRL_EN:control_5\ : bit;
SIGNAL \BLINK_CTRL_EN:control_4\ : bit;
SIGNAL \BLINK_CTRL_EN:control_3\ : bit;
SIGNAL \BLINK_CTRL_EN:control_2\ : bit;
SIGNAL \BLINK_CTRL_EN:control_1\ : bit;
SIGNAL \BLINK_CTRL_EN:control_0\ : bit;
SIGNAL tmpOE__LED_GREEN_net_0 : bit;
SIGNAL Net_7353 : bit;
SIGNAL tmpFB_0__LED_GREEN_net_0 : bit;
SIGNAL tmpIO_0__LED_GREEN_net_0 : bit;
TERMINAL tmpSIOVREF__LED_GREEN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_GREEN_net_0 : bit;
SIGNAL \BLINK_25HZ:PWMUDB:km_run\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:min_kill_reg\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:control_7\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:control_6\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:control_5\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:control_4\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:control_3\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:control_2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:control_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:control_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ctrl_enable\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:prevCapture\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:capt_rising\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:capt_falling\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:hwCapture\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:hwEnable\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:trig_last\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:trig_rise\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:trig_fall\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:trig_out\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:runmode_enable\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_7185 : bit;
SIGNAL \BLINK_25HZ:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:final_enable\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:tc_i\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:sc_kill\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:min_kill\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:final_kill\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:km_tc\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:db_tc\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:dith_count_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:dith_count_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:dith_sel\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:cs_addr_2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:cs_addr_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:cs_addr_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:final_capture\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:cmp1_eq\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:cmp1_less\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:cmp2_eq\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:cmp2_less\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:fifo_nempty\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:fifo_full\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BLINK_25HZ:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \BLINK_25HZ:PWMUDB:compare1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:compare2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:pwm_i\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:pwm1_i\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:pwm2_i\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:tc_i_reg\ : bit;
SIGNAL \BLINK_25HZ:Net_101\ : bit;
SIGNAL \BLINK_25HZ:Net_96\ : bit;
SIGNAL Net_8896 : bit;
SIGNAL Net_8897 : bit;
SIGNAL \BLINK_25HZ:PWMUDB:pwm_temp\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:cmp1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:cmp2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODIN6_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODIN6_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_31\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_30\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_29\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_28\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_27\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_26\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_25\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_24\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_23\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_22\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_21\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_20\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_19\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_18\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_17\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_16\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_15\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_14\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_13\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_12\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_11\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_10\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_9\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_8\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_7\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_6\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_5\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_4\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_3\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_9_2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_7667 : bit;
SIGNAL Net_8898 : bit;
SIGNAL \BLINK_25HZ:Net_55\ : bit;
SIGNAL Net_8895 : bit;
SIGNAL \BLINK_25HZ:Net_113\ : bit;
SIGNAL \BLINK_25HZ:Net_107\ : bit;
SIGNAL \BLINK_25HZ:Net_114\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:clk\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:rst\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \ADC_N_CHANNELS_USED:control_bus_7\:SIGNAL IS 2;
SIGNAL \ADC_N_CHANNELS_USED:control_out_7\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \ADC_N_CHANNELS_USED:control_bus_6\:SIGNAL IS 2;
SIGNAL \ADC_N_CHANNELS_USED:control_out_6\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \ADC_N_CHANNELS_USED:control_bus_5\:SIGNAL IS 2;
SIGNAL \ADC_N_CHANNELS_USED:control_out_5\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \ADC_N_CHANNELS_USED:control_bus_4\:SIGNAL IS 2;
SIGNAL \ADC_N_CHANNELS_USED:control_out_4\ : bit;
SIGNAL Net_7046_3 : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_out_3\ : bit;
SIGNAL Net_7046_2 : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_out_2\ : bit;
SIGNAL Net_7046_1 : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_out_1\ : bit;
SIGNAL Net_7046_0 : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_out_0\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_7\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_6\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_5\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_4\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_3\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_2\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_1\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_0\ : bit;
SIGNAL tmpOE__CS2_net_0 : bit;
SIGNAL Net_2501 : bit;
SIGNAL tmpFB_0__CS2_net_0 : bit;
SIGNAL tmpIO_0__CS2_net_0 : bit;
TERMINAL tmpSIOVREF__CS2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS2_net_0 : bit;
SIGNAL Net_9761 : bit;
SIGNAL tmpOE__MOTOR_2A_net_0 : bit;
SIGNAL Net_9759 : bit;
SIGNAL tmpFB_0__MOTOR_2A_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_2A_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_2A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_2A_net_0 : bit;
SIGNAL tmpOE__MOTOR_2B_net_0 : bit;
SIGNAL Net_9749 : bit;
SIGNAL tmpFB_0__MOTOR_2B_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_2B_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_2B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_2B_net_0 : bit;
SIGNAL tmpOE__MOTOR_EN_1_net_0 : bit;
SIGNAL Net_9774 : bit;
SIGNAL tmpFB_0__MOTOR_EN_1_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_EN_1_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_EN_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_EN_1_net_0 : bit;
SIGNAL \MOTOR_ON_OFF_1:clk\ : bit;
SIGNAL \MOTOR_ON_OFF_1:rst\ : bit;
SIGNAL Net_10337 : bit;
SIGNAL \MOTOR_ON_OFF_1:control_out_0\ : bit;
SIGNAL Net_10322 : bit;
SIGNAL \MOTOR_ON_OFF_1:control_out_1\ : bit;
SIGNAL Net_2792 : bit;
SIGNAL \MOTOR_ON_OFF_1:control_out_2\ : bit;
SIGNAL Net_2793 : bit;
SIGNAL \MOTOR_ON_OFF_1:control_out_3\ : bit;
SIGNAL Net_2794 : bit;
SIGNAL \MOTOR_ON_OFF_1:control_out_4\ : bit;
SIGNAL Net_2795 : bit;
SIGNAL \MOTOR_ON_OFF_1:control_out_5\ : bit;
SIGNAL Net_2796 : bit;
SIGNAL \MOTOR_ON_OFF_1:control_out_6\ : bit;
SIGNAL Net_2797 : bit;
SIGNAL \MOTOR_ON_OFF_1:control_out_7\ : bit;
SIGNAL \MOTOR_ON_OFF_1:control_7\ : bit;
SIGNAL \MOTOR_ON_OFF_1:control_6\ : bit;
SIGNAL \MOTOR_ON_OFF_1:control_5\ : bit;
SIGNAL \MOTOR_ON_OFF_1:control_4\ : bit;
SIGNAL \MOTOR_ON_OFF_1:control_3\ : bit;
SIGNAL \MOTOR_ON_OFF_1:control_2\ : bit;
SIGNAL \MOTOR_ON_OFF_1:control_1\ : bit;
SIGNAL \MOTOR_ON_OFF_1:control_0\ : bit;
SIGNAL Net_9776 : bit;
SIGNAL Net_10313 : bit;
SIGNAL tmpOE__MOTOR_EN_2_net_0 : bit;
SIGNAL tmpFB_0__MOTOR_EN_2_net_0 : bit;
SIGNAL tmpIO_0__MOTOR_EN_2_net_0 : bit;
TERMINAL tmpSIOVREF__MOTOR_EN_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOTOR_EN_2_net_0 : bit;
TERMINAL \ADC:Net_244\ : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
TERMINAL \ADC:Net_20\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL Net_2836 : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL tmpOE__CS_ENCODER1_net_0 : bit;
SIGNAL Net_7985 : bit;
SIGNAL tmpFB_0__CS_ENCODER1_net_0 : bit;
SIGNAL tmpIO_0__CS_ENCODER1_net_0 : bit;
TERMINAL tmpSIOVREF__CS_ENCODER1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_ENCODER1_net_0 : bit;
SIGNAL Net_7157 : bit;
SIGNAL \COUNTER_ENC:Net_43\ : bit;
SIGNAL Net_3511 : bit;
SIGNAL \COUNTER_ENC:Net_49\ : bit;
SIGNAL \COUNTER_ENC:Net_82\ : bit;
SIGNAL \COUNTER_ENC:Net_89\ : bit;
SIGNAL \COUNTER_ENC:Net_95\ : bit;
SIGNAL \COUNTER_ENC:Net_91\ : bit;
SIGNAL \COUNTER_ENC:Net_102\ : bit;
SIGNAL Net_1308 : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_7\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_6\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_5\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_4\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_3\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_2\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_1\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:control_0\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:ctrl_enable\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:prevCapture\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:capt_rising\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:capt_falling\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:capt_either_edge\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:hwCapture\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:reload\ : bit;
SIGNAL Net_8907 : bit;
SIGNAL \COUNTER_ENC:CounterUDB:reload_tc\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:final_enable\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:counter_enable\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_0\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_out_status\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_1\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:per_zero\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_2\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:overflow_status\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_3\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:underflow_status\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_4\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_5\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:fifo_full\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:status_6\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:fifo_nempty\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:overflow\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:dp_dir\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:per_equal\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:underflow\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:tc_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:tc_reg_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_out_i\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_equal\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:prevCompare\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_1287 : bit;
SIGNAL \COUNTER_ENC:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_3376 : bit;
SIGNAL \COUNTER_ENC:CounterUDB:count_enable\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cs_addr_2\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cs_addr_1\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cs_addr_0\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:nc42\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:per_FF\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_less\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \COUNTER_ENC:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:Net_350\ : bit;
SIGNAL Net_1060 : bit;
SIGNAL \SHIFTREG_ENC_3:Net_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:Net_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:ctrl_f0_full\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_1\ : bit;
SIGNAL Net_3419 : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:clk_fin\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_7\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_6\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_5\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_4\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_3\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:control_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_2\ : bit;
SIGNAL Net_3492 : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:final_load\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_1\ : bit;
SIGNAL Net_3426 : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_3\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_4\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_bus_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_5\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:status_6\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_7166 : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:load_reg\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:so_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:so_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:so_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:so_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_3506 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_1317 : bit;
SIGNAL Net_3416 : bit;
SIGNAL cydff_2 : bit;
SIGNAL Net_3510 : bit;
SIGNAL Net_8906 : bit;
SIGNAL \SHIFTREG_ENC_2:Net_350\ : bit;
SIGNAL \SHIFTREG_ENC_2:Net_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:Net_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:ctrl_f0_full\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:clk_fin\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_7\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_6\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_5\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_4\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_3\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:control_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:final_load\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_3\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_4\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_bus_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_5\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:status_6\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_7169 : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:load_reg\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:so_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:so_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:so_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:so_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_3505 : bit;
SIGNAL tmpOE__CLK_ENCODER_net_0 : bit;
SIGNAL tmpFB_0__CLK_ENCODER_net_0 : bit;
SIGNAL tmpIO_0__CLK_ENCODER_net_0 : bit;
TERMINAL tmpSIOVREF__CLK_ENCODER_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CLK_ENCODER_net_0 : bit;
SIGNAL tmpOE__MISO_ENCODER_net_0 : bit;
SIGNAL tmpIO_0__MISO_ENCODER_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_ENCODER_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_ENCODER_net_0 : bit;
SIGNAL tmpOE__CS_ENCODER0_net_0 : bit;
SIGNAL Net_7983 : bit;
SIGNAL tmpFB_0__CS_ENCODER0_net_0 : bit;
SIGNAL tmpIO_0__CS_ENCODER0_net_0 : bit;
TERMINAL tmpSIOVREF__CS_ENCODER0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_ENCODER0_net_0 : bit;
SIGNAL Net_8905 : bit;
SIGNAL \SHIFTREG_ENC_1:Net_350\ : bit;
SIGNAL \SHIFTREG_ENC_1:Net_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:Net_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:ctrl_f0_full\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:clk_fin\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_7\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_6\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_5\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_4\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_3\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:control_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:final_load\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_3\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_4\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_bus_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_5\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_blk_stat_final\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:status_6\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_7173 : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:load_reg\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:so_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:so_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:so_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:so_32_3\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_7172 : bit;
SIGNAL \RESET_COUNTERS:clk\ : bit;
SIGNAL \RESET_COUNTERS:rst\ : bit;
SIGNAL \RESET_COUNTERS:control_out_0\ : bit;
SIGNAL Net_7174 : bit;
SIGNAL \RESET_COUNTERS:control_out_1\ : bit;
SIGNAL Net_7175 : bit;
SIGNAL \RESET_COUNTERS:control_out_2\ : bit;
SIGNAL Net_7176 : bit;
SIGNAL \RESET_COUNTERS:control_out_3\ : bit;
SIGNAL Net_7177 : bit;
SIGNAL \RESET_COUNTERS:control_out_4\ : bit;
SIGNAL Net_7178 : bit;
SIGNAL \RESET_COUNTERS:control_out_5\ : bit;
SIGNAL Net_7179 : bit;
SIGNAL \RESET_COUNTERS:control_out_6\ : bit;
SIGNAL Net_7180 : bit;
SIGNAL \RESET_COUNTERS:control_out_7\ : bit;
SIGNAL \RESET_COUNTERS:control_7\ : bit;
SIGNAL \RESET_COUNTERS:control_6\ : bit;
SIGNAL \RESET_COUNTERS:control_5\ : bit;
SIGNAL \RESET_COUNTERS:control_4\ : bit;
SIGNAL \RESET_COUNTERS:control_3\ : bit;
SIGNAL \RESET_COUNTERS:control_2\ : bit;
SIGNAL \RESET_COUNTERS:control_1\ : bit;
SIGNAL \RESET_COUNTERS:control_0\ : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL Net_7981 : bit;
SIGNAL Net_7969 : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL Net_7958 : bit;
SIGNAL Net_7959 : bit;
SIGNAL \Chip_Select_ENCODER_LINE:clk\ : bit;
SIGNAL \Chip_Select_ENCODER_LINE:rst\ : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_out_0\ : bit;
SIGNAL Net_7970 : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_out_1\ : bit;
SIGNAL Net_7971 : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_out_2\ : bit;
SIGNAL Net_7972 : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_out_3\ : bit;
SIGNAL Net_7974 : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_out_4\ : bit;
SIGNAL Net_7975 : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_out_5\ : bit;
SIGNAL Net_7976 : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_out_6\ : bit;
SIGNAL Net_7977 : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_out_7\ : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_7\ : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_6\ : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_5\ : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_4\ : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_3\ : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_2\ : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_1\ : bit;
SIGNAL \Chip_Select_ENCODER_LINE:control_0\ : bit;
SIGNAL \MY_TIMER_REG:clk\ : bit;
SIGNAL \MY_TIMER_REG:rst\ : bit;
SIGNAL \MY_TIMER_REG:control_out_0\ : bit;
SIGNAL Net_8135 : bit;
SIGNAL \MY_TIMER_REG:control_out_1\ : bit;
SIGNAL Net_8136 : bit;
SIGNAL \MY_TIMER_REG:control_out_2\ : bit;
SIGNAL Net_8137 : bit;
SIGNAL \MY_TIMER_REG:control_out_3\ : bit;
SIGNAL Net_8139 : bit;
SIGNAL \MY_TIMER_REG:control_out_4\ : bit;
SIGNAL Net_8140 : bit;
SIGNAL \MY_TIMER_REG:control_out_5\ : bit;
SIGNAL Net_8141 : bit;
SIGNAL \MY_TIMER_REG:control_out_6\ : bit;
SIGNAL Net_8142 : bit;
SIGNAL \MY_TIMER_REG:control_out_7\ : bit;
SIGNAL \MY_TIMER_REG:control_7\ : bit;
SIGNAL \MY_TIMER_REG:control_6\ : bit;
SIGNAL \MY_TIMER_REG:control_5\ : bit;
SIGNAL \MY_TIMER_REG:control_4\ : bit;
SIGNAL \MY_TIMER_REG:control_3\ : bit;
SIGNAL \MY_TIMER_REG:control_2\ : bit;
SIGNAL \MY_TIMER_REG:control_1\ : bit;
SIGNAL \MY_TIMER_REG:control_0\ : bit;
SIGNAL \mux_3:tmp__mux_3_reg\ : bit;
SIGNAL Net_10233 : bit;
SIGNAL \MOTOR_DRIVER_TYPE:clk\ : bit;
SIGNAL \MOTOR_DRIVER_TYPE:rst\ : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_out_0\ : bit;
SIGNAL Net_10264 : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_out_1\ : bit;
SIGNAL Net_10184 : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_out_2\ : bit;
SIGNAL Net_10185 : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_out_3\ : bit;
SIGNAL Net_10186 : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_out_4\ : bit;
SIGNAL Net_10187 : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_out_5\ : bit;
SIGNAL Net_10188 : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_out_6\ : bit;
SIGNAL Net_10189 : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_out_7\ : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_7\ : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_6\ : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_5\ : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_4\ : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_3\ : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_2\ : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_1\ : bit;
SIGNAL \MOTOR_DRIVER_TYPE:control_0\ : bit;
SIGNAL \mux_2:tmp__mux_2_reg\ : bit;
SIGNAL \mux_4:tmp__mux_4_reg\ : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL \MOTOR_ON_OFF_2:clk\ : bit;
SIGNAL \MOTOR_ON_OFF_2:rst\ : bit;
SIGNAL \MOTOR_ON_OFF_2:control_out_0\ : bit;
SIGNAL Net_10323 : bit;
SIGNAL \MOTOR_ON_OFF_2:control_out_1\ : bit;
SIGNAL Net_10324 : bit;
SIGNAL \MOTOR_ON_OFF_2:control_out_2\ : bit;
SIGNAL Net_10325 : bit;
SIGNAL \MOTOR_ON_OFF_2:control_out_3\ : bit;
SIGNAL Net_10327 : bit;
SIGNAL \MOTOR_ON_OFF_2:control_out_4\ : bit;
SIGNAL Net_10328 : bit;
SIGNAL \MOTOR_ON_OFF_2:control_out_5\ : bit;
SIGNAL Net_10329 : bit;
SIGNAL \MOTOR_ON_OFF_2:control_out_6\ : bit;
SIGNAL Net_10330 : bit;
SIGNAL \MOTOR_ON_OFF_2:control_out_7\ : bit;
SIGNAL \MOTOR_ON_OFF_2:control_7\ : bit;
SIGNAL \MOTOR_ON_OFF_2:control_6\ : bit;
SIGNAL \MOTOR_ON_OFF_2:control_5\ : bit;
SIGNAL \MOTOR_ON_OFF_2:control_4\ : bit;
SIGNAL \MOTOR_ON_OFF_2:control_3\ : bit;
SIGNAL \MOTOR_ON_OFF_2:control_2\ : bit;
SIGNAL \MOTOR_ON_OFF_2:control_1\ : bit;
SIGNAL \MOTOR_ON_OFF_2:control_0\ : bit;
SIGNAL cy_srff_2 : bit;
SIGNAL Net_5290 : bit;
SIGNAL \ADC_STATUS:status_0\ : bit;
SIGNAL \ADC_STATUS:status_1\ : bit;
SIGNAL \ADC_STATUS:status_2\ : bit;
SIGNAL \ADC_STATUS:status_3\ : bit;
SIGNAL \ADC_STATUS:status_4\ : bit;
SIGNAL \ADC_STATUS:status_5\ : bit;
SIGNAL \ADC_STATUS:status_6\ : bit;
SIGNAL \ADC_STATUS:status_7\ : bit;
SIGNAL \ADC_SOC:clk\ : bit;
SIGNAL \ADC_SOC:rst\ : bit;
SIGNAL \ADC_SOC:control_out_0\ : bit;
SIGNAL Net_10594 : bit;
SIGNAL \ADC_SOC:control_out_1\ : bit;
SIGNAL Net_10595 : bit;
SIGNAL \ADC_SOC:control_out_2\ : bit;
SIGNAL Net_10596 : bit;
SIGNAL \ADC_SOC:control_out_3\ : bit;
SIGNAL Net_10597 : bit;
SIGNAL \ADC_SOC:control_out_4\ : bit;
SIGNAL Net_10598 : bit;
SIGNAL \ADC_SOC:control_out_5\ : bit;
SIGNAL Net_10599 : bit;
SIGNAL \ADC_SOC:control_out_6\ : bit;
SIGNAL Net_10600 : bit;
SIGNAL \ADC_SOC:control_out_7\ : bit;
SIGNAL \ADC_SOC:control_7\ : bit;
SIGNAL \ADC_SOC:control_6\ : bit;
SIGNAL \ADC_SOC:control_5\ : bit;
SIGNAL \ADC_SOC:control_4\ : bit;
SIGNAL \ADC_SOC:control_3\ : bit;
SIGNAL \ADC_SOC:control_2\ : bit;
SIGNAL \ADC_SOC:control_1\ : bit;
SIGNAL \ADC_SOC:control_0\ : bit;
SIGNAL \MODULE_8:g1:a0:newa_3\ : bit;
SIGNAL MODIN7_3 : bit;
SIGNAL \MODULE_8:g1:a0:newa_2\ : bit;
SIGNAL MODIN7_2 : bit;
SIGNAL \MODULE_8:g1:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \MODULE_8:g1:a0:newb_3\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \MODULE_8:g1:a0:newb_2\ : bit;
SIGNAL MODIN8_2 : bit;
SIGNAL \MODULE_8:g1:a0:newb_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \MODULE_8:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \MODULE_8:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:lt\:SIGNAL IS 2;
SIGNAL \MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \MODULE_8:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:gte\:SIGNAL IS 2;
SIGNAL \MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:lte\:SIGNAL IS 2;
SIGNAL \MODULE_8:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:neq\:SIGNAL IS 2;
SIGNAL \MODULE_9:g1:a0:newa_3\ : bit;
SIGNAL MODIN9_3 : bit;
SIGNAL \MODULE_9:g1:a0:newa_2\ : bit;
SIGNAL MODIN9_2 : bit;
SIGNAL \MODULE_9:g1:a0:newa_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \MODULE_9:g1:a0:newa_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \MODULE_9:g1:a0:newb_3\ : bit;
SIGNAL MODIN10_3 : bit;
SIGNAL \MODULE_9:g1:a0:newb_2\ : bit;
SIGNAL MODIN10_2 : bit;
SIGNAL \MODULE_9:g1:a0:newb_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \MODULE_9:g1:a0:newb_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \MODULE_9:g1:a0:dataa_3\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_2\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_9:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_3\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_2\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_9:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_9:g1:a0:xeq\ : bit;
SIGNAL \MODULE_9:g1:a0:xneq\ : bit;
SIGNAL \MODULE_9:g1:a0:xlt\ : bit;
SIGNAL \MODULE_9:g1:a0:xlte\ : bit;
SIGNAL \MODULE_9:g1:a0:xgt\ : bit;
SIGNAL \MODULE_9:g1:a0:xgte\ : bit;
SIGNAL \MODULE_9:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:lt\:SIGNAL IS 2;
SIGNAL \MODULE_9:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:gt\:SIGNAL IS 2;
SIGNAL \MODULE_9:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:gte\:SIGNAL IS 2;
SIGNAL \MODULE_9:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:lte\:SIGNAL IS 2;
SIGNAL \MODULE_9:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_9:neq\:SIGNAL IS 2;
SIGNAL Net_5190_3D : bit;
SIGNAL Net_5190_2D : bit;
SIGNAL Net_5190_1D : bit;
SIGNAL Net_5190_0D : bit;
SIGNAL cy_srff_3D : bit;
SIGNAL AMuxHw_Decoder_old_id_3D : bit;
SIGNAL AMuxHw_Decoder_old_id_2D : bit;
SIGNAL AMuxHw_Decoder_old_id_1D : bit;
SIGNAL AMuxHw_Decoder_old_id_0D : bit;
SIGNAL AMuxHw_Decoder_one_hot_0D : bit;
SIGNAL AMuxHw_Decoder_one_hot_1D : bit;
SIGNAL AMuxHw_Decoder_one_hot_2D : bit;
SIGNAL AMuxHw_Decoder_one_hot_3D : bit;
SIGNAL AMuxHw_Decoder_one_hot_4D : bit;
SIGNAL AMuxHw_Decoder_one_hot_5D : bit;
SIGNAL AMuxHw_Decoder_one_hot_6D : bit;
SIGNAL AMuxHw_Decoder_one_hot_7D : bit;
SIGNAL AMuxHw_Decoder_one_hot_8D : bit;
SIGNAL AMuxHw_Decoder_one_hot_9D : bit;
SIGNAL AMuxHw_Decoder_one_hot_10D : bit;
SIGNAL AMuxHw_Decoder_one_hot_11D : bit;
SIGNAL Net_1459D : bit;
SIGNAL \PWM_MOTORS:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_MOTORS:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL \UART_RS485:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_RS485:BUART:txn\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_6020D : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_detect\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_last\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_2\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_1\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_0\\D\ : bit;
SIGNAL \SD:Net_1\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_hs_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:load_cond\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \SD:Net_22\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:state_2\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:state_1\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:state_0\\D\ : bit;
SIGNAL Net_3044D : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_hs_reg\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:is_spi_done\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \SPI_IMU:BSPIM:ld_ident\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:trig_last\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \BLINK_05HZ:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:trig_last\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \BLINK_25HZ:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \COUNTER_ENC:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \SHIFTREG_ENC_3:bSR:load_reg\\D\ : bit;
SIGNAL cydff_1D : bit;
SIGNAL cydff_2D : bit;
SIGNAL \SHIFTREG_ENC_2:bSR:load_reg\\D\ : bit;
SIGNAL \SHIFTREG_ENC_1:bSR:load_reg\\D\ : bit;
SIGNAL cy_srff_2D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__EMG_1_net_0 <=  ('1') ;

Net_5190_3D <= ((not Net_5190_3 and not Net_5460 and Net_2835 and Net_5190_2 and Net_5190_1 and Net_5190_0)
	OR (not Net_5460 and not Net_5190_0 and Net_5190_3)
	OR (not Net_5460 and not Net_5190_1 and Net_5190_3)
	OR (not Net_5460 and not Net_5190_2 and Net_5190_3)
	OR (not Net_2835 and not Net_5460 and Net_5190_3));

Net_5190_2D <= ((not Net_5460 and not Net_5190_2 and Net_2835 and Net_5190_1 and Net_5190_0)
	OR (not Net_5460 and not Net_5190_0 and Net_5190_2)
	OR (not Net_5460 and not Net_5190_1 and Net_5190_2)
	OR (not Net_2835 and not Net_5460 and Net_5190_2));

Net_5190_1D <= ((not Net_5460 and not Net_5190_1 and Net_2835 and Net_5190_0)
	OR (not Net_5460 and not Net_5190_0 and Net_5190_1)
	OR (not Net_2835 and not Net_5460 and Net_5190_1));

Net_5190_0D <= ((not Net_5460 and not Net_5190_0 and Net_2835)
	OR (not Net_2835 and not Net_5460 and Net_5190_0));

Net_5460 <= ((not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_3 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not Net_7046_2 and not Net_7046_1 and not Net_7046_0 and Net_5190_3 and Net_7046_3)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_5190_0 and not Net_7046_3 and not Net_7046_1 and not Net_7046_0 and Net_5190_2 and Net_7046_2)
	OR (not Net_5190_1 and not Net_5190_0 and not Net_7046_1 and not Net_7046_0 and Net_5190_3 and Net_5190_2 and Net_7046_3 and Net_7046_2)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_0 and not Net_7046_3 and not Net_7046_2 and not Net_7046_0 and Net_5190_1 and Net_7046_1)
	OR (not Net_5190_2 and not Net_5190_0 and not Net_7046_2 and not Net_7046_0 and Net_5190_3 and Net_5190_1 and Net_7046_3 and Net_7046_1)
	OR (not Net_5190_3 and not Net_5190_0 and not Net_7046_3 and not Net_7046_0 and Net_5190_2 and Net_5190_1 and Net_7046_2 and Net_7046_1)
	OR (not Net_5190_0 and not Net_7046_0 and Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_7046_3 and Net_7046_2 and Net_7046_1)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_7046_3 and not Net_7046_2 and not Net_7046_1 and Net_5190_0 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_7046_2 and not Net_7046_1 and Net_5190_3 and Net_5190_0 and Net_7046_3 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_7046_3 and not Net_7046_1 and Net_5190_2 and Net_5190_0 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_1 and not Net_7046_1 and Net_5190_3 and Net_5190_2 and Net_5190_0 and Net_7046_3 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_7046_3 and not Net_7046_2 and Net_5190_1 and Net_5190_0 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_2 and not Net_7046_2 and Net_5190_3 and Net_5190_1 and Net_5190_0 and Net_7046_3 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_3 and not Net_7046_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_2 and Net_7046_1 and Net_7046_0)
	OR (Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and Net_7046_3 and Net_7046_2 and Net_7046_1 and Net_7046_0));

cy_srff_3D <= ((not Net_5460 and Net_4627)
	OR (not Net_5460 and Net_5205));

AMuxHw_Decoder_is_active <= ((not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and AMuxHw_Decoder_old_id_3)
	OR (not Net_5190_3 and not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_1 and not Net_5190_0 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_2 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_2 and not Net_5190_0 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_1 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_3 and not Net_5190_0 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_0 and not AMuxHw_Decoder_old_id_0 and Net_5190_3 and Net_5190_2 and Net_5190_1 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_3 and not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_1 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_3 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_1 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_1 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not AMuxHw_Decoder_old_id_1 and Net_5190_3 and Net_5190_2 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not Net_5190_2 and not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not AMuxHw_Decoder_old_id_2 and Net_5190_3 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_3 and not AMuxHw_Decoder_old_id_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (Net_5190_3 and Net_5190_2 and Net_5190_1 and Net_5190_0 and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

AMuxHw_Decoder_one_hot_0D <= ((not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and AMuxHw_Decoder_is_active));

AMuxHw_Decoder_one_hot_1D <= ((not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_0));

AMuxHw_Decoder_one_hot_2D <= ((not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_1));

AMuxHw_Decoder_one_hot_3D <= ((not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

AMuxHw_Decoder_one_hot_4D <= ((not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_2));

AMuxHw_Decoder_one_hot_5D <= ((not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0));

AMuxHw_Decoder_one_hot_6D <= ((not AMuxHw_Decoder_old_id_3 and not AMuxHw_Decoder_old_id_0 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1));

AMuxHw_Decoder_one_hot_7D <= ((not AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

AMuxHw_Decoder_one_hot_8D <= ((not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_3));

AMuxHw_Decoder_one_hot_9D <= ((not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_0));

AMuxHw_Decoder_one_hot_10D <= ((not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_1));

AMuxHw_Decoder_one_hot_11D <= ((not AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_is_active and AMuxHw_Decoder_old_id_3 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0));

\PWM_MOTORS:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_MOTORS:PWMUDB:tc_i\);

\PWM_MOTORS:PWMUDB:dith_count_1\\D\ <= ((not \PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:tc_i\ and \PWM_MOTORS:PWMUDB:dith_count_0\)
	OR (not \PWM_MOTORS:PWMUDB:dith_count_0\ and \PWM_MOTORS:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS:PWMUDB:tc_i\ and \PWM_MOTORS:PWMUDB:dith_count_1\));

\PWM_MOTORS:PWMUDB:dith_count_0\\D\ <= ((not \PWM_MOTORS:PWMUDB:dith_count_0\ and \PWM_MOTORS:PWMUDB:tc_i\)
	OR (not \PWM_MOTORS:PWMUDB:tc_i\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

\PWM_MOTORS:PWMUDB:tc_i_reg\\D\ <= ((\PWM_MOTORS:PWMUDB:runmode_enable\ and \PWM_MOTORS:PWMUDB:tc_i\));

\PWM_MOTORS:PWMUDB:pwm1_i\ <= ((\PWM_MOTORS:PWMUDB:runmode_enable\ and \PWM_MOTORS:PWMUDB:cmp1_less\)
	OR (\PWM_MOTORS:PWMUDB:runmode_enable\ and \PWM_MOTORS:PWMUDB:cmp1_eq\));

\PWM_MOTORS:PWMUDB:pwm2_i\ <= ((\PWM_MOTORS:PWMUDB:runmode_enable\ and \PWM_MOTORS:PWMUDB:cmp2_less\)
	OR (\PWM_MOTORS:PWMUDB:runmode_enable\ and \PWM_MOTORS:PWMUDB:cmp2_eq\));

cy_srff_1D <= ((not Net_3334 and cy_srff_1)
	OR (not Net_3334 and Net_3240));

Net_2627 <= (not \UART_RS485:BUART:txn\);

\UART_RS485:BUART:counter_load_not\ <= ((not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_2\)
	OR \UART_RS485:BUART:tx_state_0\
	OR \UART_RS485:BUART:tx_state_1\);

\UART_RS485:BUART:tx_status_0\ <= ((not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_fifo_empty\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_status_2\ <= (not \UART_RS485:BUART:tx_fifo_notfull\);

Net_6020D <= ((not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_state_1\));

\UART_RS485:BUART:tx_bitclk\\D\ <= ((not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_bitclk_enable_pre\)
	OR (\UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk_enable_pre\)
	OR (\UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_bitclk_enable_pre\));

\UART_RS485:BUART:tx_mark\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_mark\));

\UART_RS485:BUART:tx_state_2\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_counter_dp\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_state_1\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:tx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and not \UART_RS485:BUART:tx_counter_dp\ and \UART_RS485:BUART:tx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_state_0\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_fifo_empty\ and \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and not \UART_RS485:BUART:tx_fifo_empty\ and not \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_fifo_empty\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:txn\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and not \UART_RS485:BUART:tx_shift_out\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_counter_dp\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_shift_out\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:txn\ and \UART_RS485:BUART:tx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:txn\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_parity_bit\\D\ <= ((not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:txn\ and \UART_RS485:BUART:tx_parity_bit\)
	OR (not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_parity_bit\)
	OR \UART_RS485:BUART:tx_parity_bit\);

\UART_RS485:BUART:rx_counter_load\ <= ((not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

\UART_RS485:BUART:rx_state_stop1_reg\\D\ <= (not \UART_RS485:BUART:rx_state_2\
	OR not \UART_RS485:BUART:rx_state_3\
	OR \UART_RS485:BUART:rx_state_0\
	OR \UART_RS485:BUART:rx_state_1\);

\UART_RS485:BUART:rx_status_4\ <= ((\UART_RS485:BUART:rx_load_fifo\ and \UART_RS485:BUART:rx_fifofull\));

\UART_RS485:BUART:rx_status_5\ <= ((\UART_RS485:BUART:rx_fifonotempty\ and \UART_RS485:BUART:rx_state_stop1_reg\));

\UART_RS485:BUART:rx_stop_bit_error\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not Net_6196 and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_break_status\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_load_fifo\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_state_0\));

\UART_RS485:BUART:rx_state_3\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_3\));

\UART_RS485:BUART:rx_state_2\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and not Net_6196 and \UART_RS485:BUART:rx_last\)
	OR (not \UART_RS485:BUART:reset_reg\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_state_1\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_0\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_1\));

\UART_RS485:BUART:rx_state_0\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_count_6\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not Net_6196 and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_3\));

\UART_RS485:BUART:rx_last\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and Net_6196));

\UART_RS485:BUART:rx_address_detected\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_address_detected\));

\UART_RS485:BUART:rx_parity_bit\\D\ <= ((not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_parity_bit\)
	OR (\UART_RS485:BUART:rx_state_2\ and Net_6196 and \UART_RS485:BUART:rx_parity_bit\)
	OR \UART_RS485:BUART:rx_parity_bit\);

\UART_RS485:BUART:rx_break_detect\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\ and Net_6196)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and Net_6196)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\ and Net_6196)
	OR (not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_break_detect\)
	OR (not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_break_detect\)
	OR (Net_6196 and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_break_detect\));

\SD:SPI0:BSPIM:load_rx_data\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:count_0\));

\SD:Net_10\ <= ((not \SD:SPI0:BSPIM:state_0\ and not \SD:Net_1\ and \SD:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \SD:Net_1\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:Net_1\ and \SD:SPI0:BSPIM:mosi_hs_reg\));

\SD:SPI0:BSPIM:load_cond\\D\ <= ((not \SD:SPI0:BSPIM:state_1\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\)
	OR (\SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:load_cond\)
	OR (\SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:load_cond\)
	OR (\SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:load_cond\)
	OR (\SD:SPI0:BSPIM:count_3\ and \SD:SPI0:BSPIM:load_cond\)
	OR (\SD:SPI0:BSPIM:count_4\ and \SD:SPI0:BSPIM:load_cond\));

\SD:SPI0:BSPIM:tx_status_0\ <= ((not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\));

\SD:SPI0:BSPIM:tx_status_4\ <= ((not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and not \SD:SPI0:BSPIM:state_0\));

\SD:SPI0:BSPIM:rx_status_6\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:rx_status_4\));

\SD:SPI0:BSPIM:state_2\\D\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_0\ and not \SD:SPI0:BSPIM:ld_ident\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_1\)
	OR (not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_0\ and not \SD:SPI0:BSPIM:tx_status_1\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:count_1\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\)
	OR (\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\));

\SD:SPI0:BSPIM:state_1\\D\ <= ((not \SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:tx_status_1\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:count_4\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:count_3\)
	OR (not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:state_1\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:count_0\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\)
	OR (\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\));

\SD:SPI0:BSPIM:state_0\\D\ <= ((not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_0\ and not \SD:SPI0:BSPIM:ld_ident\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_1\)
	OR (not \SD:SPI0:BSPIM:state_0\ and not \SD:SPI0:BSPIM:tx_status_1\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\));

\SD:Net_1\\D\ <= ((not \SD:SPI0:BSPIM:state_0\ and \SD:Net_1\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and not \SD:SPI0:BSPIM:state_0\)
	OR (not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:Net_1\));

\SD:SPI0:BSPIM:cnt_enable\\D\ <= ((not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:cnt_enable\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:cnt_enable\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:cnt_enable\));

\SD:SPI0:BSPIM:mosi_pre_reg\\D\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and not \SD:SPI0:BSPIM:count_0\ and not \SD:SPI0:BSPIM:ld_ident\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_from_dp\)
	OR (not \SD:SPI0:BSPIM:state_0\ and not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_from_dp\ and \SD:SPI0:BSPIM:count_1\)
	OR (not \SD:SPI0:BSPIM:state_1\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:mosi_from_dp\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_0\ and not \SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_from_dp\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_from_dp\ and \SD:SPI0:BSPIM:count_2\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_from_dp\ and \SD:SPI0:BSPIM:count_3\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_from_dp\ and \SD:SPI0:BSPIM:count_4\)
	OR (not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_pre_reg\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_from_dp\)
	OR (not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_3\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_4\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_pre_reg\));

\SD:Net_22\\D\ <= ((\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:Net_22\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\));

\SD:SPI0:BSPIM:mosi_hs_reg\\D\ <= ((not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_from_dp_reg\)
	OR (\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_from_dp\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_hs_reg\));

\SD:SPI0:BSPIM:ld_ident\\D\ <= ((not \SD:SPI0:BSPIM:state_1\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\)
	OR (not \SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:count_3\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:count_4\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:ld_ident\));

Net_1458 <= ((not Net_3044 and \SPI_IMU:BSPIM:mosi_hs_reg\));

\SPI_IMU:BSPIM:so_send\ <= ((not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:mosi_from_dp\));

\SPI_IMU:BSPIM:dpcounter_one\ <= ((not \SPI_IMU:BSPIM:count_4\ and not \SPI_IMU:BSPIM:count_3\ and not \SPI_IMU:BSPIM:count_2\ and not \SPI_IMU:BSPIM:count_1\ and \SPI_IMU:BSPIM:count_0\));

\SPI_IMU:BSPIM:load_cond\\D\ <= ((not \SPI_IMU:BSPIM:state_1\ and not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_2\)
	OR (\SPI_IMU:BSPIM:count_0\ and \SPI_IMU:BSPIM:load_cond\)
	OR (\SPI_IMU:BSPIM:count_1\ and \SPI_IMU:BSPIM:load_cond\)
	OR (\SPI_IMU:BSPIM:count_2\ and \SPI_IMU:BSPIM:load_cond\)
	OR (\SPI_IMU:BSPIM:count_3\ and \SPI_IMU:BSPIM:load_cond\)
	OR (\SPI_IMU:BSPIM:count_4\ and \SPI_IMU:BSPIM:load_cond\));

\SPI_IMU:BSPIM:tx_status_0\ <= ((not \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_0\));

\SPI_IMU:BSPIM:tx_status_4\ <= ((not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_1\ and not \SPI_IMU:BSPIM:state_0\));

\SPI_IMU:BSPIM:rx_status_6\ <= ((not \SPI_IMU:BSPIM:count_4\ and not \SPI_IMU:BSPIM:count_3\ and not \SPI_IMU:BSPIM:count_2\ and not \SPI_IMU:BSPIM:count_1\ and \SPI_IMU:BSPIM:count_0\ and \SPI_IMU:BSPIM:rx_status_4\));

\SPI_IMU:BSPIM:state_2\\D\ <= ((not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_0\ and not \SPI_IMU:BSPIM:count_4\ and not \SPI_IMU:BSPIM:count_3\ and not \SPI_IMU:BSPIM:count_2\ and not \SPI_IMU:BSPIM:count_1\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:count_0\ and \SPI_IMU:BSPIM:is_spi_done\)
	OR (not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:count_4\ and not \SPI_IMU:BSPIM:count_3\ and not \SPI_IMU:BSPIM:count_1\ and not \SPI_IMU:BSPIM:count_0\ and not \SPI_IMU:BSPIM:tx_status_1\ and \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:count_2\)
	OR (not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:state_0\));

\SPI_IMU:BSPIM:state_1\\D\ <= ((not \SPI_IMU:BSPIM:state_0\ and not \SPI_IMU:BSPIM:count_0\ and \SPI_IMU:BSPIM:state_1\)
	OR (not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:count_2\ and \SPI_IMU:BSPIM:state_0\)
	OR (not \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:count_2\ and \SPI_IMU:BSPIM:count_0\)
	OR (not \SPI_IMU:BSPIM:state_0\ and not \SPI_IMU:BSPIM:is_spi_done\ and \SPI_IMU:BSPIM:state_1\)
	OR (not \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:tx_status_1\)
	OR (not \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:count_4\)
	OR (not \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:count_3\)
	OR (not \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:count_1\)
	OR (not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:state_0\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_2\));

\SPI_IMU:BSPIM:state_0\\D\ <= ((not \SPI_IMU:BSPIM:state_1\ and not \SPI_IMU:BSPIM:state_0\ and not \SPI_IMU:BSPIM:tx_status_1\)
	OR (not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_1\)
	OR (not \SPI_IMU:BSPIM:state_1\ and not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_2\));

\SPI_IMU:BSPIM:is_spi_done\\D\ <= ((not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:count_4\ and not \SPI_IMU:BSPIM:count_3\ and not \SPI_IMU:BSPIM:count_1\ and not \SPI_IMU:BSPIM:count_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:count_2\ and \SPI_IMU:BSPIM:tx_status_1\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:is_spi_done\)
	OR (\SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:is_spi_done\)
	OR (not \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:is_spi_done\));

Net_3044D <= ((not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_1\ and not \SPI_IMU:BSPIM:state_0\)
	OR (\SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:state_0\)
	OR (\SPI_IMU:BSPIM:state_1\ and Net_3044)
	OR (\SPI_IMU:BSPIM:state_2\ and Net_3044));

\SPI_IMU:BSPIM:cnt_enable\\D\ <= ((not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:count_4\ and \SPI_IMU:BSPIM:cnt_enable\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:count_3\ and \SPI_IMU:BSPIM:cnt_enable\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:count_2\ and \SPI_IMU:BSPIM:cnt_enable\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:count_1\ and \SPI_IMU:BSPIM:cnt_enable\)
	OR (not \SPI_IMU:BSPIM:state_0\ and not \SPI_IMU:BSPIM:count_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:cnt_enable\)
	OR (not \SPI_IMU:BSPIM:state_0\ and not \SPI_IMU:BSPIM:is_spi_done\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:cnt_enable\)
	OR (not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:state_0\)
	OR (not \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:cnt_enable\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:cnt_enable\));

\SPI_IMU:BSPIM:mosi_pre_reg\\D\ <= ((not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:count_4\ and not \SPI_IMU:BSPIM:count_3\ and not \SPI_IMU:BSPIM:count_2\ and not \SPI_IMU:BSPIM:count_1\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:count_0\ and \SPI_IMU:BSPIM:mosi_pre_reg\ and \SPI_IMU:BSPIM:ld_ident\)
	OR (not \SPI_IMU:BSPIM:state_1\ and not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:mosi_pre_reg\)
	OR (not \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:mosi_pre_reg\)
	OR (not \SPI_IMU:BSPIM:state_0\ and not \SPI_IMU:BSPIM:ld_ident\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:mosi_from_dp\)
	OR (not \SPI_IMU:BSPIM:state_0\ and not \SPI_IMU:BSPIM:count_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:mosi_from_dp\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:mosi_from_dp\ and \SPI_IMU:BSPIM:count_1\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:mosi_from_dp\ and \SPI_IMU:BSPIM:count_2\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:mosi_from_dp\ and \SPI_IMU:BSPIM:count_3\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:mosi_from_dp\ and \SPI_IMU:BSPIM:count_4\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:mosi_from_dp\));

Net_1459D <= ((not \SPI_IMU:BSPIM:state_1\ and not \SPI_IMU:BSPIM:state_0\)
	OR (not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_0\)
	OR (\SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_0\)
	OR (not \SPI_IMU:BSPIM:state_1\ and Net_1459));

\SPI_IMU:BSPIM:mosi_hs_reg\\D\ <= ((not \SPI_IMU:BSPIM:state_1\ and not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:mosi_hs_reg\)
	OR (not \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:mosi_from_dp_reg\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:mosi_from_dp\)
	OR (not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:mosi_from_dp\)
	OR (\SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:mosi_hs_reg\)
	OR (not \SPI_IMU:BSPIM:state_2\ and not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:mosi_hs_reg\));

\SPI_IMU:BSPIM:ld_ident\\D\ <= ((not \SPI_IMU:BSPIM:state_1\ and not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:state_2\)
	OR (not \SPI_IMU:BSPIM:state_2\ and \SPI_IMU:BSPIM:ld_ident\)
	OR (not \SPI_IMU:BSPIM:state_0\ and \SPI_IMU:BSPIM:ld_ident\)
	OR (not \SPI_IMU:BSPIM:state_1\ and \SPI_IMU:BSPIM:ld_ident\));

\BLINK_05HZ:PWMUDB:runmode_enable\\D\ <= ((\BLINK_05HZ:PWMUDB:control_7\ and Net_3925));

\BLINK_05HZ:PWMUDB:sc_kill_tmp\\D\ <= (not \BLINK_05HZ:PWMUDB:tc_i\);

\BLINK_05HZ:PWMUDB:dith_count_1\\D\ <= ((not \BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:tc_i\ and \BLINK_05HZ:PWMUDB:dith_count_0\)
	OR (not \BLINK_05HZ:PWMUDB:dith_count_0\ and \BLINK_05HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_05HZ:PWMUDB:tc_i\ and \BLINK_05HZ:PWMUDB:dith_count_1\));

\BLINK_05HZ:PWMUDB:dith_count_0\\D\ <= ((not \BLINK_05HZ:PWMUDB:dith_count_0\ and \BLINK_05HZ:PWMUDB:tc_i\)
	OR (not \BLINK_05HZ:PWMUDB:tc_i\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

\BLINK_05HZ:PWMUDB:tc_i_reg\\D\ <= ((\BLINK_05HZ:PWMUDB:runmode_enable\ and \BLINK_05HZ:PWMUDB:tc_i\));

\BLINK_05HZ:PWMUDB:pwm_i\ <= ((\BLINK_05HZ:PWMUDB:runmode_enable\ and \BLINK_05HZ:PWMUDB:cmp1_less\)
	OR (\BLINK_05HZ:PWMUDB:runmode_enable\ and \BLINK_05HZ:PWMUDB:cmp1_eq\));

\BLINK_25HZ:PWMUDB:runmode_enable\\D\ <= ((Net_5930 and \BLINK_25HZ:PWMUDB:control_7\));

\BLINK_25HZ:PWMUDB:sc_kill_tmp\\D\ <= (not \BLINK_25HZ:PWMUDB:tc_i\);

\BLINK_25HZ:PWMUDB:dith_count_1\\D\ <= ((not \BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:tc_i\ and \BLINK_25HZ:PWMUDB:dith_count_0\)
	OR (not \BLINK_25HZ:PWMUDB:dith_count_0\ and \BLINK_25HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_25HZ:PWMUDB:tc_i\ and \BLINK_25HZ:PWMUDB:dith_count_1\));

\BLINK_25HZ:PWMUDB:dith_count_0\\D\ <= ((not \BLINK_25HZ:PWMUDB:dith_count_0\ and \BLINK_25HZ:PWMUDB:tc_i\)
	OR (not \BLINK_25HZ:PWMUDB:tc_i\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

\BLINK_25HZ:PWMUDB:tc_i_reg\\D\ <= ((\BLINK_25HZ:PWMUDB:runmode_enable\ and \BLINK_25HZ:PWMUDB:tc_i\));

\BLINK_25HZ:PWMUDB:pwm_i\ <= ((\BLINK_25HZ:PWMUDB:runmode_enable\ and \BLINK_25HZ:PWMUDB:cmp1_less\)
	OR (\BLINK_25HZ:PWMUDB:runmode_enable\ and \BLINK_25HZ:PWMUDB:cmp1_eq\));

Net_7353 <= (Net_7694
	OR Net_5579);

Net_7325 <= (Net_7667
	OR Net_7450
	OR Net_5579);

Net_9774 <= (not Net_10337);

Net_9776 <= (not Net_10313);

Net_1630 <= (Net_3044
	OR Net_3063_0
	OR Net_3063_1
	OR Net_3063_2);

Net_3039 <= (Net_3044
	OR not Net_3063_0
	OR Net_3063_1
	OR Net_3063_2);

Net_1628 <= (Net_3044
	OR Net_3063_0
	OR not Net_3063_1
	OR Net_3063_2);

Net_2501 <= (Net_3044
	OR not Net_3063_0
	OR not Net_3063_1
	OR Net_3063_2);

Net_3064 <= (Net_3044
	OR Net_3063_0
	OR Net_3063_1
	OR not Net_3063_2);

\COUNTER_ENC:CounterUDB:reload\ <= (\COUNTER_ENC:CounterUDB:per_equal\
	OR Net_8907);

\COUNTER_ENC:CounterUDB:status_0\ <= ((not \COUNTER_ENC:CounterUDB:prevCompare\ and \COUNTER_ENC:CounterUDB:cmp_out_i\));

\COUNTER_ENC:CounterUDB:status_2\ <= ((not \COUNTER_ENC:CounterUDB:overflow_reg_i\ and \COUNTER_ENC:CounterUDB:per_equal\));

\COUNTER_ENC:CounterUDB:count_enable\ <= ((not \COUNTER_ENC:CounterUDB:count_stored_i\ and \COUNTER_ENC:CounterUDB:control_7\ and Net_3376));

Net_3419 <= (not Net_3376);

Net_3416 <= (not Net_1308);

Net_3510 <= (Net_1287
	OR Net_3511);

Net_7983 <= (Net_7981
	OR Net_3426);

Net_7985 <= (not Net_7981
	OR Net_3426);

Net_9767 <= ((not Net_2982 and not Net_10233 and Net_9969)
	OR (Net_2982 and Net_10233));

Net_9759 <= ((Net_9990 and Net_10264)
	OR (Net_9990 and Net_3021));

Net_9772 <= ((Net_9969 and Net_10233)
	OR (Net_2982 and Net_9969));

Net_9749 <= ((not Net_3021 and not Net_10264 and Net_9990)
	OR (Net_3021 and Net_10264));

cy_srff_2D <= ((not Net_2835 and Net_2836)
	OR (not Net_2835 and Net_4627));

\MODULE_8:g1:a0:gx:u0:lt_2\ <= ((not Net_5190_0 and Net_7046_2 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_0 and Net_7046_1 and Net_7046_0)
	OR (not Net_5190_1 and not Net_5190_0 and Net_7046_2 and Net_7046_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and Net_7046_0)
	OR (not Net_5190_1 and Net_7046_2 and Net_7046_1)
	OR (not Net_5190_2 and not Net_5190_1 and Net_7046_1)
	OR (not Net_5190_2 and Net_7046_2));

\MODULE_8:g1:a0:gx:u0:gt_2\ <= ((not Net_7046_2 and not Net_7046_1 and not Net_7046_0 and Net_5190_0)
	OR (not Net_7046_1 and not Net_7046_0 and Net_5190_2 and Net_5190_0)
	OR (not Net_7046_2 and not Net_7046_0 and Net_5190_1 and Net_5190_0)
	OR (not Net_7046_0 and Net_5190_2 and Net_5190_1 and Net_5190_0)
	OR (not Net_7046_2 and not Net_7046_1 and Net_5190_1)
	OR (not Net_7046_1 and Net_5190_2 and Net_5190_1)
	OR (not Net_7046_2 and Net_5190_2));

\MODULE_9:g1:a0:gx:u0:lt_2\ <= ((not Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_0 and AMuxHw_Decoder_old_id_1 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and not Net_5190_0 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_2 and not Net_5190_1 and not Net_5190_0 and AMuxHw_Decoder_old_id_0)
	OR (not Net_5190_1 and AMuxHw_Decoder_old_id_2 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_2 and not Net_5190_1 and AMuxHw_Decoder_old_id_1)
	OR (not Net_5190_2 and AMuxHw_Decoder_old_id_2));

\MODULE_9:g1:a0:gx:u0:gt_2\ <= ((not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_1 and not AMuxHw_Decoder_old_id_0 and Net_5190_2 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_0 and Net_5190_1 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_0 and Net_5190_2 and Net_5190_1 and Net_5190_0)
	OR (not AMuxHw_Decoder_old_id_2 and not AMuxHw_Decoder_old_id_1 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_1 and Net_5190_2 and Net_5190_1)
	OR (not AMuxHw_Decoder_old_id_2 and Net_5190_2));

EMG_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1ddf9c54-2e89-40fe-98b3-4a46d4fffe2a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_1_net_0),
		analog=>Net_10609,
		io=>(tmpIO_0__EMG_1_net_0),
		siovref=>(tmpSIOVREF__EMG_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_1_net_0);
EMG_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ea7993ca-43f7-4882-934e-1b33504cc372",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_2_net_0),
		analog=>Net_10610,
		io=>(tmpIO_0__EMG_2_net_0),
		siovref=>(tmpSIOVREF__EMG_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_2_net_0);
EMG_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"041a7470-dfe4-408a-bfbd-d968909b561a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_3_net_0),
		analog=>Net_10611,
		io=>(tmpIO_0__EMG_3_net_0),
		siovref=>(tmpSIOVREF__EMG_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_3_net_0);
EMG_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6463c433-b620-4259-b362-c1b91cb4cb79",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_4_net_0),
		analog=>Net_10612,
		io=>(tmpIO_0__EMG_4_net_0),
		siovref=>(tmpSIOVREF__EMG_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_4_net_0);
EMG_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"25c65768-4916-45eb-8f51-ffa38a63f902",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_5_net_0),
		analog=>Net_10613,
		io=>(tmpIO_0__EMG_5_net_0),
		siovref=>(tmpSIOVREF__EMG_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_5_net_0);
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Sync_ADC:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_5442,
		sc_in=>Net_5118,
		sc_out=>Net_2835);
AMuxHw:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>12,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_10614, Net_10613, Net_10612, Net_10611,
			Net_10610, Net_10609, Net_10608, Net_10607,
			Net_10606, Net_10605, Net_10604, Net_10603),
		hw_ctrl_en=>(AMuxHw_Decoder_one_hot_11, AMuxHw_Decoder_one_hot_10, AMuxHw_Decoder_one_hot_9, AMuxHw_Decoder_one_hot_8,
			AMuxHw_Decoder_one_hot_7, AMuxHw_Decoder_one_hot_6, AMuxHw_Decoder_one_hot_5, AMuxHw_Decoder_one_hot_4,
			AMuxHw_Decoder_one_hot_3, AMuxHw_Decoder_one_hot_2, AMuxHw_Decoder_one_hot_1, AMuxHw_Decoder_one_hot_0),
		vout=>Net_10578);
EMG_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a87ba707-cce4-4c08-8e8b-3e989cfba7aa",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_6_net_0),
		analog=>Net_10614,
		io=>(tmpIO_0__EMG_6_net_0),
		siovref=>(tmpSIOVREF__EMG_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_6_net_0);
VOLTAGE_SENSE_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"575430a4-8a3f-4c8d-b700-956ac3121f37",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VOLTAGE_SENSE_2_net_0),
		analog=>Net_10607,
		io=>(tmpIO_0__VOLTAGE_SENSE_2_net_0),
		siovref=>(tmpSIOVREF__VOLTAGE_SENSE_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VOLTAGE_SENSE_2_net_0);
CURRENT_SENSE_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cf40d4c6-577e-43fd-aaba-a74445905ab0",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CURRENT_SENSE_2_net_0),
		analog=>Net_10608,
		io=>(tmpIO_0__CURRENT_SENSE_2_net_0),
		siovref=>(tmpSIOVREF__CURRENT_SENSE_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CURRENT_SENSE_2_net_0);
VOLTAGE_SENSE_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VOLTAGE_SENSE_1_net_0),
		analog=>Net_10603,
		io=>(tmpIO_0__VOLTAGE_SENSE_1_net_0),
		siovref=>(tmpSIOVREF__VOLTAGE_SENSE_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VOLTAGE_SENSE_1_net_0);
CURRENT_SENSE_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7bc8296e-0925-4c45-bc42-d5d2c24c1efd",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CURRENT_SENSE_1_net_0),
		analog=>Net_10604,
		io=>(tmpIO_0__CURRENT_SENSE_1_net_0),
		siovref=>(tmpSIOVREF__CURRENT_SENSE_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CURRENT_SENSE_1_net_0);
EMG_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2b73a47-2288-411e-8c5b-d740ba0840ec",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_A_net_0),
		analog=>Net_10605,
		io=>(tmpIO_0__EMG_A_net_0),
		siovref=>(tmpSIOVREF__EMG_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_A_net_0);
MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_1458,
		fb=>(tmpFB_0__MOSI_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_net_0),
		siovref=>(tmpSIOVREF__MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_net_0);
SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e7f51447-5016-4fc1-8c75-593a0f7f6464",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_1459,
		fb=>(tmpFB_0__SCLK_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_net_0),
		siovref=>(tmpSIOVREF__SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_net_0);
\Chip_Select_IMU:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Chip_Select_IMU:control_7\, \Chip_Select_IMU:control_6\, \Chip_Select_IMU:control_5\, \Chip_Select_IMU:control_4\,
			\Chip_Select_IMU:control_3\, Net_3063_2, Net_3063_1, Net_3063_0));
EMG_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a014e3ff-1a80-46b9-bbcb-22ceb5400b46",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_B_net_0),
		analog=>Net_10606,
		io=>(tmpIO_0__EMG_B_net_0),
		siovref=>(tmpSIOVREF__EMG_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_B_net_0);
\MOTOR_DIR_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MOTOR_DIR_1:control_7\, \MOTOR_DIR_1:control_6\, \MOTOR_DIR_1:control_5\, \MOTOR_DIR_1:control_4\,
			\MOTOR_DIR_1:control_3\, \MOTOR_DIR_1:control_2\, \MOTOR_DIR_1:control_1\, Net_2982));
MOTOR_1B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"653fafc2-0769-4d73-969e-7b60a05feecf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_9767,
		fb=>(tmpFB_0__MOTOR_1B_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_1B_net_0),
		siovref=>(tmpSIOVREF__MOTOR_1B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_1B_net_0);
FTDI_ENABLE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__FTDI_ENABLE_net_0),
		analog=>(open),
		io=>(tmpIO_0__FTDI_ENABLE_net_0),
		siovref=>(tmpSIOVREF__FTDI_ENABLE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FTDI_ENABLE_net_0);
RS485_CTS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RS485_CTS_net_0),
		analog=>(open),
		io=>(tmpIO_0__RS485_CTS_net_0),
		siovref=>(tmpSIOVREF__RS485_CTS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS485_CTS_net_0);
CLOCK_PWM:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f801b4a9-38f2-478d-b30d-81c0e8844af6",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2334,
		dig_domain_out=>open);
\PWM_MOTORS:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2334,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\);
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_MOTORS:PWMUDB:control_7\, \PWM_MOTORS:PWMUDB:control_6\, \PWM_MOTORS:PWMUDB:control_5\, \PWM_MOTORS:PWMUDB:control_4\,
			\PWM_MOTORS:PWMUDB:control_3\, \PWM_MOTORS:PWMUDB:control_2\, \PWM_MOTORS:PWMUDB:control_1\, \PWM_MOTORS:PWMUDB:control_0\));
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_MOTORS:PWMUDB:tc_i\, \PWM_MOTORS:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_MOTORS:PWMUDB:cmp1_eq\,
		cl0=>\PWM_MOTORS:PWMUDB:cmp1_less\,
		z0=>\PWM_MOTORS:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_MOTORS:PWMUDB:cmp2_eq\,
		cl1=>\PWM_MOTORS:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_MOTORS:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_MOTORS:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_MOTORS:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
CS3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"84eeaa50-85f8-4580-b05a-35b9ac5ffe2b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_3064,
		fb=>(tmpFB_0__CS3_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS3_net_0),
		siovref=>(tmpSIOVREF__CS3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS3_net_0);
MOTOR_1A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_9772,
		fb=>(tmpFB_0__MOTOR_1A_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_1A_net_0),
		siovref=>(tmpSIOVREF__MOTOR_1A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_1A_net_0);
\PACER_TIMER:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_3328,
		kill=>zero,
		enable=>tmpOE__EMG_1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_3264,
		compare=>\PACER_TIMER:Net_261\,
		interrupt=>\PACER_TIMER:Net_57\);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c3b6496a-f866-4de2-b1c7-5e685f719ae1",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3328,
		dig_domain_out=>open);
\RESET_FF:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\RESET_FF:control_7\, \RESET_FF:control_6\, \RESET_FF:control_5\, \RESET_FF:control_4\,
			\RESET_FF:control_3\, \RESET_FF:control_2\, \RESET_FF:control_1\, Net_3334));
\FF_STATUS:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_3328,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, cy_srff_1));
\MY_TIMER:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_4387,
		kill=>zero,
		enable=>tmpOE__EMG_1_net_0,
		capture=>zero,
		timer_reset=>Net_4386,
		tc=>\MY_TIMER:Net_51\,
		compare=>\MY_TIMER:Net_261\,
		interrupt=>\MY_TIMER:Net_57\);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"920ac626-75fc-42be-bddc-386ba9cec7f2",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4387,
		dig_domain_out=>open);
\Sync_1:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_3328,
		sc_in=>Net_3264,
		sc_out=>Net_3240);
\UART_RS485:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6117);
\UART_RS485:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_124,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\UART_RS485:BUART:clock_op\);
\UART_RS485:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clk=>\UART_RS485:BUART:clock_op\,
		cs_addr=>(\UART_RS485:BUART:tx_state_1\, \UART_RS485:BUART:tx_state_0\, \UART_RS485:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_RS485:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_RS485:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_RS485:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clk=>\UART_RS485:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_RS485:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_RS485:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_RS485:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_RS485:BUART:sc_out_7\, \UART_RS485:BUART:sc_out_6\, \UART_RS485:BUART:sc_out_5\, \UART_RS485:BUART:sc_out_4\,
			\UART_RS485:BUART:sc_out_3\, \UART_RS485:BUART:sc_out_2\, \UART_RS485:BUART:sc_out_1\, \UART_RS485:BUART:sc_out_0\));
\UART_RS485:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clock=>\UART_RS485:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_RS485:BUART:tx_fifo_notfull\,
			\UART_RS485:BUART:tx_status_2\, \UART_RS485:BUART:tx_fifo_empty\, \UART_RS485:BUART:tx_status_0\),
		interrupt=>\UART_RS485:BUART:tx_interrupt_out\);
\UART_RS485:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clk=>\UART_RS485:BUART:clock_op\,
		cs_addr=>(\UART_RS485:BUART:rx_state_1\, \UART_RS485:BUART:rx_state_0\, \UART_RS485:BUART:rx_bitclk_enable\),
		route_si=>Net_6196,
		route_ci=>zero,
		f0_load=>\UART_RS485:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_RS485:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_RS485:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_RS485:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_RS485:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_RS485:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_RS485:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_RS485:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_RS485:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1101001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_RS485:BUART:clock_op\,
		reset=>\UART_RS485:BUART:reset_reg\,
		load=>\UART_RS485:BUART:rx_counter_load\,
		enable=>tmpOE__EMG_1_net_0,
		count=>(\UART_RS485:BUART:rx_count_6\, \UART_RS485:BUART:rx_count_5\, \UART_RS485:BUART:rx_count_4\, \UART_RS485:BUART:rx_count_3\,
			\UART_RS485:BUART:rx_count_2\, \UART_RS485:BUART:rx_count_1\, \UART_RS485:BUART:rx_count_0\),
		tc=>\UART_RS485:BUART:rx_count7_tc\);
\UART_RS485:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clock=>\UART_RS485:BUART:clock_op\,
		status=>(zero, \UART_RS485:BUART:rx_status_5\, \UART_RS485:BUART:rx_status_4\, \UART_RS485:BUART:rx_status_3\,
			\UART_RS485:BUART:rx_status_2\, \UART_RS485:BUART:rx_status_1\, zero),
		interrupt=>Net_6117);
RS485_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>0,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>Net_6196,
		analog=>(open),
		io=>(tmpIO_0__RS485_RX_net_0),
		siovref=>(tmpSIOVREF__RS485_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS485_RX_net_0);
RS485_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d55049de-f559-4856-91bd-6913f5ef939b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>0,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_2627,
		fb=>(tmpFB_0__RS485_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__RS485_TX_net_0),
		siovref=>(tmpSIOVREF__RS485_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS485_TX_net_0);
RS_485_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"294a8542-13bb-492d-93ce-945bd1f598a8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>0,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_6020,
		fb=>(tmpFB_0__RS_485_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__RS_485_EN_net_0),
		siovref=>(tmpSIOVREF__RS_485_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS_485_EN_net_0);
ISR_RS485_RX:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6117);
CLOCK_UART:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1a4ed19a-fcee-4525-96fe-2f2f0b7a202a",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>3,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_124,
		dig_domain_out=>open);
\CYCLES_TIMER:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2711,
		kill=>zero,
		enable=>tmpOE__EMG_1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_345,
		compare=>\CYCLES_TIMER:Net_261\,
		interrupt=>\CYCLES_TIMER:Net_57\);
counter_cyc_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ec08f09b-11cf-4662-a6d5-18854155fb8e",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"20000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2711,
		dig_domain_out=>open);
ISR_CYCLES:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_345);
\SD:SPI0:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SD:Net_19\,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\SD:SPI0:BSPIM:clk_fin\);
\SD:SPI0:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SD:SPI0:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SD:SPI0:BSPIM:cnt_enable\,
		count=>(\SD:SPI0:BSPIM:count_6\, \SD:SPI0:BSPIM:count_5\, \SD:SPI0:BSPIM:count_4\, \SD:SPI0:BSPIM:count_3\,
			\SD:SPI0:BSPIM:count_2\, \SD:SPI0:BSPIM:count_1\, \SD:SPI0:BSPIM:count_0\),
		tc=>\SD:SPI0:BSPIM:cnt_tc\);
\SD:SPI0:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SD:SPI0:BSPIM:clk_fin\,
		status=>(zero, zero, \SD:SPI0:BSPIM:tx_status_4\, \SD:SPI0:BSPIM:load_rx_data\,
			\SD:SPI0:BSPIM:tx_status_2\, \SD:SPI0:BSPIM:tx_status_1\, \SD:SPI0:BSPIM:tx_status_0\),
		interrupt=>\SD:Net_5\);
\SD:SPI0:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SD:SPI0:BSPIM:clk_fin\,
		status=>(\SD:SPI0:BSPIM:rx_status_6\, \SD:SPI0:BSPIM:rx_status_5\, \SD:SPI0:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>\SD:Net_3\);
\SD:SPI0:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		cs_addr=>(\SD:SPI0:BSPIM:state_2\, \SD:SPI0:BSPIM:state_1\, \SD:SPI0:BSPIM:state_0\),
		route_si=>\SD:Net_16\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SD:SPI0:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SD:SPI0:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SD:SPI0:BSPIM:tx_status_2\,
		f0_blk_stat=>\SD:SPI0:BSPIM:tx_status_1\,
		f1_bus_stat=>\SD:SPI0:BSPIM:rx_status_5\,
		f1_blk_stat=>\SD:SPI0:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SD:mosi0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3537ae03-95e4-4c84-8be5-5c34ee791d4f/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>\SD:Net_10\,
		fb=>(\SD:tmpFB_0__mosi0_net_0\),
		analog=>(open),
		io=>(\SD:tmpIO_0__mosi0_net_0\),
		siovref=>(\SD:tmpSIOVREF__mosi0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>\SD:tmpINTERRUPT_0__mosi0_net_0\);
\SD:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3537ae03-95e4-4c84-8be5-5c34ee791d4f/5ed615c6-e1f0-40ed-8816-f906ef67d531",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SD:Net_19\,
		dig_domain_out=>open);
\SD:miso0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3537ae03-95e4-4c84-8be5-5c34ee791d4f/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>\SD:Net_16\,
		analog=>(open),
		io=>(\SD:tmpIO_0__miso0_net_0\),
		siovref=>(\SD:tmpSIOVREF__miso0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>\SD:tmpINTERRUPT_0__miso0_net_0\);
\SD:sclk0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3537ae03-95e4-4c84-8be5-5c34ee791d4f/ae249072-87dc-41aa-9405-888517aefa28",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>\SD:Net_22\,
		fb=>(\SD:tmpFB_0__sclk0_net_0\),
		analog=>(open),
		io=>(\SD:tmpIO_0__sclk0_net_0\),
		siovref=>(\SD:tmpSIOVREF__sclk0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>\SD:tmpINTERRUPT_0__sclk0_net_0\);
\SD:SPI0_CS\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3537ae03-95e4-4c84-8be5-5c34ee791d4f/6df85302-e45f-45fb-97de-4bdf3128e07b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(\SD:tmpFB_0__SPI0_CS_net_0\),
		analog=>(open),
		io=>(\SD:tmpIO_0__SPI0_CS_net_0\),
		siovref=>(\SD:tmpSIOVREF__SPI0_CS_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>\SD:tmpINTERRUPT_0__SPI0_CS_net_0\);
CS_on_board_IMU:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f79e8a2a-651d-480e-b8cb-b320bd7aaa0c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_1630,
		fb=>(tmpFB_0__CS_on_board_IMU_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_on_board_IMU_net_0),
		siovref=>(tmpSIOVREF__CS_on_board_IMU_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_on_board_IMU_net_0);
MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>Net_1469,
		analog=>(open),
		io=>(tmpIO_0__MISO_net_0),
		siovref=>(tmpSIOVREF__MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_net_0);
CS_RTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fa317fe3-42e6-4c88-87df-5d5f0f9ec96d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CS_RTC_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_RTC_net_0),
		siovref=>(tmpSIOVREF__CS_RTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_RTC_net_0);
CLK_RTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ab3a2ca0-fa0c-4599-b9a3-2d4b412fba13",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CLK_RTC_net_0),
		analog=>(open),
		io=>(tmpIO_0__CLK_RTC_net_0),
		siovref=>(tmpSIOVREF__CLK_RTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CLK_RTC_net_0);
MOSI_RTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9104f111-873f-4d4f-9435-55b9f7e766e1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MOSI_RTC_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_RTC_net_0),
		siovref=>(tmpSIOVREF__MOSI_RTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_RTC_net_0);
MISO_RTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9ba63a55-9029-4fc5-8979-f92f80c52cd3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MISO_RTC_net_0),
		analog=>(open),
		io=>(tmpIO_0__MISO_RTC_net_0),
		siovref=>(tmpSIOVREF__MISO_RTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_RTC_net_0);
\SPI_IMU:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2334,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\SPI_IMU:BSPIM:clk_fin\);
\SPI_IMU:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPI_IMU:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPI_IMU:BSPIM:cnt_enable\,
		count=>(\SPI_IMU:BSPIM:count_6\, \SPI_IMU:BSPIM:count_5\, \SPI_IMU:BSPIM:count_4\, \SPI_IMU:BSPIM:count_3\,
			\SPI_IMU:BSPIM:count_2\, \SPI_IMU:BSPIM:count_1\, \SPI_IMU:BSPIM:count_0\),
		tc=>\SPI_IMU:BSPIM:cnt_tc\);
\SPI_IMU:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI_IMU:BSPIM:clk_fin\,
		status=>(zero, zero, \SPI_IMU:BSPIM:tx_status_4\, \SPI_IMU:BSPIM:dpcounter_one\,
			\SPI_IMU:BSPIM:tx_status_2\, \SPI_IMU:BSPIM:tx_status_1\, \SPI_IMU:BSPIM:tx_status_0\),
		interrupt=>Net_1473);
\SPI_IMU:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI_IMU:BSPIM:clk_fin\,
		status=>(\SPI_IMU:BSPIM:rx_status_6\, \SPI_IMU:BSPIM:rx_status_5\, \SPI_IMU:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_1471);
\SPI_IMU:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		cs_addr=>(\SPI_IMU:BSPIM:state_2\, \SPI_IMU:BSPIM:state_1\, \SPI_IMU:BSPIM:state_0\),
		route_si=>Net_1469,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPI_IMU:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPI_IMU:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPI_IMU:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPI_IMU:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPI_IMU:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPI_IMU:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
CS1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7beeb8ec-71a8-40c3-b78c-3448effce33b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_1628,
		fb=>(tmpFB_0__CS1_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS1_net_0),
		siovref=>(tmpSIOVREF__CS1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS1_net_0);
\MOTOR_DIR_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MOTOR_DIR_2:control_7\, \MOTOR_DIR_2:control_6\, \MOTOR_DIR_2:control_5\, \MOTOR_DIR_2:control_4\,
			\MOTOR_DIR_2:control_3\, \MOTOR_DIR_2:control_2\, \MOTOR_DIR_2:control_1\, Net_3021));
CS0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9f508b3f-1a2e-4da5-b3da-20dc60131560",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_3039,
		fb=>(tmpFB_0__CS0_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS0_net_0),
		siovref=>(tmpSIOVREF__CS0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS0_net_0);
LED_RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9a2cf45d-6117-434c-b59b-8d3b55fadb43",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_7325,
		fb=>(tmpFB_0__LED_RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_RED_net_0),
		siovref=>(tmpSIOVREF__LED_RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_RED_net_0);
\BLINK_05HZ:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6987,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\);
\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		control=>(\BLINK_05HZ:PWMUDB:control_7\, \BLINK_05HZ:PWMUDB:control_6\, \BLINK_05HZ:PWMUDB:control_5\, \BLINK_05HZ:PWMUDB:control_4\,
			\BLINK_05HZ:PWMUDB:control_3\, \BLINK_05HZ:PWMUDB:control_2\, \BLINK_05HZ:PWMUDB:control_1\, \BLINK_05HZ:PWMUDB:control_0\));
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BLINK_05HZ:PWMUDB:tc_i\, \BLINK_05HZ:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BLINK_05HZ:PWMUDB:nc2\,
		cl0=>\BLINK_05HZ:PWMUDB:nc3\,
		z0=>\BLINK_05HZ:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\BLINK_05HZ:PWMUDB:nc4\,
		cl1=>\BLINK_05HZ:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BLINK_05HZ:PWMUDB:nc6\,
		f1_blk_stat=>\BLINK_05HZ:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\BLINK_05HZ:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\BLINK_05HZ:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\BLINK_05HZ:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\BLINK_05HZ:PWMUDB:sP16:pwmdp:cap_1\, \BLINK_05HZ:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\BLINK_05HZ:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BLINK_05HZ:PWMUDB:tc_i\, \BLINK_05HZ:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BLINK_05HZ:PWMUDB:cmp1_eq\,
		cl0=>\BLINK_05HZ:PWMUDB:cmp1_less\,
		z0=>\BLINK_05HZ:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\BLINK_05HZ:PWMUDB:cmp2_eq\,
		cl1=>\BLINK_05HZ:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BLINK_05HZ:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\BLINK_05HZ:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\BLINK_05HZ:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\BLINK_05HZ:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\BLINK_05HZ:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_eq_1\, \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_lt_1\, \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_zero_1\, \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_ff_1\, \BLINK_05HZ:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\BLINK_05HZ:PWMUDB:sP16:pwmdp:cap_1\, \BLINK_05HZ:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\BLINK_05HZ:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BLINK_05HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
\LED_CTRL:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LED_CTRL:control_7\, \LED_CTRL:control_6\, \LED_CTRL:control_5\, \LED_CTRL:control_4\,
			\LED_CTRL:control_3\, \LED_CTRL:control_2\, Net_7694, Net_7450));
\BLINK_CTRL_EN:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\BLINK_CTRL_EN:control_7\, \BLINK_CTRL_EN:control_6\, \BLINK_CTRL_EN:control_5\, \BLINK_CTRL_EN:control_4\,
			\BLINK_CTRL_EN:control_3\, \BLINK_CTRL_EN:control_2\, Net_5930, Net_3925));
LED_GREEN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b2c64652-8fd1-4414-a6d8-7525576a1723",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_7353,
		fb=>(tmpFB_0__LED_GREEN_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_GREEN_net_0),
		siovref=>(tmpSIOVREF__LED_GREEN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_GREEN_net_0);
\BLINK_25HZ:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_6987,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\);
\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		control=>(\BLINK_25HZ:PWMUDB:control_7\, \BLINK_25HZ:PWMUDB:control_6\, \BLINK_25HZ:PWMUDB:control_5\, \BLINK_25HZ:PWMUDB:control_4\,
			\BLINK_25HZ:PWMUDB:control_3\, \BLINK_25HZ:PWMUDB:control_2\, \BLINK_25HZ:PWMUDB:control_1\, \BLINK_25HZ:PWMUDB:control_0\));
\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\BLINK_25HZ:PWMUDB:tc_i\, \BLINK_25HZ:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BLINK_25HZ:PWMUDB:cmp1_eq\,
		cl0=>\BLINK_25HZ:PWMUDB:cmp1_less\,
		z0=>\BLINK_25HZ:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\BLINK_25HZ:PWMUDB:cmp2_eq\,
		cl1=>\BLINK_25HZ:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\BLINK_25HZ:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\BLINK_25HZ:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BLINK_25HZ:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
\ADC_N_CHANNELS_USED:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000011",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ADC_N_CHANNELS_USED:control_7\, \ADC_N_CHANNELS_USED:control_6\, \ADC_N_CHANNELS_USED:control_5\, \ADC_N_CHANNELS_USED:control_4\,
			Net_7046_3, Net_7046_2, Net_7046_1, Net_7046_0));
CLOCK_PWM_BLINK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"377242cc-7fd6-40c9-ba0a-2dbe363a43ad",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"2000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_6987,
		dig_domain_out=>open);
CS2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"23e53fc0-d858-4ee5-ba95-451dbd31de38",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_2501,
		fb=>(tmpFB_0__CS2_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS2_net_0),
		siovref=>(tmpSIOVREF__CS2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS2_net_0);
MOTOR_2A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e25c4c42-92cc-4661-a040-d5f89c990211",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_9759,
		fb=>(tmpFB_0__MOTOR_2A_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_2A_net_0),
		siovref=>(tmpSIOVREF__MOTOR_2A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_2A_net_0);
MOTOR_2B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f304e074-cdf5-4088-ab4b-c9b40bedc753",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_9749,
		fb=>(tmpFB_0__MOTOR_2B_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_2B_net_0),
		siovref=>(tmpSIOVREF__MOTOR_2B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_2B_net_0);
MOTOR_EN_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b472b5a3-8866-40d5-9011-6f6354224e98",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"2",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"M1",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_9774,
		fb=>(tmpFB_0__MOTOR_EN_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_EN_1_net_0),
		siovref=>(tmpSIOVREF__MOTOR_EN_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_EN_1_net_0);
\MOTOR_ON_OFF_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MOTOR_ON_OFF_1:control_7\, \MOTOR_ON_OFF_1:control_6\, \MOTOR_ON_OFF_1:control_5\, \MOTOR_ON_OFF_1:control_4\,
			\MOTOR_ON_OFF_1:control_3\, \MOTOR_ON_OFF_1:control_2\, \MOTOR_ON_OFF_1:control_1\, Net_10337));
MOTOR_EN_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f1224875-b991-4103-8489-a48d67847102",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"2",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"M1",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_9776,
		fb=>(tmpFB_0__MOTOR_EN_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOTOR_EN_2_net_0),
		siovref=>(tmpSIOVREF__MOTOR_EN_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOTOR_EN_2_net_0);
\ADC:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_244\);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC:Net_690\, \ADC:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC:Net_20\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>12)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_10578,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b6c86ee5-f19a-4c90-81de-54c953602259/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>\ADC:Net_20\);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5118);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b6c86ee5-f19a-4c90-81de-54c953602259/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"454752160.07276",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>Net_2836,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_5118);
CS_ENCODER1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f6213fc3-2dc4-4fc3-a7f7-64d232c045b5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_7985,
		fb=>(tmpFB_0__CS_ENCODER1_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_ENCODER1_net_0),
		siovref=>(tmpSIOVREF__CS_ENCODER1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_ENCODER1_net_0);
\COUNTER_ENC:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1308,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\);
\COUNTER_ENC:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1308,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\COUNTER_ENC:CounterUDB:Clk_Ctl_i\);
\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\COUNTER_ENC:CounterUDB:Clk_Ctl_i\,
		control=>(\COUNTER_ENC:CounterUDB:control_7\, \COUNTER_ENC:CounterUDB:control_6\, \COUNTER_ENC:CounterUDB:control_5\, \COUNTER_ENC:CounterUDB:control_4\,
			\COUNTER_ENC:CounterUDB:control_3\, \COUNTER_ENC:CounterUDB:control_2\, \COUNTER_ENC:CounterUDB:control_1\, \COUNTER_ENC:CounterUDB:control_0\));
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_8907,
		clock=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		status=>(\COUNTER_ENC:CounterUDB:status_6\, \COUNTER_ENC:CounterUDB:status_5\, zero, zero,
			\COUNTER_ENC:CounterUDB:status_2\, \COUNTER_ENC:CounterUDB:status_1\, \COUNTER_ENC:CounterUDB:status_0\),
		interrupt=>\COUNTER_ENC:Net_43\);
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__EMG_1_net_0, \COUNTER_ENC:CounterUDB:count_enable\, \COUNTER_ENC:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\COUNTER_ENC:CounterUDB:per_equal\,
		cl0=>\COUNTER_ENC:CounterUDB:nc42\,
		z0=>\COUNTER_ENC:CounterUDB:status_1\,
		ff0=>\COUNTER_ENC:CounterUDB:per_FF\,
		ce1=>\COUNTER_ENC:CounterUDB:cmp_out_i\,
		cl1=>\COUNTER_ENC:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\COUNTER_ENC:CounterUDB:status_6\,
		f0_blk_stat=>\COUNTER_ENC:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
CLOCK_ENCODERS:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ec15c776-de1c-4f08-a9b1-2b4dceb957de",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1308,
		dig_domain_out=>open);
\SHIFTREG_ENC_3:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3419,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\SHIFTREG_ENC_3:bSR:clk_fin\);
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		control=>(\SHIFTREG_ENC_3:bSR:control_7\, \SHIFTREG_ENC_3:bSR:control_6\, \SHIFTREG_ENC_3:bSR:control_5\, \SHIFTREG_ENC_3:bSR:control_4\,
			\SHIFTREG_ENC_3:bSR:control_3\, \SHIFTREG_ENC_3:bSR:control_2\, \SHIFTREG_ENC_3:bSR:control_1\, \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\));
\SHIFTREG_ENC_3:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		status=>(\SHIFTREG_ENC_3:bSR:status_6\, \SHIFTREG_ENC_3:bSR:status_5\, \SHIFTREG_ENC_3:bSR:status_4\, \SHIFTREG_ENC_3:bSR:status_3\,
			zero, Net_3426, zero),
		interrupt=>Net_7166);
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_3:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1060,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_3:bSR:so_32_0\,
		f0_bus_stat=>\SHIFTREG_ENC_3:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\SHIFTREG_ENC_3:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\SHIFTREG_ENC_3:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\SHIFTREG_ENC_3:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_3:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1060,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_3:bSR:so_32_1\,
		f0_bus_stat=>\SHIFTREG_ENC_3:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\SHIFTREG_ENC_3:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\SHIFTREG_ENC_3:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\SHIFTREG_ENC_3:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\,
		co=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_3:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1060,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_3:bSR:so_32_2\,
		f0_bus_stat=>\SHIFTREG_ENC_3:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\SHIFTREG_ENC_3:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\SHIFTREG_ENC_3:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\SHIFTREG_ENC_3:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\,
		co=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap2_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_3:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_1060,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_3506,
		f0_bus_stat=>\SHIFTREG_ENC_3:bSR:status_4\,
		f0_blk_stat=>\SHIFTREG_ENC_3:bSR:status_3\,
		f1_bus_stat=>\SHIFTREG_ENC_3:bSR:status_6\,
		f1_blk_stat=>\SHIFTREG_ENC_3:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap2_1\, \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_2:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3419,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\SHIFTREG_ENC_2:bSR:clk_fin\);
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		control=>(\SHIFTREG_ENC_2:bSR:control_7\, \SHIFTREG_ENC_2:bSR:control_6\, \SHIFTREG_ENC_2:bSR:control_5\, \SHIFTREG_ENC_2:bSR:control_4\,
			\SHIFTREG_ENC_2:bSR:control_3\, \SHIFTREG_ENC_2:bSR:control_2\, \SHIFTREG_ENC_2:bSR:control_1\, \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\));
\SHIFTREG_ENC_2:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		status=>(\SHIFTREG_ENC_2:bSR:status_6\, \SHIFTREG_ENC_2:bSR:status_5\, \SHIFTREG_ENC_2:bSR:status_4\, \SHIFTREG_ENC_2:bSR:status_3\,
			zero, Net_3426, zero),
		interrupt=>Net_7169);
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3506,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_2:bSR:so_32_0\,
		f0_bus_stat=>\SHIFTREG_ENC_2:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\SHIFTREG_ENC_2:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\SHIFTREG_ENC_2:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\SHIFTREG_ENC_2:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3506,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_2:bSR:so_32_1\,
		f0_bus_stat=>\SHIFTREG_ENC_2:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\SHIFTREG_ENC_2:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\SHIFTREG_ENC_2:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\SHIFTREG_ENC_2:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\,
		co=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3506,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_2:bSR:so_32_2\,
		f0_bus_stat=>\SHIFTREG_ENC_2:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\SHIFTREG_ENC_2:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\SHIFTREG_ENC_2:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\SHIFTREG_ENC_2:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\,
		co=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap2_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_2:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3506,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_3505,
		f0_bus_stat=>\SHIFTREG_ENC_2:bSR:status_4\,
		f0_blk_stat=>\SHIFTREG_ENC_2:bSR:status_3\,
		f1_bus_stat=>\SHIFTREG_ENC_2:bSR:status_6\,
		f1_blk_stat=>\SHIFTREG_ENC_2:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap2_1\, \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
CLK_ENCODER:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"24e13e52-46a0-445a-981b-02cf74d495f8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_3376,
		fb=>(tmpFB_0__CLK_ENCODER_net_0),
		analog=>(open),
		io=>(tmpIO_0__CLK_ENCODER_net_0),
		siovref=>(tmpSIOVREF__CLK_ENCODER_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CLK_ENCODER_net_0);
MISO_ENCODER:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ff3f21bb-5fbe-41ef-8e50-999e152733a1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>(zero),
		fb=>Net_1060,
		analog=>(open),
		io=>(tmpIO_0__MISO_ENCODER_net_0),
		siovref=>(tmpSIOVREF__MISO_ENCODER_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_ENCODER_net_0);
CS_ENCODER0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8dfbd57a-52cc-457d-b342-1ad830ee6a44",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__EMG_1_net_0),
		y=>Net_7983,
		fb=>(tmpFB_0__CS_ENCODER0_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_ENCODER0_net_0),
		siovref=>(tmpSIOVREF__CS_ENCODER0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__EMG_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__EMG_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_ENCODER0_net_0);
\SHIFTREG_ENC_1:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3419,
		enable=>tmpOE__EMG_1_net_0,
		clock_out=>\SHIFTREG_ENC_1:bSR:clk_fin\);
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		control=>(\SHIFTREG_ENC_1:bSR:control_7\, \SHIFTREG_ENC_1:bSR:control_6\, \SHIFTREG_ENC_1:bSR:control_5\, \SHIFTREG_ENC_1:bSR:control_4\,
			\SHIFTREG_ENC_1:bSR:control_3\, \SHIFTREG_ENC_1:bSR:control_2\, \SHIFTREG_ENC_1:bSR:control_1\, \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\));
\SHIFTREG_ENC_1:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		status=>(\SHIFTREG_ENC_1:bSR:status_6\, \SHIFTREG_ENC_1:bSR:status_5\, \SHIFTREG_ENC_1:bSR:status_4\, \SHIFTREG_ENC_1:bSR:status_3\,
			zero, Net_3426, zero),
		interrupt=>Net_7173);
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3505,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_1:bSR:so_32_0\,
		f0_bus_stat=>\SHIFTREG_ENC_1:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\SHIFTREG_ENC_1:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\SHIFTREG_ENC_1:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\SHIFTREG_ENC_1:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3505,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_1:bSR:so_32_1\,
		f0_bus_stat=>\SHIFTREG_ENC_1:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\SHIFTREG_ENC_1:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\SHIFTREG_ENC_1:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\SHIFTREG_ENC_1:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\,
		co=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap0_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3505,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_1:bSR:so_32_2\,
		f0_bus_stat=>\SHIFTREG_ENC_1:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\SHIFTREG_ENC_1:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\SHIFTREG_ENC_1:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\SHIFTREG_ENC_1:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\,
		co=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap1_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap2_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		cs_addr=>(\SHIFTREG_ENC_1:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>Net_3505,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_3426,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SHIFTREG_ENC_1:bSR:so_32_3\,
		f0_bus_stat=>\SHIFTREG_ENC_1:bSR:status_4\,
		f0_blk_stat=>\SHIFTREG_ENC_1:bSR:status_3\,
		f1_bus_stat=>\SHIFTREG_ENC_1:bSR:status_6\,
		f1_blk_stat=>\SHIFTREG_ENC_1:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap2_1\, \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RESET_COUNTERS:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\RESET_COUNTERS:control_7\, \RESET_COUNTERS:control_6\, \RESET_COUNTERS:control_5\, \RESET_COUNTERS:control_4\,
			\RESET_COUNTERS:control_3\, \RESET_COUNTERS:control_2\, \RESET_COUNTERS:control_1\, Net_8907));
\Chip_Select_ENCODER_LINE:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Chip_Select_ENCODER_LINE:control_7\, \Chip_Select_ENCODER_LINE:control_6\, \Chip_Select_ENCODER_LINE:control_5\, \Chip_Select_ENCODER_LINE:control_4\,
			\Chip_Select_ENCODER_LINE:control_3\, \Chip_Select_ENCODER_LINE:control_2\, \Chip_Select_ENCODER_LINE:control_1\, Net_7981));
\MY_TIMER_REG:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MY_TIMER_REG:control_7\, \MY_TIMER_REG:control_6\, \MY_TIMER_REG:control_5\, \MY_TIMER_REG:control_4\,
			\MY_TIMER_REG:control_3\, \MY_TIMER_REG:control_2\, \MY_TIMER_REG:control_1\, Net_4386));
\MOTOR_DRIVER_TYPE:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MOTOR_DRIVER_TYPE:control_7\, \MOTOR_DRIVER_TYPE:control_6\, \MOTOR_DRIVER_TYPE:control_5\, \MOTOR_DRIVER_TYPE:control_4\,
			\MOTOR_DRIVER_TYPE:control_3\, \MOTOR_DRIVER_TYPE:control_2\, Net_10264, Net_10233));
\MOTOR_ON_OFF_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MOTOR_ON_OFF_2:control_7\, \MOTOR_ON_OFF_2:control_6\, \MOTOR_ON_OFF_2:control_5\, \MOTOR_ON_OFF_2:control_4\,
			\MOTOR_ON_OFF_2:control_3\, \MOTOR_ON_OFF_2:control_2\, \MOTOR_ON_OFF_2:control_1\, Net_10313));
ADC_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1d5acd23-2612-4d9a-9389-a1b93ac6a3db",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5442,
		dig_domain_out=>open);
DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_5118,
		trq=>zero,
		nrq=>Net_5290);
\ADC_STATUS:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>Net_5442,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_5290));
\ADC_SOC:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ADC_SOC:control_7\, \ADC_SOC:control_6\, \ADC_SOC:control_5\, \ADC_SOC:control_4\,
			\ADC_SOC:control_3\, \ADC_SOC:control_2\, \ADC_SOC:control_1\, Net_4627));
\MODULE_8:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_8:g1:a0:gx:u0:lti_0\);
\MODULE_8:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_8:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_8:g1:a0:gx:u0:gti_0\);
\MODULE_9:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\MODULE_9:g1:a0:gx:u0:lt_2\,
		y=>\MODULE_9:g1:a0:gx:u0:lti_0\);
\MODULE_9:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\MODULE_9:g1:a0:gx:u0:gt_2\,
		y=>\MODULE_9:g1:a0:gx:u0:gti_0\);
Net_5190_3:cy_dff
	PORT MAP(d=>Net_5190_3D,
		clk=>Net_2835,
		q=>Net_5190_3);
Net_5190_2:cy_dff
	PORT MAP(d=>Net_5190_2D,
		clk=>Net_2835,
		q=>Net_5190_2);
Net_5190_1:cy_dff
	PORT MAP(d=>Net_5190_1D,
		clk=>Net_2835,
		q=>Net_5190_1);
Net_5190_0:cy_dff
	PORT MAP(d=>Net_5190_0D,
		clk=>Net_2835,
		q=>Net_5190_0);
cy_srff_3:cy_dff
	PORT MAP(d=>cy_srff_3D,
		clk=>Net_5442,
		q=>Net_5205);
AMuxHw_Decoder_old_id_3:cy_dff
	PORT MAP(d=>Net_5190_3,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_old_id_3);
AMuxHw_Decoder_old_id_2:cy_dff
	PORT MAP(d=>Net_5190_2,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_old_id_2);
AMuxHw_Decoder_old_id_1:cy_dff
	PORT MAP(d=>Net_5190_1,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_old_id_1);
AMuxHw_Decoder_old_id_0:cy_dff
	PORT MAP(d=>Net_5190_0,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_old_id_0);
AMuxHw_Decoder_one_hot_0:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_0D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_0);
AMuxHw_Decoder_one_hot_1:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_1D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_1);
AMuxHw_Decoder_one_hot_2:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_2D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_2);
AMuxHw_Decoder_one_hot_3:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_3D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_3);
AMuxHw_Decoder_one_hot_4:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_4D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_4);
AMuxHw_Decoder_one_hot_5:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_5D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_5);
AMuxHw_Decoder_one_hot_6:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_6D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_6);
AMuxHw_Decoder_one_hot_7:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_7D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_7);
AMuxHw_Decoder_one_hot_8:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_8D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_8);
AMuxHw_Decoder_one_hot_9:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_9D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_9);
AMuxHw_Decoder_one_hot_10:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_10D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_10);
AMuxHw_Decoder_one_hot_11:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_11D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_11);
Net_1459:cy_dff
	PORT MAP(d=>Net_1459D,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>Net_1459);
\PWM_MOTORS:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__EMG_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:min_kill_reg\);
\PWM_MOTORS:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:prevCapture\);
\PWM_MOTORS:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:trig_last\);
\PWM_MOTORS:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:runmode_enable\);
\PWM_MOTORS:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:sc_kill_tmp\);
\PWM_MOTORS:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__EMG_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:ltch_kill_reg\);
\PWM_MOTORS:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:dith_count_1\);
\PWM_MOTORS:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:dith_count_0\);
\PWM_MOTORS:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:pwm_i_reg\);
\PWM_MOTORS:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:pwm1_i\,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_9969);
\PWM_MOTORS:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:pwm2_i\,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_9990);
\PWM_MOTORS:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_MOTORS:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_MOTORS:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_MOTORS:PWMUDB:tc_i_reg\);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>Net_3328,
		q=>cy_srff_1);
\UART_RS485:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:reset_reg\);
\UART_RS485:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:txn\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:txn\);
\UART_RS485:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_state_1\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_state_1\);
\UART_RS485:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_state_0\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_state_0\);
\UART_RS485:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_state_2\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_state_2\);
Net_6020:cy_dff
	PORT MAP(d=>Net_6020D,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>Net_6020);
\UART_RS485:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_bitclk\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_bitclk\);
\UART_RS485:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_ctrl_mark_last\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_ctrl_mark_last\);
\UART_RS485:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_mark\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_mark\);
\UART_RS485:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_parity_bit\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_parity_bit\);
\UART_RS485:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_1\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_1\);
\UART_RS485:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_0\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_0\);
\UART_RS485:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_load_fifo\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_load_fifo\);
\UART_RS485:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_3\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_3\);
\UART_RS485:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_2\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_2\);
\UART_RS485:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_bitclk_pre\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_bitclk_enable\);
\UART_RS485:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_stop1_reg\);
\UART_RS485:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_markspace_status\);
\UART_RS485:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_break_status\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_status_1\);
\UART_RS485:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_status_2\);
\UART_RS485:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_status_3\);
\UART_RS485:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_addr_match_status\);
\UART_RS485:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_markspace_pre\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_markspace_pre\);
\UART_RS485:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_parity_error_pre\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_parity_error_pre\);
\UART_RS485:BUART:rx_break_detect\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_break_detect\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_break_detect\);
\UART_RS485:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_address_detected\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_address_detected\);
\UART_RS485:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_last\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_last\);
\UART_RS485:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_parity_bit\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_parity_bit\);
\SD:SPI0:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:so_send_reg\);
\SD:SPI0:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:state_2\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:state_2\);
\SD:SPI0:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:state_1\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:state_1\);
\SD:SPI0:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:state_0\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:state_0\);
\SD:Net_1\:cy_dff
	PORT MAP(d=>\SD:Net_1\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:Net_1\);
\SD:SPI0:BSPIM:mosi_hs_reg\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:mosi_hs_reg\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:mosi_hs_reg\);
\SD:SPI0:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:mosi_pre_reg\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:mosi_pre_reg\);
\SD:SPI0:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:mosi_pre_reg\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:mosi_reg\);
\SD:SPI0:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:load_cond\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:load_cond\);
\SD:SPI0:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:load_rx_data\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:dpcounter_one_reg\);
\SD:SPI0:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:mosi_from_dp\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:mosi_from_dp_reg\);
\SD:SPI0:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:ld_ident\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:ld_ident\);
\SD:SPI0:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:cnt_enable\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:cnt_enable\);
\SD:Net_22\:cy_dff
	PORT MAP(d=>\SD:Net_22\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:Net_22\);
\SPI_IMU:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:dpcounter_one\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:load_rx_data\);
\SPI_IMU:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:so_send\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:so_send_reg\);
\SPI_IMU:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:state_2\\D\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:state_2\);
\SPI_IMU:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:state_1\\D\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:state_1\);
\SPI_IMU:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:state_0\\D\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:state_0\);
Net_3044:cy_dff
	PORT MAP(d=>Net_3044D,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>Net_3044);
\SPI_IMU:BSPIM:mosi_hs_reg\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:mosi_hs_reg\\D\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:mosi_hs_reg\);
\SPI_IMU:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:mosi_pre_reg\\D\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:mosi_pre_reg\);
\SPI_IMU:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:mosi_pre_reg\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:mosi_reg\);
\SPI_IMU:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:load_cond\\D\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:load_cond\);
\SPI_IMU:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:mosi_from_dp\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:mosi_from_dp_reg\);
\SPI_IMU:BSPIM:is_spi_done\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:is_spi_done\\D\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:is_spi_done\);
\SPI_IMU:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:cnt_enable\\D\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:cnt_enable\);
\SPI_IMU:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPI_IMU:BSPIM:ld_ident\\D\,
		clk=>\SPI_IMU:BSPIM:clk_fin\,
		q=>\SPI_IMU:BSPIM:ld_ident\);
\BLINK_05HZ:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__EMG_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:min_kill_reg\);
\BLINK_05HZ:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:prevCapture\);
\BLINK_05HZ:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:trig_last\);
\BLINK_05HZ:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\BLINK_05HZ:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:runmode_enable\);
\BLINK_05HZ:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\BLINK_05HZ:PWMUDB:sc_kill_tmp\\D\,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:sc_kill_tmp\);
\BLINK_05HZ:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__EMG_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:ltch_kill_reg\);
\BLINK_05HZ:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\BLINK_05HZ:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:dith_count_1\);
\BLINK_05HZ:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\BLINK_05HZ:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:dith_count_0\);
\BLINK_05HZ:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\BLINK_05HZ:PWMUDB:pwm_i\,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_5579);
\BLINK_05HZ:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:pwm1_i_reg\);
\BLINK_05HZ:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:pwm2_i_reg\);
\BLINK_05HZ:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\BLINK_05HZ:PWMUDB:tc_i_reg\\D\,
		clk=>\BLINK_05HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_05HZ:PWMUDB:tc_i_reg\);
\BLINK_25HZ:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__EMG_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:min_kill_reg\);
\BLINK_25HZ:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:prevCapture\);
\BLINK_25HZ:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:trig_last\);
\BLINK_25HZ:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\BLINK_25HZ:PWMUDB:runmode_enable\\D\,
		s=>zero,
		r=>zero,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:runmode_enable\);
\BLINK_25HZ:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\BLINK_25HZ:PWMUDB:sc_kill_tmp\\D\,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:sc_kill_tmp\);
\BLINK_25HZ:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__EMG_1_net_0,
		s=>zero,
		r=>zero,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:ltch_kill_reg\);
\BLINK_25HZ:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\BLINK_25HZ:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:dith_count_1\);
\BLINK_25HZ:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\BLINK_25HZ:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:dith_count_0\);
\BLINK_25HZ:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\BLINK_25HZ:PWMUDB:pwm_i\,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_7667);
\BLINK_25HZ:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:pwm1_i_reg\);
\BLINK_25HZ:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:pwm2_i_reg\);
\BLINK_25HZ:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\BLINK_25HZ:PWMUDB:tc_i_reg\\D\,
		clk=>\BLINK_25HZ:PWMUDB:ClockOutFromEnBlock\,
		q=>\BLINK_25HZ:PWMUDB:tc_i_reg\);
\COUNTER_ENC:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>\COUNTER_ENC:CounterUDB:prevCapture\);
\COUNTER_ENC:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\COUNTER_ENC:CounterUDB:per_equal\,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>\COUNTER_ENC:CounterUDB:overflow_reg_i\);
\COUNTER_ENC:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>\COUNTER_ENC:CounterUDB:underflow_reg_i\);
\COUNTER_ENC:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\COUNTER_ENC:CounterUDB:per_equal\,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_3511);
\COUNTER_ENC:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\COUNTER_ENC:CounterUDB:cmp_out_i\,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>\COUNTER_ENC:CounterUDB:prevCompare\);
\COUNTER_ENC:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\COUNTER_ENC:CounterUDB:cmp_out_i\,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_1287);
\COUNTER_ENC:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_3376,
		clk=>\COUNTER_ENC:CounterUDB:ClockOutFromEnBlock\,
		q=>\COUNTER_ENC:CounterUDB:count_stored_i\);
\SHIFTREG_ENC_3:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SHIFTREG_ENC_3:bSR:clk_fin\,
		q=>\SHIFTREG_ENC_3:bSR:load_reg\);
cydff_1:cy_dff
	PORT MAP(d=>Net_3419,
		clk=>Net_1308,
		q=>Net_3376);
cydff_2:cy_dff
	PORT MAP(d=>Net_3510,
		clk=>Net_3416,
		q=>Net_3426);
\SHIFTREG_ENC_2:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SHIFTREG_ENC_2:bSR:clk_fin\,
		q=>\SHIFTREG_ENC_2:bSR:load_reg\);
\SHIFTREG_ENC_1:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SHIFTREG_ENC_1:bSR:clk_fin\,
		q=>\SHIFTREG_ENC_1:bSR:load_reg\);
cy_srff_2:cy_dff
	PORT MAP(d=>cy_srff_2D,
		clk=>Net_5442,
		q=>Net_2836);

END R_T_L;
