# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../bnn_accelerator_project3.srcs/sources_1/bd/bnnTop/ipshared/ec67/hdl" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/array_element.sv" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/systolic_array.sv" \

verilog xil_defaultlib  --include "../../../../bnn_accelerator_project3.srcs/sources_1/bd/bnnTop/ipshared/ec67/hdl" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/systolic_array_wrapper.v" \
"../../../../bnn_accelerator_project3.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../bnn_accelerator_project3.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \

sv xil_defaultlib  --include "../../../../bnn_accelerator_project3.srcs/sources_1/bd/bnnTop/ipshared/ec67/hdl" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/activationsMem.sv" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/activationsTop.sv" \

verilog xil_defaultlib  --include "../../../../bnn_accelerator_project3.srcs/sources_1/bd/bnnTop/ipshared/ec67/hdl" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/activationsTop_wrapper.v" \
"../../../../bnn_accelerator_project3.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../bnn_accelerator_project3.srcs/sources_1/ip/fifo_generator_2/sim/fifo_generator_2.v" \
"../../../../bnn_accelerator_project3.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" \

sv xil_defaultlib  --include "../../../../bnn_accelerator_project3.srcs/sources_1/bd/bnnTop/ipshared/ec67/hdl" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/partialsumsMem.sv" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/partialsumsTop.sv" \

verilog xil_defaultlib  --include "../../../../bnn_accelerator_project3.srcs/sources_1/bd/bnnTop/ipshared/ec67/hdl" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/partialsumsTop_wrapper.v" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/imports/new/registers.v" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_blk_mem_gen_0_1/sim/bnnTop_blk_mem_gen_0_1.v" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_crossbar_0_0/sim/bnnTop_axi_crossbar_0_0.v" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_crossbar_1_0/sim/bnnTop_axi_crossbar_1_0.v" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_xlconcat_0_0/sim/bnnTop_xlconcat_0_0.v" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_systolic_array_wrapp_0_0/sim/bnnTop_systolic_array_wrapp_0_0.v" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_activationsTop_wrapp_0_0/sim/bnnTop_activationsTop_wrapp_0_0.v" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_axi_crossbar_2_0/sim/bnnTop_axi_crossbar_2_0.v" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_partialsumsTop_wrapp_0_0/sim/bnnTop_partialsumsTop_wrapp_0_0.v" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/ip/bnnTop_registers_0_1/sim/bnnTop_registers_0_1.v" \
"../../../../bnn_accelerator_project3.ip_user_files/bd/bnnTop/sim/bnnTop.v" \
"../../../../bnn_accelerator_project3.srcs/sources_1/imports/sources_1/new/bnnTop_min.v" \
"../../../../bnn_accelerator_project3.srcs/sources_1/bd/bnnTop/hdl/bnnTop_wrapper.v" \

sv xil_defaultlib  --include "../../../../bnn_accelerator_project3.srcs/sources_1/bd/bnnTop/ipshared/ec67/hdl" \
"../../../../bnn_accelerator_project3.srcs/sim_1/imports/new/bnnTop_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
