// Seed: 791334766
module module_0 (
    input  wire id_0,
    output wand id_1
    , id_4,
    input  tri0 id_2
);
  wire id_5;
  genvar id_6;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4
    , id_13,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply1 id_8,
    output logic id_9,
    input wand id_10,
    output wire id_11
);
  always @(posedge id_3) begin : LABEL_0
    id_9 <= 1;
  end
  or primCall (id_9, id_4, id_2, id_13, id_10, id_7);
  module_0 modCall_1 (
      id_8,
      id_11,
      id_8
  );
endmodule
