
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.40+25 (git sha1 171577f90, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \uart_tx
Used module:     \uart_tx_comb

2.2. Analyzing design hierarchy..
Top module:  \uart_tx
Used module:     \uart_tx_comb
Removed 0 unused modules.
Module uart_tx_comb directly or indirectly contains formal properties -> setting "keep" attribute.
Module uart_tx directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== uart_tx_comb ===

   Number of wires:                 18
   Number of wire bits:             87
   Number of public wires:           3
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $assert                         1
     $eq                             2
     $gt                             1
     $logic_and                      1
     $logic_not                      1
     $lt                             1
     $mux                            8
     $shiftx                         1
     $sub                            1

=== uart_tx ===

   Number of wires:                 49
   Number of wire bits:            318
   Number of public wires:          11
   Number of public wire bits:     118
   Number of ports:                  6
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $add                            2
     $anyinit                        2
     $assert                         7
     $assume                         1
     $eq                             5
     $ff                             7
     $gt                             1
     $logic_and                      8
     $logic_not                      3
     $lt                             1
     $mux                            9
     $ne                             1
     $not                            2
     $reduce_bool                    1
     $shiftx                         1
     $sub                            1
     uart_tx_comb                    1

=== design hierarchy ===

   uart_tx                           1
     uart_tx_comb                    1

   Number of wires:                 67
   Number of wire bits:            405
   Number of public wires:          14
   Number of public wire bits:     159
   Number of ports:                  9
   Number of port bits:             54
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     $add                            2
     $anyinit                        2
     $assert                         8
     $assume                         1
     $eq                             7
     $ff                             7
     $gt                             2
     $logic_and                      9
     $logic_not                      4
     $lt                             2
     $mux                           17
     $ne                             1
     $not                            2
     $reduce_bool                    1
     $shiftx                         2
     $sub                            2

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module uart_tx_comb.
Creating SMT-LIBv2 representation of module uart_tx.

End of script. Logfile hash: 4be70d1711, CPU: user 0.01s system 0.00s, MEM: 14.66 MB peak
Yosys 0.40+25 (git sha1 171577f90, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 54% 2x write_smt2 (0 sec), 24% 2x read_ilang (0 sec), ...
