<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1920" height="1014" x="0" y="28" />
 <library expandedCategories="Library,Project,Existing IP Variants" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
  </columns>
 </systemtable>
 <generation path="" block_symbol_file="0" testbench="nios_qsys_tb/" />
 <hdlexample language="VERILOG" />
</preferences>
