// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
// Date        : Thu Jan 04 13:59:04 2018
// Host        : DESKTOP-EUIKP9S running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               D:/FPGA/MiniSys/MiniSys.sim/sim_1/synth/func/line_sim_func_synth.v
// Design      : pipelinedcpu
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tfgg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module MemorIo
   (douta,
    run_one_period1_reg,
    state1_wire_15Timer_reg,
    cnt0_OBUF,
    cnt1_OBUF,
    Pwm_reg,
    pwm_OBUF,
    poweron,
    \Rdata_reg[14] ,
    \Rdata_reg[14]_0 ,
    timer0_read,
    timer1_read,
    state0_wire_15Timer_reg,
    p_1_in,
    \wmo_reg[15] ,
    \wmo_reg[31] ,
    \wmo_reg[7] ,
    digital_OBUF,
    beep_OBUF,
    mmo,
    \wmo_reg[7]_0 ,
    \ens[7] ,
    \Col[3] ,
    \leds[15] ,
    \wmo_reg[4] ,
    Rdata,
    \wmo_reg[15]_0 ,
    CLK,
    wea,
    Q,
    \mb_reg[31] ,
    refresh_reg023_out,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    \mb_reg[1] ,
    \mb_reg[0] ,
    \malu_reg[0] ,
    \mb_reg[0]_0 ,
    \mb_reg[0]_1 ,
    \malu_reg[2] ,
    \malu_reg[2]_0 ,
    clk_sys_reg,
    \mlmem_reg[1] ,
    \mlmem_reg[2] ,
    D,
    reset_IBUF,
    Line_IBUF,
    \malu_reg[19] ,
    \malu_reg[4] ,
    \malu_reg[1] ,
    \malu_reg[1]_0 ,
    E,
    \malu_reg[1]_1 ,
    \malu_reg[0]_0 ,
    \malu_reg[4]_0 ,
    \malu_reg[0]_1 ,
    \malu_reg[0]_2 ,
    \malu_reg[4]_1 ,
    \malu_reg[2]_1 ,
    \malu_reg[1]_2 ,
    \malu_reg[1]_3 ,
    \switches[15] ,
    \malu_reg[5] );
  output [30:0]douta;
  output run_one_period1_reg;
  output state1_wire_15Timer_reg;
  output cnt0_OBUF;
  output cnt1_OBUF;
  output Pwm_reg;
  output pwm_OBUF;
  output poweron;
  output [8:0]\Rdata_reg[14] ;
  output [8:0]\Rdata_reg[14]_0 ;
  output timer0_read;
  output timer1_read;
  output state0_wire_15Timer_reg;
  output p_1_in;
  output \wmo_reg[15] ;
  output \wmo_reg[31] ;
  output \wmo_reg[7] ;
  output [7:0]digital_OBUF;
  output beep_OBUF;
  output [16:0]mmo;
  output [7:0]\wmo_reg[7]_0 ;
  output [7:0]\ens[7] ;
  output [3:0]\Col[3] ;
  output [15:0]\leds[15] ;
  output [4:0]\wmo_reg[4] ;
  output [15:0]Rdata;
  output [15:0]\wmo_reg[15]_0 ;
  input CLK;
  input [3:0]wea;
  input [15:0]Q;
  input [31:0]\mb_reg[31] ;
  input refresh_reg023_out;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input \mb_reg[1] ;
  input \mb_reg[0] ;
  input \malu_reg[0] ;
  input \mb_reg[0]_0 ;
  input \mb_reg[0]_1 ;
  input \malu_reg[2] ;
  input \malu_reg[2]_0 ;
  input clk_sys_reg;
  input \mlmem_reg[1] ;
  input [2:0]\mlmem_reg[2] ;
  input [8:0]D;
  input reset_IBUF;
  input [3:0]Line_IBUF;
  input \malu_reg[19] ;
  input [15:0]\malu_reg[4] ;
  input \malu_reg[1] ;
  input \malu_reg[1]_0 ;
  input [0:0]E;
  input [0:0]\malu_reg[1]_1 ;
  input [0:0]\malu_reg[0]_0 ;
  input [0:0]\malu_reg[4]_0 ;
  input [0:0]\malu_reg[0]_1 ;
  input [0:0]\malu_reg[0]_2 ;
  input [0:0]\malu_reg[4]_1 ;
  input [0:0]\malu_reg[2]_1 ;
  input \malu_reg[1]_2 ;
  input \malu_reg[1]_3 ;
  input [15:0]\switches[15] ;
  input [0:0]\malu_reg[5] ;

  wire CLK;
  wire [3:0]\Col[3] ;
  wire [8:0]D;
  wire [0:0]E;
  wire [3:0]Line_IBUF;
  wire Pwm_reg;
  wire [15:0]Q;
  wire [15:0]Rdata;
  wire [8:0]\Rdata_reg[14] ;
  wire [8:0]\Rdata_reg[14]_0 ;
  wire beep_OBUF;
  wire clk_sys_reg;
  wire clock_OBUF_BUFG;
  wire cnt0_OBUF;
  wire cnt1_OBUF;
  wire [15:8]dev_dataout;
  wire [7:0]digital_OBUF;
  wire [30:0]douta;
  wire [7:0]\ens[7] ;
  wire [15:0]\leds[15] ;
  wire \malu_reg[0] ;
  wire [0:0]\malu_reg[0]_0 ;
  wire [0:0]\malu_reg[0]_1 ;
  wire [0:0]\malu_reg[0]_2 ;
  wire \malu_reg[19] ;
  wire \malu_reg[1] ;
  wire \malu_reg[1]_0 ;
  wire [0:0]\malu_reg[1]_1 ;
  wire \malu_reg[1]_2 ;
  wire \malu_reg[1]_3 ;
  wire \malu_reg[2] ;
  wire \malu_reg[2]_0 ;
  wire [0:0]\malu_reg[2]_1 ;
  wire [15:0]\malu_reg[4] ;
  wire [0:0]\malu_reg[4]_0 ;
  wire [0:0]\malu_reg[4]_1 ;
  wire [0:0]\malu_reg[5] ;
  wire \mb_reg[0] ;
  wire \mb_reg[0]_0 ;
  wire \mb_reg[0]_1 ;
  wire \mb_reg[1] ;
  wire [31:0]\mb_reg[31] ;
  wire \mlmem_reg[1] ;
  wire [2:0]\mlmem_reg[2] ;
  wire [16:0]mmo;
  wire p_1_in;
  wire poweron;
  wire pwm_OBUF;
  wire refresh_reg023_out;
  wire reset_IBUF;
  wire reset_IBUF_BUFG;
  wire run_one_period1_reg;
  wire state0_wire_15Timer_reg;
  wire state1_wire_15Timer_reg;
  wire [15:0]\switches[15] ;
  wire timer0_read;
  wire timer1_read;
  wire [3:0]wea;
  wire \wmo_reg[15] ;
  wire [15:0]\wmo_reg[15]_0 ;
  wire \wmo_reg[31] ;
  wire [4:0]\wmo_reg[4] ;
  wire \wmo_reg[7] ;
  wire [7:0]\wmo_reg[7]_0 ;

  pipedevices devices
       (.\Col[3] (\Col[3] ),
        .D(D),
        .E(E),
        .Line_IBUF(Line_IBUF),
        .Pwm_reg(Pwm_reg),
        .Q(\Rdata_reg[14] ),
        .Rdata(Rdata),
        .\Rdata_reg[14] (\Rdata_reg[14]_0 ),
        .beep_OBUF(beep_OBUF),
        .clk_sys_reg(clk_sys_reg),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .cnt0_OBUF(cnt0_OBUF),
        .cnt1_OBUF(cnt1_OBUF),
        .digital_OBUF(digital_OBUF),
        .\ens[7] (\ens[7] ),
        .\leds[15] (\leds[15] ),
        .\malu_reg[0] (\malu_reg[0] ),
        .\malu_reg[0]_0 (\malu_reg[0]_0 ),
        .\malu_reg[0]_1 (\malu_reg[0]_1 ),
        .\malu_reg[0]_2 (\malu_reg[0]_2 ),
        .\malu_reg[1] (\malu_reg[1] ),
        .\malu_reg[1]_0 (\malu_reg[1]_0 ),
        .\malu_reg[1]_1 (\malu_reg[1]_1 ),
        .\malu_reg[1]_2 (\malu_reg[1]_2 ),
        .\malu_reg[1]_3 (\malu_reg[1]_3 ),
        .\malu_reg[2] (\malu_reg[2] ),
        .\malu_reg[2]_0 (\malu_reg[2]_0 ),
        .\malu_reg[2]_1 (Q[2:0]),
        .\malu_reg[2]_2 (\malu_reg[2]_1 ),
        .\malu_reg[4] (\malu_reg[4] ),
        .\malu_reg[4]_0 (\malu_reg[4]_0 ),
        .\malu_reg[4]_1 (\malu_reg[4]_1 ),
        .\malu_reg[5] (\malu_reg[5] ),
        .\mb_reg[0] (\mb_reg[0] ),
        .\mb_reg[0]_0 (\mb_reg[0]_0 ),
        .\mb_reg[0]_1 (\mb_reg[0]_1 ),
        .\mb_reg[15] (\mb_reg[31] [15:0]),
        .\mb_reg[1] (\mb_reg[1] ),
        .p_1_in(p_1_in),
        .poweron(poweron),
        .pwm_OBUF(pwm_OBUF),
        .refresh_reg023_out(refresh_reg023_out),
        .reset_IBUF(reset_IBUF),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .run_one_period1_reg(run_one_period1_reg),
        .state0_wire_15Timer_reg(state0_wire_15Timer_reg),
        .state1_wire_15Timer_reg(state1_wire_15Timer_reg),
        .\switches[15] (\switches[15] ),
        .timer0_read(timer0_read),
        .timer1_read(timer1_read),
        .\wmo_reg[15] ({dev_dataout,\wmo_reg[7]_0 }),
        .\wmo_reg[15]_0 (\wmo_reg[15]_0 ),
        .\wmo_reg[4] (\wmo_reg[4] ));
  pipemem memory0
       (.CLK(CLK),
        .Q(Q),
        .douta(douta),
        .\malu_reg[19] (\malu_reg[19] ),
        .\malu_reg[4] (dev_dataout),
        .\mb_reg[31] (\mb_reg[31] ),
        .\mlmem_reg[1] (\mlmem_reg[1] ),
        .\mlmem_reg[2] (\mlmem_reg[2] ),
        .mmo(mmo),
        .wea(wea),
        .\wmo_reg[15] (\wmo_reg[15] ),
        .\wmo_reg[31] (\wmo_reg[31] ),
        .\wmo_reg[7] (\wmo_reg[7] ));
endmodule

module alu
   (CO,
    DI,
    S,
    \ea_reg[14] ,
    \ea_reg[14]_0 ,
    \ea_reg[22] ,
    \ea_reg[22]_0 ,
    \eimm_reg[5] ,
    \eimm_reg[5]_0 );
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\ea_reg[14] ;
  input [3:0]\ea_reg[14]_0 ;
  input [3:0]\ea_reg[22] ;
  input [3:0]\ea_reg[22]_0 ;
  input [3:0]\eimm_reg[5] ;
  input [3:0]\eimm_reg[5]_0 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [3:0]\ea_reg[14] ;
  wire [3:0]\ea_reg[14]_0 ;
  wire [3:0]\ea_reg[22] ;
  wire [3:0]\ea_reg[22]_0 ;
  wire [3:0]\eimm_reg[5] ;
  wire [3:0]\eimm_reg[5]_0 ;
  wire muxa_carry__0_n_0;
  wire muxa_carry__0_n_1;
  wire muxa_carry__0_n_2;
  wire muxa_carry__0_n_3;
  wire muxa_carry__1_n_0;
  wire muxa_carry__1_n_1;
  wire muxa_carry__1_n_2;
  wire muxa_carry__1_n_3;
  wire muxa_carry__2_n_1;
  wire muxa_carry__2_n_2;
  wire muxa_carry__2_n_3;
  wire muxa_carry_n_0;
  wire muxa_carry_n_1;
  wire muxa_carry_n_2;
  wire muxa_carry_n_3;
  wire [3:0]NLW_muxa_carry_O_UNCONNECTED;
  wire [3:0]NLW_muxa_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_muxa_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_muxa_carry__2_O_UNCONNECTED;

  CARRY4 muxa_carry
       (.CI(1'b0),
        .CO({muxa_carry_n_0,muxa_carry_n_1,muxa_carry_n_2,muxa_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_muxa_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 muxa_carry__0
       (.CI(muxa_carry_n_0),
        .CO({muxa_carry__0_n_0,muxa_carry__0_n_1,muxa_carry__0_n_2,muxa_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\ea_reg[14] ),
        .O(NLW_muxa_carry__0_O_UNCONNECTED[3:0]),
        .S(\ea_reg[14]_0 ));
  CARRY4 muxa_carry__1
       (.CI(muxa_carry__0_n_0),
        .CO({muxa_carry__1_n_0,muxa_carry__1_n_1,muxa_carry__1_n_2,muxa_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\ea_reg[22] ),
        .O(NLW_muxa_carry__1_O_UNCONNECTED[3:0]),
        .S(\ea_reg[22]_0 ));
  CARRY4 muxa_carry__2
       (.CI(muxa_carry__1_n_0),
        .CO({CO,muxa_carry__2_n_1,muxa_carry__2_n_2,muxa_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\eimm_reg[5] ),
        .O(NLW_muxa_carry__2_O_UNCONNECTED[3:0]),
        .S(\eimm_reg[5]_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_0,blk_mem_gen_v8_3_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_3,Vivado 2016.2" *) 
module blk_mem_gen_0
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [3:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [13:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;

  wire [13:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire [3:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [13:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [13:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "14" *) 
  (* C_ADDRB_WIDTH = "14" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "8" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "16" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     10.194 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_0.mem" *) 
  (* C_INIT_FILE_NAME = "blk_mem_gen_0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16384" *) 
  (* C_READ_DEPTH_B = "16384" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "1" *) 
  (* C_USE_BYTE_WEB = "1" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "4" *) 
  (* C_WEB_WIDTH = "4" *) 
  (* C_WRITE_DEPTH_A = "16384" *) 
  (* C_WRITE_DEPTH_B = "16384" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_v8_3_3__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[13:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[13:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* CHECK_LICENSE_TYPE = "blk_mem_gen_1,blk_mem_gen_v8_3_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_3,Vivado 2016.2" *) 
module blk_mem_gen_1
   (clka,
    ena,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [13:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;

  wire [13:0]addra;
  wire clka;
  wire [31:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [13:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [13:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "14" *) 
  (* C_ADDRB_WIDTH = "14" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "14" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     12.7204 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_1.mem" *) 
  (* C_INIT_FILE_NAME = "blk_mem_gen_1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16384" *) 
  (* C_READ_DEPTH_B = "16384" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16384" *) 
  (* C_WRITE_DEPTH_B = "16384" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_v8_3_3 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[13:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[13:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module clockDiv
   (\sw_reg[3] ,
    inputclock_IBUF_BUFG,
    reset_IBUF_BUFG);
  output \sw_reg[3] ;
  input inputclock_IBUF_BUFG;
  input reset_IBUF_BUFG;

  wire clk_sys_i_10__0_n_0;
  wire clk_sys_i_11__0_n_0;
  wire clk_sys_i_12__0_n_0;
  wire clk_sys_i_13__0_n_0;
  wire clk_sys_i_14__0_n_0;
  wire clk_sys_i_16__0_n_0;
  wire clk_sys_i_17__0_n_0;
  wire clk_sys_i_18__0_n_0;
  wire clk_sys_i_19__0_n_0;
  wire clk_sys_i_1__0_n_0;
  wire clk_sys_i_20__0_n_0;
  wire clk_sys_i_21__0_n_0;
  wire clk_sys_i_22__0_n_0;
  wire clk_sys_i_23__0_n_0;
  wire clk_sys_i_24__0_n_0;
  wire clk_sys_i_25__0_n_0;
  wire clk_sys_i_26_n_0;
  wire clk_sys_i_27_n_0;
  wire clk_sys_i_28__0_n_0;
  wire clk_sys_i_29__0_n_0;
  wire clk_sys_i_30_n_0;
  wire clk_sys_i_31_n_0;
  wire clk_sys_i_4__0_n_0;
  wire clk_sys_i_5__0_n_0;
  wire clk_sys_i_7__0_n_0;
  wire clk_sys_i_8__0_n_0;
  wire clk_sys_i_9__0_n_0;
  wire clk_sys_reg_i_15__0_n_0;
  wire clk_sys_reg_i_15__0_n_1;
  wire clk_sys_reg_i_15__0_n_2;
  wire clk_sys_reg_i_15__0_n_3;
  wire clk_sys_reg_i_3__0_n_0;
  wire clk_sys_reg_i_3__0_n_1;
  wire clk_sys_reg_i_3__0_n_2;
  wire clk_sys_reg_i_3__0_n_3;
  wire clk_sys_reg_i_6__0_n_0;
  wire clk_sys_reg_i_6__0_n_1;
  wire clk_sys_reg_i_6__0_n_2;
  wire clk_sys_reg_i_6__0_n_3;
  wire \div_counter[0]_i_2__1_n_0 ;
  wire \div_counter[0]_i_3__1_n_0 ;
  wire \div_counter[0]_i_4__1_n_0 ;
  wire \div_counter[0]_i_5__1_n_0 ;
  wire \div_counter[0]_i_6__1_n_0 ;
  wire \div_counter[12]_i_2__1_n_0 ;
  wire \div_counter[12]_i_3__1_n_0 ;
  wire \div_counter[12]_i_4__1_n_0 ;
  wire \div_counter[12]_i_5__1_n_0 ;
  wire \div_counter[16]_i_2__1_n_0 ;
  wire \div_counter[16]_i_3__1_n_0 ;
  wire \div_counter[16]_i_4__1_n_0 ;
  wire \div_counter[16]_i_5__1_n_0 ;
  wire \div_counter[20]_i_2__1_n_0 ;
  wire \div_counter[20]_i_3__1_n_0 ;
  wire \div_counter[20]_i_4__1_n_0 ;
  wire \div_counter[20]_i_5__1_n_0 ;
  wire \div_counter[24]_i_2__1_n_0 ;
  wire \div_counter[24]_i_3__1_n_0 ;
  wire \div_counter[4]_i_2__1_n_0 ;
  wire \div_counter[4]_i_3__1_n_0 ;
  wire \div_counter[4]_i_4__1_n_0 ;
  wire \div_counter[4]_i_5__1_n_0 ;
  wire \div_counter[8]_i_2__1_n_0 ;
  wire \div_counter[8]_i_3__1_n_0 ;
  wire \div_counter[8]_i_4__1_n_0 ;
  wire \div_counter[8]_i_5__1_n_0 ;
  wire [25:0]div_counter_reg;
  wire \div_counter_reg[0]_i_1__0_n_0 ;
  wire \div_counter_reg[0]_i_1__0_n_1 ;
  wire \div_counter_reg[0]_i_1__0_n_2 ;
  wire \div_counter_reg[0]_i_1__0_n_3 ;
  wire \div_counter_reg[0]_i_1__0_n_4 ;
  wire \div_counter_reg[0]_i_1__0_n_5 ;
  wire \div_counter_reg[0]_i_1__0_n_6 ;
  wire \div_counter_reg[0]_i_1__0_n_7 ;
  wire \div_counter_reg[12]_i_1__0_n_0 ;
  wire \div_counter_reg[12]_i_1__0_n_1 ;
  wire \div_counter_reg[12]_i_1__0_n_2 ;
  wire \div_counter_reg[12]_i_1__0_n_3 ;
  wire \div_counter_reg[12]_i_1__0_n_4 ;
  wire \div_counter_reg[12]_i_1__0_n_5 ;
  wire \div_counter_reg[12]_i_1__0_n_6 ;
  wire \div_counter_reg[12]_i_1__0_n_7 ;
  wire \div_counter_reg[16]_i_1__0_n_0 ;
  wire \div_counter_reg[16]_i_1__0_n_1 ;
  wire \div_counter_reg[16]_i_1__0_n_2 ;
  wire \div_counter_reg[16]_i_1__0_n_3 ;
  wire \div_counter_reg[16]_i_1__0_n_4 ;
  wire \div_counter_reg[16]_i_1__0_n_5 ;
  wire \div_counter_reg[16]_i_1__0_n_6 ;
  wire \div_counter_reg[16]_i_1__0_n_7 ;
  wire \div_counter_reg[20]_i_1__0_n_0 ;
  wire \div_counter_reg[20]_i_1__0_n_1 ;
  wire \div_counter_reg[20]_i_1__0_n_2 ;
  wire \div_counter_reg[20]_i_1__0_n_3 ;
  wire \div_counter_reg[20]_i_1__0_n_4 ;
  wire \div_counter_reg[20]_i_1__0_n_5 ;
  wire \div_counter_reg[20]_i_1__0_n_6 ;
  wire \div_counter_reg[20]_i_1__0_n_7 ;
  wire \div_counter_reg[24]_i_1__0_n_3 ;
  wire \div_counter_reg[24]_i_1__0_n_6 ;
  wire \div_counter_reg[24]_i_1__0_n_7 ;
  wire \div_counter_reg[4]_i_1__0_n_0 ;
  wire \div_counter_reg[4]_i_1__0_n_1 ;
  wire \div_counter_reg[4]_i_1__0_n_2 ;
  wire \div_counter_reg[4]_i_1__0_n_3 ;
  wire \div_counter_reg[4]_i_1__0_n_4 ;
  wire \div_counter_reg[4]_i_1__0_n_5 ;
  wire \div_counter_reg[4]_i_1__0_n_6 ;
  wire \div_counter_reg[4]_i_1__0_n_7 ;
  wire \div_counter_reg[8]_i_1__0_n_0 ;
  wire \div_counter_reg[8]_i_1__0_n_1 ;
  wire \div_counter_reg[8]_i_1__0_n_2 ;
  wire \div_counter_reg[8]_i_1__0_n_3 ;
  wire \div_counter_reg[8]_i_1__0_n_4 ;
  wire \div_counter_reg[8]_i_1__0_n_5 ;
  wire \div_counter_reg[8]_i_1__0_n_6 ;
  wire \div_counter_reg[8]_i_1__0_n_7 ;
  wire inputclock_IBUF_BUFG;
  wire load;
  wire reset_IBUF_BUFG;
  wire \sw_reg[3] ;
  wire [3:0]NLW_clk_sys_reg_i_15__0_O_UNCONNECTED;
  wire [3:1]NLW_clk_sys_reg_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_clk_sys_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_clk_sys_reg_i_3__0_O_UNCONNECTED;
  wire [3:0]NLW_clk_sys_reg_i_6__0_O_UNCONNECTED;
  wire [3:1]\NLW_div_counter_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_div_counter_reg[24]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_10__0
       (.I0(div_counter_reg[16]),
        .I1(div_counter_reg[17]),
        .O(clk_sys_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_11__0
       (.I0(div_counter_reg[22]),
        .I1(div_counter_reg[23]),
        .O(clk_sys_i_11__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_12__0
       (.I0(div_counter_reg[20]),
        .I1(div_counter_reg[21]),
        .O(clk_sys_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_13__0
       (.I0(div_counter_reg[18]),
        .I1(div_counter_reg[19]),
        .O(clk_sys_i_13__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_14__0
       (.I0(div_counter_reg[16]),
        .I1(div_counter_reg[17]),
        .O(clk_sys_i_14__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_16__0
       (.I0(div_counter_reg[14]),
        .I1(div_counter_reg[15]),
        .O(clk_sys_i_16__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_17__0
       (.I0(div_counter_reg[12]),
        .I1(div_counter_reg[13]),
        .O(clk_sys_i_17__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_18__0
       (.I0(div_counter_reg[10]),
        .I1(div_counter_reg[11]),
        .O(clk_sys_i_18__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_19__0
       (.I0(div_counter_reg[8]),
        .I1(div_counter_reg[9]),
        .O(clk_sys_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    clk_sys_i_1__0
       (.I0(load),
        .I1(\sw_reg[3] ),
        .O(clk_sys_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_20__0
       (.I0(div_counter_reg[14]),
        .I1(div_counter_reg[15]),
        .O(clk_sys_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_21__0
       (.I0(div_counter_reg[12]),
        .I1(div_counter_reg[13]),
        .O(clk_sys_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_22__0
       (.I0(div_counter_reg[10]),
        .I1(div_counter_reg[11]),
        .O(clk_sys_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_23__0
       (.I0(div_counter_reg[8]),
        .I1(div_counter_reg[9]),
        .O(clk_sys_i_23__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_24__0
       (.I0(div_counter_reg[6]),
        .I1(div_counter_reg[7]),
        .O(clk_sys_i_24__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_25__0
       (.I0(div_counter_reg[4]),
        .I1(div_counter_reg[5]),
        .O(clk_sys_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_sys_i_26
       (.I0(div_counter_reg[2]),
        .I1(div_counter_reg[3]),
        .O(clk_sys_i_26_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_sys_i_27
       (.I0(div_counter_reg[0]),
        .I1(div_counter_reg[1]),
        .O(clk_sys_i_27_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_28__0
       (.I0(div_counter_reg[6]),
        .I1(div_counter_reg[7]),
        .O(clk_sys_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_29__0
       (.I0(div_counter_reg[4]),
        .I1(div_counter_reg[5]),
        .O(clk_sys_i_29__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    clk_sys_i_30
       (.I0(div_counter_reg[3]),
        .I1(div_counter_reg[2]),
        .O(clk_sys_i_30_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    clk_sys_i_31
       (.I0(div_counter_reg[1]),
        .I1(div_counter_reg[0]),
        .O(clk_sys_i_31_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_4__0
       (.I0(div_counter_reg[24]),
        .I1(div_counter_reg[25]),
        .O(clk_sys_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_5__0
       (.I0(div_counter_reg[24]),
        .I1(div_counter_reg[25]),
        .O(clk_sys_i_5__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_7__0
       (.I0(div_counter_reg[22]),
        .I1(div_counter_reg[23]),
        .O(clk_sys_i_7__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_8__0
       (.I0(div_counter_reg[20]),
        .I1(div_counter_reg[21]),
        .O(clk_sys_i_8__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_9__0
       (.I0(div_counter_reg[18]),
        .I1(div_counter_reg[19]),
        .O(clk_sys_i_9__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    clk_sys_reg
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(clk_sys_i_1__0_n_0),
        .Q(\sw_reg[3] ));
  CARRY4 clk_sys_reg_i_15__0
       (.CI(1'b0),
        .CO({clk_sys_reg_i_15__0_n_0,clk_sys_reg_i_15__0_n_1,clk_sys_reg_i_15__0_n_2,clk_sys_reg_i_15__0_n_3}),
        .CYINIT(1'b1),
        .DI({clk_sys_i_24__0_n_0,clk_sys_i_25__0_n_0,clk_sys_i_26_n_0,clk_sys_i_27_n_0}),
        .O(NLW_clk_sys_reg_i_15__0_O_UNCONNECTED[3:0]),
        .S({clk_sys_i_28__0_n_0,clk_sys_i_29__0_n_0,clk_sys_i_30_n_0,clk_sys_i_31_n_0}));
  CARRY4 clk_sys_reg_i_2__0
       (.CI(clk_sys_reg_i_3__0_n_0),
        .CO({NLW_clk_sys_reg_i_2__0_CO_UNCONNECTED[3:1],load}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,clk_sys_i_4__0_n_0}),
        .O(NLW_clk_sys_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,clk_sys_i_5__0_n_0}));
  CARRY4 clk_sys_reg_i_3__0
       (.CI(clk_sys_reg_i_6__0_n_0),
        .CO({clk_sys_reg_i_3__0_n_0,clk_sys_reg_i_3__0_n_1,clk_sys_reg_i_3__0_n_2,clk_sys_reg_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({clk_sys_i_7__0_n_0,clk_sys_i_8__0_n_0,clk_sys_i_9__0_n_0,clk_sys_i_10__0_n_0}),
        .O(NLW_clk_sys_reg_i_3__0_O_UNCONNECTED[3:0]),
        .S({clk_sys_i_11__0_n_0,clk_sys_i_12__0_n_0,clk_sys_i_13__0_n_0,clk_sys_i_14__0_n_0}));
  CARRY4 clk_sys_reg_i_6__0
       (.CI(clk_sys_reg_i_15__0_n_0),
        .CO({clk_sys_reg_i_6__0_n_0,clk_sys_reg_i_6__0_n_1,clk_sys_reg_i_6__0_n_2,clk_sys_reg_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI({clk_sys_i_16__0_n_0,clk_sys_i_17__0_n_0,clk_sys_i_18__0_n_0,clk_sys_i_19__0_n_0}),
        .O(NLW_clk_sys_reg_i_6__0_O_UNCONNECTED[3:0]),
        .S({clk_sys_i_20__0_n_0,clk_sys_i_21__0_n_0,clk_sys_i_22__0_n_0,clk_sys_i_23__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_2__1 
       (.I0(div_counter_reg[0]),
        .I1(load),
        .O(\div_counter[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_3__1 
       (.I0(div_counter_reg[3]),
        .I1(load),
        .O(\div_counter[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_4__1 
       (.I0(div_counter_reg[2]),
        .I1(load),
        .O(\div_counter[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_5__1 
       (.I0(div_counter_reg[1]),
        .I1(load),
        .O(\div_counter[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \div_counter[0]_i_6__1 
       (.I0(div_counter_reg[0]),
        .I1(load),
        .O(\div_counter[0]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_2__1 
       (.I0(div_counter_reg[15]),
        .I1(load),
        .O(\div_counter[12]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_3__1 
       (.I0(div_counter_reg[14]),
        .I1(load),
        .O(\div_counter[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_4__1 
       (.I0(div_counter_reg[13]),
        .I1(load),
        .O(\div_counter[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_5__1 
       (.I0(div_counter_reg[12]),
        .I1(load),
        .O(\div_counter[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_2__1 
       (.I0(div_counter_reg[19]),
        .I1(load),
        .O(\div_counter[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_3__1 
       (.I0(div_counter_reg[18]),
        .I1(load),
        .O(\div_counter[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_4__1 
       (.I0(div_counter_reg[17]),
        .I1(load),
        .O(\div_counter[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_5__1 
       (.I0(div_counter_reg[16]),
        .I1(load),
        .O(\div_counter[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_2__1 
       (.I0(div_counter_reg[23]),
        .I1(load),
        .O(\div_counter[20]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_3__1 
       (.I0(div_counter_reg[22]),
        .I1(load),
        .O(\div_counter[20]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_4__1 
       (.I0(div_counter_reg[21]),
        .I1(load),
        .O(\div_counter[20]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_5__1 
       (.I0(div_counter_reg[20]),
        .I1(load),
        .O(\div_counter[20]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[24]_i_2__1 
       (.I0(div_counter_reg[25]),
        .I1(load),
        .O(\div_counter[24]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[24]_i_3__1 
       (.I0(div_counter_reg[24]),
        .I1(load),
        .O(\div_counter[24]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_2__1 
       (.I0(div_counter_reg[7]),
        .I1(load),
        .O(\div_counter[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_3__1 
       (.I0(div_counter_reg[6]),
        .I1(load),
        .O(\div_counter[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_4__1 
       (.I0(div_counter_reg[5]),
        .I1(load),
        .O(\div_counter[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_5__1 
       (.I0(div_counter_reg[4]),
        .I1(load),
        .O(\div_counter[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_2__1 
       (.I0(div_counter_reg[11]),
        .I1(load),
        .O(\div_counter[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_3__1 
       (.I0(div_counter_reg[10]),
        .I1(load),
        .O(\div_counter[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_4__1 
       (.I0(div_counter_reg[9]),
        .I1(load),
        .O(\div_counter[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_5__1 
       (.I0(div_counter_reg[8]),
        .I1(load),
        .O(\div_counter[8]_i_5__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[0] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1__0_n_7 ),
        .Q(div_counter_reg[0]));
  CARRY4 \div_counter_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\div_counter_reg[0]_i_1__0_n_0 ,\div_counter_reg[0]_i_1__0_n_1 ,\div_counter_reg[0]_i_1__0_n_2 ,\div_counter_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\div_counter[0]_i_2__1_n_0 }),
        .O({\div_counter_reg[0]_i_1__0_n_4 ,\div_counter_reg[0]_i_1__0_n_5 ,\div_counter_reg[0]_i_1__0_n_6 ,\div_counter_reg[0]_i_1__0_n_7 }),
        .S({\div_counter[0]_i_3__1_n_0 ,\div_counter[0]_i_4__1_n_0 ,\div_counter[0]_i_5__1_n_0 ,\div_counter[0]_i_6__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[10] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1__0_n_5 ),
        .Q(div_counter_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[11] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1__0_n_4 ),
        .Q(div_counter_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[12] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1__0_n_7 ),
        .Q(div_counter_reg[12]));
  CARRY4 \div_counter_reg[12]_i_1__0 
       (.CI(\div_counter_reg[8]_i_1__0_n_0 ),
        .CO({\div_counter_reg[12]_i_1__0_n_0 ,\div_counter_reg[12]_i_1__0_n_1 ,\div_counter_reg[12]_i_1__0_n_2 ,\div_counter_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[12]_i_1__0_n_4 ,\div_counter_reg[12]_i_1__0_n_5 ,\div_counter_reg[12]_i_1__0_n_6 ,\div_counter_reg[12]_i_1__0_n_7 }),
        .S({\div_counter[12]_i_2__1_n_0 ,\div_counter[12]_i_3__1_n_0 ,\div_counter[12]_i_4__1_n_0 ,\div_counter[12]_i_5__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[13] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1__0_n_6 ),
        .Q(div_counter_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[14] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1__0_n_5 ),
        .Q(div_counter_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[15] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1__0_n_4 ),
        .Q(div_counter_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[16] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1__0_n_7 ),
        .Q(div_counter_reg[16]));
  CARRY4 \div_counter_reg[16]_i_1__0 
       (.CI(\div_counter_reg[12]_i_1__0_n_0 ),
        .CO({\div_counter_reg[16]_i_1__0_n_0 ,\div_counter_reg[16]_i_1__0_n_1 ,\div_counter_reg[16]_i_1__0_n_2 ,\div_counter_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[16]_i_1__0_n_4 ,\div_counter_reg[16]_i_1__0_n_5 ,\div_counter_reg[16]_i_1__0_n_6 ,\div_counter_reg[16]_i_1__0_n_7 }),
        .S({\div_counter[16]_i_2__1_n_0 ,\div_counter[16]_i_3__1_n_0 ,\div_counter[16]_i_4__1_n_0 ,\div_counter[16]_i_5__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[17] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1__0_n_6 ),
        .Q(div_counter_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[18] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1__0_n_5 ),
        .Q(div_counter_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[19] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1__0_n_4 ),
        .Q(div_counter_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[1] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1__0_n_6 ),
        .Q(div_counter_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[20] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1__0_n_7 ),
        .Q(div_counter_reg[20]));
  CARRY4 \div_counter_reg[20]_i_1__0 
       (.CI(\div_counter_reg[16]_i_1__0_n_0 ),
        .CO({\div_counter_reg[20]_i_1__0_n_0 ,\div_counter_reg[20]_i_1__0_n_1 ,\div_counter_reg[20]_i_1__0_n_2 ,\div_counter_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[20]_i_1__0_n_4 ,\div_counter_reg[20]_i_1__0_n_5 ,\div_counter_reg[20]_i_1__0_n_6 ,\div_counter_reg[20]_i_1__0_n_7 }),
        .S({\div_counter[20]_i_2__1_n_0 ,\div_counter[20]_i_3__1_n_0 ,\div_counter[20]_i_4__1_n_0 ,\div_counter[20]_i_5__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[21] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1__0_n_6 ),
        .Q(div_counter_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[22] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1__0_n_5 ),
        .Q(div_counter_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[23] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1__0_n_4 ),
        .Q(div_counter_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[24] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[24]_i_1__0_n_7 ),
        .Q(div_counter_reg[24]));
  CARRY4 \div_counter_reg[24]_i_1__0 
       (.CI(\div_counter_reg[20]_i_1__0_n_0 ),
        .CO({\NLW_div_counter_reg[24]_i_1__0_CO_UNCONNECTED [3:1],\div_counter_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_div_counter_reg[24]_i_1__0_O_UNCONNECTED [3:2],\div_counter_reg[24]_i_1__0_n_6 ,\div_counter_reg[24]_i_1__0_n_7 }),
        .S({1'b0,1'b0,\div_counter[24]_i_2__1_n_0 ,\div_counter[24]_i_3__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[25] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[24]_i_1__0_n_6 ),
        .Q(div_counter_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[2] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1__0_n_5 ),
        .Q(div_counter_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[3] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1__0_n_4 ),
        .Q(div_counter_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[4] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1__0_n_7 ),
        .Q(div_counter_reg[4]));
  CARRY4 \div_counter_reg[4]_i_1__0 
       (.CI(\div_counter_reg[0]_i_1__0_n_0 ),
        .CO({\div_counter_reg[4]_i_1__0_n_0 ,\div_counter_reg[4]_i_1__0_n_1 ,\div_counter_reg[4]_i_1__0_n_2 ,\div_counter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[4]_i_1__0_n_4 ,\div_counter_reg[4]_i_1__0_n_5 ,\div_counter_reg[4]_i_1__0_n_6 ,\div_counter_reg[4]_i_1__0_n_7 }),
        .S({\div_counter[4]_i_2__1_n_0 ,\div_counter[4]_i_3__1_n_0 ,\div_counter[4]_i_4__1_n_0 ,\div_counter[4]_i_5__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[5] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1__0_n_6 ),
        .Q(div_counter_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[6] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1__0_n_5 ),
        .Q(div_counter_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[7] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1__0_n_4 ),
        .Q(div_counter_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[8] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1__0_n_7 ),
        .Q(div_counter_reg[8]));
  CARRY4 \div_counter_reg[8]_i_1__0 
       (.CI(\div_counter_reg[4]_i_1__0_n_0 ),
        .CO({\div_counter_reg[8]_i_1__0_n_0 ,\div_counter_reg[8]_i_1__0_n_1 ,\div_counter_reg[8]_i_1__0_n_2 ,\div_counter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[8]_i_1__0_n_4 ,\div_counter_reg[8]_i_1__0_n_5 ,\div_counter_reg[8]_i_1__0_n_6 ,\div_counter_reg[8]_i_1__0_n_7 }),
        .S({\div_counter[8]_i_2__1_n_0 ,\div_counter[8]_i_3__1_n_0 ,\div_counter[8]_i_4__1_n_0 ,\div_counter[8]_i_5__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[9] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1__0_n_6 ),
        .Q(div_counter_reg[9]));
endmodule

(* ORIG_REF_NAME = "clockDiv" *) 
module clockDiv_0
   (clock_OBUF,
    inputclock_IBUF_BUFG,
    reset_IBUF_BUFG);
  output clock_OBUF;
  input inputclock_IBUF_BUFG;
  input reset_IBUF_BUFG;

  wire clk_sys_i_10_n_0;
  wire clk_sys_i_11_n_0;
  wire clk_sys_i_12_n_0;
  wire clk_sys_i_13_n_0;
  wire clk_sys_i_14_n_0;
  wire clk_sys_i_16_n_0;
  wire clk_sys_i_17_n_0;
  wire clk_sys_i_18_n_0;
  wire clk_sys_i_19_n_0;
  wire clk_sys_i_1_n_0;
  wire clk_sys_i_20_n_0;
  wire clk_sys_i_21_n_0;
  wire clk_sys_i_22_n_0;
  wire clk_sys_i_23_n_0;
  wire clk_sys_i_24_n_0;
  wire clk_sys_i_25_n_0;
  wire clk_sys_i_26__0_n_0;
  wire clk_sys_i_27__0_n_0;
  wire clk_sys_i_28_n_0;
  wire clk_sys_i_29_n_0;
  wire clk_sys_i_4_n_0;
  wire clk_sys_i_5_n_0;
  wire clk_sys_i_7_n_0;
  wire clk_sys_i_8_n_0;
  wire clk_sys_i_9_n_0;
  wire clk_sys_reg_i_15_n_0;
  wire clk_sys_reg_i_15_n_1;
  wire clk_sys_reg_i_15_n_2;
  wire clk_sys_reg_i_15_n_3;
  wire clk_sys_reg_i_3_n_0;
  wire clk_sys_reg_i_3_n_1;
  wire clk_sys_reg_i_3_n_2;
  wire clk_sys_reg_i_3_n_3;
  wire clk_sys_reg_i_6_n_0;
  wire clk_sys_reg_i_6_n_1;
  wire clk_sys_reg_i_6_n_2;
  wire clk_sys_reg_i_6_n_3;
  wire clock_OBUF;
  wire \div_counter[0]_i_2__0_n_0 ;
  wire \div_counter[0]_i_3__0_n_0 ;
  wire \div_counter[0]_i_4__0_n_0 ;
  wire \div_counter[0]_i_5__0_n_0 ;
  wire \div_counter[0]_i_6__0_n_0 ;
  wire \div_counter[12]_i_2__0_n_0 ;
  wire \div_counter[12]_i_3__0_n_0 ;
  wire \div_counter[12]_i_4__0_n_0 ;
  wire \div_counter[12]_i_5__0_n_0 ;
  wire \div_counter[16]_i_2__0_n_0 ;
  wire \div_counter[16]_i_3__0_n_0 ;
  wire \div_counter[16]_i_4__0_n_0 ;
  wire \div_counter[16]_i_5__0_n_0 ;
  wire \div_counter[20]_i_2__0_n_0 ;
  wire \div_counter[20]_i_3__0_n_0 ;
  wire \div_counter[20]_i_4__0_n_0 ;
  wire \div_counter[20]_i_5__0_n_0 ;
  wire \div_counter[24]_i_2__0_n_0 ;
  wire \div_counter[24]_i_3__0_n_0 ;
  wire \div_counter[4]_i_2__0_n_0 ;
  wire \div_counter[4]_i_3__0_n_0 ;
  wire \div_counter[4]_i_4__0_n_0 ;
  wire \div_counter[4]_i_5__0_n_0 ;
  wire \div_counter[8]_i_2__0_n_0 ;
  wire \div_counter[8]_i_3__0_n_0 ;
  wire \div_counter[8]_i_4__0_n_0 ;
  wire \div_counter[8]_i_5__0_n_0 ;
  wire [25:0]div_counter_reg;
  wire \div_counter_reg[0]_i_1_n_0 ;
  wire \div_counter_reg[0]_i_1_n_1 ;
  wire \div_counter_reg[0]_i_1_n_2 ;
  wire \div_counter_reg[0]_i_1_n_3 ;
  wire \div_counter_reg[0]_i_1_n_4 ;
  wire \div_counter_reg[0]_i_1_n_5 ;
  wire \div_counter_reg[0]_i_1_n_6 ;
  wire \div_counter_reg[0]_i_1_n_7 ;
  wire \div_counter_reg[12]_i_1_n_0 ;
  wire \div_counter_reg[12]_i_1_n_1 ;
  wire \div_counter_reg[12]_i_1_n_2 ;
  wire \div_counter_reg[12]_i_1_n_3 ;
  wire \div_counter_reg[12]_i_1_n_4 ;
  wire \div_counter_reg[12]_i_1_n_5 ;
  wire \div_counter_reg[12]_i_1_n_6 ;
  wire \div_counter_reg[12]_i_1_n_7 ;
  wire \div_counter_reg[16]_i_1_n_0 ;
  wire \div_counter_reg[16]_i_1_n_1 ;
  wire \div_counter_reg[16]_i_1_n_2 ;
  wire \div_counter_reg[16]_i_1_n_3 ;
  wire \div_counter_reg[16]_i_1_n_4 ;
  wire \div_counter_reg[16]_i_1_n_5 ;
  wire \div_counter_reg[16]_i_1_n_6 ;
  wire \div_counter_reg[16]_i_1_n_7 ;
  wire \div_counter_reg[20]_i_1_n_0 ;
  wire \div_counter_reg[20]_i_1_n_1 ;
  wire \div_counter_reg[20]_i_1_n_2 ;
  wire \div_counter_reg[20]_i_1_n_3 ;
  wire \div_counter_reg[20]_i_1_n_4 ;
  wire \div_counter_reg[20]_i_1_n_5 ;
  wire \div_counter_reg[20]_i_1_n_6 ;
  wire \div_counter_reg[20]_i_1_n_7 ;
  wire \div_counter_reg[24]_i_1_n_3 ;
  wire \div_counter_reg[24]_i_1_n_6 ;
  wire \div_counter_reg[24]_i_1_n_7 ;
  wire \div_counter_reg[4]_i_1_n_0 ;
  wire \div_counter_reg[4]_i_1_n_1 ;
  wire \div_counter_reg[4]_i_1_n_2 ;
  wire \div_counter_reg[4]_i_1_n_3 ;
  wire \div_counter_reg[4]_i_1_n_4 ;
  wire \div_counter_reg[4]_i_1_n_5 ;
  wire \div_counter_reg[4]_i_1_n_6 ;
  wire \div_counter_reg[4]_i_1_n_7 ;
  wire \div_counter_reg[8]_i_1_n_0 ;
  wire \div_counter_reg[8]_i_1_n_1 ;
  wire \div_counter_reg[8]_i_1_n_2 ;
  wire \div_counter_reg[8]_i_1_n_3 ;
  wire \div_counter_reg[8]_i_1_n_4 ;
  wire \div_counter_reg[8]_i_1_n_5 ;
  wire \div_counter_reg[8]_i_1_n_6 ;
  wire \div_counter_reg[8]_i_1_n_7 ;
  wire inputclock_IBUF_BUFG;
  wire load;
  wire reset_IBUF_BUFG;
  wire [3:0]NLW_clk_sys_reg_i_15_O_UNCONNECTED;
  wire [3:1]NLW_clk_sys_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_clk_sys_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_clk_sys_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_clk_sys_reg_i_6_O_UNCONNECTED;
  wire [3:1]\NLW_div_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_div_counter_reg[24]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    clk_sys_i_1
       (.I0(load),
        .I1(clock_OBUF),
        .O(clk_sys_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_10
       (.I0(div_counter_reg[16]),
        .I1(div_counter_reg[17]),
        .O(clk_sys_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_11
       (.I0(div_counter_reg[22]),
        .I1(div_counter_reg[23]),
        .O(clk_sys_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_12
       (.I0(div_counter_reg[20]),
        .I1(div_counter_reg[21]),
        .O(clk_sys_i_12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_13
       (.I0(div_counter_reg[18]),
        .I1(div_counter_reg[19]),
        .O(clk_sys_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_14
       (.I0(div_counter_reg[16]),
        .I1(div_counter_reg[17]),
        .O(clk_sys_i_14_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_16
       (.I0(div_counter_reg[14]),
        .I1(div_counter_reg[15]),
        .O(clk_sys_i_16_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_17
       (.I0(div_counter_reg[12]),
        .I1(div_counter_reg[13]),
        .O(clk_sys_i_17_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_18
       (.I0(div_counter_reg[10]),
        .I1(div_counter_reg[11]),
        .O(clk_sys_i_18_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_19
       (.I0(div_counter_reg[8]),
        .I1(div_counter_reg[9]),
        .O(clk_sys_i_19_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_20
       (.I0(div_counter_reg[14]),
        .I1(div_counter_reg[15]),
        .O(clk_sys_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_21
       (.I0(div_counter_reg[12]),
        .I1(div_counter_reg[13]),
        .O(clk_sys_i_21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_22
       (.I0(div_counter_reg[10]),
        .I1(div_counter_reg[11]),
        .O(clk_sys_i_22_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_23
       (.I0(div_counter_reg[8]),
        .I1(div_counter_reg[9]),
        .O(clk_sys_i_23_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_24
       (.I0(div_counter_reg[6]),
        .I1(div_counter_reg[7]),
        .O(clk_sys_i_24_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_25
       (.I0(div_counter_reg[4]),
        .I1(div_counter_reg[5]),
        .O(clk_sys_i_25_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_26__0
       (.I0(div_counter_reg[6]),
        .I1(div_counter_reg[7]),
        .O(clk_sys_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_27__0
       (.I0(div_counter_reg[4]),
        .I1(div_counter_reg[5]),
        .O(clk_sys_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    clk_sys_i_28
       (.I0(div_counter_reg[2]),
        .I1(div_counter_reg[3]),
        .O(clk_sys_i_28_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    clk_sys_i_29
       (.I0(div_counter_reg[0]),
        .I1(div_counter_reg[1]),
        .O(clk_sys_i_29_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_4
       (.I0(div_counter_reg[24]),
        .I1(div_counter_reg[25]),
        .O(clk_sys_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys_i_5
       (.I0(div_counter_reg[24]),
        .I1(div_counter_reg[25]),
        .O(clk_sys_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_7
       (.I0(div_counter_reg[22]),
        .I1(div_counter_reg[23]),
        .O(clk_sys_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_8
       (.I0(div_counter_reg[20]),
        .I1(div_counter_reg[21]),
        .O(clk_sys_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys_i_9
       (.I0(div_counter_reg[18]),
        .I1(div_counter_reg[19]),
        .O(clk_sys_i_9_n_0));
  FDCE #(
    .INIT(1'b0)) 
    clk_sys_reg
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(clk_sys_i_1_n_0),
        .Q(clock_OBUF));
  CARRY4 clk_sys_reg_i_15
       (.CI(1'b0),
        .CO({clk_sys_reg_i_15_n_0,clk_sys_reg_i_15_n_1,clk_sys_reg_i_15_n_2,clk_sys_reg_i_15_n_3}),
        .CYINIT(1'b1),
        .DI({clk_sys_i_24_n_0,clk_sys_i_25_n_0,div_counter_reg[3],div_counter_reg[1]}),
        .O(NLW_clk_sys_reg_i_15_O_UNCONNECTED[3:0]),
        .S({clk_sys_i_26__0_n_0,clk_sys_i_27__0_n_0,clk_sys_i_28_n_0,clk_sys_i_29_n_0}));
  CARRY4 clk_sys_reg_i_2
       (.CI(clk_sys_reg_i_3_n_0),
        .CO({NLW_clk_sys_reg_i_2_CO_UNCONNECTED[3:1],load}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,clk_sys_i_4_n_0}),
        .O(NLW_clk_sys_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,clk_sys_i_5_n_0}));
  CARRY4 clk_sys_reg_i_3
       (.CI(clk_sys_reg_i_6_n_0),
        .CO({clk_sys_reg_i_3_n_0,clk_sys_reg_i_3_n_1,clk_sys_reg_i_3_n_2,clk_sys_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({clk_sys_i_7_n_0,clk_sys_i_8_n_0,clk_sys_i_9_n_0,clk_sys_i_10_n_0}),
        .O(NLW_clk_sys_reg_i_3_O_UNCONNECTED[3:0]),
        .S({clk_sys_i_11_n_0,clk_sys_i_12_n_0,clk_sys_i_13_n_0,clk_sys_i_14_n_0}));
  CARRY4 clk_sys_reg_i_6
       (.CI(clk_sys_reg_i_15_n_0),
        .CO({clk_sys_reg_i_6_n_0,clk_sys_reg_i_6_n_1,clk_sys_reg_i_6_n_2,clk_sys_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({clk_sys_i_16_n_0,clk_sys_i_17_n_0,clk_sys_i_18_n_0,clk_sys_i_19_n_0}),
        .O(NLW_clk_sys_reg_i_6_O_UNCONNECTED[3:0]),
        .S({clk_sys_i_20_n_0,clk_sys_i_21_n_0,clk_sys_i_22_n_0,clk_sys_i_23_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_2__0 
       (.I0(div_counter_reg[0]),
        .I1(load),
        .O(\div_counter[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_3__0 
       (.I0(div_counter_reg[3]),
        .I1(load),
        .O(\div_counter[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_4__0 
       (.I0(div_counter_reg[2]),
        .I1(load),
        .O(\div_counter[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_5__0 
       (.I0(div_counter_reg[1]),
        .I1(load),
        .O(\div_counter[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \div_counter[0]_i_6__0 
       (.I0(div_counter_reg[0]),
        .I1(load),
        .O(\div_counter[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_2__0 
       (.I0(div_counter_reg[15]),
        .I1(load),
        .O(\div_counter[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_3__0 
       (.I0(div_counter_reg[14]),
        .I1(load),
        .O(\div_counter[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_4__0 
       (.I0(div_counter_reg[13]),
        .I1(load),
        .O(\div_counter[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_5__0 
       (.I0(div_counter_reg[12]),
        .I1(load),
        .O(\div_counter[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_2__0 
       (.I0(div_counter_reg[19]),
        .I1(load),
        .O(\div_counter[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_3__0 
       (.I0(div_counter_reg[18]),
        .I1(load),
        .O(\div_counter[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_4__0 
       (.I0(div_counter_reg[17]),
        .I1(load),
        .O(\div_counter[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_5__0 
       (.I0(div_counter_reg[16]),
        .I1(load),
        .O(\div_counter[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_2__0 
       (.I0(div_counter_reg[23]),
        .I1(load),
        .O(\div_counter[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_3__0 
       (.I0(div_counter_reg[22]),
        .I1(load),
        .O(\div_counter[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_4__0 
       (.I0(div_counter_reg[21]),
        .I1(load),
        .O(\div_counter[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_5__0 
       (.I0(div_counter_reg[20]),
        .I1(load),
        .O(\div_counter[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[24]_i_2__0 
       (.I0(div_counter_reg[25]),
        .I1(load),
        .O(\div_counter[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[24]_i_3__0 
       (.I0(div_counter_reg[24]),
        .I1(load),
        .O(\div_counter[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_2__0 
       (.I0(div_counter_reg[7]),
        .I1(load),
        .O(\div_counter[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_3__0 
       (.I0(div_counter_reg[6]),
        .I1(load),
        .O(\div_counter[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_4__0 
       (.I0(div_counter_reg[5]),
        .I1(load),
        .O(\div_counter[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_5__0 
       (.I0(div_counter_reg[4]),
        .I1(load),
        .O(\div_counter[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_2__0 
       (.I0(div_counter_reg[11]),
        .I1(load),
        .O(\div_counter[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_3__0 
       (.I0(div_counter_reg[10]),
        .I1(load),
        .O(\div_counter[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_4__0 
       (.I0(div_counter_reg[9]),
        .I1(load),
        .O(\div_counter[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_5__0 
       (.I0(div_counter_reg[8]),
        .I1(load),
        .O(\div_counter[8]_i_5__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[0] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1_n_7 ),
        .Q(div_counter_reg[0]));
  CARRY4 \div_counter_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\div_counter_reg[0]_i_1_n_0 ,\div_counter_reg[0]_i_1_n_1 ,\div_counter_reg[0]_i_1_n_2 ,\div_counter_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\div_counter[0]_i_2__0_n_0 }),
        .O({\div_counter_reg[0]_i_1_n_4 ,\div_counter_reg[0]_i_1_n_5 ,\div_counter_reg[0]_i_1_n_6 ,\div_counter_reg[0]_i_1_n_7 }),
        .S({\div_counter[0]_i_3__0_n_0 ,\div_counter[0]_i_4__0_n_0 ,\div_counter[0]_i_5__0_n_0 ,\div_counter[0]_i_6__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[10] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1_n_5 ),
        .Q(div_counter_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[11] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1_n_4 ),
        .Q(div_counter_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[12] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1_n_7 ),
        .Q(div_counter_reg[12]));
  CARRY4 \div_counter_reg[12]_i_1 
       (.CI(\div_counter_reg[8]_i_1_n_0 ),
        .CO({\div_counter_reg[12]_i_1_n_0 ,\div_counter_reg[12]_i_1_n_1 ,\div_counter_reg[12]_i_1_n_2 ,\div_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[12]_i_1_n_4 ,\div_counter_reg[12]_i_1_n_5 ,\div_counter_reg[12]_i_1_n_6 ,\div_counter_reg[12]_i_1_n_7 }),
        .S({\div_counter[12]_i_2__0_n_0 ,\div_counter[12]_i_3__0_n_0 ,\div_counter[12]_i_4__0_n_0 ,\div_counter[12]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[13] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1_n_6 ),
        .Q(div_counter_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[14] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1_n_5 ),
        .Q(div_counter_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[15] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1_n_4 ),
        .Q(div_counter_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[16] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1_n_7 ),
        .Q(div_counter_reg[16]));
  CARRY4 \div_counter_reg[16]_i_1 
       (.CI(\div_counter_reg[12]_i_1_n_0 ),
        .CO({\div_counter_reg[16]_i_1_n_0 ,\div_counter_reg[16]_i_1_n_1 ,\div_counter_reg[16]_i_1_n_2 ,\div_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[16]_i_1_n_4 ,\div_counter_reg[16]_i_1_n_5 ,\div_counter_reg[16]_i_1_n_6 ,\div_counter_reg[16]_i_1_n_7 }),
        .S({\div_counter[16]_i_2__0_n_0 ,\div_counter[16]_i_3__0_n_0 ,\div_counter[16]_i_4__0_n_0 ,\div_counter[16]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[17] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1_n_6 ),
        .Q(div_counter_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[18] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1_n_5 ),
        .Q(div_counter_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[19] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1_n_4 ),
        .Q(div_counter_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[1] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1_n_6 ),
        .Q(div_counter_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[20] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1_n_7 ),
        .Q(div_counter_reg[20]));
  CARRY4 \div_counter_reg[20]_i_1 
       (.CI(\div_counter_reg[16]_i_1_n_0 ),
        .CO({\div_counter_reg[20]_i_1_n_0 ,\div_counter_reg[20]_i_1_n_1 ,\div_counter_reg[20]_i_1_n_2 ,\div_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[20]_i_1_n_4 ,\div_counter_reg[20]_i_1_n_5 ,\div_counter_reg[20]_i_1_n_6 ,\div_counter_reg[20]_i_1_n_7 }),
        .S({\div_counter[20]_i_2__0_n_0 ,\div_counter[20]_i_3__0_n_0 ,\div_counter[20]_i_4__0_n_0 ,\div_counter[20]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[21] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1_n_6 ),
        .Q(div_counter_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[22] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1_n_5 ),
        .Q(div_counter_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[23] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1_n_4 ),
        .Q(div_counter_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[24] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[24]_i_1_n_7 ),
        .Q(div_counter_reg[24]));
  CARRY4 \div_counter_reg[24]_i_1 
       (.CI(\div_counter_reg[20]_i_1_n_0 ),
        .CO({\NLW_div_counter_reg[24]_i_1_CO_UNCONNECTED [3:1],\div_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_div_counter_reg[24]_i_1_O_UNCONNECTED [3:2],\div_counter_reg[24]_i_1_n_6 ,\div_counter_reg[24]_i_1_n_7 }),
        .S({1'b0,1'b0,\div_counter[24]_i_2__0_n_0 ,\div_counter[24]_i_3__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[25] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[24]_i_1_n_6 ),
        .Q(div_counter_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[2] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1_n_5 ),
        .Q(div_counter_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[3] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1_n_4 ),
        .Q(div_counter_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[4] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1_n_7 ),
        .Q(div_counter_reg[4]));
  CARRY4 \div_counter_reg[4]_i_1 
       (.CI(\div_counter_reg[0]_i_1_n_0 ),
        .CO({\div_counter_reg[4]_i_1_n_0 ,\div_counter_reg[4]_i_1_n_1 ,\div_counter_reg[4]_i_1_n_2 ,\div_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[4]_i_1_n_4 ,\div_counter_reg[4]_i_1_n_5 ,\div_counter_reg[4]_i_1_n_6 ,\div_counter_reg[4]_i_1_n_7 }),
        .S({\div_counter[4]_i_2__0_n_0 ,\div_counter[4]_i_3__0_n_0 ,\div_counter[4]_i_4__0_n_0 ,\div_counter[4]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[5] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1_n_6 ),
        .Q(div_counter_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[6] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1_n_5 ),
        .Q(div_counter_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[7] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1_n_4 ),
        .Q(div_counter_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[8] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1_n_7 ),
        .Q(div_counter_reg[8]));
  CARRY4 \div_counter_reg[8]_i_1 
       (.CI(\div_counter_reg[4]_i_1_n_0 ),
        .CO({\div_counter_reg[8]_i_1_n_0 ,\div_counter_reg[8]_i_1_n_1 ,\div_counter_reg[8]_i_1_n_2 ,\div_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[8]_i_1_n_4 ,\div_counter_reg[8]_i_1_n_5 ,\div_counter_reg[8]_i_1_n_6 ,\div_counter_reg[8]_i_1_n_7 }),
        .S({\div_counter[8]_i_2__0_n_0 ,\div_counter[8]_i_3__0_n_0 ,\div_counter[8]_i_4__0_n_0 ,\div_counter[8]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[9] 
       (.C(inputclock_IBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1_n_6 ),
        .Q(div_counter_reg[9]));
endmodule

(* ORIG_REF_NAME = "clockDiv" *) 
module clockDiv_1
   (beep_OBUF,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    Q,
    poweron);
  output beep_OBUF;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input [15:0]Q;
  input poweron;

  wire [15:0]Q;
  wire beepClock;
  wire beep_OBUF;
  wire clk_sys0_carry__0_i_1_n_0;
  wire clk_sys0_carry__0_i_2_n_0;
  wire clk_sys0_carry__0_i_3_n_0;
  wire clk_sys0_carry__0_i_4_n_0;
  wire clk_sys0_carry__0_i_5_n_0;
  wire clk_sys0_carry__0_i_6_n_0;
  wire clk_sys0_carry__0_i_7_n_0;
  wire clk_sys0_carry__0_i_8_n_0;
  wire clk_sys0_carry__0_n_0;
  wire clk_sys0_carry__0_n_1;
  wire clk_sys0_carry__0_n_2;
  wire clk_sys0_carry__0_n_3;
  wire clk_sys0_carry__1_i_1_n_0;
  wire clk_sys0_carry__1_i_2_n_0;
  wire clk_sys0_carry__1_i_3_n_0;
  wire clk_sys0_carry__1_i_4_n_0;
  wire clk_sys0_carry__1_i_5_n_0;
  wire clk_sys0_carry__1_i_6_n_0;
  wire clk_sys0_carry__1_i_7_n_0;
  wire clk_sys0_carry__1_i_8_n_0;
  wire clk_sys0_carry__1_n_0;
  wire clk_sys0_carry__1_n_1;
  wire clk_sys0_carry__1_n_2;
  wire clk_sys0_carry__1_n_3;
  wire clk_sys0_carry__2_i_1_n_0;
  wire clk_sys0_carry__2_i_2_n_0;
  wire clk_sys0_carry__2_n_3;
  wire clk_sys0_carry_i_1_n_0;
  wire clk_sys0_carry_i_2_n_0;
  wire clk_sys0_carry_i_3_n_0;
  wire clk_sys0_carry_i_4_n_0;
  wire clk_sys0_carry_i_5_n_0;
  wire clk_sys0_carry_i_6_n_0;
  wire clk_sys0_carry_i_7_n_0;
  wire clk_sys0_carry_i_8_n_0;
  wire clk_sys0_carry_n_0;
  wire clk_sys0_carry_n_1;
  wire clk_sys0_carry_n_2;
  wire clk_sys0_carry_n_3;
  wire clk_sys_i_1_n_0;
  wire clock_OBUF_BUFG;
  wire \div_counter[0]_i_2_n_0 ;
  wire \div_counter[0]_i_3_n_0 ;
  wire \div_counter[0]_i_4_n_0 ;
  wire \div_counter[0]_i_5_n_0 ;
  wire \div_counter[0]_i_6_n_0 ;
  wire \div_counter[12]_i_2_n_0 ;
  wire \div_counter[12]_i_3_n_0 ;
  wire \div_counter[12]_i_4_n_0 ;
  wire \div_counter[12]_i_5_n_0 ;
  wire \div_counter[16]_i_2_n_0 ;
  wire \div_counter[16]_i_3_n_0 ;
  wire \div_counter[16]_i_4_n_0 ;
  wire \div_counter[16]_i_5_n_0 ;
  wire \div_counter[20]_i_2_n_0 ;
  wire \div_counter[20]_i_3_n_0 ;
  wire \div_counter[20]_i_4_n_0 ;
  wire \div_counter[20]_i_5_n_0 ;
  wire \div_counter[24]_i_2_n_0 ;
  wire \div_counter[24]_i_3_n_0 ;
  wire \div_counter[4]_i_2_n_0 ;
  wire \div_counter[4]_i_3_n_0 ;
  wire \div_counter[4]_i_4_n_0 ;
  wire \div_counter[4]_i_5_n_0 ;
  wire \div_counter[8]_i_2_n_0 ;
  wire \div_counter[8]_i_3_n_0 ;
  wire \div_counter[8]_i_4_n_0 ;
  wire \div_counter[8]_i_5_n_0 ;
  wire [25:0]div_counter_reg;
  wire \div_counter_reg[0]_i_1__1_n_0 ;
  wire \div_counter_reg[0]_i_1__1_n_1 ;
  wire \div_counter_reg[0]_i_1__1_n_2 ;
  wire \div_counter_reg[0]_i_1__1_n_3 ;
  wire \div_counter_reg[0]_i_1__1_n_4 ;
  wire \div_counter_reg[0]_i_1__1_n_5 ;
  wire \div_counter_reg[0]_i_1__1_n_6 ;
  wire \div_counter_reg[0]_i_1__1_n_7 ;
  wire \div_counter_reg[12]_i_1__1_n_0 ;
  wire \div_counter_reg[12]_i_1__1_n_1 ;
  wire \div_counter_reg[12]_i_1__1_n_2 ;
  wire \div_counter_reg[12]_i_1__1_n_3 ;
  wire \div_counter_reg[12]_i_1__1_n_4 ;
  wire \div_counter_reg[12]_i_1__1_n_5 ;
  wire \div_counter_reg[12]_i_1__1_n_6 ;
  wire \div_counter_reg[12]_i_1__1_n_7 ;
  wire \div_counter_reg[16]_i_1__1_n_0 ;
  wire \div_counter_reg[16]_i_1__1_n_1 ;
  wire \div_counter_reg[16]_i_1__1_n_2 ;
  wire \div_counter_reg[16]_i_1__1_n_3 ;
  wire \div_counter_reg[16]_i_1__1_n_4 ;
  wire \div_counter_reg[16]_i_1__1_n_5 ;
  wire \div_counter_reg[16]_i_1__1_n_6 ;
  wire \div_counter_reg[16]_i_1__1_n_7 ;
  wire \div_counter_reg[20]_i_1__1_n_0 ;
  wire \div_counter_reg[20]_i_1__1_n_1 ;
  wire \div_counter_reg[20]_i_1__1_n_2 ;
  wire \div_counter_reg[20]_i_1__1_n_3 ;
  wire \div_counter_reg[20]_i_1__1_n_4 ;
  wire \div_counter_reg[20]_i_1__1_n_5 ;
  wire \div_counter_reg[20]_i_1__1_n_6 ;
  wire \div_counter_reg[20]_i_1__1_n_7 ;
  wire \div_counter_reg[24]_i_1__1_n_3 ;
  wire \div_counter_reg[24]_i_1__1_n_6 ;
  wire \div_counter_reg[24]_i_1__1_n_7 ;
  wire \div_counter_reg[4]_i_1__1_n_0 ;
  wire \div_counter_reg[4]_i_1__1_n_1 ;
  wire \div_counter_reg[4]_i_1__1_n_2 ;
  wire \div_counter_reg[4]_i_1__1_n_3 ;
  wire \div_counter_reg[4]_i_1__1_n_4 ;
  wire \div_counter_reg[4]_i_1__1_n_5 ;
  wire \div_counter_reg[4]_i_1__1_n_6 ;
  wire \div_counter_reg[4]_i_1__1_n_7 ;
  wire \div_counter_reg[8]_i_1__1_n_0 ;
  wire \div_counter_reg[8]_i_1__1_n_1 ;
  wire \div_counter_reg[8]_i_1__1_n_2 ;
  wire \div_counter_reg[8]_i_1__1_n_3 ;
  wire \div_counter_reg[8]_i_1__1_n_4 ;
  wire \div_counter_reg[8]_i_1__1_n_5 ;
  wire \div_counter_reg[8]_i_1__1_n_6 ;
  wire \div_counter_reg[8]_i_1__1_n_7 ;
  wire poweron;
  wire reset_IBUF_BUFG;
  wire [3:0]NLW_clk_sys0_carry_O_UNCONNECTED;
  wire [3:0]NLW_clk_sys0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_clk_sys0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_clk_sys0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_clk_sys0_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_div_counter_reg[24]_i_1__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_div_counter_reg[24]_i_1__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    beep_OBUF_inst_i_1
       (.I0(poweron),
        .I1(beepClock),
        .O(beep_OBUF));
  CARRY4 clk_sys0_carry
       (.CI(1'b0),
        .CO({clk_sys0_carry_n_0,clk_sys0_carry_n_1,clk_sys0_carry_n_2,clk_sys0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({clk_sys0_carry_i_1_n_0,clk_sys0_carry_i_2_n_0,clk_sys0_carry_i_3_n_0,clk_sys0_carry_i_4_n_0}),
        .O(NLW_clk_sys0_carry_O_UNCONNECTED[3:0]),
        .S({clk_sys0_carry_i_5_n_0,clk_sys0_carry_i_6_n_0,clk_sys0_carry_i_7_n_0,clk_sys0_carry_i_8_n_0}));
  CARRY4 clk_sys0_carry__0
       (.CI(clk_sys0_carry_n_0),
        .CO({clk_sys0_carry__0_n_0,clk_sys0_carry__0_n_1,clk_sys0_carry__0_n_2,clk_sys0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({clk_sys0_carry__0_i_1_n_0,clk_sys0_carry__0_i_2_n_0,clk_sys0_carry__0_i_3_n_0,clk_sys0_carry__0_i_4_n_0}),
        .O(NLW_clk_sys0_carry__0_O_UNCONNECTED[3:0]),
        .S({clk_sys0_carry__0_i_5_n_0,clk_sys0_carry__0_i_6_n_0,clk_sys0_carry__0_i_7_n_0,clk_sys0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_sys0_carry__0_i_1
       (.I0(div_counter_reg[15]),
        .I1(Q[15]),
        .I2(div_counter_reg[14]),
        .I3(Q[14]),
        .O(clk_sys0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_sys0_carry__0_i_2
       (.I0(div_counter_reg[13]),
        .I1(Q[13]),
        .I2(div_counter_reg[12]),
        .I3(Q[12]),
        .O(clk_sys0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_sys0_carry__0_i_3
       (.I0(div_counter_reg[11]),
        .I1(Q[11]),
        .I2(div_counter_reg[10]),
        .I3(Q[10]),
        .O(clk_sys0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_sys0_carry__0_i_4
       (.I0(div_counter_reg[9]),
        .I1(Q[9]),
        .I2(div_counter_reg[8]),
        .I3(Q[8]),
        .O(clk_sys0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_sys0_carry__0_i_5
       (.I0(Q[15]),
        .I1(div_counter_reg[15]),
        .I2(Q[14]),
        .I3(div_counter_reg[14]),
        .O(clk_sys0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_sys0_carry__0_i_6
       (.I0(Q[13]),
        .I1(div_counter_reg[13]),
        .I2(Q[12]),
        .I3(div_counter_reg[12]),
        .O(clk_sys0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_sys0_carry__0_i_7
       (.I0(Q[11]),
        .I1(div_counter_reg[11]),
        .I2(Q[10]),
        .I3(div_counter_reg[10]),
        .O(clk_sys0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_sys0_carry__0_i_8
       (.I0(Q[9]),
        .I1(div_counter_reg[9]),
        .I2(Q[8]),
        .I3(div_counter_reg[8]),
        .O(clk_sys0_carry__0_i_8_n_0));
  CARRY4 clk_sys0_carry__1
       (.CI(clk_sys0_carry__0_n_0),
        .CO({clk_sys0_carry__1_n_0,clk_sys0_carry__1_n_1,clk_sys0_carry__1_n_2,clk_sys0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({clk_sys0_carry__1_i_1_n_0,clk_sys0_carry__1_i_2_n_0,clk_sys0_carry__1_i_3_n_0,clk_sys0_carry__1_i_4_n_0}),
        .O(NLW_clk_sys0_carry__1_O_UNCONNECTED[3:0]),
        .S({clk_sys0_carry__1_i_5_n_0,clk_sys0_carry__1_i_6_n_0,clk_sys0_carry__1_i_7_n_0,clk_sys0_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys0_carry__1_i_1
       (.I0(div_counter_reg[22]),
        .I1(div_counter_reg[23]),
        .O(clk_sys0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys0_carry__1_i_2
       (.I0(div_counter_reg[20]),
        .I1(div_counter_reg[21]),
        .O(clk_sys0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys0_carry__1_i_3
       (.I0(div_counter_reg[18]),
        .I1(div_counter_reg[19]),
        .O(clk_sys0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys0_carry__1_i_4
       (.I0(div_counter_reg[16]),
        .I1(div_counter_reg[17]),
        .O(clk_sys0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys0_carry__1_i_5
       (.I0(div_counter_reg[23]),
        .I1(div_counter_reg[22]),
        .O(clk_sys0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys0_carry__1_i_6
       (.I0(div_counter_reg[21]),
        .I1(div_counter_reg[20]),
        .O(clk_sys0_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys0_carry__1_i_7
       (.I0(div_counter_reg[19]),
        .I1(div_counter_reg[18]),
        .O(clk_sys0_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys0_carry__1_i_8
       (.I0(div_counter_reg[17]),
        .I1(div_counter_reg[16]),
        .O(clk_sys0_carry__1_i_8_n_0));
  CARRY4 clk_sys0_carry__2
       (.CI(clk_sys0_carry__1_n_0),
        .CO({NLW_clk_sys0_carry__2_CO_UNCONNECTED[3:1],clk_sys0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,clk_sys0_carry__2_i_1_n_0}),
        .O(NLW_clk_sys0_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,clk_sys0_carry__2_i_2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    clk_sys0_carry__2_i_1
       (.I0(div_counter_reg[24]),
        .I1(div_counter_reg[25]),
        .O(clk_sys0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    clk_sys0_carry__2_i_2
       (.I0(div_counter_reg[25]),
        .I1(div_counter_reg[24]),
        .O(clk_sys0_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_sys0_carry_i_1
       (.I0(div_counter_reg[7]),
        .I1(Q[7]),
        .I2(div_counter_reg[6]),
        .I3(Q[6]),
        .O(clk_sys0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_sys0_carry_i_2
       (.I0(div_counter_reg[5]),
        .I1(Q[5]),
        .I2(div_counter_reg[4]),
        .I3(Q[4]),
        .O(clk_sys0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_sys0_carry_i_3
       (.I0(div_counter_reg[3]),
        .I1(Q[3]),
        .I2(div_counter_reg[2]),
        .I3(Q[2]),
        .O(clk_sys0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_sys0_carry_i_4
       (.I0(div_counter_reg[1]),
        .I1(Q[1]),
        .I2(div_counter_reg[0]),
        .I3(Q[0]),
        .O(clk_sys0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_sys0_carry_i_5
       (.I0(Q[7]),
        .I1(div_counter_reg[7]),
        .I2(Q[6]),
        .I3(div_counter_reg[6]),
        .O(clk_sys0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_sys0_carry_i_6
       (.I0(Q[5]),
        .I1(div_counter_reg[5]),
        .I2(Q[4]),
        .I3(div_counter_reg[4]),
        .O(clk_sys0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_sys0_carry_i_7
       (.I0(Q[3]),
        .I1(div_counter_reg[3]),
        .I2(Q[2]),
        .I3(div_counter_reg[2]),
        .O(clk_sys0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_sys0_carry_i_8
       (.I0(Q[1]),
        .I1(div_counter_reg[1]),
        .I2(Q[0]),
        .I3(div_counter_reg[0]),
        .O(clk_sys0_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    clk_sys_i_1
       (.I0(clk_sys0_carry__2_n_3),
        .I1(beepClock),
        .O(clk_sys_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    clk_sys_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(clk_sys_i_1_n_0),
        .Q(beepClock));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_2 
       (.I0(div_counter_reg[0]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_3 
       (.I0(div_counter_reg[3]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_4 
       (.I0(div_counter_reg[2]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[0]_i_5 
       (.I0(div_counter_reg[1]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \div_counter[0]_i_6 
       (.I0(div_counter_reg[0]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_2 
       (.I0(div_counter_reg[15]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_3 
       (.I0(div_counter_reg[14]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_4 
       (.I0(div_counter_reg[13]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[12]_i_5 
       (.I0(div_counter_reg[12]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_2 
       (.I0(div_counter_reg[19]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_3 
       (.I0(div_counter_reg[18]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_4 
       (.I0(div_counter_reg[17]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[16]_i_5 
       (.I0(div_counter_reg[16]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_2 
       (.I0(div_counter_reg[23]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_3 
       (.I0(div_counter_reg[22]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_4 
       (.I0(div_counter_reg[21]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[20]_i_5 
       (.I0(div_counter_reg[20]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[24]_i_2 
       (.I0(div_counter_reg[25]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[24]_i_3 
       (.I0(div_counter_reg[24]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_2 
       (.I0(div_counter_reg[7]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_3 
       (.I0(div_counter_reg[6]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_4 
       (.I0(div_counter_reg[5]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[4]_i_5 
       (.I0(div_counter_reg[4]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_2 
       (.I0(div_counter_reg[11]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_3 
       (.I0(div_counter_reg[10]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_4 
       (.I0(div_counter_reg[9]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \div_counter[8]_i_5 
       (.I0(div_counter_reg[8]),
        .I1(clk_sys0_carry__2_n_3),
        .O(\div_counter[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1__1_n_7 ),
        .Q(div_counter_reg[0]));
  CARRY4 \div_counter_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\div_counter_reg[0]_i_1__1_n_0 ,\div_counter_reg[0]_i_1__1_n_1 ,\div_counter_reg[0]_i_1__1_n_2 ,\div_counter_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\div_counter[0]_i_2_n_0 }),
        .O({\div_counter_reg[0]_i_1__1_n_4 ,\div_counter_reg[0]_i_1__1_n_5 ,\div_counter_reg[0]_i_1__1_n_6 ,\div_counter_reg[0]_i_1__1_n_7 }),
        .S({\div_counter[0]_i_3_n_0 ,\div_counter[0]_i_4_n_0 ,\div_counter[0]_i_5_n_0 ,\div_counter[0]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1__1_n_5 ),
        .Q(div_counter_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1__1_n_4 ),
        .Q(div_counter_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1__1_n_7 ),
        .Q(div_counter_reg[12]));
  CARRY4 \div_counter_reg[12]_i_1__1 
       (.CI(\div_counter_reg[8]_i_1__1_n_0 ),
        .CO({\div_counter_reg[12]_i_1__1_n_0 ,\div_counter_reg[12]_i_1__1_n_1 ,\div_counter_reg[12]_i_1__1_n_2 ,\div_counter_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[12]_i_1__1_n_4 ,\div_counter_reg[12]_i_1__1_n_5 ,\div_counter_reg[12]_i_1__1_n_6 ,\div_counter_reg[12]_i_1__1_n_7 }),
        .S({\div_counter[12]_i_2_n_0 ,\div_counter[12]_i_3_n_0 ,\div_counter[12]_i_4_n_0 ,\div_counter[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1__1_n_6 ),
        .Q(div_counter_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1__1_n_5 ),
        .Q(div_counter_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[12]_i_1__1_n_4 ),
        .Q(div_counter_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1__1_n_7 ),
        .Q(div_counter_reg[16]));
  CARRY4 \div_counter_reg[16]_i_1__1 
       (.CI(\div_counter_reg[12]_i_1__1_n_0 ),
        .CO({\div_counter_reg[16]_i_1__1_n_0 ,\div_counter_reg[16]_i_1__1_n_1 ,\div_counter_reg[16]_i_1__1_n_2 ,\div_counter_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[16]_i_1__1_n_4 ,\div_counter_reg[16]_i_1__1_n_5 ,\div_counter_reg[16]_i_1__1_n_6 ,\div_counter_reg[16]_i_1__1_n_7 }),
        .S({\div_counter[16]_i_2_n_0 ,\div_counter[16]_i_3_n_0 ,\div_counter[16]_i_4_n_0 ,\div_counter[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1__1_n_6 ),
        .Q(div_counter_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1__1_n_5 ),
        .Q(div_counter_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[16]_i_1__1_n_4 ),
        .Q(div_counter_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1__1_n_6 ),
        .Q(div_counter_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1__1_n_7 ),
        .Q(div_counter_reg[20]));
  CARRY4 \div_counter_reg[20]_i_1__1 
       (.CI(\div_counter_reg[16]_i_1__1_n_0 ),
        .CO({\div_counter_reg[20]_i_1__1_n_0 ,\div_counter_reg[20]_i_1__1_n_1 ,\div_counter_reg[20]_i_1__1_n_2 ,\div_counter_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[20]_i_1__1_n_4 ,\div_counter_reg[20]_i_1__1_n_5 ,\div_counter_reg[20]_i_1__1_n_6 ,\div_counter_reg[20]_i_1__1_n_7 }),
        .S({\div_counter[20]_i_2_n_0 ,\div_counter[20]_i_3_n_0 ,\div_counter[20]_i_4_n_0 ,\div_counter[20]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1__1_n_6 ),
        .Q(div_counter_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1__1_n_5 ),
        .Q(div_counter_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[20]_i_1__1_n_4 ),
        .Q(div_counter_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[24]_i_1__1_n_7 ),
        .Q(div_counter_reg[24]));
  CARRY4 \div_counter_reg[24]_i_1__1 
       (.CI(\div_counter_reg[20]_i_1__1_n_0 ),
        .CO({\NLW_div_counter_reg[24]_i_1__1_CO_UNCONNECTED [3:1],\div_counter_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_div_counter_reg[24]_i_1__1_O_UNCONNECTED [3:2],\div_counter_reg[24]_i_1__1_n_6 ,\div_counter_reg[24]_i_1__1_n_7 }),
        .S({1'b0,1'b0,\div_counter[24]_i_2_n_0 ,\div_counter[24]_i_3_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[24]_i_1__1_n_6 ),
        .Q(div_counter_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1__1_n_5 ),
        .Q(div_counter_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[0]_i_1__1_n_4 ),
        .Q(div_counter_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1__1_n_7 ),
        .Q(div_counter_reg[4]));
  CARRY4 \div_counter_reg[4]_i_1__1 
       (.CI(\div_counter_reg[0]_i_1__1_n_0 ),
        .CO({\div_counter_reg[4]_i_1__1_n_0 ,\div_counter_reg[4]_i_1__1_n_1 ,\div_counter_reg[4]_i_1__1_n_2 ,\div_counter_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[4]_i_1__1_n_4 ,\div_counter_reg[4]_i_1__1_n_5 ,\div_counter_reg[4]_i_1__1_n_6 ,\div_counter_reg[4]_i_1__1_n_7 }),
        .S({\div_counter[4]_i_2_n_0 ,\div_counter[4]_i_3_n_0 ,\div_counter[4]_i_4_n_0 ,\div_counter[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1__1_n_6 ),
        .Q(div_counter_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1__1_n_5 ),
        .Q(div_counter_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[4]_i_1__1_n_4 ),
        .Q(div_counter_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1__1_n_7 ),
        .Q(div_counter_reg[8]));
  CARRY4 \div_counter_reg[8]_i_1__1 
       (.CI(\div_counter_reg[4]_i_1__1_n_0 ),
        .CO({\div_counter_reg[8]_i_1__1_n_0 ,\div_counter_reg[8]_i_1__1_n_1 ,\div_counter_reg[8]_i_1__1_n_2 ,\div_counter_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\div_counter_reg[8]_i_1__1_n_4 ,\div_counter_reg[8]_i_1__1_n_5 ,\div_counter_reg[8]_i_1__1_n_6 ,\div_counter_reg[8]_i_1__1_n_7 }),
        .S({\div_counter[8]_i_2_n_0 ,\div_counter[8]_i_3_n_0 ,\div_counter[8]_i_4_n_0 ,\div_counter[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \div_counter_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\div_counter_reg[8]_i_1__1_n_6 ),
        .Q(div_counter_reg[9]));
endmodule

module dev_beep
   (poweron,
    beep_OBUF,
    \mb_reg[0] ,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    \malu_reg[5] ,
    \mb_reg[15] );
  output poweron;
  output beep_OBUF;
  input \mb_reg[0] ;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input [0:0]\malu_reg[5] ;
  input [15:0]\mb_reg[15] ;

  wire beep_OBUF;
  wire clock_OBUF_BUFG;
  wire [15:0]frequence;
  wire [0:0]\malu_reg[5] ;
  wire \mb_reg[0] ;
  wire [15:0]\mb_reg[15] ;
  wire poweron;
  wire reset_IBUF_BUFG;

  clockDiv_1 beepUsedClock
       (.Q(frequence),
        .beep_OBUF(beep_OBUF),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .poweron(poweron),
        .reset_IBUF_BUFG(reset_IBUF_BUFG));
  FDPE #(
    .INIT(1'b0)) 
    \frequence_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .D(\mb_reg[15] [0]),
        .PRE(reset_IBUF_BUFG),
        .Q(frequence[0]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [10]),
        .Q(frequence[10]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [11]),
        .Q(frequence[11]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [12]),
        .Q(frequence[12]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [13]),
        .Q(frequence[13]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [14]),
        .Q(frequence[14]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [15]),
        .Q(frequence[15]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [1]),
        .Q(frequence[1]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [2]),
        .Q(frequence[2]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [3]),
        .Q(frequence[3]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [4]),
        .Q(frequence[4]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [5]),
        .Q(frequence[5]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [6]),
        .Q(frequence[6]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [7]),
        .Q(frequence[7]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [8]),
        .Q(frequence[8]));
  FDCE #(
    .INIT(1'b0)) 
    \frequence_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[5] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [9]),
        .Q(frequence[9]));
  FDCE #(
    .INIT(1'b0)) 
    poweron_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[0] ),
        .Q(poweron));
endmodule

module dev_keyboard
   (E,
    \Col[3] ,
    \wmo_reg[4] ,
    Line_IBUF,
    reset_IBUF,
    clk_sys_reg,
    reset_IBUF_BUFG,
    clock_OBUF_BUFG,
    lopt);
  output [0:0]E;
  output [3:0]\Col[3] ;
  output [4:0]\wmo_reg[4] ;
  input [3:0]Line_IBUF;
  input reset_IBUF;
  input clk_sys_reg;
  input reset_IBUF_BUFG;
  input clock_OBUF_BUFG;
  output lopt;

  wire \Col[0]_i_1_n_0 ;
  wire \Col[1]_i_1_n_0 ;
  wire \Col[2]_i_1_n_0 ;
  wire [3:0]\Col[3] ;
  wire \Col[3]_i_1_n_0 ;
  wire \Col[3]_i_2_n_0 ;
  wire [0:0]\^E ;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_2_n_0 ;
  wire [3:0]Line_IBUF;
  wire clk_sys_reg;
  wire clock_OBUF_BUFG;
  wire key_reg;
  wire \key_reg[0]_i_1_n_0 ;
  wire \key_reg[0]_i_2_n_0 ;
  wire \key_reg[0]_i_3_n_0 ;
  wire \key_reg[0]_i_4_n_0 ;
  wire \key_reg[15]_i_2_n_0 ;
  wire \key_reg[1]_i_1_n_0 ;
  wire \key_reg[1]_i_2_n_0 ;
  wire \key_reg[1]_i_3_n_0 ;
  wire \key_reg[2]_i_1_n_0 ;
  wire \key_reg[2]_i_2_n_0 ;
  wire \key_reg[3]_i_1_n_0 ;
  wire \key_reg[3]_i_2_n_0 ;
  wire \key_reg[3]_i_3_n_0 ;
  wire \key_reg_reg_n_0_[0] ;
  wire \key_reg_reg_n_0_[15] ;
  wire \key_reg_reg_n_0_[1] ;
  wire \key_reg_reg_n_0_[2] ;
  wire \key_reg_reg_n_0_[3] ;
  wire reset_IBUF;
  wire reset_IBUF_BUFG;
  (* RTL_KEEP = "yes" *) wire [3:0]state;
  wire [4:0]\wmo_reg[4] ;

  assign E[0] = reset_IBUF;
  assign lopt = \^E [0];
  LUT4 #(
    .INIT(16'h0444)) 
    \Col[0]_i_1 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[1]),
        .O(\Col[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h008A)) 
    \Col[1]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .O(\Col[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4404)) 
    \Col[2]_i_1 
       (.I0(state[3]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\Col[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00F1)) 
    \Col[3]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[3]),
        .O(\Col[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \Col[3]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[3]),
        .O(\Col[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \Col_reg[0] 
       (.C(clk_sys_reg),
        .CE(\Col[3]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\Col[0]_i_1_n_0 ),
        .Q(\Col[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Col_reg[1] 
       (.C(clk_sys_reg),
        .CE(\Col[3]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\Col[1]_i_1_n_0 ),
        .Q(\Col[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Col_reg[2] 
       (.C(clk_sys_reg),
        .CE(\Col[3]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\Col[2]_i_1_n_0 ),
        .Q(\Col[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Col_reg[3] 
       (.C(clk_sys_reg),
        .CE(\Col[3]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\Col[3]_i_2_n_0 ),
        .Q(\Col[3] [3]));
  LUT6 #(
    .INIT(64'h00000000FFEEFEFE)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(\FSM_sequential_state[0]_i_2_n_0 ),
        .I3(\FSM_sequential_state[2]_i_2_n_0 ),
        .I4(state[3]),
        .I5(state[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(Line_IBUF[1]),
        .I1(Line_IBUF[0]),
        .I2(Line_IBUF[2]),
        .I3(Line_IBUF[3]),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0C0FFFFFFC0E0E0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[2]),
        .I1(state[3]),
        .I2(\FSM_sequential_state[2]_i_2_n_0 ),
        .I3(\FSM_sequential_state[2]_i_3_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88FFFFF8FF888888)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state[3]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state[2]_i_3_n_0 ),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6880)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(Line_IBUF[0]),
        .I1(Line_IBUF[1]),
        .I2(Line_IBUF[2]),
        .I3(Line_IBUF[3]),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h977F)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(Line_IBUF[0]),
        .I1(Line_IBUF[1]),
        .I2(Line_IBUF[2]),
        .I3(Line_IBUF[3]),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h01FF)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .O(\FSM_sequential_state[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(clk_sys_reg),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(clk_sys_reg),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(clk_sys_reg),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[3] 
       (.C(clk_sys_reg),
        .CE(\FSM_sequential_state[3]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\FSM_sequential_state[3]_i_2_n_0 ),
        .Q(state[3]));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\^E ),
        .D(\key_reg_reg_n_0_[0] ),
        .Q(\wmo_reg[4] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\^E ),
        .D(\key_reg_reg_n_0_[15] ),
        .Q(\wmo_reg[4] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\^E ),
        .D(\key_reg_reg_n_0_[1] ),
        .Q(\wmo_reg[4] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\^E ),
        .D(\key_reg_reg_n_0_[2] ),
        .Q(\wmo_reg[4] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\^E ),
        .D(\key_reg_reg_n_0_[3] ),
        .Q(\wmo_reg[4] [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dataout_reg[15]_i_2 
       (.I0(reset_IBUF),
        .O(\^E ));
  LUT6 #(
    .INIT(64'hFFFFFFFF9FFF9999)) 
    \key_reg[0]_i_1 
       (.I0(\key_reg[0]_i_2_n_0 ),
        .I1(state[3]),
        .I2(Line_IBUF[1]),
        .I3(Line_IBUF[3]),
        .I4(state[1]),
        .I5(\key_reg[0]_i_3_n_0 ),
        .O(\key_reg[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \key_reg[0]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(\key_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7777008F77770080)) 
    \key_reg[0]_i_3 
       (.I0(Line_IBUF[3]),
        .I1(Line_IBUF[1]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(\key_reg[0]_i_4_n_0 ),
        .O(\key_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \key_reg[0]_i_4 
       (.I0(Line_IBUF[0]),
        .I1(Line_IBUF[2]),
        .I2(Line_IBUF[3]),
        .O(\key_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000300FD00000001)) 
    \key_reg[15]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[3]),
        .I5(\FSM_sequential_state[2]_i_2_n_0 ),
        .O(key_reg));
  LUT4 #(
    .INIT(16'hFE01)) 
    \key_reg[15]_i_2 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .O(\key_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAAFFAAAFAFAFABF)) 
    \key_reg[1]_i_1 
       (.I0(\key_reg[1]_i_2_n_0 ),
        .I1(Line_IBUF[1]),
        .I2(Line_IBUF[3]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(\key_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F70F)) 
    \key_reg[1]_i_2 
       (.I0(\key_reg[1]_i_3_n_0 ),
        .I1(Line_IBUF[0]),
        .I2(state[3]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\key_reg[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \key_reg[1]_i_3 
       (.I0(Line_IBUF[3]),
        .I1(Line_IBUF[2]),
        .O(\key_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \key_reg[2]_i_1 
       (.I0(\key_reg[2]_i_2_n_0 ),
        .I1(Line_IBUF[1]),
        .I2(Line_IBUF[2]),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\key_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0203FFFC0203)) 
    \key_reg[2]_i_2 
       (.I0(Line_IBUF[0]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[3]),
        .I5(Line_IBUF[2]),
        .O(\key_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEF4FFF0FFF0FAF0)) 
    \key_reg[3]_i_1 
       (.I0(state[0]),
        .I1(Line_IBUF[3]),
        .I2(\key_reg[3]_i_2_n_0 ),
        .I3(\key_reg[3]_i_3_n_0 ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\key_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCCB)) 
    \key_reg[3]_i_2 
       (.I0(Line_IBUF[2]),
        .I1(state[3]),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\key_reg[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \key_reg[3]_i_3 
       (.I0(Line_IBUF[2]),
        .I1(Line_IBUF[3]),
        .I2(Line_IBUF[1]),
        .O(\key_reg[3]_i_3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \key_reg_reg[0] 
       (.C(clk_sys_reg),
        .CE(key_reg),
        .D(\key_reg[0]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\key_reg_reg_n_0_[0] ));
  FDPE #(
    .INIT(1'b1)) 
    \key_reg_reg[15] 
       (.C(clk_sys_reg),
        .CE(key_reg),
        .D(\key_reg[15]_i_2_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\key_reg_reg_n_0_[15] ));
  FDPE #(
    .INIT(1'b1)) 
    \key_reg_reg[1] 
       (.C(clk_sys_reg),
        .CE(key_reg),
        .D(\key_reg[1]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\key_reg_reg_n_0_[1] ));
  FDPE #(
    .INIT(1'b1)) 
    \key_reg_reg[2] 
       (.C(clk_sys_reg),
        .CE(key_reg),
        .D(\key_reg[2]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\key_reg_reg_n_0_[2] ));
  FDPE #(
    .INIT(1'b1)) 
    \key_reg_reg[3] 
       (.C(clk_sys_reg),
        .CE(key_reg),
        .D(\key_reg[3]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\key_reg_reg_n_0_[3] ));
endmodule

module dev_leds
   (\leds[15] ,
    \malu_reg[2] ,
    \mb_reg[15] ,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG);
  output [15:0]\leds[15] ;
  input [0:0]\malu_reg[2] ;
  input [15:0]\mb_reg[15] ;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;

  wire clock_OBUF_BUFG;
  wire [15:0]\leds[15] ;
  wire [0:0]\malu_reg[2] ;
  wire [15:0]\mb_reg[15] ;
  wire reset_IBUF_BUFG;

  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [0]),
        .Q(\leds[15] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [10]),
        .Q(\leds[15] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [11]),
        .Q(\leds[15] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [12]),
        .Q(\leds[15] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [13]),
        .Q(\leds[15] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [14]),
        .Q(\leds[15] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [15]),
        .Q(\leds[15] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [1]),
        .Q(\leds[15] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [2]),
        .Q(\leds[15] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [3]),
        .Q(\leds[15] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [4]),
        .Q(\leds[15] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [5]),
        .Q(\leds[15] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [6]),
        .Q(\leds[15] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [7]),
        .Q(\leds[15] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [8]),
        .Q(\leds[15] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \leds_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[2] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [9]),
        .Q(\leds[15] [9]));
endmodule

module dev_pwm
   (Pwm_reg_0,
    pwm_OBUF,
    \mb_reg[0] ,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    \malu_reg[0] ,
    \mb_reg[15] ,
    \malu_reg[4] );
  output Pwm_reg_0;
  output pwm_OBUF;
  input \mb_reg[0] ;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input [0:0]\malu_reg[0] ;
  input [15:0]\mb_reg[15] ;
  input [0:0]\malu_reg[4] ;

  wire Pwm1_inferred__0_carry__0_i_1_n_0;
  wire Pwm1_inferred__0_carry__0_i_2_n_0;
  wire Pwm1_inferred__0_carry__0_i_3_n_0;
  wire Pwm1_inferred__0_carry__0_i_4_n_0;
  wire Pwm1_inferred__0_carry__0_i_5_n_0;
  wire Pwm1_inferred__0_carry__0_i_6_n_0;
  wire Pwm1_inferred__0_carry__0_i_7_n_0;
  wire Pwm1_inferred__0_carry__0_i_8_n_0;
  wire Pwm1_inferred__0_carry__0_n_0;
  wire Pwm1_inferred__0_carry__0_n_1;
  wire Pwm1_inferred__0_carry__0_n_2;
  wire Pwm1_inferred__0_carry__0_n_3;
  wire Pwm1_inferred__0_carry_i_1_n_0;
  wire Pwm1_inferred__0_carry_i_2_n_0;
  wire Pwm1_inferred__0_carry_i_3_n_0;
  wire Pwm1_inferred__0_carry_i_4_n_0;
  wire Pwm1_inferred__0_carry_i_5_n_0;
  wire Pwm1_inferred__0_carry_i_6_n_0;
  wire Pwm1_inferred__0_carry_i_7_n_0;
  wire Pwm1_inferred__0_carry_i_8_n_0;
  wire Pwm1_inferred__0_carry_n_0;
  wire Pwm1_inferred__0_carry_n_1;
  wire Pwm1_inferred__0_carry_n_2;
  wire Pwm1_inferred__0_carry_n_3;
  wire Pwm2_carry__0_i_1_n_0;
  wire Pwm2_carry__0_i_2_n_0;
  wire Pwm2_carry__0_i_3_n_0;
  wire Pwm2_carry__0_i_4_n_0;
  wire Pwm2_carry__0_i_5_n_0;
  wire Pwm2_carry__0_i_6_n_0;
  wire Pwm2_carry__0_i_7_n_0;
  wire Pwm2_carry__0_i_8_n_0;
  wire Pwm2_carry__0_n_0;
  wire Pwm2_carry__0_n_1;
  wire Pwm2_carry__0_n_2;
  wire Pwm2_carry__0_n_3;
  wire Pwm2_carry_i_1_n_0;
  wire Pwm2_carry_i_2_n_0;
  wire Pwm2_carry_i_3_n_0;
  wire Pwm2_carry_i_4_n_0;
  wire Pwm2_carry_i_5_n_0;
  wire Pwm2_carry_i_6_n_0;
  wire Pwm2_carry_i_7_n_0;
  wire Pwm2_carry_i_8_n_0;
  wire Pwm2_carry_n_0;
  wire Pwm2_carry_n_1;
  wire Pwm2_carry_n_2;
  wire Pwm2_carry_n_3;
  wire Pwm2_inferred__0_carry__0_i_1_n_0;
  wire Pwm2_inferred__0_carry__0_i_2_n_0;
  wire Pwm2_inferred__0_carry__0_i_3_n_0;
  wire Pwm2_inferred__0_carry__0_i_4_n_0;
  wire Pwm2_inferred__0_carry__0_i_5_n_0;
  wire Pwm2_inferred__0_carry__0_i_6_n_0;
  wire Pwm2_inferred__0_carry__0_i_7_n_0;
  wire Pwm2_inferred__0_carry__0_i_8_n_0;
  wire Pwm2_inferred__0_carry__0_n_0;
  wire Pwm2_inferred__0_carry__0_n_1;
  wire Pwm2_inferred__0_carry__0_n_2;
  wire Pwm2_inferred__0_carry__0_n_3;
  wire Pwm2_inferred__0_carry_i_1_n_0;
  wire Pwm2_inferred__0_carry_i_2_n_0;
  wire Pwm2_inferred__0_carry_i_3_n_0;
  wire Pwm2_inferred__0_carry_i_4_n_0;
  wire Pwm2_inferred__0_carry_i_5_n_0;
  wire Pwm2_inferred__0_carry_i_6_n_0;
  wire Pwm2_inferred__0_carry_i_7_n_0;
  wire Pwm2_inferred__0_carry_i_8_n_0;
  wire Pwm2_inferred__0_carry_n_0;
  wire Pwm2_inferred__0_carry_n_1;
  wire Pwm2_inferred__0_carry_n_2;
  wire Pwm2_inferred__0_carry_n_3;
  wire Pwm_i_1_n_0;
  wire Pwm_reg_0;
  wire clock_OBUF_BUFG;
  wire [15:0]comp_val_reg;
  wire [15:1]cur_val_reg0;
  wire \cur_val_reg[0]_i_2_n_0 ;
  wire \cur_val_reg[0]_i_3_n_0 ;
  wire \cur_val_reg[0]_i_4_n_0 ;
  wire \cur_val_reg[0]_i_5_n_0 ;
  wire \cur_val_reg[12]_i_2_n_0 ;
  wire \cur_val_reg[12]_i_3_n_0 ;
  wire \cur_val_reg[12]_i_4_n_0 ;
  wire \cur_val_reg[12]_i_5_n_0 ;
  wire \cur_val_reg[4]_i_2_n_0 ;
  wire \cur_val_reg[4]_i_3_n_0 ;
  wire \cur_val_reg[4]_i_4_n_0 ;
  wire \cur_val_reg[4]_i_5_n_0 ;
  wire \cur_val_reg[8]_i_2_n_0 ;
  wire \cur_val_reg[8]_i_3_n_0 ;
  wire \cur_val_reg[8]_i_4_n_0 ;
  wire \cur_val_reg[8]_i_5_n_0 ;
  wire [15:0]cur_val_reg_reg;
  wire \cur_val_reg_reg[0]_i_1_n_0 ;
  wire \cur_val_reg_reg[0]_i_1_n_1 ;
  wire \cur_val_reg_reg[0]_i_1_n_2 ;
  wire \cur_val_reg_reg[0]_i_1_n_3 ;
  wire \cur_val_reg_reg[0]_i_1_n_4 ;
  wire \cur_val_reg_reg[0]_i_1_n_5 ;
  wire \cur_val_reg_reg[0]_i_1_n_6 ;
  wire \cur_val_reg_reg[0]_i_1_n_7 ;
  wire \cur_val_reg_reg[0]_i_6_n_0 ;
  wire \cur_val_reg_reg[0]_i_6_n_1 ;
  wire \cur_val_reg_reg[0]_i_6_n_2 ;
  wire \cur_val_reg_reg[0]_i_6_n_3 ;
  wire \cur_val_reg_reg[12]_i_1_n_1 ;
  wire \cur_val_reg_reg[12]_i_1_n_2 ;
  wire \cur_val_reg_reg[12]_i_1_n_3 ;
  wire \cur_val_reg_reg[12]_i_1_n_4 ;
  wire \cur_val_reg_reg[12]_i_1_n_5 ;
  wire \cur_val_reg_reg[12]_i_1_n_6 ;
  wire \cur_val_reg_reg[12]_i_1_n_7 ;
  wire \cur_val_reg_reg[12]_i_6_n_2 ;
  wire \cur_val_reg_reg[12]_i_6_n_3 ;
  wire \cur_val_reg_reg[4]_i_1_n_0 ;
  wire \cur_val_reg_reg[4]_i_1_n_1 ;
  wire \cur_val_reg_reg[4]_i_1_n_2 ;
  wire \cur_val_reg_reg[4]_i_1_n_3 ;
  wire \cur_val_reg_reg[4]_i_1_n_4 ;
  wire \cur_val_reg_reg[4]_i_1_n_5 ;
  wire \cur_val_reg_reg[4]_i_1_n_6 ;
  wire \cur_val_reg_reg[4]_i_1_n_7 ;
  wire \cur_val_reg_reg[4]_i_6_n_0 ;
  wire \cur_val_reg_reg[4]_i_6_n_1 ;
  wire \cur_val_reg_reg[4]_i_6_n_2 ;
  wire \cur_val_reg_reg[4]_i_6_n_3 ;
  wire \cur_val_reg_reg[8]_i_1_n_0 ;
  wire \cur_val_reg_reg[8]_i_1_n_1 ;
  wire \cur_val_reg_reg[8]_i_1_n_2 ;
  wire \cur_val_reg_reg[8]_i_1_n_3 ;
  wire \cur_val_reg_reg[8]_i_1_n_4 ;
  wire \cur_val_reg_reg[8]_i_1_n_5 ;
  wire \cur_val_reg_reg[8]_i_1_n_6 ;
  wire \cur_val_reg_reg[8]_i_1_n_7 ;
  wire \cur_val_reg_reg[8]_i_6_n_0 ;
  wire \cur_val_reg_reg[8]_i_6_n_1 ;
  wire \cur_val_reg_reg[8]_i_6_n_2 ;
  wire \cur_val_reg_reg[8]_i_6_n_3 ;
  wire [0:0]\malu_reg[0] ;
  wire [0:0]\malu_reg[4] ;
  wire [15:0]max_val_reg;
  wire \mb_reg[0] ;
  wire [15:0]\mb_reg[15] ;
  wire pwm_OBUF;
  wire reset_IBUF_BUFG;
  wire [3:0]NLW_Pwm1_inferred__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_Pwm1_inferred__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_Pwm2_carry_O_UNCONNECTED;
  wire [3:0]NLW_Pwm2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_Pwm2_inferred__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_Pwm2_inferred__0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_cur_val_reg_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cur_val_reg_reg[12]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_cur_val_reg_reg[12]_i_6_O_UNCONNECTED ;

  CARRY4 Pwm1_inferred__0_carry
       (.CI(1'b0),
        .CO({Pwm1_inferred__0_carry_n_0,Pwm1_inferred__0_carry_n_1,Pwm1_inferred__0_carry_n_2,Pwm1_inferred__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Pwm1_inferred__0_carry_i_1_n_0,Pwm1_inferred__0_carry_i_2_n_0,Pwm1_inferred__0_carry_i_3_n_0,Pwm1_inferred__0_carry_i_4_n_0}),
        .O(NLW_Pwm1_inferred__0_carry_O_UNCONNECTED[3:0]),
        .S({Pwm1_inferred__0_carry_i_5_n_0,Pwm1_inferred__0_carry_i_6_n_0,Pwm1_inferred__0_carry_i_7_n_0,Pwm1_inferred__0_carry_i_8_n_0}));
  CARRY4 Pwm1_inferred__0_carry__0
       (.CI(Pwm1_inferred__0_carry_n_0),
        .CO({Pwm1_inferred__0_carry__0_n_0,Pwm1_inferred__0_carry__0_n_1,Pwm1_inferred__0_carry__0_n_2,Pwm1_inferred__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Pwm1_inferred__0_carry__0_i_1_n_0,Pwm1_inferred__0_carry__0_i_2_n_0,Pwm1_inferred__0_carry__0_i_3_n_0,Pwm1_inferred__0_carry__0_i_4_n_0}),
        .O(NLW_Pwm1_inferred__0_carry__0_O_UNCONNECTED[3:0]),
        .S({Pwm1_inferred__0_carry__0_i_5_n_0,Pwm1_inferred__0_carry__0_i_6_n_0,Pwm1_inferred__0_carry__0_i_7_n_0,Pwm1_inferred__0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm1_inferred__0_carry__0_i_1
       (.I0(comp_val_reg[14]),
        .I1(cur_val_reg_reg[14]),
        .I2(cur_val_reg_reg[15]),
        .I3(comp_val_reg[15]),
        .O(Pwm1_inferred__0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm1_inferred__0_carry__0_i_2
       (.I0(comp_val_reg[12]),
        .I1(cur_val_reg_reg[12]),
        .I2(cur_val_reg_reg[13]),
        .I3(comp_val_reg[13]),
        .O(Pwm1_inferred__0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm1_inferred__0_carry__0_i_3
       (.I0(comp_val_reg[10]),
        .I1(cur_val_reg_reg[10]),
        .I2(cur_val_reg_reg[11]),
        .I3(comp_val_reg[11]),
        .O(Pwm1_inferred__0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm1_inferred__0_carry__0_i_4
       (.I0(comp_val_reg[8]),
        .I1(cur_val_reg_reg[8]),
        .I2(cur_val_reg_reg[9]),
        .I3(comp_val_reg[9]),
        .O(Pwm1_inferred__0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm1_inferred__0_carry__0_i_5
       (.I0(cur_val_reg_reg[14]),
        .I1(comp_val_reg[14]),
        .I2(comp_val_reg[15]),
        .I3(cur_val_reg_reg[15]),
        .O(Pwm1_inferred__0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm1_inferred__0_carry__0_i_6
       (.I0(cur_val_reg_reg[12]),
        .I1(comp_val_reg[12]),
        .I2(comp_val_reg[13]),
        .I3(cur_val_reg_reg[13]),
        .O(Pwm1_inferred__0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm1_inferred__0_carry__0_i_7
       (.I0(cur_val_reg_reg[10]),
        .I1(comp_val_reg[10]),
        .I2(comp_val_reg[11]),
        .I3(cur_val_reg_reg[11]),
        .O(Pwm1_inferred__0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm1_inferred__0_carry__0_i_8
       (.I0(cur_val_reg_reg[8]),
        .I1(comp_val_reg[8]),
        .I2(comp_val_reg[9]),
        .I3(cur_val_reg_reg[9]),
        .O(Pwm1_inferred__0_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm1_inferred__0_carry_i_1
       (.I0(comp_val_reg[6]),
        .I1(cur_val_reg_reg[6]),
        .I2(cur_val_reg_reg[7]),
        .I3(comp_val_reg[7]),
        .O(Pwm1_inferred__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm1_inferred__0_carry_i_2
       (.I0(comp_val_reg[4]),
        .I1(cur_val_reg_reg[4]),
        .I2(cur_val_reg_reg[5]),
        .I3(comp_val_reg[5]),
        .O(Pwm1_inferred__0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm1_inferred__0_carry_i_3
       (.I0(comp_val_reg[2]),
        .I1(cur_val_reg_reg[2]),
        .I2(cur_val_reg_reg[3]),
        .I3(comp_val_reg[3]),
        .O(Pwm1_inferred__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm1_inferred__0_carry_i_4
       (.I0(comp_val_reg[0]),
        .I1(cur_val_reg_reg[0]),
        .I2(cur_val_reg_reg[1]),
        .I3(comp_val_reg[1]),
        .O(Pwm1_inferred__0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm1_inferred__0_carry_i_5
       (.I0(cur_val_reg_reg[6]),
        .I1(comp_val_reg[6]),
        .I2(comp_val_reg[7]),
        .I3(cur_val_reg_reg[7]),
        .O(Pwm1_inferred__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm1_inferred__0_carry_i_6
       (.I0(cur_val_reg_reg[4]),
        .I1(comp_val_reg[4]),
        .I2(comp_val_reg[5]),
        .I3(cur_val_reg_reg[5]),
        .O(Pwm1_inferred__0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm1_inferred__0_carry_i_7
       (.I0(cur_val_reg_reg[2]),
        .I1(comp_val_reg[2]),
        .I2(comp_val_reg[3]),
        .I3(cur_val_reg_reg[3]),
        .O(Pwm1_inferred__0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm1_inferred__0_carry_i_8
       (.I0(cur_val_reg_reg[0]),
        .I1(comp_val_reg[0]),
        .I2(comp_val_reg[1]),
        .I3(cur_val_reg_reg[1]),
        .O(Pwm1_inferred__0_carry_i_8_n_0));
  CARRY4 Pwm2_carry
       (.CI(1'b0),
        .CO({Pwm2_carry_n_0,Pwm2_carry_n_1,Pwm2_carry_n_2,Pwm2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Pwm2_carry_i_1_n_0,Pwm2_carry_i_2_n_0,Pwm2_carry_i_3_n_0,Pwm2_carry_i_4_n_0}),
        .O(NLW_Pwm2_carry_O_UNCONNECTED[3:0]),
        .S({Pwm2_carry_i_5_n_0,Pwm2_carry_i_6_n_0,Pwm2_carry_i_7_n_0,Pwm2_carry_i_8_n_0}));
  CARRY4 Pwm2_carry__0
       (.CI(Pwm2_carry_n_0),
        .CO({Pwm2_carry__0_n_0,Pwm2_carry__0_n_1,Pwm2_carry__0_n_2,Pwm2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Pwm2_carry__0_i_1_n_0,Pwm2_carry__0_i_2_n_0,Pwm2_carry__0_i_3_n_0,Pwm2_carry__0_i_4_n_0}),
        .O(NLW_Pwm2_carry__0_O_UNCONNECTED[3:0]),
        .S({Pwm2_carry__0_i_5_n_0,Pwm2_carry__0_i_6_n_0,Pwm2_carry__0_i_7_n_0,Pwm2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h44D4)) 
    Pwm2_carry__0_i_1
       (.I0(cur_val_reg_reg[15]),
        .I1(max_val_reg[15]),
        .I2(max_val_reg[14]),
        .I3(cur_val_reg_reg[14]),
        .O(Pwm2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    Pwm2_carry__0_i_2
       (.I0(cur_val_reg_reg[13]),
        .I1(max_val_reg[13]),
        .I2(max_val_reg[12]),
        .I3(cur_val_reg_reg[12]),
        .O(Pwm2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    Pwm2_carry__0_i_3
       (.I0(cur_val_reg_reg[11]),
        .I1(max_val_reg[11]),
        .I2(max_val_reg[10]),
        .I3(cur_val_reg_reg[10]),
        .O(Pwm2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    Pwm2_carry__0_i_4
       (.I0(cur_val_reg_reg[9]),
        .I1(max_val_reg[9]),
        .I2(max_val_reg[8]),
        .I3(cur_val_reg_reg[8]),
        .O(Pwm2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_carry__0_i_5
       (.I0(max_val_reg[15]),
        .I1(cur_val_reg_reg[15]),
        .I2(max_val_reg[14]),
        .I3(cur_val_reg_reg[14]),
        .O(Pwm2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_carry__0_i_6
       (.I0(max_val_reg[13]),
        .I1(cur_val_reg_reg[13]),
        .I2(max_val_reg[12]),
        .I3(cur_val_reg_reg[12]),
        .O(Pwm2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_carry__0_i_7
       (.I0(max_val_reg[11]),
        .I1(cur_val_reg_reg[11]),
        .I2(max_val_reg[10]),
        .I3(cur_val_reg_reg[10]),
        .O(Pwm2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_carry__0_i_8
       (.I0(max_val_reg[9]),
        .I1(cur_val_reg_reg[9]),
        .I2(max_val_reg[8]),
        .I3(cur_val_reg_reg[8]),
        .O(Pwm2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    Pwm2_carry_i_1
       (.I0(cur_val_reg_reg[7]),
        .I1(max_val_reg[7]),
        .I2(max_val_reg[6]),
        .I3(cur_val_reg_reg[6]),
        .O(Pwm2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    Pwm2_carry_i_2
       (.I0(cur_val_reg_reg[5]),
        .I1(max_val_reg[5]),
        .I2(max_val_reg[4]),
        .I3(cur_val_reg_reg[4]),
        .O(Pwm2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    Pwm2_carry_i_3
       (.I0(cur_val_reg_reg[3]),
        .I1(max_val_reg[3]),
        .I2(max_val_reg[2]),
        .I3(cur_val_reg_reg[2]),
        .O(Pwm2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    Pwm2_carry_i_4
       (.I0(cur_val_reg_reg[1]),
        .I1(max_val_reg[1]),
        .I2(max_val_reg[0]),
        .I3(cur_val_reg_reg[0]),
        .O(Pwm2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_carry_i_5
       (.I0(max_val_reg[7]),
        .I1(cur_val_reg_reg[7]),
        .I2(max_val_reg[6]),
        .I3(cur_val_reg_reg[6]),
        .O(Pwm2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_carry_i_6
       (.I0(max_val_reg[5]),
        .I1(cur_val_reg_reg[5]),
        .I2(max_val_reg[4]),
        .I3(cur_val_reg_reg[4]),
        .O(Pwm2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_carry_i_7
       (.I0(max_val_reg[3]),
        .I1(cur_val_reg_reg[3]),
        .I2(max_val_reg[2]),
        .I3(cur_val_reg_reg[2]),
        .O(Pwm2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_carry_i_8
       (.I0(max_val_reg[1]),
        .I1(cur_val_reg_reg[1]),
        .I2(max_val_reg[0]),
        .I3(cur_val_reg_reg[0]),
        .O(Pwm2_carry_i_8_n_0));
  CARRY4 Pwm2_inferred__0_carry
       (.CI(1'b0),
        .CO({Pwm2_inferred__0_carry_n_0,Pwm2_inferred__0_carry_n_1,Pwm2_inferred__0_carry_n_2,Pwm2_inferred__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({Pwm2_inferred__0_carry_i_1_n_0,Pwm2_inferred__0_carry_i_2_n_0,Pwm2_inferred__0_carry_i_3_n_0,Pwm2_inferred__0_carry_i_4_n_0}),
        .O(NLW_Pwm2_inferred__0_carry_O_UNCONNECTED[3:0]),
        .S({Pwm2_inferred__0_carry_i_5_n_0,Pwm2_inferred__0_carry_i_6_n_0,Pwm2_inferred__0_carry_i_7_n_0,Pwm2_inferred__0_carry_i_8_n_0}));
  CARRY4 Pwm2_inferred__0_carry__0
       (.CI(Pwm2_inferred__0_carry_n_0),
        .CO({Pwm2_inferred__0_carry__0_n_0,Pwm2_inferred__0_carry__0_n_1,Pwm2_inferred__0_carry__0_n_2,Pwm2_inferred__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Pwm2_inferred__0_carry__0_i_1_n_0,Pwm2_inferred__0_carry__0_i_2_n_0,Pwm2_inferred__0_carry__0_i_3_n_0,Pwm2_inferred__0_carry__0_i_4_n_0}),
        .O(NLW_Pwm2_inferred__0_carry__0_O_UNCONNECTED[3:0]),
        .S({Pwm2_inferred__0_carry__0_i_5_n_0,Pwm2_inferred__0_carry__0_i_6_n_0,Pwm2_inferred__0_carry__0_i_7_n_0,Pwm2_inferred__0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm2_inferred__0_carry__0_i_1
       (.I0(cur_val_reg_reg[14]),
        .I1(comp_val_reg[14]),
        .I2(comp_val_reg[15]),
        .I3(cur_val_reg_reg[15]),
        .O(Pwm2_inferred__0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm2_inferred__0_carry__0_i_2
       (.I0(cur_val_reg_reg[12]),
        .I1(comp_val_reg[12]),
        .I2(comp_val_reg[13]),
        .I3(cur_val_reg_reg[13]),
        .O(Pwm2_inferred__0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm2_inferred__0_carry__0_i_3
       (.I0(cur_val_reg_reg[10]),
        .I1(comp_val_reg[10]),
        .I2(comp_val_reg[11]),
        .I3(cur_val_reg_reg[11]),
        .O(Pwm2_inferred__0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm2_inferred__0_carry__0_i_4
       (.I0(cur_val_reg_reg[8]),
        .I1(comp_val_reg[8]),
        .I2(comp_val_reg[9]),
        .I3(cur_val_reg_reg[9]),
        .O(Pwm2_inferred__0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_inferred__0_carry__0_i_5
       (.I0(cur_val_reg_reg[14]),
        .I1(comp_val_reg[14]),
        .I2(comp_val_reg[15]),
        .I3(cur_val_reg_reg[15]),
        .O(Pwm2_inferred__0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_inferred__0_carry__0_i_6
       (.I0(cur_val_reg_reg[12]),
        .I1(comp_val_reg[12]),
        .I2(comp_val_reg[13]),
        .I3(cur_val_reg_reg[13]),
        .O(Pwm2_inferred__0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_inferred__0_carry__0_i_7
       (.I0(cur_val_reg_reg[10]),
        .I1(comp_val_reg[10]),
        .I2(comp_val_reg[11]),
        .I3(cur_val_reg_reg[11]),
        .O(Pwm2_inferred__0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_inferred__0_carry__0_i_8
       (.I0(cur_val_reg_reg[8]),
        .I1(comp_val_reg[8]),
        .I2(comp_val_reg[9]),
        .I3(cur_val_reg_reg[9]),
        .O(Pwm2_inferred__0_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm2_inferred__0_carry_i_1
       (.I0(cur_val_reg_reg[6]),
        .I1(comp_val_reg[6]),
        .I2(comp_val_reg[7]),
        .I3(cur_val_reg_reg[7]),
        .O(Pwm2_inferred__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm2_inferred__0_carry_i_2
       (.I0(cur_val_reg_reg[4]),
        .I1(comp_val_reg[4]),
        .I2(comp_val_reg[5]),
        .I3(cur_val_reg_reg[5]),
        .O(Pwm2_inferred__0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm2_inferred__0_carry_i_3
       (.I0(cur_val_reg_reg[2]),
        .I1(comp_val_reg[2]),
        .I2(comp_val_reg[3]),
        .I3(cur_val_reg_reg[3]),
        .O(Pwm2_inferred__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Pwm2_inferred__0_carry_i_4
       (.I0(cur_val_reg_reg[0]),
        .I1(comp_val_reg[0]),
        .I2(comp_val_reg[1]),
        .I3(cur_val_reg_reg[1]),
        .O(Pwm2_inferred__0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_inferred__0_carry_i_5
       (.I0(cur_val_reg_reg[6]),
        .I1(comp_val_reg[6]),
        .I2(comp_val_reg[7]),
        .I3(cur_val_reg_reg[7]),
        .O(Pwm2_inferred__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_inferred__0_carry_i_6
       (.I0(cur_val_reg_reg[4]),
        .I1(comp_val_reg[4]),
        .I2(comp_val_reg[5]),
        .I3(cur_val_reg_reg[5]),
        .O(Pwm2_inferred__0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_inferred__0_carry_i_7
       (.I0(cur_val_reg_reg[2]),
        .I1(comp_val_reg[2]),
        .I2(comp_val_reg[3]),
        .I3(cur_val_reg_reg[3]),
        .O(Pwm2_inferred__0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Pwm2_inferred__0_carry_i_8
       (.I0(cur_val_reg_reg[0]),
        .I1(comp_val_reg[0]),
        .I2(comp_val_reg[1]),
        .I3(cur_val_reg_reg[1]),
        .O(Pwm2_inferred__0_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    Pwm_i_1
       (.I0(Pwm_reg_0),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(Pwm2_carry__0_n_0),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .O(Pwm_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    Pwm_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .D(Pwm_i_1_n_0),
        .PRE(reset_IBUF_BUFG),
        .Q(pwm_OBUF));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [0]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[0]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [10]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[10]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [11]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[11]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [12]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[12]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [13]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[13]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [14]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \comp_val_reg_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [15]),
        .Q(comp_val_reg[15]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [1]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[1]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [2]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[2]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [3]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[3]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [4]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[4]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [5]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[5]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [6]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[6]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [7]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[7]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [8]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[8]));
  FDPE #(
    .INIT(1'b1)) 
    \comp_val_reg_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .D(\mb_reg[15] [9]),
        .PRE(reset_IBUF_BUFG),
        .Q(comp_val_reg[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ctrl_reg_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[0] ),
        .Q(Pwm_reg_0));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[0]_i_2 
       (.I0(cur_val_reg_reg[3]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[3]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[0]_i_3 
       (.I0(cur_val_reg_reg[2]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[2]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[0]_i_4 
       (.I0(cur_val_reg_reg[1]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[1]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0F08)) 
    \cur_val_reg[0]_i_5 
       (.I0(Pwm2_carry__0_n_0),
        .I1(Pwm2_inferred__0_carry__0_n_0),
        .I2(cur_val_reg_reg[0]),
        .I3(Pwm1_inferred__0_carry__0_n_0),
        .O(\cur_val_reg[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[12]_i_2 
       (.I0(cur_val_reg_reg[15]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[15]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[12]_i_3 
       (.I0(cur_val_reg_reg[14]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[14]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[12]_i_4 
       (.I0(cur_val_reg_reg[13]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[13]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[12]_i_5 
       (.I0(cur_val_reg_reg[12]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[12]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[4]_i_2 
       (.I0(cur_val_reg_reg[7]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[7]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[4]_i_3 
       (.I0(cur_val_reg_reg[6]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[6]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[4]_i_4 
       (.I0(cur_val_reg_reg[5]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[5]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[4]_i_5 
       (.I0(cur_val_reg_reg[4]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[4]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[8]_i_2 
       (.I0(cur_val_reg_reg[11]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[11]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[8]_i_3 
       (.I0(cur_val_reg_reg[10]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[10]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[8]_i_4 
       (.I0(cur_val_reg_reg[9]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[9]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \cur_val_reg[8]_i_5 
       (.I0(cur_val_reg_reg[8]),
        .I1(Pwm1_inferred__0_carry__0_n_0),
        .I2(cur_val_reg0[8]),
        .I3(Pwm2_inferred__0_carry__0_n_0),
        .I4(Pwm2_carry__0_n_0),
        .O(\cur_val_reg[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[0]_i_1_n_7 ),
        .Q(cur_val_reg_reg[0]));
  CARRY4 \cur_val_reg_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\cur_val_reg_reg[0]_i_1_n_0 ,\cur_val_reg_reg[0]_i_1_n_1 ,\cur_val_reg_reg[0]_i_1_n_2 ,\cur_val_reg_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Pwm1_inferred__0_carry__0_n_0}),
        .O({\cur_val_reg_reg[0]_i_1_n_4 ,\cur_val_reg_reg[0]_i_1_n_5 ,\cur_val_reg_reg[0]_i_1_n_6 ,\cur_val_reg_reg[0]_i_1_n_7 }),
        .S({\cur_val_reg[0]_i_2_n_0 ,\cur_val_reg[0]_i_3_n_0 ,\cur_val_reg[0]_i_4_n_0 ,\cur_val_reg[0]_i_5_n_0 }));
  CARRY4 \cur_val_reg_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\cur_val_reg_reg[0]_i_6_n_0 ,\cur_val_reg_reg[0]_i_6_n_1 ,\cur_val_reg_reg[0]_i_6_n_2 ,\cur_val_reg_reg[0]_i_6_n_3 }),
        .CYINIT(cur_val_reg_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cur_val_reg0[4:1]),
        .S(cur_val_reg_reg[4:1]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[8]_i_1_n_5 ),
        .Q(cur_val_reg_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[8]_i_1_n_4 ),
        .Q(cur_val_reg_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[12]_i_1_n_7 ),
        .Q(cur_val_reg_reg[12]));
  CARRY4 \cur_val_reg_reg[12]_i_1 
       (.CI(\cur_val_reg_reg[8]_i_1_n_0 ),
        .CO({\NLW_cur_val_reg_reg[12]_i_1_CO_UNCONNECTED [3],\cur_val_reg_reg[12]_i_1_n_1 ,\cur_val_reg_reg[12]_i_1_n_2 ,\cur_val_reg_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cur_val_reg_reg[12]_i_1_n_4 ,\cur_val_reg_reg[12]_i_1_n_5 ,\cur_val_reg_reg[12]_i_1_n_6 ,\cur_val_reg_reg[12]_i_1_n_7 }),
        .S({\cur_val_reg[12]_i_2_n_0 ,\cur_val_reg[12]_i_3_n_0 ,\cur_val_reg[12]_i_4_n_0 ,\cur_val_reg[12]_i_5_n_0 }));
  CARRY4 \cur_val_reg_reg[12]_i_6 
       (.CI(\cur_val_reg_reg[8]_i_6_n_0 ),
        .CO({\NLW_cur_val_reg_reg[12]_i_6_CO_UNCONNECTED [3:2],\cur_val_reg_reg[12]_i_6_n_2 ,\cur_val_reg_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cur_val_reg_reg[12]_i_6_O_UNCONNECTED [3],cur_val_reg0[15:13]}),
        .S({1'b0,cur_val_reg_reg[15:13]}));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[12]_i_1_n_6 ),
        .Q(cur_val_reg_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[12]_i_1_n_5 ),
        .Q(cur_val_reg_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[12]_i_1_n_4 ),
        .Q(cur_val_reg_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[0]_i_1_n_6 ),
        .Q(cur_val_reg_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[0]_i_1_n_5 ),
        .Q(cur_val_reg_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[0]_i_1_n_4 ),
        .Q(cur_val_reg_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[4]_i_1_n_7 ),
        .Q(cur_val_reg_reg[4]));
  CARRY4 \cur_val_reg_reg[4]_i_1 
       (.CI(\cur_val_reg_reg[0]_i_1_n_0 ),
        .CO({\cur_val_reg_reg[4]_i_1_n_0 ,\cur_val_reg_reg[4]_i_1_n_1 ,\cur_val_reg_reg[4]_i_1_n_2 ,\cur_val_reg_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cur_val_reg_reg[4]_i_1_n_4 ,\cur_val_reg_reg[4]_i_1_n_5 ,\cur_val_reg_reg[4]_i_1_n_6 ,\cur_val_reg_reg[4]_i_1_n_7 }),
        .S({\cur_val_reg[4]_i_2_n_0 ,\cur_val_reg[4]_i_3_n_0 ,\cur_val_reg[4]_i_4_n_0 ,\cur_val_reg[4]_i_5_n_0 }));
  CARRY4 \cur_val_reg_reg[4]_i_6 
       (.CI(\cur_val_reg_reg[0]_i_6_n_0 ),
        .CO({\cur_val_reg_reg[4]_i_6_n_0 ,\cur_val_reg_reg[4]_i_6_n_1 ,\cur_val_reg_reg[4]_i_6_n_2 ,\cur_val_reg_reg[4]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cur_val_reg0[8:5]),
        .S(cur_val_reg_reg[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[4]_i_1_n_6 ),
        .Q(cur_val_reg_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[4]_i_1_n_5 ),
        .Q(cur_val_reg_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[4]_i_1_n_4 ),
        .Q(cur_val_reg_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[8]_i_1_n_7 ),
        .Q(cur_val_reg_reg[8]));
  CARRY4 \cur_val_reg_reg[8]_i_1 
       (.CI(\cur_val_reg_reg[4]_i_1_n_0 ),
        .CO({\cur_val_reg_reg[8]_i_1_n_0 ,\cur_val_reg_reg[8]_i_1_n_1 ,\cur_val_reg_reg[8]_i_1_n_2 ,\cur_val_reg_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cur_val_reg_reg[8]_i_1_n_4 ,\cur_val_reg_reg[8]_i_1_n_5 ,\cur_val_reg_reg[8]_i_1_n_6 ,\cur_val_reg_reg[8]_i_1_n_7 }),
        .S({\cur_val_reg[8]_i_2_n_0 ,\cur_val_reg[8]_i_3_n_0 ,\cur_val_reg[8]_i_4_n_0 ,\cur_val_reg[8]_i_5_n_0 }));
  CARRY4 \cur_val_reg_reg[8]_i_6 
       (.CI(\cur_val_reg_reg[4]_i_6_n_0 ),
        .CO({\cur_val_reg_reg[8]_i_6_n_0 ,\cur_val_reg_reg[8]_i_6_n_1 ,\cur_val_reg_reg[8]_i_6_n_2 ,\cur_val_reg_reg[8]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cur_val_reg0[12:9]),
        .S(cur_val_reg_reg[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_val_reg_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_val_reg_reg[8]_i_1_n_6 ),
        .Q(cur_val_reg_reg[9]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [0]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[0]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [10]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[10]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [11]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[11]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [12]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[12]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [13]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[13]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [14]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[14]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [15]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[15]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [1]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[1]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [2]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[2]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [3]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[3]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [4]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[4]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [5]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[5]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [6]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[6]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [7]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[7]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [8]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[8]));
  FDPE #(
    .INIT(1'b1)) 
    \max_val_reg_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .D(\mb_reg[15] [9]),
        .PRE(reset_IBUF_BUFG),
        .Q(max_val_reg[9]));
endmodule

module dev_segment
   (digital_OBUF,
    \ens[7] ,
    clk_sys_reg,
    reset_IBUF,
    \malu_reg[0] ,
    \mb_reg[15] ,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    \malu_reg[0]_0 ,
    \malu_reg[4] );
  output [7:0]digital_OBUF;
  output [7:0]\ens[7] ;
  input clk_sys_reg;
  input reset_IBUF;
  input [0:0]\malu_reg[0] ;
  input [15:0]\mb_reg[15] ;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input [0:0]\malu_reg[0]_0 ;
  input [0:0]\malu_reg[4] ;

  wire clk_sys_reg;
  wire clock_OBUF_BUFG;
  (* RTL_KEEP = "yes" *) wire [2:0]count;
  wire [7:0]digital_OBUF;
  wire [15:8]display_ctrl_reg;
  wire \display_ctrl_reg_reg_n_0_[0] ;
  wire \display_ctrl_reg_reg_n_0_[1] ;
  wire \display_ctrl_reg_reg_n_0_[2] ;
  wire \display_ctrl_reg_reg_n_0_[3] ;
  wire \display_ctrl_reg_reg_n_0_[4] ;
  wire \display_ctrl_reg_reg_n_0_[5] ;
  wire \display_ctrl_reg_reg_n_0_[6] ;
  wire \display_ctrl_reg_reg_n_0_[7] ;
  wire dot_enable_current;
  wire dot_enable_current_i_1_n_0;
  wire dot_enable_current_i_2_n_0;
  wire dot_enable_current_i_3_n_0;
  wire \ens[0]_i_1_n_0 ;
  wire \ens[1]_i_1_n_0 ;
  wire \ens[2]_i_1_n_0 ;
  wire \ens[3]_i_1_n_0 ;
  wire \ens[4]_i_1_n_0 ;
  wire \ens[5]_i_1_n_0 ;
  wire \ens[6]_i_1_n_0 ;
  wire [7:0]\ens[7] ;
  wire \ens[7]_i_1_n_0 ;
  wire \high4_data_reg_reg_n_0_[12] ;
  wire \high4_data_reg_reg_n_0_[13] ;
  wire \high4_data_reg_reg_n_0_[14] ;
  wire \high4_data_reg_reg_n_0_[15] ;
  wire \low4_data_reg_reg_n_0_[0] ;
  wire \low4_data_reg_reg_n_0_[1] ;
  wire \low4_data_reg_reg_n_0_[2] ;
  wire \low4_data_reg_reg_n_0_[3] ;
  wire [0:0]\malu_reg[0] ;
  wire [0:0]\malu_reg[0]_0 ;
  wire [0:0]\malu_reg[4] ;
  wire [15:0]\mb_reg[15] ;
  wire [2:0]p_0_out;
  wire [3:0]p_1_in;
  wire [3:0]p_2_in;
  wire [3:0]p_3_in;
  wire [3:0]p_4_in;
  wire [3:0]p_5_in;
  wire [3:0]p_6_in;
  wire reset_IBUF;
  wire reset_IBUF_BUFG;
  wire [3:0]sw;
  wire \sw[0]_i_2_n_0 ;
  wire \sw[0]_i_3_n_0 ;
  wire \sw[1]_i_2_n_0 ;
  wire \sw[1]_i_3_n_0 ;
  wire \sw[2]_i_2_n_0 ;
  wire \sw[2]_i_3_n_0 ;
  wire \sw[3]_i_2_n_0 ;
  wire \sw[3]_i_3_n_0 ;
  wire \sw_reg[0]_i_1_n_0 ;
  wire \sw_reg[1]_i_1_n_0 ;
  wire \sw_reg[2]_i_1_n_0 ;
  wire \sw_reg[3]_i_1_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_count[0]_i_1 
       (.I0(count[0]),
        .O(p_0_out[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_count[1]_i_1 
       (.I0(count[0]),
        .I1(count[1]),
        .O(p_0_out[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \FSM_sequential_count[2]_i_1 
       (.I0(count[1]),
        .I1(count[0]),
        .I2(count[2]),
        .O(p_0_out[2]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_count_reg[0] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(p_0_out[0]),
        .Q(count[0]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_count_reg[1] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(p_0_out[1]),
        .Q(count[1]));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_count_reg[2] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(p_0_out[2]),
        .Q(count[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \digital_OBUF[0]_inst_i_1 
       (.I0(dot_enable_current),
        .O(digital_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4025)) 
    \digital_OBUF[1]_inst_i_1 
       (.I0(sw[3]),
        .I1(sw[0]),
        .I2(sw[2]),
        .I3(sw[1]),
        .O(digital_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h5190)) 
    \digital_OBUF[2]_inst_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .O(digital_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h5710)) 
    \digital_OBUF[3]_inst_i_1 
       (.I0(sw[3]),
        .I1(sw[1]),
        .I2(sw[2]),
        .I3(sw[0]),
        .O(digital_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hC214)) 
    \digital_OBUF[4]_inst_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .O(digital_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hA210)) 
    \digital_OBUF[5]_inst_i_1 
       (.I0(sw[3]),
        .I1(sw[0]),
        .I2(sw[1]),
        .I3(sw[2]),
        .O(digital_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hAC48)) 
    \digital_OBUF[6]_inst_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .O(digital_OBUF[6]));
  LUT4 #(
    .INIT(16'h2094)) 
    \digital_OBUF[7]_inst_i_1 
       (.I0(sw[3]),
        .I1(sw[2]),
        .I2(sw[0]),
        .I3(sw[1]),
        .O(digital_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [0]),
        .Q(\display_ctrl_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [10]),
        .Q(display_ctrl_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [11]),
        .Q(display_ctrl_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [12]),
        .Q(display_ctrl_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [13]),
        .Q(display_ctrl_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [14]),
        .Q(display_ctrl_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [15]),
        .Q(display_ctrl_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [1]),
        .Q(\display_ctrl_reg_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [2]),
        .Q(\display_ctrl_reg_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [3]),
        .Q(\display_ctrl_reg_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [4]),
        .Q(\display_ctrl_reg_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [5]),
        .Q(\display_ctrl_reg_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [6]),
        .Q(\display_ctrl_reg_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [7]),
        .Q(\display_ctrl_reg_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [8]),
        .Q(display_ctrl_reg[8]));
  FDCE #(
    .INIT(1'b0)) 
    \display_ctrl_reg_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [9]),
        .Q(display_ctrl_reg[9]));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    dot_enable_current_i_1
       (.I0(dot_enable_current_i_2_n_0),
        .I1(count[0]),
        .I2(dot_enable_current_i_3_n_0),
        .I3(reset_IBUF),
        .I4(dot_enable_current),
        .O(dot_enable_current_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dot_enable_current_i_2
       (.I0(\display_ctrl_reg_reg_n_0_[7] ),
        .I1(\display_ctrl_reg_reg_n_0_[3] ),
        .I2(count[1]),
        .I3(\display_ctrl_reg_reg_n_0_[5] ),
        .I4(count[2]),
        .I5(\display_ctrl_reg_reg_n_0_[1] ),
        .O(dot_enable_current_i_2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dot_enable_current_i_3
       (.I0(\display_ctrl_reg_reg_n_0_[6] ),
        .I1(\display_ctrl_reg_reg_n_0_[2] ),
        .I2(count[1]),
        .I3(\display_ctrl_reg_reg_n_0_[4] ),
        .I4(count[2]),
        .I5(\display_ctrl_reg_reg_n_0_[0] ),
        .O(dot_enable_current_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dot_enable_current_reg
       (.C(clk_sys_reg),
        .CE(1'b1),
        .D(dot_enable_current_i_1_n_0),
        .Q(dot_enable_current),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ens[0]_i_1 
       (.I0(count[2]),
        .I1(count[0]),
        .I2(display_ctrl_reg[8]),
        .I3(count[1]),
        .O(\ens[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \ens[1]_i_1 
       (.I0(count[2]),
        .I1(count[0]),
        .I2(display_ctrl_reg[9]),
        .I3(count[1]),
        .O(\ens[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \ens[2]_i_1 
       (.I0(count[2]),
        .I1(count[1]),
        .I2(count[0]),
        .I3(display_ctrl_reg[10]),
        .O(\ens[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \ens[3]_i_1 
       (.I0(count[2]),
        .I1(count[1]),
        .I2(count[0]),
        .I3(display_ctrl_reg[11]),
        .O(\ens[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \ens[4]_i_1 
       (.I0(count[0]),
        .I1(display_ctrl_reg[12]),
        .I2(count[1]),
        .I3(count[2]),
        .O(\ens[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \ens[5]_i_1 
       (.I0(count[0]),
        .I1(display_ctrl_reg[13]),
        .I2(count[1]),
        .I3(count[2]),
        .O(\ens[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \ens[6]_i_1 
       (.I0(count[1]),
        .I1(count[0]),
        .I2(display_ctrl_reg[14]),
        .I3(count[2]),
        .O(\ens[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ens[7]_i_1 
       (.I0(count[1]),
        .I1(count[0]),
        .I2(display_ctrl_reg[15]),
        .I3(count[2]),
        .O(\ens[7]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \ens_reg[0] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .D(\ens[0]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\ens[7] [0]));
  FDPE #(
    .INIT(1'b1)) 
    \ens_reg[1] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .D(\ens[1]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\ens[7] [1]));
  FDPE #(
    .INIT(1'b1)) 
    \ens_reg[2] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .D(\ens[2]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\ens[7] [2]));
  FDPE #(
    .INIT(1'b1)) 
    \ens_reg[3] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .D(\ens[3]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\ens[7] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \ens_reg[4] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .D(\ens[4]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\ens[7] [4]));
  FDPE #(
    .INIT(1'b1)) 
    \ens_reg[5] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .D(\ens[5]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\ens[7] [5]));
  FDPE #(
    .INIT(1'b1)) 
    \ens_reg[6] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .D(\ens[6]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\ens[7] [6]));
  FDPE #(
    .INIT(1'b1)) 
    \ens_reg[7] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .D(\ens[7]_i_1_n_0 ),
        .PRE(reset_IBUF_BUFG),
        .Q(\ens[7] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [0]),
        .Q(p_3_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [10]),
        .Q(p_1_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [11]),
        .Q(p_1_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [12]),
        .Q(\high4_data_reg_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [13]),
        .Q(\high4_data_reg_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [14]),
        .Q(\high4_data_reg_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [15]),
        .Q(\high4_data_reg_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [1]),
        .Q(p_3_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [2]),
        .Q(p_3_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [3]),
        .Q(p_3_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [4]),
        .Q(p_2_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [5]),
        .Q(p_2_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [6]),
        .Q(p_2_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [7]),
        .Q(p_2_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [8]),
        .Q(p_1_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \high4_data_reg_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[4] ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [9]),
        .Q(p_1_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [0]),
        .Q(\low4_data_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [10]),
        .Q(p_5_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [11]),
        .Q(p_5_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [12]),
        .Q(p_4_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [13]),
        .Q(p_4_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [14]),
        .Q(p_4_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [15]),
        .Q(p_4_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [1]),
        .Q(\low4_data_reg_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [2]),
        .Q(\low4_data_reg_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [3]),
        .Q(\low4_data_reg_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [4]),
        .Q(p_6_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [5]),
        .Q(p_6_in[1]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [6]),
        .Q(p_6_in[2]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [7]),
        .Q(p_6_in[3]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [8]),
        .Q(p_5_in[0]));
  FDCE #(
    .INIT(1'b0)) 
    \low4_data_reg_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[0]_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\mb_reg[15] [9]),
        .Q(p_5_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sw[0]_i_2 
       (.I0(p_1_in[0]),
        .I1(p_5_in[0]),
        .I2(count[1]),
        .I3(p_3_in[0]),
        .I4(count[2]),
        .I5(\low4_data_reg_reg_n_0_[0] ),
        .O(\sw[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sw[0]_i_3 
       (.I0(\high4_data_reg_reg_n_0_[12] ),
        .I1(p_4_in[0]),
        .I2(count[1]),
        .I3(p_2_in[0]),
        .I4(count[2]),
        .I5(p_6_in[0]),
        .O(\sw[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sw[1]_i_2 
       (.I0(p_1_in[1]),
        .I1(p_5_in[1]),
        .I2(count[1]),
        .I3(p_3_in[1]),
        .I4(count[2]),
        .I5(\low4_data_reg_reg_n_0_[1] ),
        .O(\sw[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sw[1]_i_3 
       (.I0(\high4_data_reg_reg_n_0_[13] ),
        .I1(p_4_in[1]),
        .I2(count[1]),
        .I3(p_2_in[1]),
        .I4(count[2]),
        .I5(p_6_in[1]),
        .O(\sw[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sw[2]_i_2 
       (.I0(p_1_in[2]),
        .I1(p_5_in[2]),
        .I2(count[1]),
        .I3(p_3_in[2]),
        .I4(count[2]),
        .I5(\low4_data_reg_reg_n_0_[2] ),
        .O(\sw[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sw[2]_i_3 
       (.I0(\high4_data_reg_reg_n_0_[14] ),
        .I1(p_4_in[2]),
        .I2(count[1]),
        .I3(p_2_in[2]),
        .I4(count[2]),
        .I5(p_6_in[2]),
        .O(\sw[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sw[3]_i_2 
       (.I0(p_1_in[3]),
        .I1(p_5_in[3]),
        .I2(count[1]),
        .I3(p_3_in[3]),
        .I4(count[2]),
        .I5(\low4_data_reg_reg_n_0_[3] ),
        .O(\sw[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sw[3]_i_3 
       (.I0(\high4_data_reg_reg_n_0_[15] ),
        .I1(p_4_in[3]),
        .I2(count[1]),
        .I3(p_2_in[3]),
        .I4(count[2]),
        .I5(p_6_in[3]),
        .O(\sw[3]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \sw_reg[0] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\sw_reg[0]_i_1_n_0 ),
        .Q(sw[0]));
  MUXF7 \sw_reg[0]_i_1 
       (.I0(\sw[0]_i_2_n_0 ),
        .I1(\sw[0]_i_3_n_0 ),
        .O(\sw_reg[0]_i_1_n_0 ),
        .S(count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sw_reg[1] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\sw_reg[1]_i_1_n_0 ),
        .Q(sw[1]));
  MUXF7 \sw_reg[1]_i_1 
       (.I0(\sw[1]_i_2_n_0 ),
        .I1(\sw[1]_i_3_n_0 ),
        .O(\sw_reg[1]_i_1_n_0 ),
        .S(count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sw_reg[2] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\sw_reg[2]_i_1_n_0 ),
        .Q(sw[2]));
  MUXF7 \sw_reg[2]_i_1 
       (.I0(\sw[2]_i_2_n_0 ),
        .I1(\sw[2]_i_3_n_0 ),
        .O(\sw_reg[2]_i_1_n_0 ),
        .S(count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sw_reg[3] 
       (.C(clk_sys_reg),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\sw_reg[3]_i_1_n_0 ),
        .Q(sw[3]));
  MUXF7 \sw_reg[3]_i_1 
       (.I0(\sw[3]_i_2_n_0 ),
        .I1(\sw[3]_i_3_n_0 ),
        .O(\sw_reg[3]_i_1_n_0 ),
        .S(count[0]));
endmodule

module dev_switches
   (\wmo_reg[15] ,
    \switches[15] ,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG);
  output [15:0]\wmo_reg[15] ;
  input [15:0]\switches[15] ;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;

  wire clock_OBUF_BUFG;
  wire reset_IBUF_BUFG;
  wire [15:0]\switches[15] ;
  wire [15:0]\wmo_reg[15] ;

  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [0]),
        .Q(\wmo_reg[15] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [10]),
        .Q(\wmo_reg[15] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [11]),
        .Q(\wmo_reg[15] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [12]),
        .Q(\wmo_reg[15] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [13]),
        .Q(\wmo_reg[15] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [14]),
        .Q(\wmo_reg[15] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [15]),
        .Q(\wmo_reg[15] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [1]),
        .Q(\wmo_reg[15] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [2]),
        .Q(\wmo_reg[15] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [3]),
        .Q(\wmo_reg[15] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [4]),
        .Q(\wmo_reg[15] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [5]),
        .Q(\wmo_reg[15] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [6]),
        .Q(\wmo_reg[15] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [7]),
        .Q(\wmo_reg[15] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [8]),
        .Q(\wmo_reg[15] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \Rdata_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\switches[15] [9]),
        .Q(\wmo_reg[15] [9]));
endmodule

module dev_timer
   (run_one_period1_reg_0,
    state1_wire_15Timer_reg_0,
    cnt0_OBUF,
    cnt1_OBUF,
    Q,
    \Rdata_reg[14]_0 ,
    timer0_read,
    timer1_read,
    state0_wire_15Timer_reg_0,
    p_1_in,
    Rdata,
    E,
    refresh_reg023_out,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    \mb_reg[1] ,
    \mb_reg[0] ,
    \malu_reg[0] ,
    \malu_reg[2] ,
    \malu_reg[2]_0 ,
    \malu_reg[2]_1 ,
    \malu_reg[1] ,
    \malu_reg[1]_0 ,
    \malu_reg[1]_1 ,
    \mb_reg[15] ,
    \malu_reg[1]_2 ,
    \malu_reg[1]_3 ,
    D,
    \malu_reg[1]_4 ,
    lopt);
  output run_one_period1_reg_0;
  output state1_wire_15Timer_reg_0;
  output cnt0_OBUF;
  output cnt1_OBUF;
  output [8:0]Q;
  output [8:0]\Rdata_reg[14]_0 ;
  output timer0_read;
  output timer1_read;
  output state0_wire_15Timer_reg_0;
  output p_1_in;
  output [15:0]Rdata;
  input [0:0]E;
  input refresh_reg023_out;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input \mb_reg[1] ;
  input \mb_reg[0] ;
  input \malu_reg[0] ;
  input \malu_reg[2] ;
  input \malu_reg[2]_0 ;
  input [2:0]\malu_reg[2]_1 ;
  input \malu_reg[1] ;
  input \malu_reg[1]_0 ;
  input [0:0]\malu_reg[1]_1 ;
  input [15:0]\mb_reg[15] ;
  input [0:0]\malu_reg[1]_2 ;
  input \malu_reg[1]_3 ;
  input [8:0]D;
  input \malu_reg[1]_4 ;
  input lopt;

  wire Cout0_i_1_n_0;
  wire Cout0_i_2_n_0;
  wire Cout1_i_1_n_0;
  wire Cout1_i_2_n_0;
  wire [8:0]D;
  wire [8:0]Q;
  wire [15:0]Rdata;
  wire \Rdata[0]_i_2_n_0 ;
  wire \Rdata[12]_i_2_n_0 ;
  wire \Rdata[15]_i_4_n_0 ;
  wire \Rdata[2]_i_1_n_0 ;
  wire \Rdata[4]_i_1_n_0 ;
  wire \Rdata[5]_i_1_n_0 ;
  wire \Rdata[9]_i_1_n_0 ;
  wire [15:0]Rdata_0;
  wire [8:0]\Rdata_reg[14]_0 ;
  wire clock_OBUF_BUFG;
  wire cnt0_OBUF;
  wire cnt1_OBUF;
  wire [15:0]cur_value_reg0;
  wire cur_value_reg00_carry__0_i_1_n_0;
  wire cur_value_reg00_carry__0_i_2_n_0;
  wire cur_value_reg00_carry__0_i_3_n_0;
  wire cur_value_reg00_carry__0_i_4_n_0;
  wire cur_value_reg00_carry__0_n_0;
  wire cur_value_reg00_carry__0_n_1;
  wire cur_value_reg00_carry__0_n_2;
  wire cur_value_reg00_carry__0_n_3;
  wire cur_value_reg00_carry__0_n_4;
  wire cur_value_reg00_carry__0_n_5;
  wire cur_value_reg00_carry__0_n_6;
  wire cur_value_reg00_carry__0_n_7;
  wire cur_value_reg00_carry__1_i_1_n_0;
  wire cur_value_reg00_carry__1_i_2_n_0;
  wire cur_value_reg00_carry__1_i_3_n_0;
  wire cur_value_reg00_carry__1_i_4_n_0;
  wire cur_value_reg00_carry__1_n_0;
  wire cur_value_reg00_carry__1_n_1;
  wire cur_value_reg00_carry__1_n_2;
  wire cur_value_reg00_carry__1_n_3;
  wire cur_value_reg00_carry__1_n_4;
  wire cur_value_reg00_carry__1_n_5;
  wire cur_value_reg00_carry__1_n_6;
  wire cur_value_reg00_carry__1_n_7;
  wire cur_value_reg00_carry__2_i_1_n_0;
  wire cur_value_reg00_carry__2_i_2_n_0;
  wire cur_value_reg00_carry__2_i_3_n_0;
  wire cur_value_reg00_carry__2_n_2;
  wire cur_value_reg00_carry__2_n_3;
  wire cur_value_reg00_carry__2_n_5;
  wire cur_value_reg00_carry__2_n_6;
  wire cur_value_reg00_carry__2_n_7;
  wire cur_value_reg00_carry_i_1_n_0;
  wire cur_value_reg00_carry_i_2_n_0;
  wire cur_value_reg00_carry_i_3_n_0;
  wire cur_value_reg00_carry_i_4_n_0;
  wire cur_value_reg00_carry_n_0;
  wire cur_value_reg00_carry_n_1;
  wire cur_value_reg00_carry_n_2;
  wire cur_value_reg00_carry_n_3;
  wire cur_value_reg00_carry_n_4;
  wire cur_value_reg00_carry_n_5;
  wire cur_value_reg00_carry_n_6;
  wire cur_value_reg00_carry_n_7;
  wire \cur_value_reg0[0]_i_1_n_0 ;
  wire \cur_value_reg0[10]_i_1_n_0 ;
  wire \cur_value_reg0[11]_i_1_n_0 ;
  wire \cur_value_reg0[12]_i_1_n_0 ;
  wire \cur_value_reg0[13]_i_1_n_0 ;
  wire \cur_value_reg0[14]_i_1_n_0 ;
  wire \cur_value_reg0[15]_i_1_n_0 ;
  wire \cur_value_reg0[15]_i_2_n_0 ;
  wire \cur_value_reg0[15]_i_3_n_0 ;
  wire \cur_value_reg0[15]_i_4_n_0 ;
  wire \cur_value_reg0[15]_i_5_n_0 ;
  wire \cur_value_reg0[15]_i_6_n_0 ;
  wire \cur_value_reg0[1]_i_1_n_0 ;
  wire \cur_value_reg0[2]_i_1_n_0 ;
  wire \cur_value_reg0[3]_i_1_n_0 ;
  wire \cur_value_reg0[4]_i_1_n_0 ;
  wire \cur_value_reg0[5]_i_1_n_0 ;
  wire \cur_value_reg0[6]_i_1_n_0 ;
  wire \cur_value_reg0[7]_i_1_n_0 ;
  wire \cur_value_reg0[8]_i_1_n_0 ;
  wire \cur_value_reg0[9]_i_1_n_0 ;
  wire [15:0]cur_value_reg1;
  wire cur_value_reg10_carry__0_i_1_n_0;
  wire cur_value_reg10_carry__0_i_2_n_0;
  wire cur_value_reg10_carry__0_i_3_n_0;
  wire cur_value_reg10_carry__0_i_4_n_0;
  wire cur_value_reg10_carry__0_n_0;
  wire cur_value_reg10_carry__0_n_1;
  wire cur_value_reg10_carry__0_n_2;
  wire cur_value_reg10_carry__0_n_3;
  wire cur_value_reg10_carry__0_n_4;
  wire cur_value_reg10_carry__0_n_5;
  wire cur_value_reg10_carry__0_n_6;
  wire cur_value_reg10_carry__0_n_7;
  wire cur_value_reg10_carry__1_i_1_n_0;
  wire cur_value_reg10_carry__1_i_2_n_0;
  wire cur_value_reg10_carry__1_i_3_n_0;
  wire cur_value_reg10_carry__1_i_4_n_0;
  wire cur_value_reg10_carry__1_n_0;
  wire cur_value_reg10_carry__1_n_1;
  wire cur_value_reg10_carry__1_n_2;
  wire cur_value_reg10_carry__1_n_3;
  wire cur_value_reg10_carry__1_n_4;
  wire cur_value_reg10_carry__1_n_5;
  wire cur_value_reg10_carry__1_n_6;
  wire cur_value_reg10_carry__1_n_7;
  wire cur_value_reg10_carry__2_i_1_n_0;
  wire cur_value_reg10_carry__2_i_2_n_0;
  wire cur_value_reg10_carry__2_i_3_n_0;
  wire cur_value_reg10_carry__2_n_2;
  wire cur_value_reg10_carry__2_n_3;
  wire cur_value_reg10_carry__2_n_5;
  wire cur_value_reg10_carry__2_n_6;
  wire cur_value_reg10_carry__2_n_7;
  wire cur_value_reg10_carry_i_1_n_0;
  wire cur_value_reg10_carry_i_2_n_0;
  wire cur_value_reg10_carry_i_3_n_0;
  wire cur_value_reg10_carry_i_4_n_0;
  wire cur_value_reg10_carry_n_0;
  wire cur_value_reg10_carry_n_1;
  wire cur_value_reg10_carry_n_2;
  wire cur_value_reg10_carry_n_3;
  wire cur_value_reg10_carry_n_4;
  wire cur_value_reg10_carry_n_5;
  wire cur_value_reg10_carry_n_6;
  wire cur_value_reg10_carry_n_7;
  wire \cur_value_reg1[0]_i_1_n_0 ;
  wire \cur_value_reg1[10]_i_1_n_0 ;
  wire \cur_value_reg1[11]_i_1_n_0 ;
  wire \cur_value_reg1[12]_i_1_n_0 ;
  wire \cur_value_reg1[13]_i_1_n_0 ;
  wire \cur_value_reg1[14]_i_1_n_0 ;
  wire \cur_value_reg1[15]_i_1_n_0 ;
  wire \cur_value_reg1[15]_i_2_n_0 ;
  wire \cur_value_reg1[15]_i_3_n_0 ;
  wire \cur_value_reg1[15]_i_4_n_0 ;
  wire \cur_value_reg1[15]_i_5_n_0 ;
  wire \cur_value_reg1[15]_i_6_n_0 ;
  wire \cur_value_reg1[1]_i_1_n_0 ;
  wire \cur_value_reg1[2]_i_1_n_0 ;
  wire \cur_value_reg1[3]_i_1_n_0 ;
  wire \cur_value_reg1[4]_i_1_n_0 ;
  wire \cur_value_reg1[5]_i_1_n_0 ;
  wire \cur_value_reg1[6]_i_1_n_0 ;
  wire \cur_value_reg1[7]_i_1_n_0 ;
  wire \cur_value_reg1[8]_i_1_n_0 ;
  wire \cur_value_reg1[9]_i_1_n_0 ;
  wire lopt;
  wire \malu_reg[0] ;
  wire \malu_reg[1] ;
  wire \malu_reg[1]_0 ;
  wire [0:0]\malu_reg[1]_1 ;
  wire [0:0]\malu_reg[1]_2 ;
  wire \malu_reg[1]_3 ;
  wire \malu_reg[1]_4 ;
  wire \malu_reg[2] ;
  wire \malu_reg[2]_0 ;
  wire [2:0]\malu_reg[2]_1 ;
  wire \mb_reg[0] ;
  wire [15:0]\mb_reg[15] ;
  wire \mb_reg[1] ;
  wire p_1_in;
  wire refresh_reg023_out;
  wire refresh_reg0_reg_n_0;
  wire refresh_reg1_reg_n_0;
  wire reset_IBUF_BUFG;
  wire run_one_period0_i_1_n_0;
  wire run_one_period0_reg_n_0;
  wire run_one_period1_i_1_n_0;
  wire run_one_period1_reg_0;
  wire run_one_period1_reg_n_0;
  wire state0_wire_0_i_1_n_0;
  wire state0_wire_0_reg_n_0;
  wire state0_wire_15Timer_i_1_n_0;
  wire state0_wire_15Timer_reg_0;
  wire state0_wire_15Timer_reg_n_0;
  wire state1_wire_0_i_1_n_0;
  wire state1_wire_0_reg_n_0;
  wire state1_wire_15Timer_i_1_n_0;
  wire state1_wire_15Timer_reg_0;
  wire state1_wire_15Timer_reg_n_0;
  wire [15:0]target_counter_reg0;
  wire [15:0]target_counter_reg1;
  wire timer0_read;
  wire timer1_read;
  wire [3:2]NLW_cur_value_reg00_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_cur_value_reg00_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_cur_value_reg10_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_cur_value_reg10_carry__2_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h04)) 
    Cout0_i_1
       (.I0(state0_wire_15Timer_reg_0),
        .I1(run_one_period0_reg_n_0),
        .I2(refresh_reg0_reg_n_0),
        .O(Cout0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hB)) 
    Cout0_i_2
       (.I0(\cur_value_reg0[15]_i_3_n_0 ),
        .I1(cur_value_reg0[0]),
        .O(Cout0_i_2_n_0));
  FDPE #(
    .INIT(1'b1)) 
    Cout0_reg
       (.C(clock_OBUF_BUFG),
        .CE(Cout0_i_1_n_0),
        .D(Cout0_i_2_n_0),
        .PRE(reset_IBUF_BUFG),
        .Q(cnt0_OBUF));
  LUT3 #(
    .INIT(8'h04)) 
    Cout1_i_1
       (.I0(state1_wire_15Timer_reg_0),
        .I1(run_one_period1_reg_n_0),
        .I2(refresh_reg1_reg_n_0),
        .O(Cout1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'hB)) 
    Cout1_i_2
       (.I0(\cur_value_reg1[15]_i_3_n_0 ),
        .I1(cur_value_reg1[0]),
        .O(Cout1_i_2_n_0));
  FDPE #(
    .INIT(1'b1)) 
    Cout1_reg
       (.C(clock_OBUF_BUFG),
        .CE(Cout1_i_1_n_0),
        .D(Cout1_i_2_n_0),
        .PRE(reset_IBUF_BUFG),
        .Q(cnt1_OBUF));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdata[0]_i_1 
       (.I0(\Rdata[0]_i_2_n_0 ),
        .I1(\malu_reg[2]_1 [0]),
        .O(Rdata_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Rdata[0]_i_2 
       (.I0(cur_value_reg1[0]),
        .I1(cur_value_reg0[0]),
        .I2(\malu_reg[2]_1 [2]),
        .I3(state1_wire_0_reg_n_0),
        .I4(\malu_reg[2]_1 [1]),
        .I5(state0_wire_0_reg_n_0),
        .O(\Rdata[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \Rdata[12]_i_2 
       (.I0(cur_value_reg0[12]),
        .I1(\malu_reg[2]_1 [1]),
        .I2(cur_value_reg1[12]),
        .I3(\malu_reg[2]_1 [2]),
        .O(\Rdata[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Rdata[15]_i_2 
       (.I0(\Rdata[15]_i_4_n_0 ),
        .I1(\malu_reg[2]_1 [0]),
        .O(Rdata_0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Rdata[15]_i_4 
       (.I0(cur_value_reg1[15]),
        .I1(cur_value_reg0[15]),
        .I2(\malu_reg[2]_1 [2]),
        .I3(state1_wire_15Timer_reg_n_0),
        .I4(\malu_reg[2]_1 [1]),
        .I5(state0_wire_15Timer_reg_n_0),
        .O(\Rdata[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \Rdata[2]_i_1 
       (.I0(cur_value_reg0[2]),
        .I1(\malu_reg[2]_1 [1]),
        .I2(cur_value_reg1[2]),
        .I3(\malu_reg[2]_1 [2]),
        .O(\Rdata[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \Rdata[4]_i_1 
       (.I0(cur_value_reg0[4]),
        .I1(\malu_reg[2]_1 [1]),
        .I2(cur_value_reg1[4]),
        .I3(\malu_reg[2]_1 [2]),
        .O(\Rdata[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \Rdata[5]_i_1 
       (.I0(cur_value_reg0[5]),
        .I1(\malu_reg[2]_1 [1]),
        .I2(cur_value_reg1[5]),
        .I3(\malu_reg[2]_1 [2]),
        .O(\Rdata[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \Rdata[9]_i_1 
       (.I0(cur_value_reg0[9]),
        .I1(\malu_reg[2]_1 [1]),
        .I2(cur_value_reg1[9]),
        .I3(\malu_reg[2]_1 [2]),
        .O(\Rdata[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(Rdata_0[0]),
        .Q(Rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(D[5]),
        .Q(Rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(D[6]),
        .Q(Rdata[11]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \Rdata_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(\Rdata[12]_i_2_n_0 ),
        .Q(Rdata[12]),
        .S(\malu_reg[1]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(D[7]),
        .Q(Rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(D[8]),
        .Q(Rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(Rdata_0[15]),
        .Q(Rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(D[0]),
        .Q(Rdata[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \Rdata_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(\Rdata[2]_i_1_n_0 ),
        .Q(Rdata[2]),
        .S(\malu_reg[1]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(D[1]),
        .Q(Rdata[3]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \Rdata_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(\Rdata[4]_i_1_n_0 ),
        .Q(Rdata[4]),
        .S(\malu_reg[1]_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \Rdata_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(\Rdata[5]_i_1_n_0 ),
        .Q(Rdata[5]),
        .S(\malu_reg[1]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(D[2]),
        .Q(Rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(D[3]),
        .Q(Rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Rdata_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(D[4]),
        .Q(Rdata[8]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \Rdata_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_3 ),
        .D(\Rdata[9]_i_1_n_0 ),
        .Q(Rdata[9]),
        .S(\malu_reg[1]_4 ));
  CARRY4 cur_value_reg00_carry
       (.CI(1'b0),
        .CO({cur_value_reg00_carry_n_0,cur_value_reg00_carry_n_1,cur_value_reg00_carry_n_2,cur_value_reg00_carry_n_3}),
        .CYINIT(cur_value_reg0[0]),
        .DI({cur_value_reg0[4],Q[1],cur_value_reg0[2],Q[0]}),
        .O({cur_value_reg00_carry_n_4,cur_value_reg00_carry_n_5,cur_value_reg00_carry_n_6,cur_value_reg00_carry_n_7}),
        .S({cur_value_reg00_carry_i_1_n_0,cur_value_reg00_carry_i_2_n_0,cur_value_reg00_carry_i_3_n_0,cur_value_reg00_carry_i_4_n_0}));
  CARRY4 cur_value_reg00_carry__0
       (.CI(cur_value_reg00_carry_n_0),
        .CO({cur_value_reg00_carry__0_n_0,cur_value_reg00_carry__0_n_1,cur_value_reg00_carry__0_n_2,cur_value_reg00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Q[4:2],cur_value_reg0[5]}),
        .O({cur_value_reg00_carry__0_n_4,cur_value_reg00_carry__0_n_5,cur_value_reg00_carry__0_n_6,cur_value_reg00_carry__0_n_7}),
        .S({cur_value_reg00_carry__0_i_1_n_0,cur_value_reg00_carry__0_i_2_n_0,cur_value_reg00_carry__0_i_3_n_0,cur_value_reg00_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__0_i_1
       (.I0(Q[4]),
        .O(cur_value_reg00_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__0_i_2
       (.I0(Q[3]),
        .O(cur_value_reg00_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__0_i_3
       (.I0(Q[2]),
        .O(cur_value_reg00_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__0_i_4
       (.I0(cur_value_reg0[5]),
        .O(cur_value_reg00_carry__0_i_4_n_0));
  CARRY4 cur_value_reg00_carry__1
       (.CI(cur_value_reg00_carry__0_n_0),
        .CO({cur_value_reg00_carry__1_n_0,cur_value_reg00_carry__1_n_1,cur_value_reg00_carry__1_n_2,cur_value_reg00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({cur_value_reg0[12],Q[6:5],cur_value_reg0[9]}),
        .O({cur_value_reg00_carry__1_n_4,cur_value_reg00_carry__1_n_5,cur_value_reg00_carry__1_n_6,cur_value_reg00_carry__1_n_7}),
        .S({cur_value_reg00_carry__1_i_1_n_0,cur_value_reg00_carry__1_i_2_n_0,cur_value_reg00_carry__1_i_3_n_0,cur_value_reg00_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__1_i_1
       (.I0(cur_value_reg0[12]),
        .O(cur_value_reg00_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__1_i_2
       (.I0(Q[6]),
        .O(cur_value_reg00_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__1_i_3
       (.I0(Q[5]),
        .O(cur_value_reg00_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__1_i_4
       (.I0(cur_value_reg0[9]),
        .O(cur_value_reg00_carry__1_i_4_n_0));
  CARRY4 cur_value_reg00_carry__2
       (.CI(cur_value_reg00_carry__1_n_0),
        .CO({NLW_cur_value_reg00_carry__2_CO_UNCONNECTED[3:2],cur_value_reg00_carry__2_n_2,cur_value_reg00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[8:7]}),
        .O({NLW_cur_value_reg00_carry__2_O_UNCONNECTED[3],cur_value_reg00_carry__2_n_5,cur_value_reg00_carry__2_n_6,cur_value_reg00_carry__2_n_7}),
        .S({1'b0,cur_value_reg00_carry__2_i_1_n_0,cur_value_reg00_carry__2_i_2_n_0,cur_value_reg00_carry__2_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__2_i_1
       (.I0(cur_value_reg0[15]),
        .O(cur_value_reg00_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__2_i_2
       (.I0(Q[8]),
        .O(cur_value_reg00_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry__2_i_3
       (.I0(Q[7]),
        .O(cur_value_reg00_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry_i_1
       (.I0(cur_value_reg0[4]),
        .O(cur_value_reg00_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry_i_2
       (.I0(Q[1]),
        .O(cur_value_reg00_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry_i_3
       (.I0(cur_value_reg0[2]),
        .O(cur_value_reg00_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg00_carry_i_4
       (.I0(Q[0]),
        .O(cur_value_reg00_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hAF04)) 
    \cur_value_reg0[0]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[0]),
        .O(\cur_value_reg0[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[10]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[10]),
        .I4(cur_value_reg00_carry__1_n_6),
        .O(\cur_value_reg0[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[11]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[11]),
        .I4(cur_value_reg00_carry__1_n_5),
        .O(\cur_value_reg0[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[12]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[12]),
        .I4(cur_value_reg00_carry__1_n_4),
        .O(\cur_value_reg0[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[13]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[13]),
        .I4(cur_value_reg00_carry__2_n_7),
        .O(\cur_value_reg0[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[14]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[14]),
        .I4(cur_value_reg00_carry__2_n_6),
        .O(\cur_value_reg0[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \cur_value_reg0[15]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(state0_wire_15Timer_reg_0),
        .I2(run_one_period0_reg_n_0),
        .O(\cur_value_reg0[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[15]_i_2 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[15]),
        .I4(cur_value_reg00_carry__2_n_5),
        .O(\cur_value_reg0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \cur_value_reg0[15]_i_3 
       (.I0(\cur_value_reg0[15]_i_4_n_0 ),
        .I1(Q[7]),
        .I2(cur_value_reg0[15]),
        .I3(Q[8]),
        .I4(\cur_value_reg0[15]_i_5_n_0 ),
        .I5(\cur_value_reg0[15]_i_6_n_0 ),
        .O(\cur_value_reg0[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cur_value_reg0[15]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(cur_value_reg0[4]),
        .I3(cur_value_reg0[5]),
        .O(\cur_value_reg0[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cur_value_reg0[15]_i_5 
       (.I0(cur_value_reg0[9]),
        .I1(cur_value_reg0[12]),
        .I2(cur_value_reg0[2]),
        .I3(Q[4]),
        .O(\cur_value_reg0[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cur_value_reg0[15]_i_6 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[6]),
        .O(\cur_value_reg0[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[1]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[1]),
        .I4(cur_value_reg00_carry_n_7),
        .O(\cur_value_reg0[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[2]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[2]),
        .I4(cur_value_reg00_carry_n_6),
        .O(\cur_value_reg0[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[3]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[3]),
        .I4(cur_value_reg00_carry_n_5),
        .O(\cur_value_reg0[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[4]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[4]),
        .I4(cur_value_reg00_carry_n_4),
        .O(\cur_value_reg0[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[5]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[5]),
        .I4(cur_value_reg00_carry__0_n_7),
        .O(\cur_value_reg0[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[6]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[6]),
        .I4(cur_value_reg00_carry__0_n_6),
        .O(\cur_value_reg0[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[7]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[7]),
        .I4(cur_value_reg00_carry__0_n_5),
        .O(\cur_value_reg0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[8]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[8]),
        .I4(cur_value_reg00_carry__0_n_4),
        .O(\cur_value_reg0[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg0[9]_i_1 
       (.I0(refresh_reg0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(cur_value_reg0[0]),
        .I3(target_counter_reg0[9]),
        .I4(cur_value_reg00_carry__1_n_7),
        .O(\cur_value_reg0[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[0]_i_1_n_0 ),
        .Q(cur_value_reg0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[10]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[11]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[12]_i_1_n_0 ),
        .Q(cur_value_reg0[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[13]_i_1_n_0 ),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[14]_i_1_n_0 ),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[15]_i_2_n_0 ),
        .Q(cur_value_reg0[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[1]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[2]_i_1_n_0 ),
        .Q(cur_value_reg0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[3]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[4]_i_1_n_0 ),
        .Q(cur_value_reg0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[5]_i_1_n_0 ),
        .Q(cur_value_reg0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[6]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[7]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[8]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg0_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg0[9]_i_1_n_0 ),
        .Q(cur_value_reg0[9]));
  CARRY4 cur_value_reg10_carry
       (.CI(1'b0),
        .CO({cur_value_reg10_carry_n_0,cur_value_reg10_carry_n_1,cur_value_reg10_carry_n_2,cur_value_reg10_carry_n_3}),
        .CYINIT(cur_value_reg1[0]),
        .DI({cur_value_reg1[4],\Rdata_reg[14]_0 [1],cur_value_reg1[2],\Rdata_reg[14]_0 [0]}),
        .O({cur_value_reg10_carry_n_4,cur_value_reg10_carry_n_5,cur_value_reg10_carry_n_6,cur_value_reg10_carry_n_7}),
        .S({cur_value_reg10_carry_i_1_n_0,cur_value_reg10_carry_i_2_n_0,cur_value_reg10_carry_i_3_n_0,cur_value_reg10_carry_i_4_n_0}));
  CARRY4 cur_value_reg10_carry__0
       (.CI(cur_value_reg10_carry_n_0),
        .CO({cur_value_reg10_carry__0_n_0,cur_value_reg10_carry__0_n_1,cur_value_reg10_carry__0_n_2,cur_value_reg10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\Rdata_reg[14]_0 [4:2],cur_value_reg1[5]}),
        .O({cur_value_reg10_carry__0_n_4,cur_value_reg10_carry__0_n_5,cur_value_reg10_carry__0_n_6,cur_value_reg10_carry__0_n_7}),
        .S({cur_value_reg10_carry__0_i_1_n_0,cur_value_reg10_carry__0_i_2_n_0,cur_value_reg10_carry__0_i_3_n_0,cur_value_reg10_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__0_i_1
       (.I0(\Rdata_reg[14]_0 [4]),
        .O(cur_value_reg10_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__0_i_2
       (.I0(\Rdata_reg[14]_0 [3]),
        .O(cur_value_reg10_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__0_i_3
       (.I0(\Rdata_reg[14]_0 [2]),
        .O(cur_value_reg10_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__0_i_4
       (.I0(cur_value_reg1[5]),
        .O(cur_value_reg10_carry__0_i_4_n_0));
  CARRY4 cur_value_reg10_carry__1
       (.CI(cur_value_reg10_carry__0_n_0),
        .CO({cur_value_reg10_carry__1_n_0,cur_value_reg10_carry__1_n_1,cur_value_reg10_carry__1_n_2,cur_value_reg10_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({cur_value_reg1[12],\Rdata_reg[14]_0 [6:5],cur_value_reg1[9]}),
        .O({cur_value_reg10_carry__1_n_4,cur_value_reg10_carry__1_n_5,cur_value_reg10_carry__1_n_6,cur_value_reg10_carry__1_n_7}),
        .S({cur_value_reg10_carry__1_i_1_n_0,cur_value_reg10_carry__1_i_2_n_0,cur_value_reg10_carry__1_i_3_n_0,cur_value_reg10_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__1_i_1
       (.I0(cur_value_reg1[12]),
        .O(cur_value_reg10_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__1_i_2
       (.I0(\Rdata_reg[14]_0 [6]),
        .O(cur_value_reg10_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__1_i_3
       (.I0(\Rdata_reg[14]_0 [5]),
        .O(cur_value_reg10_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__1_i_4
       (.I0(cur_value_reg1[9]),
        .O(cur_value_reg10_carry__1_i_4_n_0));
  CARRY4 cur_value_reg10_carry__2
       (.CI(cur_value_reg10_carry__1_n_0),
        .CO({NLW_cur_value_reg10_carry__2_CO_UNCONNECTED[3:2],cur_value_reg10_carry__2_n_2,cur_value_reg10_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Rdata_reg[14]_0 [8:7]}),
        .O({NLW_cur_value_reg10_carry__2_O_UNCONNECTED[3],cur_value_reg10_carry__2_n_5,cur_value_reg10_carry__2_n_6,cur_value_reg10_carry__2_n_7}),
        .S({1'b0,cur_value_reg10_carry__2_i_1_n_0,cur_value_reg10_carry__2_i_2_n_0,cur_value_reg10_carry__2_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__2_i_1
       (.I0(cur_value_reg1[15]),
        .O(cur_value_reg10_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__2_i_2
       (.I0(\Rdata_reg[14]_0 [8]),
        .O(cur_value_reg10_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry__2_i_3
       (.I0(\Rdata_reg[14]_0 [7]),
        .O(cur_value_reg10_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry_i_1
       (.I0(cur_value_reg1[4]),
        .O(cur_value_reg10_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry_i_2
       (.I0(\Rdata_reg[14]_0 [1]),
        .O(cur_value_reg10_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry_i_3
       (.I0(cur_value_reg1[2]),
        .O(cur_value_reg10_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    cur_value_reg10_carry_i_4
       (.I0(\Rdata_reg[14]_0 [0]),
        .O(cur_value_reg10_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hAF04)) 
    \cur_value_reg1[0]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[0]),
        .O(\cur_value_reg1[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[10]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[10]),
        .I4(cur_value_reg10_carry__1_n_6),
        .O(\cur_value_reg1[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[11]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[11]),
        .I4(cur_value_reg10_carry__1_n_5),
        .O(\cur_value_reg1[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[12]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[12]),
        .I4(cur_value_reg10_carry__1_n_4),
        .O(\cur_value_reg1[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[13]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[13]),
        .I4(cur_value_reg10_carry__2_n_7),
        .O(\cur_value_reg1[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[14]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[14]),
        .I4(cur_value_reg10_carry__2_n_6),
        .O(\cur_value_reg1[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \cur_value_reg1[15]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(state1_wire_15Timer_reg_0),
        .I2(run_one_period1_reg_n_0),
        .O(\cur_value_reg1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[15]_i_2 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[15]),
        .I4(cur_value_reg10_carry__2_n_5),
        .O(\cur_value_reg1[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \cur_value_reg1[15]_i_3 
       (.I0(\cur_value_reg1[15]_i_4_n_0 ),
        .I1(\Rdata_reg[14]_0 [7]),
        .I2(cur_value_reg1[15]),
        .I3(\Rdata_reg[14]_0 [8]),
        .I4(\cur_value_reg1[15]_i_5_n_0 ),
        .I5(\cur_value_reg1[15]_i_6_n_0 ),
        .O(\cur_value_reg1[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cur_value_reg1[15]_i_4 
       (.I0(\Rdata_reg[14]_0 [0]),
        .I1(\Rdata_reg[14]_0 [2]),
        .I2(cur_value_reg1[4]),
        .I3(cur_value_reg1[5]),
        .O(\cur_value_reg1[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cur_value_reg1[15]_i_5 
       (.I0(cur_value_reg1[9]),
        .I1(cur_value_reg1[12]),
        .I2(cur_value_reg1[2]),
        .I3(\Rdata_reg[14]_0 [4]),
        .O(\cur_value_reg1[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cur_value_reg1[15]_i_6 
       (.I0(\Rdata_reg[14]_0 [3]),
        .I1(\Rdata_reg[14]_0 [5]),
        .I2(\Rdata_reg[14]_0 [1]),
        .I3(\Rdata_reg[14]_0 [6]),
        .O(\cur_value_reg1[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[1]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[1]),
        .I4(cur_value_reg10_carry_n_7),
        .O(\cur_value_reg1[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[2]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[2]),
        .I4(cur_value_reg10_carry_n_6),
        .O(\cur_value_reg1[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[3]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[3]),
        .I4(cur_value_reg10_carry_n_5),
        .O(\cur_value_reg1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[4]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[4]),
        .I4(cur_value_reg10_carry_n_4),
        .O(\cur_value_reg1[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[5]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[5]),
        .I4(cur_value_reg10_carry__0_n_7),
        .O(\cur_value_reg1[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[6]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[6]),
        .I4(cur_value_reg10_carry__0_n_6),
        .O(\cur_value_reg1[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[7]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[7]),
        .I4(cur_value_reg10_carry__0_n_5),
        .O(\cur_value_reg1[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[8]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[8]),
        .I4(cur_value_reg10_carry__0_n_4),
        .O(\cur_value_reg1[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF54AB00)) 
    \cur_value_reg1[9]_i_1 
       (.I0(refresh_reg1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(cur_value_reg1[0]),
        .I3(target_counter_reg1[9]),
        .I4(cur_value_reg10_carry__1_n_7),
        .O(\cur_value_reg1[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[0]_i_1_n_0 ),
        .Q(cur_value_reg1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[10]_i_1_n_0 ),
        .Q(\Rdata_reg[14]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[11]_i_1_n_0 ),
        .Q(\Rdata_reg[14]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[12]_i_1_n_0 ),
        .Q(cur_value_reg1[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[13]_i_1_n_0 ),
        .Q(\Rdata_reg[14]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[14]_i_1_n_0 ),
        .Q(\Rdata_reg[14]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[15]_i_2_n_0 ),
        .Q(cur_value_reg1[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[1]_i_1_n_0 ),
        .Q(\Rdata_reg[14]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[2]_i_1_n_0 ),
        .Q(cur_value_reg1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[3]_i_1_n_0 ),
        .Q(\Rdata_reg[14]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[4]_i_1_n_0 ),
        .Q(cur_value_reg1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[5]_i_1_n_0 ),
        .Q(cur_value_reg1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[6]_i_1_n_0 ),
        .Q(\Rdata_reg[14]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[7]_i_1_n_0 ),
        .Q(\Rdata_reg[14]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[8]_i_1_n_0 ),
        .Q(\Rdata_reg[14]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_value_reg1_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .CLR(reset_IBUF_BUFG),
        .D(\cur_value_reg1[9]_i_1_n_0 ),
        .Q(cur_value_reg1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \function_reg0_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .D(\malu_reg[1]_0 ),
        .Q(state0_wire_15Timer_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \function_reg0_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .D(\malu_reg[1] ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \function_reg1_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .D(\mb_reg[0] ),
        .Q(state1_wire_15Timer_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \function_reg1_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .D(\mb_reg[1] ),
        .Q(run_one_period1_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    refresh_reg0_reg
       (.C(clock_OBUF_BUFG),
        .CE(lopt),
        .D(refresh_reg023_out),
        .Q(refresh_reg0_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    refresh_reg1_reg
       (.C(clock_OBUF_BUFG),
        .CE(lopt),
        .D(\malu_reg[0] ),
        .Q(refresh_reg1_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    run_one_period0_i_1
       (.I0(\cur_value_reg0[15]_i_3_n_0 ),
        .I1(cur_value_reg0[0]),
        .I2(p_1_in),
        .I3(refresh_reg0_reg_n_0),
        .O(run_one_period0_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    run_one_period0_reg
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg0[15]_i_1_n_0 ),
        .D(run_one_period0_i_1_n_0),
        .PRE(reset_IBUF_BUFG),
        .Q(run_one_period0_reg_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    run_one_period1_i_1
       (.I0(\cur_value_reg1[15]_i_3_n_0 ),
        .I1(cur_value_reg1[0]),
        .I2(run_one_period1_reg_0),
        .I3(refresh_reg1_reg_n_0),
        .O(run_one_period1_i_1_n_0));
  FDPE #(
    .INIT(1'b1)) 
    run_one_period1_reg
       (.C(clock_OBUF_BUFG),
        .CE(\cur_value_reg1[15]_i_1_n_0 ),
        .D(run_one_period1_i_1_n_0),
        .PRE(reset_IBUF_BUFG),
        .Q(run_one_period1_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000010)) 
    state0_wire_0_i_1
       (.I0(timer0_read),
        .I1(refresh_reg0_reg_n_0),
        .I2(run_one_period0_reg_n_0),
        .I3(state0_wire_15Timer_reg_0),
        .I4(Cout0_i_2_n_0),
        .I5(state0_wire_0_reg_n_0),
        .O(state0_wire_0_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state0_wire_0_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(state0_wire_0_i_1_n_0),
        .Q(state0_wire_0_reg_n_0));
  LUT5 #(
    .INIT(32'hFFAA0008)) 
    state0_wire_15Timer_i_1
       (.I0(run_one_period0_reg_n_0),
        .I1(\cur_value_reg0[15]_i_3_n_0 ),
        .I2(state0_wire_15Timer_reg_0),
        .I3(refresh_reg0_reg_n_0),
        .I4(state0_wire_15Timer_reg_n_0),
        .O(state0_wire_15Timer_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state0_wire_15Timer_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(state0_wire_15Timer_i_1_n_0),
        .Q(state0_wire_15Timer_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000010)) 
    state1_wire_0_i_1
       (.I0(timer1_read),
        .I1(refresh_reg1_reg_n_0),
        .I2(run_one_period1_reg_n_0),
        .I3(state1_wire_15Timer_reg_0),
        .I4(Cout1_i_2_n_0),
        .I5(state1_wire_0_reg_n_0),
        .O(state1_wire_0_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state1_wire_0_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(state1_wire_0_i_1_n_0),
        .Q(state1_wire_0_reg_n_0));
  LUT5 #(
    .INIT(32'hFFAA0008)) 
    state1_wire_15Timer_i_1
       (.I0(run_one_period1_reg_n_0),
        .I1(\cur_value_reg1[15]_i_3_n_0 ),
        .I2(state1_wire_15Timer_reg_0),
        .I3(refresh_reg1_reg_n_0),
        .I4(state1_wire_15Timer_reg_n_0),
        .O(state1_wire_15Timer_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state1_wire_15Timer_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(state1_wire_15Timer_i_1_n_0),
        .Q(state1_wire_15Timer_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [0]),
        .Q(target_counter_reg0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [10]),
        .Q(target_counter_reg0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [11]),
        .Q(target_counter_reg0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [12]),
        .Q(target_counter_reg0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [13]),
        .Q(target_counter_reg0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [14]),
        .Q(target_counter_reg0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [15]),
        .Q(target_counter_reg0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [1]),
        .Q(target_counter_reg0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [2]),
        .Q(target_counter_reg0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [3]),
        .Q(target_counter_reg0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [4]),
        .Q(target_counter_reg0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [5]),
        .Q(target_counter_reg0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [6]),
        .Q(target_counter_reg0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [7]),
        .Q(target_counter_reg0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [8]),
        .Q(target_counter_reg0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg0_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_1 ),
        .D(\mb_reg[15] [9]),
        .Q(target_counter_reg0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [0]),
        .Q(target_counter_reg1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [10]),
        .Q(target_counter_reg1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [11]),
        .Q(target_counter_reg1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [12]),
        .Q(target_counter_reg1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [13]),
        .Q(target_counter_reg1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [14]),
        .Q(target_counter_reg1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [15]),
        .Q(target_counter_reg1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [1]),
        .Q(target_counter_reg1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [2]),
        .Q(target_counter_reg1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [3]),
        .Q(target_counter_reg1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [4]),
        .Q(target_counter_reg1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [5]),
        .Q(target_counter_reg1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [6]),
        .Q(target_counter_reg1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [7]),
        .Q(target_counter_reg1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [8]),
        .Q(target_counter_reg1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \target_counter_reg1_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\malu_reg[1]_2 ),
        .D(\mb_reg[15] [9]),
        .Q(target_counter_reg1[9]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    timer0_read_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[2] ),
        .Q(timer0_read));
  FDCE #(
    .INIT(1'b0)) 
    timer1_read_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[2]_0 ),
        .Q(timer1_read));
endmodule

module dffe32
   (\q_reg[3]_0 ,
    Q,
    \q_reg[4]_0 ,
    \q_reg[5]_0 ,
    \q_reg[6]_0 ,
    \q_reg[8]_0 ,
    \q_reg[9]_0 ,
    \q_reg[10]_0 ,
    \q_reg[13]_0 ,
    \q_reg[14]_0 ,
    \q_reg[16]_0 ,
    \q_reg[17]_0 ,
    \q_reg[18]_0 ,
    \q_reg[21]_0 ,
    \q_reg[22]_0 ,
    \q_reg[24]_0 ,
    \q_reg[25]_0 ,
    \q_reg[26]_0 ,
    \q_reg[29]_0 ,
    \q_reg[30]_0 ,
    pc4_OBUF,
    da_OBUF,
    pcsource,
    E,
    D,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG);
  output \q_reg[3]_0 ;
  output [31:0]Q;
  output \q_reg[4]_0 ;
  output \q_reg[5]_0 ;
  output \q_reg[6]_0 ;
  output \q_reg[8]_0 ;
  output \q_reg[9]_0 ;
  output \q_reg[10]_0 ;
  output \q_reg[13]_0 ;
  output \q_reg[14]_0 ;
  output \q_reg[16]_0 ;
  output \q_reg[17]_0 ;
  output \q_reg[18]_0 ;
  output \q_reg[21]_0 ;
  output \q_reg[22]_0 ;
  output \q_reg[24]_0 ;
  output \q_reg[25]_0 ;
  output \q_reg[26]_0 ;
  output \q_reg[29]_0 ;
  output \q_reg[30]_0 ;
  output [29:0]pc4_OBUF;
  input [18:0]da_OBUF;
  input [0:0]pcsource;
  input [0:0]E;
  input [31:0]D;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clock_OBUF_BUFG;
  wire [18:0]da_OBUF;
  wire [1:1]\if_stage/pc_plus4/cla/cla0/cla0/cla0/g ;
  wire \if_stage/pc_plus4/cla/cla0/cla1/c_out ;
  wire [0:0]\if_stage/pc_plus4/cla/cla0/cla1/p ;
  wire [0:0]\if_stage/pc_plus4/cla/cla0/g ;
  wire \if_stage/pc_plus4/cla/cla1/c_out ;
  wire \if_stage/pc_plus4/cla/cla1/cla0/c_out ;
  wire [0:0]\if_stage/pc_plus4/cla/cla1/cla0/p ;
  wire \if_stage/pc_plus4/cla/cla1/cla1/c_out ;
  wire [0:0]\if_stage/pc_plus4/cla/g ;
  wire [29:0]pc4_OBUF;
  wire [0:0]pcsource;
  wire \q_reg[10]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[16]_0 ;
  wire \q_reg[17]_0 ;
  wire \q_reg[18]_0 ;
  wire \q_reg[21]_0 ;
  wire \q_reg[22]_0 ;
  wire \q_reg[24]_0 ;
  wire \q_reg[25]_0 ;
  wire \q_reg[26]_0 ;
  wire \q_reg[29]_0 ;
  wire \q_reg[30]_0 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire reset_IBUF_BUFG;

  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pc4_OBUF[10]_inst_i_1 
       (.I0(Q[10]),
        .I1(\if_stage/pc_plus4/cla/cla0/g ),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(pc4_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pc4_OBUF[11]_inst_i_1 
       (.I0(Q[11]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(\if_stage/pc_plus4/cla/cla0/g ),
        .I4(Q[10]),
        .O(pc4_OBUF[9]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pc4_OBUF[12]_inst_i_1 
       (.I0(Q[12]),
        .I1(\if_stage/pc_plus4/cla/cla0/g ),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(pc4_OBUF[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pc4_OBUF[12]_inst_i_2 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\if_stage/pc_plus4/cla/cla0/g ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pc4_OBUF[13]_inst_i_1 
       (.I0(Q[13]),
        .I1(\if_stage/pc_plus4/cla/cla0/cla1/c_out ),
        .I2(Q[12]),
        .O(pc4_OBUF[11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pc4_OBUF[14]_inst_i_1 
       (.I0(Q[14]),
        .I1(\if_stage/pc_plus4/cla/cla0/cla1/c_out ),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(pc4_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pc4_OBUF[15]_inst_i_1 
       (.I0(Q[15]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(\if_stage/pc_plus4/cla/cla0/cla1/c_out ),
        .I4(Q[14]),
        .O(pc4_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \pc4_OBUF[15]_inst_i_2 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\if_stage/pc_plus4/cla/cla0/g ),
        .O(\if_stage/pc_plus4/cla/cla0/cla1/c_out ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pc4_OBUF[16]_inst_i_1 
       (.I0(Q[16]),
        .I1(\if_stage/pc_plus4/cla/g ),
        .O(pc4_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pc4_OBUF[17]_inst_i_1 
       (.I0(Q[17]),
        .I1(\if_stage/pc_plus4/cla/g ),
        .I2(Q[16]),
        .O(pc4_OBUF[15]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pc4_OBUF[18]_inst_i_1 
       (.I0(Q[18]),
        .I1(\if_stage/pc_plus4/cla/g ),
        .I2(Q[17]),
        .I3(Q[16]),
        .O(pc4_OBUF[16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pc4_OBUF[19]_inst_i_1 
       (.I0(Q[19]),
        .I1(Q[16]),
        .I2(Q[17]),
        .I3(\if_stage/pc_plus4/cla/g ),
        .I4(Q[18]),
        .O(pc4_OBUF[17]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pc4_OBUF[20]_inst_i_1 
       (.I0(Q[20]),
        .I1(\if_stage/pc_plus4/cla/g ),
        .I2(Q[18]),
        .I3(Q[19]),
        .I4(Q[16]),
        .I5(Q[17]),
        .O(pc4_OBUF[18]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pc4_OBUF[20]_inst_i_2 
       (.I0(\if_stage/pc_plus4/cla/cla0/cla1/p ),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(\if_stage/pc_plus4/cla/cla0/g ),
        .O(\if_stage/pc_plus4/cla/g ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \pc4_OBUF[20]_inst_i_3 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(\if_stage/pc_plus4/cla/cla0/cla1/p ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pc4_OBUF[21]_inst_i_1 
       (.I0(Q[21]),
        .I1(\if_stage/pc_plus4/cla/cla1/cla0/c_out ),
        .I2(Q[20]),
        .O(pc4_OBUF[19]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pc4_OBUF[22]_inst_i_1 
       (.I0(Q[22]),
        .I1(\if_stage/pc_plus4/cla/cla1/cla0/c_out ),
        .I2(Q[21]),
        .I3(Q[20]),
        .O(pc4_OBUF[20]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pc4_OBUF[23]_inst_i_1 
       (.I0(Q[23]),
        .I1(Q[20]),
        .I2(Q[21]),
        .I3(\if_stage/pc_plus4/cla/cla1/cla0/c_out ),
        .I4(Q[22]),
        .O(pc4_OBUF[21]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \pc4_OBUF[23]_inst_i_2 
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(Q[19]),
        .I3(Q[18]),
        .I4(\if_stage/pc_plus4/cla/g ),
        .O(\if_stage/pc_plus4/cla/cla1/cla0/c_out ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pc4_OBUF[24]_inst_i_1 
       (.I0(Q[24]),
        .I1(\if_stage/pc_plus4/cla/cla1/c_out ),
        .O(pc4_OBUF[22]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pc4_OBUF[25]_inst_i_1 
       (.I0(Q[25]),
        .I1(\if_stage/pc_plus4/cla/cla1/c_out ),
        .I2(Q[24]),
        .O(pc4_OBUF[23]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pc4_OBUF[26]_inst_i_1 
       (.I0(Q[26]),
        .I1(\if_stage/pc_plus4/cla/cla1/c_out ),
        .I2(Q[25]),
        .I3(Q[24]),
        .O(pc4_OBUF[24]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pc4_OBUF[27]_inst_i_1 
       (.I0(Q[27]),
        .I1(Q[24]),
        .I2(Q[25]),
        .I3(\if_stage/pc_plus4/cla/cla1/c_out ),
        .I4(Q[26]),
        .O(pc4_OBUF[25]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pc4_OBUF[28]_inst_i_1 
       (.I0(Q[28]),
        .I1(\if_stage/pc_plus4/cla/cla1/c_out ),
        .I2(Q[26]),
        .I3(Q[27]),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(pc4_OBUF[26]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \pc4_OBUF[28]_inst_i_2 
       (.I0(\if_stage/pc_plus4/cla/cla1/cla0/p ),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[20]),
        .I4(Q[21]),
        .I5(\if_stage/pc_plus4/cla/g ),
        .O(\if_stage/pc_plus4/cla/cla1/c_out ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \pc4_OBUF[28]_inst_i_3 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(\if_stage/pc_plus4/cla/cla1/cla0/p ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pc4_OBUF[29]_inst_i_1 
       (.I0(Q[29]),
        .I1(\if_stage/pc_plus4/cla/cla1/cla1/c_out ),
        .I2(Q[28]),
        .O(pc4_OBUF[27]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pc4_OBUF[2]_inst_i_1 
       (.I0(Q[2]),
        .O(pc4_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pc4_OBUF[30]_inst_i_1 
       (.I0(Q[30]),
        .I1(\if_stage/pc_plus4/cla/cla1/cla1/c_out ),
        .I2(Q[29]),
        .I3(Q[28]),
        .O(pc4_OBUF[28]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pc4_OBUF[31]_inst_i_1 
       (.I0(Q[31]),
        .I1(Q[28]),
        .I2(Q[29]),
        .I3(\if_stage/pc_plus4/cla/cla1/cla1/c_out ),
        .I4(Q[30]),
        .O(pc4_OBUF[29]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \pc4_OBUF[31]_inst_i_2 
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(\if_stage/pc_plus4/cla/cla1/c_out ),
        .O(\if_stage/pc_plus4/cla/cla1/cla1/c_out ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pc4_OBUF[3]_inst_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(pc4_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pc4_OBUF[4]_inst_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(pc4_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pc4_OBUF[5]_inst_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(pc4_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pc4_OBUF[6]_inst_i_1 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(pc4_OBUF[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pc4_OBUF[7]_inst_i_1 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(pc4_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pc4_OBUF[8]_inst_i_1 
       (.I0(Q[8]),
        .I1(\if_stage/pc_plus4/cla/cla0/g ),
        .O(pc4_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pc4_OBUF[9]_inst_i_1 
       (.I0(Q[9]),
        .I1(\if_stage/pc_plus4/cla/cla0/g ),
        .I2(Q[8]),
        .O(pc4_OBUF[7]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \q[10]_i_3 
       (.I0(da_OBUF[6]),
        .I1(pcsource),
        .I2(Q[10]),
        .I3(\if_stage/pc_plus4/cla/cla0/g ),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\q_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \q[13]_i_3 
       (.I0(da_OBUF[7]),
        .I1(pcsource),
        .I2(Q[13]),
        .I3(\if_stage/pc_plus4/cla/cla0/cla1/c_out ),
        .I4(Q[12]),
        .O(\q_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \q[14]_i_3 
       (.I0(da_OBUF[8]),
        .I1(pcsource),
        .I2(Q[14]),
        .I3(\if_stage/pc_plus4/cla/cla0/cla1/c_out ),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(\q_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \q[16]_i_3 
       (.I0(da_OBUF[9]),
        .I1(pcsource),
        .I2(Q[16]),
        .I3(\if_stage/pc_plus4/cla/g ),
        .O(\q_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \q[17]_i_3 
       (.I0(da_OBUF[10]),
        .I1(pcsource),
        .I2(Q[17]),
        .I3(\if_stage/pc_plus4/cla/g ),
        .I4(Q[16]),
        .O(\q_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \q[18]_i_3 
       (.I0(da_OBUF[11]),
        .I1(pcsource),
        .I2(Q[18]),
        .I3(\if_stage/pc_plus4/cla/g ),
        .I4(Q[17]),
        .I5(Q[16]),
        .O(\q_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \q[21]_i_3 
       (.I0(da_OBUF[12]),
        .I1(pcsource),
        .I2(Q[21]),
        .I3(\if_stage/pc_plus4/cla/cla1/cla0/c_out ),
        .I4(Q[20]),
        .O(\q_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \q[22]_i_3 
       (.I0(da_OBUF[13]),
        .I1(pcsource),
        .I2(Q[22]),
        .I3(\if_stage/pc_plus4/cla/cla1/cla0/c_out ),
        .I4(Q[21]),
        .I5(Q[20]),
        .O(\q_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \q[24]_i_3 
       (.I0(da_OBUF[14]),
        .I1(pcsource),
        .I2(Q[24]),
        .I3(\if_stage/pc_plus4/cla/cla1/c_out ),
        .O(\q_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \q[25]_i_3 
       (.I0(da_OBUF[15]),
        .I1(pcsource),
        .I2(Q[25]),
        .I3(\if_stage/pc_plus4/cla/cla1/c_out ),
        .I4(Q[24]),
        .O(\q_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \q[26]_i_3 
       (.I0(da_OBUF[16]),
        .I1(pcsource),
        .I2(Q[26]),
        .I3(\if_stage/pc_plus4/cla/cla1/c_out ),
        .I4(Q[25]),
        .I5(Q[24]),
        .O(\q_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \q[29]_i_3 
       (.I0(da_OBUF[17]),
        .I1(pcsource),
        .I2(Q[29]),
        .I3(\if_stage/pc_plus4/cla/cla1/cla1/c_out ),
        .I4(Q[28]),
        .O(\q_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \q[30]_i_3 
       (.I0(da_OBUF[18]),
        .I1(pcsource),
        .I2(Q[30]),
        .I3(\if_stage/pc_plus4/cla/cla1/cla1/c_out ),
        .I4(Q[29]),
        .I5(Q[28]),
        .O(\q_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \q[3]_i_3 
       (.I0(da_OBUF[0]),
        .I1(pcsource),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\q_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \q[4]_i_3 
       (.I0(da_OBUF[1]),
        .I1(pcsource),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\q_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \q[5]_i_3 
       (.I0(da_OBUF[2]),
        .I1(pcsource),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\q_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \q[6]_i_3 
       (.I0(da_OBUF[3]),
        .I1(pcsource),
        .I2(Q[6]),
        .I3(\if_stage/pc_plus4/cla/cla0/cla0/cla0/g ),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\q_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q[6]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\if_stage/pc_plus4/cla/cla0/cla0/cla0/g ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \q[8]_i_3 
       (.I0(da_OBUF[4]),
        .I1(pcsource),
        .I2(Q[8]),
        .I3(\if_stage/pc_plus4/cla/cla0/g ),
        .O(\q_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \q[9]_i_3 
       (.I0(da_OBUF[5]),
        .I1(pcsource),
        .I2(Q[9]),
        .I3(\if_stage/pc_plus4/cla/cla0/g ),
        .I4(Q[8]),
        .O(\q_reg[9]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[26] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[27] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[28] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[29] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[30] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(Q[9]));
endmodule

(* ORIG_REF_NAME = "dffe32" *) 
module dffe32_2
   (D,
    \q_reg[0]_0 ,
    \q_reg[0]_1 ,
    \q_reg[16]_rep__0_0 ,
    \elmem_reg[0] ,
    \ern_reg[0] ,
    \eimm_reg[31] ,
    \q_reg[31]_0 ,
    wmem0__1,
    daluimm,
    \ealuc_reg[3] ,
    dshift,
    dm2reg,
    \esmem_reg[1] ,
    \q_reg[8]_0 ,
    p,
    p_0,
    dwreg,
    \elmem_reg[2] ,
    compare_OBUF,
    dlmem_OBUF,
    \q_reg[2]_0 ,
    \q_reg[1]_0 ,
    \ern_reg[4] ,
    djal,
    \q_reg[31]_1 ,
    \q_reg[31]_2 ,
    \ea_reg[29] ,
    \q_reg[31]_3 ,
    \ea_reg[29]_0 ,
    \q_reg[31]_4 ,
    \eb_reg[15] ,
    \eb_reg[31] ,
    \eb_reg[1] ,
    \q_reg[0]_2 ,
    \q_reg[0]_3 ,
    \q_reg[26]_0 ,
    \q_reg[27]_0 ,
    \q_reg[1]_1 ,
    \q_reg[1]_2 ,
    \q_reg[2]_1 ,
    Q,
    \q_reg[3]_0 ,
    \q_reg[4]_0 ,
    g,
    \q_reg[5]_0 ,
    \q_reg[6]_0 ,
    c_out,
    \q_reg[7]_0 ,
    \q_reg[8]_1 ,
    g_1,
    \q_reg[9]_0 ,
    \q_reg[10]_0 ,
    c_out_2,
    \q_reg[11]_0 ,
    \malu_reg[12] ,
    c_out_3,
    \q_reg[13]_0 ,
    \q_reg[14]_0 ,
    c_out_4,
    \malu_reg[15] ,
    \q_reg[16]_0 ,
    g_5,
    \q_reg[17]_0 ,
    \q_reg[18]_0 ,
    c_out_6,
    \malu_reg[19] ,
    \malu_reg[20] ,
    c_out_7,
    \q_reg[21]_0 ,
    \q_reg[22]_0 ,
    c_out_8,
    \malu_reg[23] ,
    \q_reg[24]_0 ,
    c_out_9,
    \q_reg[25]_0 ,
    \q_reg[26]_1 ,
    c_out_10,
    \malu_reg[27] ,
    \malu_reg[28] ,
    c_out_11,
    \q_reg[29]_0 ,
    \q_reg[29]_1 ,
    \q_reg[30]_0 ,
    \q_reg[30]_1 ,
    \q_reg[31]_5 ,
    \malu_reg[31] ,
    nostall3__17,
    E,
    \q_reg[2]_2 ,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    douta);
  output [31:0]D;
  output \q_reg[0]_0 ;
  output \q_reg[0]_1 ;
  output \q_reg[16]_rep__0_0 ;
  output [31:0]\elmem_reg[0] ;
  output \ern_reg[0] ;
  output \eimm_reg[31] ;
  output \q_reg[31]_0 ;
  output wmem0__1;
  output daluimm;
  output [3:0]\ealuc_reg[3] ;
  output dshift;
  output dm2reg;
  output [1:0]\esmem_reg[1] ;
  output \q_reg[8]_0 ;
  output [1:0]p;
  output [0:0]p_0;
  output dwreg;
  output \elmem_reg[2] ;
  output [1:0]compare_OBUF;
  output [1:0]dlmem_OBUF;
  output [0:0]\q_reg[2]_0 ;
  output \q_reg[1]_0 ;
  output [4:0]\ern_reg[4] ;
  output djal;
  output \q_reg[31]_1 ;
  output \q_reg[31]_2 ;
  output \ea_reg[29] ;
  output \q_reg[31]_3 ;
  output \ea_reg[29]_0 ;
  output \q_reg[31]_4 ;
  output \eb_reg[15] ;
  output \eb_reg[31] ;
  output \eb_reg[1] ;
  input \q_reg[0]_2 ;
  input \q_reg[0]_3 ;
  input \q_reg[26]_0 ;
  input \q_reg[27]_0 ;
  input \q_reg[1]_1 ;
  input \q_reg[1]_2 ;
  input \q_reg[2]_1 ;
  input [26:0]Q;
  input \q_reg[3]_0 ;
  input \q_reg[4]_0 ;
  input [0:0]g;
  input \q_reg[5]_0 ;
  input \q_reg[6]_0 ;
  input c_out;
  input \q_reg[7]_0 ;
  input \q_reg[8]_1 ;
  input [0:0]g_1;
  input \q_reg[9]_0 ;
  input \q_reg[10]_0 ;
  input c_out_2;
  input \q_reg[11]_0 ;
  input \malu_reg[12] ;
  input c_out_3;
  input \q_reg[13]_0 ;
  input \q_reg[14]_0 ;
  input c_out_4;
  input \malu_reg[15] ;
  input \q_reg[16]_0 ;
  input [0:0]g_5;
  input \q_reg[17]_0 ;
  input \q_reg[18]_0 ;
  input c_out_6;
  input \malu_reg[19] ;
  input \malu_reg[20] ;
  input c_out_7;
  input \q_reg[21]_0 ;
  input \q_reg[22]_0 ;
  input c_out_8;
  input \malu_reg[23] ;
  input \q_reg[24]_0 ;
  input c_out_9;
  input \q_reg[25]_0 ;
  input \q_reg[26]_1 ;
  input c_out_10;
  input \malu_reg[27] ;
  input \malu_reg[28] ;
  input c_out_11;
  input \q_reg[29]_0 ;
  input \q_reg[29]_1 ;
  input \q_reg[30]_0 ;
  input \q_reg[30]_1 ;
  input \q_reg[31]_5 ;
  input \malu_reg[31] ;
  input nostall3__17;
  input [0:0]E;
  input [0:0]\q_reg[2]_2 ;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input [31:0]douta;

  wire [31:0]D;
  wire [0:0]E;
  wire [26:0]Q;
  wire c_out;
  wire c_out_10;
  wire c_out_11;
  wire c_out_2;
  wire c_out_3;
  wire c_out_4;
  wire c_out_6;
  wire c_out_7;
  wire c_out_8;
  wire c_out_9;
  wire clock_OBUF_BUFG;
  wire [1:0]compare_OBUF;
  wire \compare_OBUF[1]_inst_i_2_n_0 ;
  wire daluimm;
  wire \dimm_OBUF[31]_inst_i_10_n_0 ;
  wire \dimm_OBUF[31]_inst_i_2_n_0 ;
  wire \dimm_OBUF[31]_inst_i_3_n_0 ;
  wire \dimm_OBUF[31]_inst_i_4_n_0 ;
  wire \dimm_OBUF[31]_inst_i_5_n_0 ;
  wire \dimm_OBUF[31]_inst_i_6_n_0 ;
  wire djal;
  wire [1:0]dlmem_OBUF;
  wire dm2reg;
  wire [31:0]douta;
  wire dshift;
  wire dwreg;
  wire \ea_reg[29] ;
  wire \ea_reg[29]_0 ;
  wire \ealuc[0]_i_3_n_0 ;
  wire \ealuc[0]_i_4_n_0 ;
  wire \ealuc[0]_i_5_n_0 ;
  wire \ealuc[1]_i_3_n_0 ;
  wire \ealuc[1]_i_4_n_0 ;
  wire \ealuc[2]_i_5_n_0 ;
  wire \ealuc[3]_i_3_n_0 ;
  wire \ealuc[3]_i_7_n_0 ;
  wire [3:0]\ealuc_reg[3] ;
  wire \eb_reg[15] ;
  wire \eb_reg[1] ;
  wire \eb_reg[31] ;
  wire \eimm_reg[31] ;
  wire ejal_i_2_n_0;
  wire [31:0]\elmem_reg[0] ;
  wire \elmem_reg[2] ;
  wire \ern[4]_i_2_n_0 ;
  wire \ern[4]_i_3_n_0 ;
  wire \ern[4]_i_4_n_0 ;
  wire \ern_reg[0] ;
  wire [4:0]\ern_reg[4] ;
  wire eshift_i_2_n_0;
  wire [1:0]\esmem_reg[1] ;
  wire ewreg_i_10_n_0;
  wire ewreg_i_2_n_0;
  wire ewreg_i_3_n_0;
  wire ewreg_i_4_n_0;
  wire ewreg_i_7_n_0;
  wire ewreg_i_8_n_0;
  wire ewreg_i_9_n_0;
  wire [0:0]g;
  wire [0:0]g_1;
  wire [0:0]g_5;
  wire [0:0]\id_stage/br_addr/cla/cla0/cla0/cla1/p ;
  wire [0:0]\id_stage/br_addr/cla/cla0/cla1/cla0/p ;
  wire [0:0]\id_stage/br_addr/cla/cla0/cla1/cla1/p ;
  wire \id_stage/cu/i_addiu__0 ;
  wire \id_stage/cu/i_bgez__0 ;
  wire \id_stage/cu/i_bgezal__0 ;
  wire \id_stage/cu/i_bgtz__0 ;
  wire \id_stage/cu/i_jal__0 ;
  wire \id_stage/cu/i_lui__0 ;
  wire \id_stage/cu/i_ori__0 ;
  wire \id_stage/cu/i_sll__0 ;
  wire \id_stage/cu/p_100_in ;
  wire \id_stage/cu/p_107_in ;
  wire \id_stage/cu/p_110_in ;
  wire \id_stage/cu/p_122_in ;
  wire \id_stage/cu/p_135_in ;
  wire \id_stage/cu/p_15_in ;
  wire \id_stage/cu/p_34_in ;
  wire \id_stage/cu/p_4_in ;
  wire \id_stage/cu/p_53_in ;
  wire \id_stage/cu/p_65_in ;
  wire \id_stage/cu/p_87_in ;
  wire \id_stage/cu/p_94_in ;
  wire \id_stage/cu/p_97_in ;
  wire \id_stage/cu/p_9_in ;
  wire \malu_reg[12] ;
  wire \malu_reg[15] ;
  wire \malu_reg[19] ;
  wire \malu_reg[20] ;
  wire \malu_reg[23] ;
  wire \malu_reg[27] ;
  wire \malu_reg[28] ;
  wire \malu_reg[31] ;
  wire nostall3__17;
  wire [1:0]p;
  wire [0:0]p_0;
  wire \q[0]_i_1__0_n_0 ;
  wire \q[10]_i_1__0_n_0 ;
  wire \q[10]_i_2_n_0 ;
  wire \q[11]_i_1__0_n_0 ;
  wire \q[11]_i_2_n_0 ;
  wire \q[12]_i_1__0_n_0 ;
  wire \q[12]_i_2_n_0 ;
  wire \q[13]_i_1__0_n_0 ;
  wire \q[13]_i_2_n_0 ;
  wire \q[14]_i_1__0_n_0 ;
  wire \q[14]_i_2_n_0 ;
  wire \q[15]_i_1__0_n_0 ;
  wire \q[15]_i_2_n_0 ;
  wire \q[16]_i_1__0_n_0 ;
  wire \q[16]_i_2_n_0 ;
  wire \q[16]_rep__0_i_1_n_0 ;
  wire \q[16]_rep_i_1_n_0 ;
  wire \q[17]_i_1__0_n_0 ;
  wire \q[17]_i_2_n_0 ;
  wire \q[17]_rep__0_i_1_n_0 ;
  wire \q[17]_rep_i_1_n_0 ;
  wire \q[18]_i_1__0_n_0 ;
  wire \q[18]_i_2_n_0 ;
  wire \q[19]_i_1__0_n_0 ;
  wire \q[19]_i_2_n_0 ;
  wire \q[1]_i_1__0_n_0 ;
  wire \q[20]_i_1__0_n_0 ;
  wire \q[20]_i_2_n_0 ;
  wire \q[21]_i_1__0_n_0 ;
  wire \q[21]_i_2_n_0 ;
  wire \q[21]_rep__0_i_1_n_0 ;
  wire \q[21]_rep_i_1_n_0 ;
  wire \q[22]_i_1__0_n_0 ;
  wire \q[22]_i_2_n_0 ;
  wire \q[22]_rep__0_i_1_n_0 ;
  wire \q[22]_rep_i_1_n_0 ;
  wire \q[23]_i_1__0_n_0 ;
  wire \q[23]_i_2_n_0 ;
  wire \q[24]_i_1__0_n_0 ;
  wire \q[24]_i_2_n_0 ;
  wire \q[25]_i_1__0_n_0 ;
  wire \q[25]_i_2_n_0 ;
  wire \q[26]_i_1__0_n_0 ;
  wire \q[26]_i_2_n_0 ;
  wire \q[27]_i_1__0_n_0 ;
  wire \q[27]_i_2_n_0 ;
  wire \q[28]_i_1__0_n_0 ;
  wire \q[28]_i_2_n_0 ;
  wire \q[29]_i_1__0_n_0 ;
  wire \q[2]_i_1__1_n_0 ;
  wire \q[2]_i_2_n_0 ;
  wire \q[30]_i_1__0_n_0 ;
  wire \q[31]_i_16_n_0 ;
  wire \q[31]_i_17_n_0 ;
  wire \q[31]_i_19_n_0 ;
  wire \q[31]_i_1__0_n_0 ;
  wire \q[31]_i_20_n_0 ;
  wire \q[31]_i_21_n_0 ;
  wire \q[31]_i_22_n_0 ;
  wire \q[31]_i_29_n_0 ;
  wire \q[31]_i_30_n_0 ;
  wire \q[31]_i_31_n_0 ;
  wire \q[31]_i_32_n_0 ;
  wire \q[31]_i_34_n_0 ;
  wire \q[3]_i_1__0_n_0 ;
  wire \q[3]_i_2_n_0 ;
  wire \q[4]_i_1__0_n_0 ;
  wire \q[4]_i_2_n_0 ;
  wire \q[5]_i_1__0_n_0 ;
  wire \q[5]_i_2_n_0 ;
  wire \q[6]_i_1__0_n_0 ;
  wire \q[6]_i_2_n_0 ;
  wire \q[7]_i_1__0_n_0 ;
  wire \q[7]_i_2_n_0 ;
  wire \q[8]_i_1__0_n_0 ;
  wire \q[8]_i_2_n_0 ;
  wire \q[9]_i_1__0_n_0 ;
  wire \q[9]_i_2_n_0 ;
  wire \q_reg[0]_0 ;
  wire \q_reg[0]_1 ;
  wire \q_reg[0]_2 ;
  wire \q_reg[0]_3 ;
  wire \q_reg[10]_0 ;
  wire \q_reg[11]_0 ;
  wire \q_reg[13]_0 ;
  wire \q_reg[14]_0 ;
  wire \q_reg[16]_0 ;
  wire \q_reg[16]_rep__0_0 ;
  wire \q_reg[17]_0 ;
  wire \q_reg[18]_0 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;
  wire \q_reg[1]_2 ;
  wire \q_reg[21]_0 ;
  wire \q_reg[22]_0 ;
  wire \q_reg[24]_0 ;
  wire \q_reg[25]_0 ;
  wire \q_reg[26]_0 ;
  wire \q_reg[26]_1 ;
  wire \q_reg[27]_0 ;
  wire \q_reg[29]_0 ;
  wire \q_reg[29]_1 ;
  wire [0:0]\q_reg[2]_0 ;
  wire \q_reg[2]_1 ;
  wire [0:0]\q_reg[2]_2 ;
  wire \q_reg[30]_0 ;
  wire \q_reg[30]_1 ;
  wire \q_reg[31]_0 ;
  wire \q_reg[31]_1 ;
  wire \q_reg[31]_2 ;
  wire \q_reg[31]_3 ;
  wire \q_reg[31]_4 ;
  wire \q_reg[31]_5 ;
  wire \q_reg[3]_0 ;
  wire \q_reg[4]_0 ;
  wire \q_reg[5]_0 ;
  wire \q_reg[6]_0 ;
  wire \q_reg[7]_0 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[8]_1 ;
  wire \q_reg[9]_0 ;
  wire reset_IBUF_BUFG;
  wire wmem0__1;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hC0100000)) 
    \compare_OBUF[0]_inst_i_1 
       (.I0(\ern_reg[0] ),
        .I1(\elmem_reg[0] [27]),
        .I2(\compare_OBUF[1]_inst_i_2_n_0 ),
        .I3(\elmem_reg[0] [28]),
        .I4(\elmem_reg[0] [26]),
        .O(compare_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h00800480)) 
    \compare_OBUF[1]_inst_i_1 
       (.I0(\elmem_reg[0] [27]),
        .I1(\compare_OBUF[1]_inst_i_2_n_0 ),
        .I2(\elmem_reg[0] [28]),
        .I3(\elmem_reg[0] [26]),
        .I4(\ern_reg[0] ),
        .O(compare_OBUF[1]));
  LUT3 #(
    .INIT(8'h01)) 
    \compare_OBUF[1]_inst_i_2 
       (.I0(\elmem_reg[0] [30]),
        .I1(\elmem_reg[0] [31]),
        .I2(\elmem_reg[0] [29]),
        .O(\compare_OBUF[1]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dimm_OBUF[31]_inst_i_1 
       (.I0(\dimm_OBUF[31]_inst_i_2_n_0 ),
        .I1(\dimm_OBUF[31]_inst_i_3_n_0 ),
        .I2(\dimm_OBUF[31]_inst_i_4_n_0 ),
        .I3(\dimm_OBUF[31]_inst_i_5_n_0 ),
        .I4(\dimm_OBUF[31]_inst_i_6_n_0 ),
        .I5(\elmem_reg[0] [15]),
        .O(\eimm_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \dimm_OBUF[31]_inst_i_10 
       (.I0(\elmem_reg[0] [29]),
        .I1(\elmem_reg[0] [31]),
        .I2(\elmem_reg[0] [30]),
        .I3(\elmem_reg[0] [28]),
        .O(\dimm_OBUF[31]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEFFFEFEEEFE)) 
    \dimm_OBUF[31]_inst_i_2 
       (.I0(\id_stage/cu/i_bgezal__0 ),
        .I1(\id_stage/cu/i_bgez__0 ),
        .I2(\id_stage/cu/p_34_in ),
        .I3(\elmem_reg[0] [27]),
        .I4(\elmem_reg[0] [26]),
        .I5(\dimm_OBUF[31]_inst_i_10_n_0 ),
        .O(\dimm_OBUF[31]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000340000000C)) 
    \dimm_OBUF[31]_inst_i_3 
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\dimm_OBUF[31]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000000400000)) 
    \dimm_OBUF[31]_inst_i_4 
       (.I0(\ern_reg[0] ),
        .I1(\elmem_reg[0] [20]),
        .I2(\elmem_reg[0] [26]),
        .I3(\elmem_reg[0] [27]),
        .I4(\compare_OBUF[1]_inst_i_2_n_0 ),
        .I5(\elmem_reg[0] [28]),
        .O(\dimm_OBUF[31]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \dimm_OBUF[31]_inst_i_5 
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\dimm_OBUF[31]_inst_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dimm_OBUF[31]_inst_i_6 
       (.I0(\elmem_reg[0] [20]),
        .I1(\id_stage/cu/p_65_in ),
        .I2(\ern_reg[0] ),
        .O(\dimm_OBUF[31]_inst_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \dimm_OBUF[31]_inst_i_7 
       (.I0(\elmem_reg[0] [20]),
        .I1(\id_stage/cu/p_65_in ),
        .I2(\ern_reg[0] ),
        .O(\id_stage/cu/i_bgezal__0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \dimm_OBUF[31]_inst_i_8 
       (.I0(\ern_reg[0] ),
        .I1(\elmem_reg[0] [20]),
        .I2(\id_stage/cu/p_65_in ),
        .O(\id_stage/cu/i_bgez__0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \dimm_OBUF[31]_inst_i_9 
       (.I0(\elmem_reg[0] [28]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .O(\id_stage/cu/p_34_in ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \dlmem_OBUF[0]_inst_i_1 
       (.I0(\elmem_reg[0] [26]),
        .I1(\elmem_reg[0] [27]),
        .I2(\elmem_reg[0] [30]),
        .I3(\elmem_reg[0] [31]),
        .I4(\elmem_reg[0] [29]),
        .O(dlmem_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \dlmem_OBUF[1]_inst_i_1 
       (.I0(\elmem_reg[0] [26]),
        .I1(\elmem_reg[0] [27]),
        .I2(\elmem_reg[0] [30]),
        .I3(\elmem_reg[0] [31]),
        .I4(\elmem_reg[0] [29]),
        .O(dlmem_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \dlmem_OBUF[2]_inst_i_1 
       (.I0(\elmem_reg[0] [28]),
        .I1(\elmem_reg[0] [27]),
        .I2(\elmem_reg[0] [30]),
        .I3(\elmem_reg[0] [31]),
        .I4(\elmem_reg[0] [29]),
        .O(\elmem_reg[2] ));
  LUT6 #(
    .INIT(64'h000000C000000040)) 
    dwmem_OBUF_inst_i_2
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(wmem0__1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \ealuc[0]_i_1 
       (.I0(\id_stage/cu/p_100_in ),
        .I1(\elmem_reg[0] [0]),
        .I2(\id_stage/cu/p_107_in ),
        .I3(\ealuc[0]_i_3_n_0 ),
        .I4(\ealuc[0]_i_4_n_0 ),
        .I5(\ealuc[0]_i_5_n_0 ),
        .O(\ealuc_reg[3] [0]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ealuc[0]_i_2 
       (.I0(\elmem_reg[0] [2]),
        .I1(\elmem_reg[0] [4]),
        .I2(ewreg_i_9_n_0),
        .I3(\elmem_reg[0] [5]),
        .I4(\elmem_reg[0] [3]),
        .I5(\elmem_reg[0] [1]),
        .O(\id_stage/cu/p_100_in ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \ealuc[0]_i_3 
       (.I0(\elmem_reg[0] [28]),
        .I1(\elmem_reg[0] [30]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [29]),
        .I4(\elmem_reg[0] [27]),
        .O(\ealuc[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \ealuc[0]_i_4 
       (.I0(\ealuc[2]_i_5_n_0 ),
        .I1(\ern[4]_i_2_n_0 ),
        .I2(\id_stage/cu/i_sll__0 ),
        .O(\ealuc[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFB88)) 
    \ealuc[0]_i_5 
       (.I0(\id_stage/cu/p_107_in ),
        .I1(\elmem_reg[0] [0]),
        .I2(\elmem_reg[0] [1]),
        .I3(\id_stage/cu/p_97_in ),
        .O(\ealuc[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0880)) 
    \ealuc[1]_i_1 
       (.I0(\elmem_reg[0] [27]),
        .I1(\id_stage/cu/p_87_in ),
        .I2(\elmem_reg[0] [28]),
        .I3(\elmem_reg[0] [26]),
        .I4(\ealuc[1]_i_3_n_0 ),
        .O(\ealuc_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \ealuc[1]_i_2 
       (.I0(\elmem_reg[0] [30]),
        .I1(\elmem_reg[0] [31]),
        .I2(\elmem_reg[0] [29]),
        .O(\id_stage/cu/p_87_in ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFFBFFF8)) 
    \ealuc[1]_i_3 
       (.I0(\id_stage/cu/p_107_in ),
        .I1(\elmem_reg[0] [0]),
        .I2(\ealuc[1]_i_4_n_0 ),
        .I3(\id_stage/cu/p_110_in ),
        .I4(\id_stage/cu/p_97_in ),
        .I5(\elmem_reg[0] [1]),
        .O(\ealuc[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFC4)) 
    \ealuc[1]_i_4 
       (.I0(\elmem_reg[0] [0]),
        .I1(eshift_i_2_n_0),
        .I2(\elmem_reg[0] [1]),
        .I3(\id_stage/cu/i_lui__0 ),
        .O(\ealuc[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \ealuc[1]_i_5 
       (.I0(\elmem_reg[0] [3]),
        .I1(\elmem_reg[0] [5]),
        .I2(ewreg_i_9_n_0),
        .I3(\elmem_reg[0] [4]),
        .I4(\elmem_reg[0] [2]),
        .O(\id_stage/cu/p_97_in ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFEE)) 
    \ealuc[2]_i_1 
       (.I0(\id_stage/cu/i_ori__0 ),
        .I1(\id_stage/cu/p_94_in ),
        .I2(\elmem_reg[0] [0]),
        .I3(\id_stage/cu/p_122_in ),
        .I4(\id_stage/cu/p_9_in ),
        .I5(\ealuc[2]_i_5_n_0 ),
        .O(\ealuc_reg[3] [2]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \ealuc[2]_i_2 
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\id_stage/cu/i_ori__0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \ealuc[2]_i_3 
       (.I0(\elmem_reg[0] [2]),
        .I1(\elmem_reg[0] [5]),
        .I2(\elmem_reg[0] [4]),
        .I3(ewreg_i_9_n_0),
        .I4(\elmem_reg[0] [3]),
        .I5(\elmem_reg[0] [1]),
        .O(\id_stage/cu/p_122_in ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ealuc[2]_i_4 
       (.I0(\id_stage/cu/p_100_in ),
        .I1(\id_stage/cu/i_lui__0 ),
        .O(\id_stage/cu/p_9_in ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \ealuc[2]_i_5 
       (.I0(\elmem_reg[0] [2]),
        .I1(\elmem_reg[0] [5]),
        .I2(\elmem_reg[0] [4]),
        .I3(ewreg_i_9_n_0),
        .I4(\elmem_reg[0] [3]),
        .I5(\elmem_reg[0] [1]),
        .O(\ealuc[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFFFFF8)) 
    \ealuc[3]_i_1 
       (.I0(\id_stage/cu/p_94_in ),
        .I1(\elmem_reg[0] [0]),
        .I2(\ealuc[3]_i_3_n_0 ),
        .I3(\id_stage/cu/p_107_in ),
        .I4(\id_stage/cu/i_addiu__0 ),
        .I5(\id_stage/cu/p_110_in ),
        .O(\ealuc_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \ealuc[3]_i_2 
       (.I0(\elmem_reg[0] [2]),
        .I1(\elmem_reg[0] [4]),
        .I2(ewreg_i_9_n_0),
        .I3(\elmem_reg[0] [5]),
        .I4(\elmem_reg[0] [3]),
        .I5(\elmem_reg[0] [1]),
        .O(\id_stage/cu/p_94_in ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hFFFFFFA8)) 
    \ealuc[3]_i_3 
       (.I0(\elmem_reg[0] [0]),
        .I1(\ealuc[3]_i_7_n_0 ),
        .I2(\id_stage/cu/p_100_in ),
        .I3(\elmem_reg[2] ),
        .I4(\ern[4]_i_2_n_0 ),
        .O(\ealuc[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \ealuc[3]_i_4 
       (.I0(\elmem_reg[0] [1]),
        .I1(\elmem_reg[0] [3]),
        .I2(\elmem_reg[0] [2]),
        .I3(ewreg_i_9_n_0),
        .I4(\elmem_reg[0] [4]),
        .I5(\elmem_reg[0] [5]),
        .O(\id_stage/cu/p_107_in ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \ealuc[3]_i_5 
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\id_stage/cu/i_addiu__0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \ealuc[3]_i_6 
       (.I0(\elmem_reg[0] [2]),
        .I1(\elmem_reg[0] [5]),
        .I2(\elmem_reg[0] [4]),
        .I3(ewreg_i_9_n_0),
        .I4(\elmem_reg[0] [3]),
        .I5(\elmem_reg[0] [1]),
        .O(\id_stage/cu/p_110_in ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \ealuc[3]_i_7 
       (.I0(\elmem_reg[0] [3]),
        .I1(ewreg_i_9_n_0),
        .I2(\elmem_reg[0] [4]),
        .I3(\elmem_reg[0] [5]),
        .I4(\elmem_reg[0] [2]),
        .O(\ealuc[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h001C00FC001C005C)) 
    ealuimm_i_1
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(daluimm));
  LUT6 #(
    .INIT(64'hF8F8F8F8FFF8F8F8)) 
    ejal_i_1
       (.I0(ejal_i_2_n_0),
        .I1(\elmem_reg[0] [0]),
        .I2(\id_stage/cu/i_jal__0 ),
        .I3(\elmem_reg[0] [20]),
        .I4(\id_stage/cu/p_65_in ),
        .I5(\q_reg[27]_0 ),
        .O(djal));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    ejal_i_2
       (.I0(\elmem_reg[0] [2]),
        .I1(\elmem_reg[0] [3]),
        .I2(\elmem_reg[0] [5]),
        .I3(ewreg_i_9_n_0),
        .I4(\elmem_reg[0] [4]),
        .I5(\elmem_reg[0] [1]),
        .O(ejal_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ejal_i_3
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\id_stage/cu/i_jal__0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    ejal_i_4
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\id_stage/cu/p_65_in ));
  LUT6 #(
    .INIT(64'h00000000002F0000)) 
    em2reg_i_1
       (.I0(\elmem_reg[0] [26]),
        .I1(\elmem_reg[0] [28]),
        .I2(\elmem_reg[0] [27]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [31]),
        .I5(\elmem_reg[0] [29]),
        .O(dm2reg));
  LUT6 #(
    .INIT(64'hFFFF0001FFFE0000)) 
    \ern[0]_i_1 
       (.I0(\ern[4]_i_2_n_0 ),
        .I1(\ern[4]_i_3_n_0 ),
        .I2(\ern[4]_i_4_n_0 ),
        .I3(\elmem_reg[2] ),
        .I4(\ern_reg[0] ),
        .I5(\elmem_reg[0] [11]),
        .O(\ern_reg[4] [0]));
  LUT6 #(
    .INIT(64'hFFFF0001FFFE0000)) 
    \ern[1]_i_1 
       (.I0(\ern[4]_i_2_n_0 ),
        .I1(\ern[4]_i_3_n_0 ),
        .I2(\ern[4]_i_4_n_0 ),
        .I3(\elmem_reg[2] ),
        .I4(\elmem_reg[0] [17]),
        .I5(\elmem_reg[0] [12]),
        .O(\ern_reg[4] [1]));
  LUT6 #(
    .INIT(64'hFFFF0001FFFE0000)) 
    \ern[2]_i_1 
       (.I0(\ern[4]_i_2_n_0 ),
        .I1(\ern[4]_i_3_n_0 ),
        .I2(\ern[4]_i_4_n_0 ),
        .I3(\elmem_reg[2] ),
        .I4(\elmem_reg[0] [18]),
        .I5(\elmem_reg[0] [13]),
        .O(\ern_reg[4] [2]));
  LUT6 #(
    .INIT(64'hFFFF0001FFFE0000)) 
    \ern[3]_i_1 
       (.I0(\ern[4]_i_2_n_0 ),
        .I1(\ern[4]_i_3_n_0 ),
        .I2(\ern[4]_i_4_n_0 ),
        .I3(\elmem_reg[2] ),
        .I4(\elmem_reg[0] [19]),
        .I5(\elmem_reg[0] [14]),
        .O(\ern_reg[4] [3]));
  LUT6 #(
    .INIT(64'hFFFF0001FFFE0000)) 
    \ern[4]_i_1 
       (.I0(\ern[4]_i_2_n_0 ),
        .I1(\ern[4]_i_3_n_0 ),
        .I2(\ern[4]_i_4_n_0 ),
        .I3(\elmem_reg[2] ),
        .I4(\elmem_reg[0] [20]),
        .I5(\elmem_reg[0] [15]),
        .O(\ern_reg[4] [4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \ern[4]_i_2 
       (.I0(\elmem_reg[0] [28]),
        .I1(\elmem_reg[0] [30]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [29]),
        .I4(\elmem_reg[0] [27]),
        .O(\ern[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00040034000C0014)) 
    \ern[4]_i_3 
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\ern[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \ern[4]_i_4 
       (.I0(\id_stage/cu/i_lui__0 ),
        .I1(\elmem_reg[0] [23]),
        .I2(\id_stage/cu/p_53_in ),
        .I3(\elmem_reg[0] [5]),
        .I4(\elmem_reg[0] [4]),
        .I5(\elmem_reg[0] [3]),
        .O(\ern[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ern[4]_i_5 
       (.I0(\elmem_reg[0] [30]),
        .I1(\elmem_reg[0] [28]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [26]),
        .I4(\elmem_reg[0] [27]),
        .I5(\elmem_reg[0] [29]),
        .O(\id_stage/cu/p_53_in ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    eshift_i_1
       (.I0(eshift_i_2_n_0),
        .I1(\elmem_reg[0] [1]),
        .I2(\elmem_reg[0] [0]),
        .O(dshift));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    eshift_i_2
       (.I0(\elmem_reg[0] [3]),
        .I1(\elmem_reg[0] [5]),
        .I2(ewreg_i_9_n_0),
        .I3(\elmem_reg[0] [4]),
        .I4(\elmem_reg[0] [2]),
        .O(eshift_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \esmem[0]_i_1 
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\esmem_reg[1] [0]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \esmem[1]_i_1 
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\esmem_reg[1] [1]));
  LUT4 #(
    .INIT(16'h88A8)) 
    ewreg_i_1
       (.I0(E),
        .I1(ewreg_i_2_n_0),
        .I2(ewreg_i_3_n_0),
        .I3(\elmem_reg[0] [0]),
        .O(dwreg));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ewreg_i_10
       (.I0(\elmem_reg[0] [29]),
        .I1(\elmem_reg[0] [31]),
        .I2(\elmem_reg[0] [30]),
        .I3(\elmem_reg[0] [28]),
        .O(ewreg_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ewreg_i_11
       (.I0(ewreg_i_9_n_0),
        .I1(\elmem_reg[0] [4]),
        .I2(\elmem_reg[0] [5]),
        .O(\id_stage/cu/p_135_in ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ewreg_i_2
       (.I0(ewreg_i_4_n_0),
        .I1(\id_stage/cu/i_lui__0 ),
        .I2(\ern[4]_i_3_n_0 ),
        .I3(\id_stage/cu/i_sll__0 ),
        .I4(ewreg_i_7_n_0),
        .I5(ewreg_i_8_n_0),
        .O(ewreg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    ewreg_i_3
       (.I0(\elmem_reg[0] [3]),
        .I1(\elmem_reg[0] [5]),
        .I2(ewreg_i_9_n_0),
        .I3(\elmem_reg[0] [4]),
        .I4(\elmem_reg[0] [2]),
        .O(ewreg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    ewreg_i_4
       (.I0(ejal_i_2_n_0),
        .I1(\elmem_reg[0] [0]),
        .I2(\elmem_reg[0] [20]),
        .I3(\elmem_reg[0] [27]),
        .I4(ewreg_i_10_n_0),
        .I5(\elmem_reg[0] [26]),
        .O(ewreg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ewreg_i_5
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\id_stage/cu/i_lui__0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h10)) 
    ewreg_i_6
       (.I0(\elmem_reg[0] [0]),
        .I1(\elmem_reg[0] [1]),
        .I2(eshift_i_2_n_0),
        .O(\id_stage/cu/i_sll__0 ));
  LUT6 #(
    .INIT(64'h8F88C888AFAAEAAA)) 
    ewreg_i_7
       (.I0(\id_stage/cu/p_97_in ),
        .I1(\elmem_reg[0] [1]),
        .I2(\elmem_reg[0] [3]),
        .I3(\id_stage/cu/p_135_in ),
        .I4(\elmem_reg[0] [2]),
        .I5(\elmem_reg[0] [0]),
        .O(ewreg_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ewreg_i_8
       (.I0(\id_stage/cu/p_100_in ),
        .I1(\ern[4]_i_2_n_0 ),
        .I2(\ealuc[3]_i_7_n_0 ),
        .I3(\elmem_reg[2] ),
        .O(ewreg_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ewreg_i_9
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(ewreg_i_9_n_0));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[0]_i_1 
       (.I0(\q_reg[0]_2 ),
        .I1(\q_reg[0]_3 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[0]_i_1__0 
       (.I0(douta[0]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[10]_i_1 
       (.I0(\q[10]_i_2_n_0 ),
        .I1(\q_reg[10]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[10]_i_1__0 
       (.I0(douta[10]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE1B4)) 
    \q[10]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[8]),
        .I2(\elmem_reg[0] [8]),
        .I3(c_out_2),
        .O(\q[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[11]_i_1 
       (.I0(\q[11]_i_2_n_0 ),
        .I1(\q_reg[11]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[11]_i_1__0 
       (.I0(douta[11]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1B4E1B4B4B4)) 
    \q[11]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[9]),
        .I2(\elmem_reg[0] [9]),
        .I3(c_out_2),
        .I4(Q[8]),
        .I5(\elmem_reg[0] [8]),
        .O(\q[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[12]_i_1 
       (.I0(\q[12]_i_2_n_0 ),
        .I1(\malu_reg[12] ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[12]_i_1__0 
       (.I0(douta[12]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE1B4)) 
    \q[12]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[10]),
        .I2(\elmem_reg[0] [10]),
        .I3(c_out_3),
        .O(\q[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[13]_i_1 
       (.I0(\q[13]_i_2_n_0 ),
        .I1(\q_reg[13]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[13]_i_1__0 
       (.I0(douta[13]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1B4E1B4B4B4)) 
    \q[13]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[11]),
        .I2(\elmem_reg[0] [11]),
        .I3(c_out_3),
        .I4(Q[10]),
        .I5(\elmem_reg[0] [10]),
        .O(\q[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[14]_i_1 
       (.I0(\q[14]_i_2_n_0 ),
        .I1(\q_reg[14]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[14]_i_1__0 
       (.I0(douta[14]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE1B4)) 
    \q[14]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[12]),
        .I2(\elmem_reg[0] [12]),
        .I3(c_out_4),
        .O(\q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[15]_i_1 
       (.I0(\q[15]_i_2_n_0 ),
        .I1(\malu_reg[15] ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[15]_i_1__0 
       (.I0(douta[15]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1B4E1B4B4B4)) 
    \q[15]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[13]),
        .I2(\elmem_reg[0] [13]),
        .I3(c_out_4),
        .I4(Q[12]),
        .I5(\elmem_reg[0] [12]),
        .O(\q[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[16]_i_1 
       (.I0(\q[16]_i_2_n_0 ),
        .I1(\q_reg[16]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[16]_i_1__0 
       (.I0(douta[16]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE1B4)) 
    \q[16]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[14]),
        .I2(\elmem_reg[0] [14]),
        .I3(g_5),
        .O(\q[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[16]_rep__0_i_1 
       (.I0(douta[16]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[16]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[16]_rep_i_1 
       (.I0(douta[16]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[16]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[17]_i_1 
       (.I0(\q[17]_i_2_n_0 ),
        .I1(\q_reg[17]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \q[17]_i_11 
       (.I0(\elmem_reg[0] [11]),
        .I1(Q[11]),
        .I2(\elmem_reg[0] [10]),
        .I3(Q[10]),
        .O(\id_stage/br_addr/cla/cla0/cla1/cla1/p ));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \q[17]_i_12 
       (.I0(\elmem_reg[0] [7]),
        .I1(Q[7]),
        .I2(\elmem_reg[0] [6]),
        .I3(Q[6]),
        .O(\id_stage/br_addr/cla/cla0/cla1/cla0/p ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[17]_i_1__0 
       (.I0(douta[17]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1B4E1B4B4B4)) 
    \q[17]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[15]),
        .I2(\elmem_reg[0] [15]),
        .I3(g_5),
        .I4(Q[14]),
        .I5(\elmem_reg[0] [14]),
        .O(\q[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \q[17]_i_7 
       (.I0(Q[12]),
        .I1(\elmem_reg[0] [12]),
        .I2(Q[13]),
        .I3(\elmem_reg[0] [13]),
        .I4(\id_stage/br_addr/cla/cla0/cla1/cla1/p ),
        .O(p[1]));
  LUT5 #(
    .INIT(32'hEEE00000)) 
    \q[17]_i_8 
       (.I0(Q[8]),
        .I1(\elmem_reg[0] [8]),
        .I2(Q[9]),
        .I3(\elmem_reg[0] [9]),
        .I4(\id_stage/br_addr/cla/cla0/cla1/cla0/p ),
        .O(p[0]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[17]_rep__0_i_1 
       (.I0(douta[17]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[17]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[17]_rep_i_1 
       (.I0(douta[17]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[17]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[18]_i_1 
       (.I0(\q[18]_i_2_n_0 ),
        .I1(\q_reg[18]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[18]_i_1__0 
       (.I0(douta[18]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \q[18]_i_2 
       (.I0(\ern_reg[0] ),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(Q[16]),
        .I3(\eimm_reg[31] ),
        .I4(c_out_6),
        .O(\q[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[19]_i_1 
       (.I0(\q[19]_i_2_n_0 ),
        .I1(\malu_reg[19] ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[19]_i_1__0 
       (.I0(douta[19]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B88BB8)) 
    \q[19]_i_2 
       (.I0(\elmem_reg[0] [17]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(Q[17]),
        .I3(\eimm_reg[31] ),
        .I4(c_out_6),
        .I5(Q[16]),
        .O(\q[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[1]_i_1 
       (.I0(\q_reg[1]_1 ),
        .I1(\q_reg[1]_2 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[1]_i_1__0 
       (.I0(douta[1]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[20]_i_1 
       (.I0(\q[20]_i_2_n_0 ),
        .I1(\malu_reg[20] ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[20]_i_1__0 
       (.I0(douta[20]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[20]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \q[20]_i_2 
       (.I0(\elmem_reg[0] [18]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(Q[18]),
        .I3(\eimm_reg[31] ),
        .I4(c_out_7),
        .O(\q[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[21]_i_1 
       (.I0(\q[21]_i_2_n_0 ),
        .I1(\q_reg[21]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[21]_i_1__0 
       (.I0(douta[21]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B88BB8)) 
    \q[21]_i_2 
       (.I0(\elmem_reg[0] [19]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(Q[19]),
        .I3(\eimm_reg[31] ),
        .I4(c_out_7),
        .I5(Q[18]),
        .O(\q[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \q[21]_i_6 
       (.I0(\elmem_reg[0] [15]),
        .I1(Q[15]),
        .I2(\elmem_reg[0] [14]),
        .I3(Q[14]),
        .O(p_0));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[21]_rep__0_i_1 
       (.I0(douta[21]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[21]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[21]_rep_i_1 
       (.I0(douta[21]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[21]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[22]_i_1 
       (.I0(\q[22]_i_2_n_0 ),
        .I1(\q_reg[22]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[22]_i_1__0 
       (.I0(douta[22]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[22]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \q[22]_i_2 
       (.I0(\elmem_reg[0] [20]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(Q[20]),
        .I3(\eimm_reg[31] ),
        .I4(c_out_8),
        .O(\q[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[22]_rep__0_i_1 
       (.I0(douta[22]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[22]_rep__0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[22]_rep_i_1 
       (.I0(douta[22]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[22]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[23]_i_1 
       (.I0(\q[23]_i_2_n_0 ),
        .I1(\malu_reg[23] ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[23]_i_1__0 
       (.I0(douta[23]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B88BB8)) 
    \q[23]_i_2 
       (.I0(\elmem_reg[0] [21]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(Q[21]),
        .I3(\eimm_reg[31] ),
        .I4(c_out_8),
        .I5(Q[20]),
        .O(\q[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[24]_i_1 
       (.I0(\q[24]_i_2_n_0 ),
        .I1(\q_reg[24]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[24]_i_1__0 
       (.I0(douta[24]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[24]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \q[24]_i_2 
       (.I0(\elmem_reg[0] [22]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(Q[22]),
        .I3(\eimm_reg[31] ),
        .I4(c_out_9),
        .O(\q[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[25]_i_1 
       (.I0(\q[25]_i_2_n_0 ),
        .I1(\q_reg[25]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[25]_i_1__0 
       (.I0(douta[25]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B88BB8)) 
    \q[25]_i_2 
       (.I0(\elmem_reg[0] [23]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(Q[23]),
        .I3(\eimm_reg[31] ),
        .I4(c_out_9),
        .I5(Q[22]),
        .O(\q[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[26]_i_1 
       (.I0(\q[26]_i_2_n_0 ),
        .I1(\q_reg[26]_1 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[26]_i_1__0 
       (.I0(douta[26]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[26]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \q[26]_i_2 
       (.I0(\elmem_reg[0] [24]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(Q[24]),
        .I3(\eimm_reg[31] ),
        .I4(c_out_10),
        .O(\q[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[27]_i_1 
       (.I0(\q[27]_i_2_n_0 ),
        .I1(\malu_reg[27] ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[27]_i_1__0 
       (.I0(douta[27]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB88BB8B8B8B88BB8)) 
    \q[27]_i_2 
       (.I0(\elmem_reg[0] [25]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(Q[25]),
        .I3(\eimm_reg[31] ),
        .I4(c_out_10),
        .I5(Q[24]),
        .O(\q[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[28]_i_1 
       (.I0(\q[28]_i_2_n_0 ),
        .I1(\malu_reg[28] ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[28]_i_1__0 
       (.I0(douta[28]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hC99C)) 
    \q[28]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[26]),
        .I2(\eimm_reg[31] ),
        .I3(c_out_11),
        .O(\q[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[29]_i_1 
       (.I0(\q_reg[29]_0 ),
        .I1(\q_reg[29]_1 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[29]_i_1__0 
       (.I0(douta[29]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[2]_i_1 
       (.I0(\q[2]_i_2_n_0 ),
        .I1(\q_reg[2]_1 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    \q[2]_i_1__0 
       (.I0(\q_reg[2]_2 ),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[2]_i_1__1 
       (.I0(douta[2]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \q[2]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[0]),
        .I2(\elmem_reg[0] [0]),
        .O(\q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[30]_i_1 
       (.I0(\q_reg[30]_0 ),
        .I1(\q_reg[30]_1 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[30]_i_1__0 
       (.I0(douta[30]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \q[31]_i_1 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(\q_reg[0]_0 ),
        .I2(\q_reg[26]_0 ),
        .I3(\q_reg[0]_1 ),
        .I4(\q_reg[27]_0 ),
        .I5(E),
        .O(\q_reg[31]_2 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \q[31]_i_10 
       (.I0(\elmem_reg[0] [28]),
        .I1(\elmem_reg[0] [30]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [29]),
        .I4(\elmem_reg[0] [27]),
        .O(\q_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hC020)) 
    \q[31]_i_12 
       (.I0(\elmem_reg[0] [26]),
        .I1(\elmem_reg[0] [27]),
        .I2(\compare_OBUF[1]_inst_i_2_n_0 ),
        .I3(\elmem_reg[0] [28]),
        .O(\q_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q[31]_i_16 
       (.I0(\q[31]_i_29_n_0 ),
        .I1(\id_stage/cu/p_15_in ),
        .I2(\q[31]_i_30_n_0 ),
        .I3(ewreg_i_7_n_0),
        .I4(nostall3__17),
        .I5(\ern[4]_i_3_n_0 ),
        .O(\q[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00010008)) 
    \q[31]_i_17 
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .O(\q[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAAAAAA)) 
    \q[31]_i_18 
       (.I0(\ealuc[3]_i_7_n_0 ),
        .I1(\elmem_reg[0] [5]),
        .I2(ewreg_i_9_n_0),
        .I3(\elmem_reg[0] [4]),
        .I4(\elmem_reg[0] [3]),
        .I5(\elmem_reg[0] [2]),
        .O(\id_stage/cu/p_15_in ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \q[31]_i_19 
       (.I0(\q[31]_i_31_n_0 ),
        .I1(\elmem_reg[0] [23]),
        .I2(\q[31]_i_32_n_0 ),
        .I3(\id_stage/cu/p_4_in ),
        .O(\q[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[31]_i_1__0 
       (.I0(douta[31]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[31]_i_2 
       (.I0(\q_reg[31]_5 ),
        .I1(\malu_reg[31] ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFEFEEEE)) 
    \q[31]_i_20 
       (.I0(ewreg_i_7_n_0),
        .I1(\ern[4]_i_4_n_0 ),
        .I2(\elmem_reg[0] [0]),
        .I3(\elmem_reg[0] [1]),
        .I4(eshift_i_2_n_0),
        .O(\q[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \q[31]_i_21 
       (.I0(ejal_i_2_n_0),
        .I1(\q[31]_i_34_n_0 ),
        .I2(\elmem_reg[0] [0]),
        .I3(\id_stage/cu/i_bgtz__0 ),
        .O(\q[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \q[31]_i_22 
       (.I0(\elmem_reg[0] [28]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [27]),
        .I5(\elmem_reg[0] [26]),
        .O(\q[31]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \q[31]_i_28 
       (.I0(\elmem_reg[0] [30]),
        .I1(\elmem_reg[0] [31]),
        .I2(\elmem_reg[0] [29]),
        .I3(\elmem_reg[0] [28]),
        .I4(\elmem_reg[0] [27]),
        .O(\q_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00040200)) 
    \q[31]_i_29 
       (.I0(\elmem_reg[0] [29]),
        .I1(\elmem_reg[0] [31]),
        .I2(\elmem_reg[0] [30]),
        .I3(\elmem_reg[0] [27]),
        .I4(\elmem_reg[0] [28]),
        .O(\q[31]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \q[31]_i_30 
       (.I0(\elmem_reg[0] [30]),
        .I1(\elmem_reg[0] [31]),
        .I2(\elmem_reg[0] [29]),
        .I3(\elmem_reg[0] [28]),
        .I4(\elmem_reg[0] [27]),
        .O(\q[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00140030001C0010)) 
    \q[31]_i_31 
       (.I0(\elmem_reg[0] [27]),
        .I1(\elmem_reg[0] [29]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [30]),
        .I4(\elmem_reg[0] [28]),
        .I5(\elmem_reg[0] [26]),
        .O(\q[31]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \q[31]_i_32 
       (.I0(\id_stage/cu/p_53_in ),
        .I1(\elmem_reg[0] [5]),
        .I2(\elmem_reg[0] [4]),
        .I3(\elmem_reg[0] [3]),
        .O(\q[31]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \q[31]_i_33 
       (.I0(\elmem_reg[0] [28]),
        .I1(\elmem_reg[0] [30]),
        .I2(\elmem_reg[0] [31]),
        .I3(\elmem_reg[0] [29]),
        .I4(\elmem_reg[0] [27]),
        .O(\id_stage/cu/p_4_in ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \q[31]_i_34 
       (.I0(\elmem_reg[0] [2]),
        .I1(\elmem_reg[0] [4]),
        .I2(ewreg_i_9_n_0),
        .I3(\elmem_reg[0] [5]),
        .I4(\elmem_reg[0] [3]),
        .I5(\elmem_reg[0] [1]),
        .O(\q[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \q[31]_i_35 
       (.I0(\elmem_reg[0] [26]),
        .I1(\elmem_reg[0] [28]),
        .I2(\elmem_reg[0] [29]),
        .I3(\elmem_reg[0] [31]),
        .I4(\elmem_reg[0] [30]),
        .I5(\elmem_reg[0] [27]),
        .O(\id_stage/cu/i_bgtz__0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \q[31]_i_3__0 
       (.I0(\q_reg[0]_0 ),
        .I1(ejal_i_2_n_0),
        .O(\q_reg[16]_rep__0_0 ));
  LUT6 #(
    .INIT(64'h0505050505050507)) 
    \q[31]_i_6 
       (.I0(\q[31]_i_16_n_0 ),
        .I1(\q[31]_i_17_n_0 ),
        .I2(wmem0__1),
        .I3(\id_stage/cu/p_15_in ),
        .I4(\q[31]_i_19_n_0 ),
        .I5(\q[31]_i_20_n_0 ),
        .O(\q_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    \q[31]_i_7 
       (.I0(\id_stage/cu/p_122_in ),
        .I1(\elmem_reg[0] [0]),
        .I2(\q[31]_i_21_n_0 ),
        .I3(\q[31]_i_22_n_0 ),
        .I4(\id_stage/cu/p_65_in ),
        .O(\q_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[3]_i_1 
       (.I0(\q[3]_i_2_n_0 ),
        .I1(\q_reg[3]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[3]_i_1__0 
       (.I0(douta[3]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hE1B4B4B4)) 
    \q[3]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[1]),
        .I2(\elmem_reg[0] [1]),
        .I3(Q[0]),
        .I4(\elmem_reg[0] [0]),
        .O(\q[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[4]_i_1 
       (.I0(\q[4]_i_2_n_0 ),
        .I1(\q_reg[4]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[4]_i_1__0 
       (.I0(douta[4]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE1B4)) 
    \q[4]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[2]),
        .I2(\elmem_reg[0] [2]),
        .I3(g),
        .O(\q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[5]_i_1 
       (.I0(\q[5]_i_2_n_0 ),
        .I1(\q_reg[5]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[5]_i_1__0 
       (.I0(douta[5]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1B4E1B4B4B4)) 
    \q[5]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[3]),
        .I2(\elmem_reg[0] [3]),
        .I3(g),
        .I4(Q[2]),
        .I5(\elmem_reg[0] [2]),
        .O(\q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[6]_i_1 
       (.I0(\q[6]_i_2_n_0 ),
        .I1(\q_reg[6]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[6]_i_1__0 
       (.I0(douta[6]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE1B4)) 
    \q[6]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[4]),
        .I2(\elmem_reg[0] [4]),
        .I3(c_out),
        .O(\q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[7]_i_1 
       (.I0(\q[7]_i_2_n_0 ),
        .I1(\q_reg[7]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[7]_i_1__0 
       (.I0(douta[7]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1B4E1B4B4B4)) 
    \q[7]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[5]),
        .I2(\elmem_reg[0] [5]),
        .I3(c_out),
        .I4(Q[4]),
        .I5(\elmem_reg[0] [4]),
        .O(\q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[8]_i_1 
       (.I0(\q[8]_i_2_n_0 ),
        .I1(\q_reg[8]_1 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[8]_i_1__0 
       (.I0(douta[8]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hE1B4)) 
    \q[8]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[6]),
        .I2(\elmem_reg[0] [6]),
        .I3(g_1),
        .O(\q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAACAAACAAAAAAAC)) 
    \q[9]_i_1 
       (.I0(\q[9]_i_2_n_0 ),
        .I1(\q_reg[9]_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[9]_i_1__0 
       (.I0(douta[9]),
        .I1(\q_reg[16]_rep__0_0 ),
        .I2(\q_reg[0]_0 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[0]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(\q[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE1E1E1B4E1B4B4B4)) 
    \q[9]_i_2 
       (.I0(\q_reg[16]_rep__0_0 ),
        .I1(Q[7]),
        .I2(\elmem_reg[0] [7]),
        .I3(g_1),
        .I4(Q[6]),
        .I5(\elmem_reg[0] [6]),
        .O(\q[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A80000000000)) 
    \q[9]_i_6 
       (.I0(\id_stage/br_addr/cla/cla0/cla0/cla1/p ),
        .I1(\elmem_reg[0] [5]),
        .I2(Q[5]),
        .I3(\elmem_reg[0] [4]),
        .I4(Q[4]),
        .I5(g),
        .O(\q_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hEEE0)) 
    \q[9]_i_7 
       (.I0(\elmem_reg[0] [3]),
        .I1(Q[3]),
        .I2(\elmem_reg[0] [2]),
        .I3(Q[2]),
        .O(\id_stage/br_addr/cla/cla0/cla0/cla1/p ));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[0]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[10]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[11]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[12]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[13]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[14]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[15]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [15]));
  (* ORIG_CELL_NAME = "q_reg[16]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[16]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [16]));
  (* ORIG_CELL_NAME = "q_reg[16]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[16]_rep 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[16]_rep_i_1_n_0 ),
        .Q(\ern_reg[0] ));
  (* ORIG_CELL_NAME = "q_reg[16]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[16]_rep__0 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[16]_rep__0_i_1_n_0 ),
        .Q(\eb_reg[1] ));
  (* ORIG_CELL_NAME = "q_reg[17]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[17]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [17]));
  (* ORIG_CELL_NAME = "q_reg[17]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[17]_rep 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[17]_rep_i_1_n_0 ),
        .Q(\eb_reg[15] ));
  (* ORIG_CELL_NAME = "q_reg[17]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[17]_rep__0 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[17]_rep__0_i_1_n_0 ),
        .Q(\eb_reg[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[18]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[19]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[1]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[20]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [20]));
  (* ORIG_CELL_NAME = "q_reg[21]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[21]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [21]));
  (* ORIG_CELL_NAME = "q_reg[21]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[21]_rep 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[21]_rep_i_1_n_0 ),
        .Q(\ea_reg[29]_0 ));
  (* ORIG_CELL_NAME = "q_reg[21]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[21]_rep__0 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[21]_rep__0_i_1_n_0 ),
        .Q(\q_reg[31]_4 ));
  (* ORIG_CELL_NAME = "q_reg[22]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[22]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [22]));
  (* ORIG_CELL_NAME = "q_reg[22]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[22]_rep 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[22]_rep_i_1_n_0 ),
        .Q(\ea_reg[29] ));
  (* ORIG_CELL_NAME = "q_reg[22]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[22]_rep__0 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[22]_rep__0_i_1_n_0 ),
        .Q(\q_reg[31]_3 ));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[23]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[24]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[25]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[26] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[26]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[27] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[27]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[28] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[28]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[29] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[29]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[2]_i_1__1_n_0 ),
        .Q(\elmem_reg[0] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[30] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[30]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[31]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[3]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[4]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[5]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[6]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[7]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[8]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(\q_reg[31]_2 ),
        .CLR(reset_IBUF_BUFG),
        .D(\q[9]_i_1__0_n_0 ),
        .Q(\elmem_reg[0] [9]));
endmodule

(* ORIG_REF_NAME = "dffe32" *) 
module dffe32_3
   (\q_reg[29]_0 ,
    Q,
    c_out,
    \q_reg[30]_0 ,
    \q_reg[31]_0 ,
    c_out_0,
    c_out_1,
    g,
    c_out_2,
    c_out_3,
    c_out_4,
    g_5,
    c_out_6,
    c_out_7,
    c_out_8,
    c_out_9,
    g_10,
    \q_reg[1]_0 ,
    \q_reg[0]_0 ,
    \q_reg[28]_0 ,
    \q_reg[15]_0 ,
    \q_reg[15]_1 ,
    \q_reg[15]_2 ,
    p,
    \q_reg[5]_0 ,
    E,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    D,
    pc4_OBUF,
    \q_reg[28]_1 ,
    \q_reg[26]_0 ,
    \q_reg[26]_1 ,
    \q_reg[27]_0 ,
    \q_reg[1]_1 );
  output \q_reg[29]_0 ;
  output [31:0]Q;
  output c_out;
  output \q_reg[30]_0 ;
  output \q_reg[31]_0 ;
  output c_out_0;
  output c_out_1;
  output [0:0]g;
  output c_out_2;
  output c_out_3;
  output c_out_4;
  output [0:0]g_5;
  output c_out_6;
  output c_out_7;
  output c_out_8;
  output c_out_9;
  output [0:0]g_10;
  output \q_reg[1]_0 ;
  output \q_reg[0]_0 ;
  input \q_reg[28]_0 ;
  input \q_reg[15]_0 ;
  input [0:0]\q_reg[15]_1 ;
  input [15:0]\q_reg[15]_2 ;
  input [1:0]p;
  input \q_reg[5]_0 ;
  input [0:0]E;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input [0:0]D;
  input [28:0]pc4_OBUF;
  input \q_reg[28]_1 ;
  input \q_reg[26]_0 ;
  input \q_reg[26]_1 ;
  input \q_reg[27]_0 ;
  input [1:0]\q_reg[1]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire c_out;
  wire c_out_0;
  wire c_out_1;
  wire c_out_2;
  wire c_out_3;
  wire c_out_4;
  wire c_out_6;
  wire c_out_7;
  wire c_out_8;
  wire c_out_9;
  wire clock_OBUF_BUFG;
  wire [0:0]g;
  wire [0:0]g_10;
  wire [0:0]g_5;
  wire [0:0]\id_stage/br_addr/cla/cla0/cla0/cla1/g ;
  wire [0:0]\id_stage/br_addr/cla/cla0/cla1/cla0/g ;
  wire [0:0]\id_stage/br_addr/cla/cla0/cla1/cla1/g ;
  wire [1:0]\id_stage/br_addr/cla/cla0/cla1/g ;
  wire [0:0]\id_stage/br_addr/cla/cla1/cla0/cla0/g ;
  wire [1:1]\id_stage/br_addr/cla/cla1/cla0/cla0/p ;
  wire [0:0]\id_stage/br_addr/cla/cla1/cla0/g ;
  wire [1:0]\id_stage/br_addr/cla/cla1/cla0/p ;
  wire \id_stage/br_addr/cla/cla1/cla1/cla1/c_out ;
  wire [0:0]\id_stage/br_addr/cla/cla1/g ;
  wire [1:0]p;
  wire [31:0]p_1_in;
  wire [28:0]pc4_OBUF;
  wire \q_reg[0]_0 ;
  wire \q_reg[15]_0 ;
  wire [0:0]\q_reg[15]_1 ;
  wire [15:0]\q_reg[15]_2 ;
  wire \q_reg[1]_0 ;
  wire [1:0]\q_reg[1]_1 ;
  wire \q_reg[26]_0 ;
  wire \q_reg[26]_1 ;
  wire \q_reg[27]_0 ;
  wire \q_reg[28]_0 ;
  wire \q_reg[28]_1 ;
  wire \q_reg[29]_0 ;
  wire \q_reg[30]_0 ;
  wire \q_reg[31]_0 ;
  wire \q_reg[5]_0 ;
  wire reset_IBUF_BUFG;

  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[0]_i_1 
       (.I0(\q_reg[1]_1 [0]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[0]_i_2 
       (.I0(Q[0]),
        .I1(\q_reg[28]_0 ),
        .O(\q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[10]_i_1 
       (.I0(pc4_OBUF[7]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[11]_i_1 
       (.I0(pc4_OBUF[8]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFCE8E8C0)) 
    \q[11]_i_4 
       (.I0(g_5),
        .I1(\q_reg[15]_2 [7]),
        .I2(Q[9]),
        .I3(\q_reg[15]_2 [6]),
        .I4(Q[8]),
        .O(c_out_8));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[12]_i_1 
       (.I0(pc4_OBUF[9]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[13]_i_1 
       (.I0(pc4_OBUF[10]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \q[13]_i_4 
       (.I0(\id_stage/br_addr/cla/cla0/cla1/g [0]),
        .I1(g_5),
        .I2(p[0]),
        .O(c_out_7));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[14]_i_1 
       (.I0(pc4_OBUF[11]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[15]_i_1 
       (.I0(pc4_OBUF[12]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFCE8E8C0)) 
    \q[15]_i_4 
       (.I0(c_out_7),
        .I1(\q_reg[15]_2 [11]),
        .I2(Q[13]),
        .I3(\q_reg[15]_2 [10]),
        .I4(Q[12]),
        .O(c_out_6));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[16]_i_1 
       (.I0(pc4_OBUF[13]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[17]_i_1 
       (.I0(pc4_OBUF[14]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \q[17]_i_10 
       (.I0(Q[12]),
        .I1(\q_reg[15]_2 [10]),
        .I2(Q[13]),
        .I3(\q_reg[15]_2 [11]),
        .O(\id_stage/br_addr/cla/cla0/cla1/cla1/g ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFECCEECC)) 
    \q[17]_i_4 
       (.I0(\id_stage/br_addr/cla/cla0/cla1/g [0]),
        .I1(\id_stage/br_addr/cla/cla0/cla1/g [1]),
        .I2(g_5),
        .I3(p[1]),
        .I4(p[0]),
        .O(g));
  LUT5 #(
    .INIT(32'hFCE8E8C0)) 
    \q[17]_i_5 
       (.I0(\id_stage/br_addr/cla/cla0/cla1/cla0/g ),
        .I1(\q_reg[15]_2 [9]),
        .I2(Q[11]),
        .I3(\q_reg[15]_2 [8]),
        .I4(Q[10]),
        .O(\id_stage/br_addr/cla/cla0/cla1/g [0]));
  LUT5 #(
    .INIT(32'hFCE8E8C0)) 
    \q[17]_i_6 
       (.I0(\id_stage/br_addr/cla/cla0/cla1/cla1/g ),
        .I1(\q_reg[15]_2 [13]),
        .I2(Q[15]),
        .I3(\q_reg[15]_2 [12]),
        .I4(Q[14]),
        .O(\id_stage/br_addr/cla/cla0/cla1/g [1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \q[17]_i_9 
       (.I0(Q[8]),
        .I1(\q_reg[15]_2 [6]),
        .I2(Q[9]),
        .I3(\q_reg[15]_2 [7]),
        .O(\id_stage/br_addr/cla/cla0/cla1/cla0/g ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[18]_i_1 
       (.I0(pc4_OBUF[15]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[19]_i_1 
       (.I0(pc4_OBUF[16]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFCE8E8C0)) 
    \q[19]_i_4 
       (.I0(g),
        .I1(\q_reg[15]_2 [15]),
        .I2(Q[17]),
        .I3(\q_reg[15]_2 [14]),
        .I4(Q[16]),
        .O(c_out_4));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[1]_i_1 
       (.I0(\q_reg[1]_1 [1]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q[1]_i_2 
       (.I0(Q[1]),
        .I1(\q_reg[28]_0 ),
        .O(\q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[20]_i_1 
       (.I0(pc4_OBUF[17]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[21]_i_1 
       (.I0(pc4_OBUF[18]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'hFFE0FE00FFA0FA00)) 
    \q[21]_i_4 
       (.I0(\id_stage/br_addr/cla/cla1/cla0/cla0/g ),
        .I1(g),
        .I2(Q[18]),
        .I3(\q_reg[15]_0 ),
        .I4(Q[19]),
        .I5(\q_reg[15]_1 ),
        .O(c_out_3));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \q[21]_i_5 
       (.I0(Q[16]),
        .I1(\q_reg[15]_2 [14]),
        .I2(Q[17]),
        .I3(\q_reg[15]_2 [15]),
        .O(\id_stage/br_addr/cla/cla1/cla0/cla0/g ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[22]_i_1 
       (.I0(pc4_OBUF[19]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[23]_i_1 
       (.I0(pc4_OBUF[20]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'hF8E0)) 
    \q[23]_i_4 
       (.I0(c_out_3),
        .I1(Q[21]),
        .I2(\q_reg[15]_0 ),
        .I3(Q[20]),
        .O(c_out_2));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[24]_i_1 
       (.I0(pc4_OBUF[21]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[25]_i_1 
       (.I0(pc4_OBUF[22]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[25]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \q[25]_i_4 
       (.I0(\id_stage/br_addr/cla/cla1/g ),
        .I1(g),
        .I2(\id_stage/br_addr/cla/cla1/cla0/p [1]),
        .I3(\id_stage/br_addr/cla/cla1/cla0/p [0]),
        .O(c_out_0));
  LUT6 #(
    .INIT(64'hFFFF8000FFFE0000)) 
    \q[25]_i_5 
       (.I0(\id_stage/br_addr/cla/cla1/cla0/g ),
        .I1(Q[22]),
        .I2(Q[23]),
        .I3(Q[20]),
        .I4(\q_reg[15]_0 ),
        .I5(Q[21]),
        .O(\id_stage/br_addr/cla/cla1/g ));
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \q[25]_i_6 
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(\q_reg[15]_0 ),
        .I4(Q[21]),
        .O(\id_stage/br_addr/cla/cla1/cla0/p [1]));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    \q[25]_i_7 
       (.I0(\id_stage/br_addr/cla/cla1/cla0/cla0/p ),
        .I1(Q[16]),
        .I2(\q_reg[15]_2 [14]),
        .I3(Q[17]),
        .I4(\q_reg[15]_2 [15]),
        .O(\id_stage/br_addr/cla/cla1/cla0/p [0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF8E0)) 
    \q[25]_i_8 
       (.I0(\id_stage/br_addr/cla/cla1/cla0/cla0/g ),
        .I1(Q[19]),
        .I2(\q_reg[15]_0 ),
        .I3(Q[18]),
        .O(\id_stage/br_addr/cla/cla1/cla0/g ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hEC)) 
    \q[25]_i_9 
       (.I0(Q[19]),
        .I1(\q_reg[15]_0 ),
        .I2(Q[18]),
        .O(\id_stage/br_addr/cla/cla1/cla0/cla0/p ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[26]_i_1 
       (.I0(pc4_OBUF[23]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[27]_i_1 
       (.I0(pc4_OBUF[24]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[27]));
  LUT4 #(
    .INIT(16'hF8E0)) 
    \q[27]_i_4 
       (.I0(c_out_0),
        .I1(Q[25]),
        .I2(\q_reg[15]_0 ),
        .I3(Q[24]),
        .O(c_out_1));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[28]_i_1 
       (.I0(pc4_OBUF[25]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[29]_i_1 
       (.I0(pc4_OBUF[26]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hC9CCCC9C)) 
    \q[29]_i_2 
       (.I0(\q_reg[28]_0 ),
        .I1(Q[29]),
        .I2(\q_reg[15]_0 ),
        .I3(c_out),
        .I4(Q[28]),
        .O(\q_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[30]_i_1 
       (.I0(pc4_OBUF[27]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'hC9CCCCCCCCCCCC9C)) 
    \q[30]_i_2 
       (.I0(\q_reg[28]_0 ),
        .I1(Q[30]),
        .I2(\q_reg[15]_0 ),
        .I3(c_out),
        .I4(Q[29]),
        .I5(Q[28]),
        .O(\q_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFFFF8000FFFE0000)) 
    \q[30]_i_4 
       (.I0(c_out_0),
        .I1(Q[26]),
        .I2(Q[27]),
        .I3(Q[24]),
        .I4(\q_reg[15]_0 ),
        .I5(Q[25]),
        .O(c_out));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[31]_i_2 
       (.I0(pc4_OBUF[28]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hF8E0)) 
    \q[31]_i_23 
       (.I0(c_out),
        .I1(Q[29]),
        .I2(\q_reg[15]_0 ),
        .I3(Q[28]),
        .O(\id_stage/br_addr/cla/cla1/cla1/cla1/c_out ));
  LUT5 #(
    .INIT(32'hC9CCCC9C)) 
    \q[31]_i_8 
       (.I0(\q_reg[28]_0 ),
        .I1(Q[31]),
        .I2(\q_reg[15]_0 ),
        .I3(\id_stage/br_addr/cla/cla1/cla1/cla1/c_out ),
        .I4(Q[30]),
        .O(\q_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[3]_i_1 
       (.I0(pc4_OBUF[0]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[4]_i_1 
       (.I0(pc4_OBUF[1]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[5]_i_1 
       (.I0(pc4_OBUF[2]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hF880)) 
    \q[5]_i_4 
       (.I0(Q[2]),
        .I1(\q_reg[15]_2 [0]),
        .I2(Q[3]),
        .I3(\q_reg[15]_2 [1]),
        .O(g_10));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[6]_i_1 
       (.I0(pc4_OBUF[3]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[7]_i_1 
       (.I0(pc4_OBUF[4]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFCE8E8C0)) 
    \q[7]_i_4 
       (.I0(g_10),
        .I1(\q_reg[15]_2 [3]),
        .I2(Q[5]),
        .I3(\q_reg[15]_2 [2]),
        .I4(Q[4]),
        .O(c_out_9));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[8]_i_1 
       (.I0(pc4_OBUF[5]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    \q[9]_i_1 
       (.I0(pc4_OBUF[6]),
        .I1(\q_reg[28]_0 ),
        .I2(\q_reg[28]_1 ),
        .I3(\q_reg[26]_0 ),
        .I4(\q_reg[26]_1 ),
        .I5(\q_reg[27]_0 ),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEE0F880)) 
    \q[9]_i_4 
       (.I0(Q[6]),
        .I1(\q_reg[15]_2 [4]),
        .I2(Q[7]),
        .I3(\q_reg[15]_2 [5]),
        .I4(\id_stage/br_addr/cla/cla0/cla0/cla1/g ),
        .I5(\q_reg[5]_0 ),
        .O(g_5));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    \q[9]_i_5 
       (.I0(Q[4]),
        .I1(\q_reg[15]_2 [2]),
        .I2(Q[5]),
        .I3(\q_reg[15]_2 [3]),
        .O(\id_stage/br_addr/cla/cla0/cla0/cla1/g ));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[15]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[16]),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[17]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[18]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[19]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[20]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[21]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[22]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[23]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[24]),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[25]),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[26] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[26]),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[27] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[27]),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[28] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[28]),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[29] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[29]),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[30] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[30]),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[31]),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \q_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(p_1_in[9]),
        .Q(Q[9]));
endmodule

module mux2x32
   (D,
    \wmo_reg[31] ,
    \walu_reg[31] ,
    wm2reg);
  output [31:0]D;
  input [31:0]\wmo_reg[31] ;
  input [31:0]\walu_reg[31] ;
  input wm2reg;

  wire [31:0]D;
  wire [31:0]\walu_reg[31] ;
  wire wm2reg;
  wire [31:0]\wmo_reg[31] ;

  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[0]_inst_i_1 
       (.I0(\wmo_reg[31] [0]),
        .I1(\walu_reg[31] [0]),
        .I2(wm2reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[10]_inst_i_1 
       (.I0(\wmo_reg[31] [10]),
        .I1(\walu_reg[31] [10]),
        .I2(wm2reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[11]_inst_i_1 
       (.I0(\wmo_reg[31] [11]),
        .I1(\walu_reg[31] [11]),
        .I2(wm2reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[12]_inst_i_1 
       (.I0(\wmo_reg[31] [12]),
        .I1(\walu_reg[31] [12]),
        .I2(wm2reg),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[13]_inst_i_1 
       (.I0(\wmo_reg[31] [13]),
        .I1(\walu_reg[31] [13]),
        .I2(wm2reg),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[14]_inst_i_1 
       (.I0(\wmo_reg[31] [14]),
        .I1(\walu_reg[31] [14]),
        .I2(wm2reg),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[15]_inst_i_1 
       (.I0(\wmo_reg[31] [15]),
        .I1(\walu_reg[31] [15]),
        .I2(wm2reg),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[16]_inst_i_1 
       (.I0(\wmo_reg[31] [16]),
        .I1(\walu_reg[31] [16]),
        .I2(wm2reg),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[17]_inst_i_1 
       (.I0(\wmo_reg[31] [17]),
        .I1(\walu_reg[31] [17]),
        .I2(wm2reg),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[18]_inst_i_1 
       (.I0(\wmo_reg[31] [18]),
        .I1(\walu_reg[31] [18]),
        .I2(wm2reg),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[19]_inst_i_1 
       (.I0(\wmo_reg[31] [19]),
        .I1(\walu_reg[31] [19]),
        .I2(wm2reg),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[1]_inst_i_1 
       (.I0(\wmo_reg[31] [1]),
        .I1(\walu_reg[31] [1]),
        .I2(wm2reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[20]_inst_i_1 
       (.I0(\wmo_reg[31] [20]),
        .I1(\walu_reg[31] [20]),
        .I2(wm2reg),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[21]_inst_i_1 
       (.I0(\wmo_reg[31] [21]),
        .I1(\walu_reg[31] [21]),
        .I2(wm2reg),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[22]_inst_i_1 
       (.I0(\wmo_reg[31] [22]),
        .I1(\walu_reg[31] [22]),
        .I2(wm2reg),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[23]_inst_i_1 
       (.I0(\wmo_reg[31] [23]),
        .I1(\walu_reg[31] [23]),
        .I2(wm2reg),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[24]_inst_i_1 
       (.I0(\wmo_reg[31] [24]),
        .I1(\walu_reg[31] [24]),
        .I2(wm2reg),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[25]_inst_i_1 
       (.I0(\wmo_reg[31] [25]),
        .I1(\walu_reg[31] [25]),
        .I2(wm2reg),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[26]_inst_i_1 
       (.I0(\wmo_reg[31] [26]),
        .I1(\walu_reg[31] [26]),
        .I2(wm2reg),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[27]_inst_i_1 
       (.I0(\wmo_reg[31] [27]),
        .I1(\walu_reg[31] [27]),
        .I2(wm2reg),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[28]_inst_i_1 
       (.I0(\wmo_reg[31] [28]),
        .I1(\walu_reg[31] [28]),
        .I2(wm2reg),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[29]_inst_i_1 
       (.I0(\wmo_reg[31] [29]),
        .I1(\walu_reg[31] [29]),
        .I2(wm2reg),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[2]_inst_i_1 
       (.I0(\wmo_reg[31] [2]),
        .I1(\walu_reg[31] [2]),
        .I2(wm2reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[30]_inst_i_1 
       (.I0(\wmo_reg[31] [30]),
        .I1(\walu_reg[31] [30]),
        .I2(wm2reg),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[31]_inst_i_1 
       (.I0(\wmo_reg[31] [31]),
        .I1(\walu_reg[31] [31]),
        .I2(wm2reg),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[3]_inst_i_1 
       (.I0(\wmo_reg[31] [3]),
        .I1(\walu_reg[31] [3]),
        .I2(wm2reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[4]_inst_i_1 
       (.I0(\wmo_reg[31] [4]),
        .I1(\walu_reg[31] [4]),
        .I2(wm2reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[5]_inst_i_1 
       (.I0(\wmo_reg[31] [5]),
        .I1(\walu_reg[31] [5]),
        .I2(wm2reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[6]_inst_i_1 
       (.I0(\wmo_reg[31] [6]),
        .I1(\walu_reg[31] [6]),
        .I2(wm2reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[7]_inst_i_1 
       (.I0(\wmo_reg[31] [7]),
        .I1(\walu_reg[31] [7]),
        .I2(wm2reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[8]_inst_i_1 
       (.I0(\wmo_reg[31] [8]),
        .I1(\walu_reg[31] [8]),
        .I2(wm2reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \wdi_OBUF[9]_inst_i_1 
       (.I0(\wmo_reg[31] [9]),
        .I1(\walu_reg[31] [9]),
        .I2(wm2reg),
        .O(D[9]));
endmodule

module pipedereg
   (\q_reg[0] ,
    da_OBUF,
    \q_reg[1] ,
    \q_reg[2] ,
    \q_reg[7] ,
    \q_reg[11] ,
    \q_reg[12] ,
    \q_reg[15] ,
    \q_reg[19] ,
    \q_reg[20] ,
    \q_reg[23] ,
    \q_reg[27] ,
    \q_reg[28] ,
    \q_reg[31] ,
    \q_reg[1]_0 ,
    D,
    ealu_OBUF,
    \eb_reg[15]_0 ,
    cpdone_OBUF,
    \q_reg[1]_1 ,
    \ea_reg[15]_0 ,
    dwmem,
    wpcir,
    em2reg,
    nostall3__17,
    ewreg,
    ern,
    S,
    \mb_reg[31] ,
    \malu_reg[0] ,
    \malu_reg[0]_0 ,
    \malu_reg[0]_1 ,
    DI,
    \malu_reg[0]_2 ,
    \malu_reg[0]_3 ,
    \malu_reg[0]_4 ,
    ewmem,
    \mlmem_reg[2] ,
    \msmem_reg[1] ,
    pcsource,
    pc4_OBUF,
    Q,
    \q_reg[26] ,
    \q_reg[30] ,
    mmo,
    malu,
    qb,
    compare_OBUF,
    qa,
    \malu_reg[14] ,
    \malu_reg[14]_0 ,
    \malu_reg[13] ,
    \malu_reg[13]_0 ,
    \malu_reg[11] ,
    \malu_reg[8] ,
    \malu_reg[1] ,
    \malu_reg[1]_0 ,
    \malu_reg[4] ,
    \malu_reg[4]_0 ,
    \malu_reg[5] ,
    \malu_reg[5]_0 ,
    \malu_reg[6] ,
    \malu_reg[6]_0 ,
    \malu_reg[7] ,
    \malu_reg[7]_0 ,
    \malu_reg[27] ,
    \malu_reg[30] ,
    \malu_reg[30]_0 ,
    wmem0__1,
    \q_reg[27]_0 ,
    \q_reg[0]_0 ,
    \q_reg[24] ,
    \q_reg[24]_0 ,
    \q_reg[24]_1 ,
    \q_reg[24]_2 ,
    \q_reg[19]_0 ,
    \q_reg[19]_1 ,
    \q_reg[19]_2 ,
    \q_reg[19]_3 ,
    \q_reg[21]_rep__0 ,
    \q_reg[22]_rep__0 ,
    \q_reg[16]_rep ,
    p_7_in,
    mm2reg,
    \mrn_reg[4] ,
    CO,
    dwreg,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    dm2reg,
    \q_reg[0]_1 ,
    daluimm,
    dimm_OBUF,
    \q_reg[20]_0 ,
    dshift,
    djal,
    dlmem_OBUF,
    \q_reg[27]_1 ,
    \q_reg[31]_0 );
  output \q_reg[0] ;
  output [31:0]da_OBUF;
  output \q_reg[1] ;
  output \q_reg[2] ;
  output \q_reg[7] ;
  output \q_reg[11] ;
  output \q_reg[12] ;
  output \q_reg[15] ;
  output \q_reg[19] ;
  output \q_reg[20] ;
  output \q_reg[23] ;
  output \q_reg[27] ;
  output \q_reg[28] ;
  output \q_reg[31] ;
  output \q_reg[1]_0 ;
  output [31:0]D;
  output [31:0]ealu_OBUF;
  output [0:0]\eb_reg[15]_0 ;
  output cpdone_OBUF;
  output \q_reg[1]_1 ;
  output [0:0]\ea_reg[15]_0 ;
  output dwmem;
  output wpcir;
  output em2reg;
  output nostall3__17;
  output ewreg;
  output [4:0]ern;
  output [3:0]S;
  output [31:0]\mb_reg[31] ;
  output [3:0]\malu_reg[0] ;
  output [3:0]\malu_reg[0]_0 ;
  output [3:0]\malu_reg[0]_1 ;
  output [3:0]DI;
  output [3:0]\malu_reg[0]_2 ;
  output [3:0]\malu_reg[0]_3 ;
  output [3:0]\malu_reg[0]_4 ;
  output ewmem;
  output [2:0]\mlmem_reg[2] ;
  output [1:0]\msmem_reg[1] ;
  input [0:0]pcsource;
  input [11:0]pc4_OBUF;
  input [0:0]Q;
  input [23:0]\q_reg[26] ;
  input \q_reg[30] ;
  input [31:0]mmo;
  input [25:0]malu;
  input [25:0]qb;
  input [1:0]compare_OBUF;
  input [23:0]qa;
  input \malu_reg[14] ;
  input \malu_reg[14]_0 ;
  input \malu_reg[13] ;
  input \malu_reg[13]_0 ;
  input \malu_reg[11] ;
  input \malu_reg[8] ;
  input \malu_reg[1] ;
  input \malu_reg[1]_0 ;
  input \malu_reg[4] ;
  input \malu_reg[4]_0 ;
  input \malu_reg[5] ;
  input \malu_reg[5]_0 ;
  input \malu_reg[6] ;
  input \malu_reg[6]_0 ;
  input \malu_reg[7] ;
  input \malu_reg[7]_0 ;
  input \malu_reg[27] ;
  input \malu_reg[30] ;
  input \malu_reg[30]_0 ;
  input wmem0__1;
  input \q_reg[27]_0 ;
  input \q_reg[0]_0 ;
  input \q_reg[24] ;
  input \q_reg[24]_0 ;
  input \q_reg[24]_1 ;
  input \q_reg[24]_2 ;
  input \q_reg[19]_0 ;
  input \q_reg[19]_1 ;
  input \q_reg[19]_2 ;
  input \q_reg[19]_3 ;
  input \q_reg[21]_rep__0 ;
  input \q_reg[22]_rep__0 ;
  input \q_reg[16]_rep ;
  input p_7_in;
  input mm2reg;
  input \mrn_reg[4] ;
  input [0:0]CO;
  input dwreg;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input dm2reg;
  input [3:0]\q_reg[0]_1 ;
  input daluimm;
  input [0:0]dimm_OBUF;
  input [4:0]\q_reg[20]_0 ;
  input dshift;
  input djal;
  input [2:0]dlmem_OBUF;
  input [1:0]\q_reg[27]_1 ;
  input [31:0]\q_reg[31]_0 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [3:0]DI;
  wire [0:0]Q;
  wire [3:0]S;
  wire clock_OBUF_BUFG;
  wire [1:0]compare_OBUF;
  wire cpdone_OBUF;
  wire cpdone_OBUF_inst_i_10_n_0;
  wire cpdone_OBUF_inst_i_12_n_0;
  wire cpdone_OBUF_inst_i_3_n_0;
  wire cpdone_OBUF_inst_i_4_n_0;
  wire cpdone_OBUF_inst_i_5_n_0;
  wire cpdone_OBUF_inst_i_6_n_0;
  wire cpdone_OBUF_inst_i_7_n_0;
  wire cpdone_OBUF_inst_i_8_n_0;
  wire cpdone_OBUF_inst_i_9_n_0;
  wire [31:0]da_OBUF;
  wire \da_OBUF[11]_inst_i_10_n_0 ;
  wire \da_OBUF[11]_inst_i_2_n_0 ;
  wire \da_OBUF[11]_inst_i_3_n_0 ;
  wire \da_OBUF[11]_inst_i_5_n_0 ;
  wire \da_OBUF[11]_inst_i_6_n_0 ;
  wire \da_OBUF[13]_inst_i_2_n_0 ;
  wire \da_OBUF[13]_inst_i_3_n_0 ;
  wire \da_OBUF[14]_inst_i_2_n_0 ;
  wire \da_OBUF[14]_inst_i_3_n_0 ;
  wire \da_OBUF[4]_inst_i_2_n_0 ;
  wire \da_OBUF[5]_inst_i_2_n_0 ;
  wire \da_OBUF[5]_inst_i_3_n_0 ;
  wire \da_OBUF[6]_inst_i_2_n_0 ;
  wire \da_OBUF[6]_inst_i_3_n_0 ;
  wire \da_OBUF[7]_inst_i_2_n_0 ;
  wire \da_OBUF[7]_inst_i_3_n_0 ;
  wire \da_OBUF[8]_inst_i_2_n_0 ;
  wire \da_OBUF[8]_inst_i_3_n_0 ;
  wire daluimm;
  wire [0:0]dimm_OBUF;
  wire djal;
  wire [2:0]dlmem_OBUF;
  wire dm2reg;
  wire dshift;
  wire dwmem;
  wire dwreg;
  wire [31:0]ea;
  wire [0:0]\ea_reg[15]_0 ;
  wire [31:0]ealu_OBUF;
  wire \ealu_OBUF[0]_inst_i_10_n_0 ;
  wire \ealu_OBUF[0]_inst_i_11_n_0 ;
  wire \ealu_OBUF[0]_inst_i_12_n_0 ;
  wire \ealu_OBUF[0]_inst_i_13_n_0 ;
  wire \ealu_OBUF[0]_inst_i_14_n_0 ;
  wire \ealu_OBUF[0]_inst_i_15_n_0 ;
  wire \ealu_OBUF[0]_inst_i_16_n_0 ;
  wire \ealu_OBUF[0]_inst_i_2_n_0 ;
  wire \ealu_OBUF[0]_inst_i_3_n_0 ;
  wire \ealu_OBUF[0]_inst_i_4_n_0 ;
  wire \ealu_OBUF[0]_inst_i_5_n_0 ;
  wire \ealu_OBUF[0]_inst_i_7_n_0 ;
  wire \ealu_OBUF[0]_inst_i_9_n_0 ;
  wire \ealu_OBUF[10]_inst_i_10_n_0 ;
  wire \ealu_OBUF[10]_inst_i_11_n_0 ;
  wire \ealu_OBUF[10]_inst_i_12_n_0 ;
  wire \ealu_OBUF[10]_inst_i_13_n_0 ;
  wire \ealu_OBUF[10]_inst_i_14_n_0 ;
  wire \ealu_OBUF[10]_inst_i_15_n_0 ;
  wire \ealu_OBUF[10]_inst_i_16_n_0 ;
  wire \ealu_OBUF[10]_inst_i_17_n_0 ;
  wire \ealu_OBUF[10]_inst_i_18_n_0 ;
  wire \ealu_OBUF[10]_inst_i_19_n_0 ;
  wire \ealu_OBUF[10]_inst_i_20_n_0 ;
  wire \ealu_OBUF[10]_inst_i_21_n_0 ;
  wire \ealu_OBUF[10]_inst_i_22_n_0 ;
  wire \ealu_OBUF[10]_inst_i_2_n_0 ;
  wire \ealu_OBUF[10]_inst_i_3_n_0 ;
  wire \ealu_OBUF[10]_inst_i_6_n_0 ;
  wire \ealu_OBUF[10]_inst_i_8_n_0 ;
  wire \ealu_OBUF[10]_inst_i_9_n_0 ;
  wire \ealu_OBUF[11]_inst_i_10_n_0 ;
  wire \ealu_OBUF[11]_inst_i_11_n_0 ;
  wire \ealu_OBUF[11]_inst_i_2_n_0 ;
  wire \ealu_OBUF[11]_inst_i_3_n_0 ;
  wire \ealu_OBUF[11]_inst_i_6_n_0 ;
  wire \ealu_OBUF[11]_inst_i_9_n_0 ;
  wire \ealu_OBUF[12]_inst_i_10_n_0 ;
  wire \ealu_OBUF[12]_inst_i_11_n_0 ;
  wire \ealu_OBUF[12]_inst_i_12_n_0 ;
  wire \ealu_OBUF[12]_inst_i_13_n_0 ;
  wire \ealu_OBUF[12]_inst_i_14_n_0 ;
  wire \ealu_OBUF[12]_inst_i_15_n_0 ;
  wire \ealu_OBUF[12]_inst_i_16_n_0 ;
  wire \ealu_OBUF[12]_inst_i_17_n_0 ;
  wire \ealu_OBUF[12]_inst_i_18_n_0 ;
  wire \ealu_OBUF[12]_inst_i_19_n_0 ;
  wire \ealu_OBUF[12]_inst_i_20_n_0 ;
  wire \ealu_OBUF[12]_inst_i_21_n_0 ;
  wire \ealu_OBUF[12]_inst_i_22_n_0 ;
  wire \ealu_OBUF[12]_inst_i_23_n_0 ;
  wire \ealu_OBUF[12]_inst_i_24_n_0 ;
  wire \ealu_OBUF[12]_inst_i_25_n_0 ;
  wire \ealu_OBUF[12]_inst_i_2_n_0 ;
  wire \ealu_OBUF[12]_inst_i_3_n_0 ;
  wire \ealu_OBUF[12]_inst_i_6_n_0 ;
  wire \ealu_OBUF[13]_inst_i_2_n_0 ;
  wire \ealu_OBUF[13]_inst_i_3_n_0 ;
  wire \ealu_OBUF[13]_inst_i_6_n_0 ;
  wire \ealu_OBUF[13]_inst_i_7_n_0 ;
  wire \ealu_OBUF[13]_inst_i_8_n_0 ;
  wire \ealu_OBUF[13]_inst_i_9_n_0 ;
  wire \ealu_OBUF[14]_inst_i_10_n_0 ;
  wire \ealu_OBUF[14]_inst_i_11_n_0 ;
  wire \ealu_OBUF[14]_inst_i_12_n_0 ;
  wire \ealu_OBUF[14]_inst_i_13_n_0 ;
  wire \ealu_OBUF[14]_inst_i_14_n_0 ;
  wire \ealu_OBUF[14]_inst_i_15_n_0 ;
  wire \ealu_OBUF[14]_inst_i_2_n_0 ;
  wire \ealu_OBUF[14]_inst_i_3_n_0 ;
  wire \ealu_OBUF[14]_inst_i_6_n_0 ;
  wire \ealu_OBUF[14]_inst_i_7_n_0 ;
  wire \ealu_OBUF[14]_inst_i_8_n_0 ;
  wire \ealu_OBUF[14]_inst_i_9_n_0 ;
  wire \ealu_OBUF[15]_inst_i_11_n_0 ;
  wire \ealu_OBUF[15]_inst_i_12_n_0 ;
  wire \ealu_OBUF[15]_inst_i_13_n_0 ;
  wire \ealu_OBUF[15]_inst_i_14_n_0 ;
  wire \ealu_OBUF[15]_inst_i_15_n_0 ;
  wire \ealu_OBUF[15]_inst_i_16_n_0 ;
  wire \ealu_OBUF[15]_inst_i_17_n_0 ;
  wire \ealu_OBUF[15]_inst_i_18_n_0 ;
  wire \ealu_OBUF[15]_inst_i_2_n_0 ;
  wire \ealu_OBUF[15]_inst_i_3_n_0 ;
  wire \ealu_OBUF[15]_inst_i_8_n_0 ;
  wire \ealu_OBUF[16]_inst_i_10_n_0 ;
  wire \ealu_OBUF[16]_inst_i_11_n_0 ;
  wire \ealu_OBUF[16]_inst_i_15_n_0 ;
  wire \ealu_OBUF[16]_inst_i_19_n_0 ;
  wire \ealu_OBUF[16]_inst_i_20_n_0 ;
  wire \ealu_OBUF[16]_inst_i_23_n_0 ;
  wire \ealu_OBUF[16]_inst_i_24_n_0 ;
  wire \ealu_OBUF[16]_inst_i_25_n_0 ;
  wire \ealu_OBUF[16]_inst_i_26_n_0 ;
  wire \ealu_OBUF[16]_inst_i_27_n_0 ;
  wire \ealu_OBUF[16]_inst_i_28_n_0 ;
  wire \ealu_OBUF[16]_inst_i_29_n_0 ;
  wire \ealu_OBUF[16]_inst_i_2_n_0 ;
  wire \ealu_OBUF[16]_inst_i_30_n_0 ;
  wire \ealu_OBUF[16]_inst_i_31_n_0 ;
  wire \ealu_OBUF[16]_inst_i_32_n_0 ;
  wire \ealu_OBUF[16]_inst_i_33_n_0 ;
  wire \ealu_OBUF[16]_inst_i_34_n_0 ;
  wire \ealu_OBUF[16]_inst_i_35_n_0 ;
  wire \ealu_OBUF[16]_inst_i_36_n_0 ;
  wire \ealu_OBUF[16]_inst_i_37_n_0 ;
  wire \ealu_OBUF[16]_inst_i_38_n_0 ;
  wire \ealu_OBUF[16]_inst_i_39_n_0 ;
  wire \ealu_OBUF[16]_inst_i_3_n_0 ;
  wire \ealu_OBUF[16]_inst_i_40_n_0 ;
  wire \ealu_OBUF[16]_inst_i_41_n_0 ;
  wire \ealu_OBUF[16]_inst_i_42_n_0 ;
  wire \ealu_OBUF[16]_inst_i_43_n_0 ;
  wire \ealu_OBUF[16]_inst_i_44_n_0 ;
  wire \ealu_OBUF[16]_inst_i_45_n_0 ;
  wire \ealu_OBUF[16]_inst_i_46_n_0 ;
  wire \ealu_OBUF[16]_inst_i_47_n_0 ;
  wire \ealu_OBUF[16]_inst_i_48_n_0 ;
  wire \ealu_OBUF[16]_inst_i_49_n_0 ;
  wire \ealu_OBUF[16]_inst_i_4_n_0 ;
  wire \ealu_OBUF[16]_inst_i_50_n_0 ;
  wire \ealu_OBUF[16]_inst_i_5_n_0 ;
  wire \ealu_OBUF[16]_inst_i_8_n_0 ;
  wire \ealu_OBUF[16]_inst_i_9_n_0 ;
  wire \ealu_OBUF[17]_inst_i_10_n_0 ;
  wire \ealu_OBUF[17]_inst_i_11_n_0 ;
  wire \ealu_OBUF[17]_inst_i_12_n_0 ;
  wire \ealu_OBUF[17]_inst_i_16_n_0 ;
  wire \ealu_OBUF[17]_inst_i_17_n_0 ;
  wire \ealu_OBUF[17]_inst_i_21_n_0 ;
  wire \ealu_OBUF[17]_inst_i_22_n_0 ;
  wire \ealu_OBUF[17]_inst_i_23_n_0 ;
  wire \ealu_OBUF[17]_inst_i_24_n_0 ;
  wire \ealu_OBUF[17]_inst_i_25_n_0 ;
  wire \ealu_OBUF[17]_inst_i_26_n_0 ;
  wire \ealu_OBUF[17]_inst_i_27_n_0 ;
  wire \ealu_OBUF[17]_inst_i_28_n_0 ;
  wire \ealu_OBUF[17]_inst_i_29_n_0 ;
  wire \ealu_OBUF[17]_inst_i_30_n_0 ;
  wire \ealu_OBUF[17]_inst_i_3_n_0 ;
  wire \ealu_OBUF[17]_inst_i_4_n_0 ;
  wire \ealu_OBUF[17]_inst_i_5_n_0 ;
  wire \ealu_OBUF[17]_inst_i_6_n_0 ;
  wire \ealu_OBUF[17]_inst_i_9_n_0 ;
  wire \ealu_OBUF[18]_inst_i_10_n_0 ;
  wire \ealu_OBUF[18]_inst_i_11_n_0 ;
  wire \ealu_OBUF[18]_inst_i_13_n_0 ;
  wire \ealu_OBUF[18]_inst_i_14_n_0 ;
  wire \ealu_OBUF[18]_inst_i_15_n_0 ;
  wire \ealu_OBUF[18]_inst_i_16_n_0 ;
  wire \ealu_OBUF[18]_inst_i_2_n_0 ;
  wire \ealu_OBUF[18]_inst_i_3_n_0 ;
  wire \ealu_OBUF[18]_inst_i_7_n_0 ;
  wire \ealu_OBUF[18]_inst_i_8_n_0 ;
  wire \ealu_OBUF[18]_inst_i_9_n_0 ;
  wire \ealu_OBUF[19]_inst_i_11_n_0 ;
  wire \ealu_OBUF[19]_inst_i_12_n_0 ;
  wire \ealu_OBUF[19]_inst_i_13_n_0 ;
  wire \ealu_OBUF[19]_inst_i_14_n_0 ;
  wire \ealu_OBUF[19]_inst_i_15_n_0 ;
  wire \ealu_OBUF[19]_inst_i_16_n_0 ;
  wire \ealu_OBUF[19]_inst_i_17_n_0 ;
  wire \ealu_OBUF[19]_inst_i_18_n_0 ;
  wire \ealu_OBUF[19]_inst_i_2_n_0 ;
  wire \ealu_OBUF[19]_inst_i_3_n_0 ;
  wire \ealu_OBUF[19]_inst_i_7_n_0 ;
  wire \ealu_OBUF[19]_inst_i_8_n_0 ;
  wire \ealu_OBUF[1]_inst_i_2_n_0 ;
  wire \ealu_OBUF[1]_inst_i_3_n_0 ;
  wire \ealu_OBUF[1]_inst_i_4_n_0 ;
  wire \ealu_OBUF[1]_inst_i_5_n_0 ;
  wire \ealu_OBUF[1]_inst_i_6_n_0 ;
  wire \ealu_OBUF[1]_inst_i_7_n_0 ;
  wire \ealu_OBUF[20]_inst_i_10_n_0 ;
  wire \ealu_OBUF[20]_inst_i_11_n_0 ;
  wire \ealu_OBUF[20]_inst_i_12_n_0 ;
  wire \ealu_OBUF[20]_inst_i_13_n_0 ;
  wire \ealu_OBUF[20]_inst_i_14_n_0 ;
  wire \ealu_OBUF[20]_inst_i_15_n_0 ;
  wire \ealu_OBUF[20]_inst_i_2_n_0 ;
  wire \ealu_OBUF[20]_inst_i_3_n_0 ;
  wire \ealu_OBUF[20]_inst_i_7_n_0 ;
  wire \ealu_OBUF[20]_inst_i_8_n_0 ;
  wire \ealu_OBUF[20]_inst_i_9_n_0 ;
  wire \ealu_OBUF[21]_inst_i_10_n_0 ;
  wire \ealu_OBUF[21]_inst_i_11_n_0 ;
  wire \ealu_OBUF[21]_inst_i_12_n_0 ;
  wire \ealu_OBUF[21]_inst_i_13_n_0 ;
  wire \ealu_OBUF[21]_inst_i_14_n_0 ;
  wire \ealu_OBUF[21]_inst_i_15_n_0 ;
  wire \ealu_OBUF[21]_inst_i_16_n_0 ;
  wire \ealu_OBUF[21]_inst_i_2_n_0 ;
  wire \ealu_OBUF[21]_inst_i_3_n_0 ;
  wire \ealu_OBUF[21]_inst_i_7_n_0 ;
  wire \ealu_OBUF[21]_inst_i_8_n_0 ;
  wire \ealu_OBUF[21]_inst_i_9_n_0 ;
  wire \ealu_OBUF[22]_inst_i_12_n_0 ;
  wire \ealu_OBUF[22]_inst_i_13_n_0 ;
  wire \ealu_OBUF[22]_inst_i_14_n_0 ;
  wire \ealu_OBUF[22]_inst_i_16_n_0 ;
  wire \ealu_OBUF[22]_inst_i_17_n_0 ;
  wire \ealu_OBUF[22]_inst_i_18_n_0 ;
  wire \ealu_OBUF[22]_inst_i_19_n_0 ;
  wire \ealu_OBUF[22]_inst_i_20_n_0 ;
  wire \ealu_OBUF[22]_inst_i_21_n_0 ;
  wire \ealu_OBUF[22]_inst_i_22_n_0 ;
  wire \ealu_OBUF[22]_inst_i_23_n_0 ;
  wire \ealu_OBUF[22]_inst_i_24_n_0 ;
  wire \ealu_OBUF[22]_inst_i_25_n_0 ;
  wire \ealu_OBUF[22]_inst_i_26_n_0 ;
  wire \ealu_OBUF[22]_inst_i_27_n_0 ;
  wire \ealu_OBUF[22]_inst_i_2_n_0 ;
  wire \ealu_OBUF[22]_inst_i_3_n_0 ;
  wire \ealu_OBUF[22]_inst_i_8_n_0 ;
  wire \ealu_OBUF[22]_inst_i_9_n_0 ;
  wire \ealu_OBUF[23]_inst_i_10_n_0 ;
  wire \ealu_OBUF[23]_inst_i_11_n_0 ;
  wire \ealu_OBUF[23]_inst_i_12_n_0 ;
  wire \ealu_OBUF[23]_inst_i_2_n_0 ;
  wire \ealu_OBUF[23]_inst_i_3_n_0 ;
  wire \ealu_OBUF[23]_inst_i_6_n_0 ;
  wire \ealu_OBUF[23]_inst_i_7_n_0 ;
  wire \ealu_OBUF[24]_inst_i_11_n_0 ;
  wire \ealu_OBUF[24]_inst_i_12_n_0 ;
  wire \ealu_OBUF[24]_inst_i_15_n_0 ;
  wire \ealu_OBUF[24]_inst_i_16_n_0 ;
  wire \ealu_OBUF[24]_inst_i_17_n_0 ;
  wire \ealu_OBUF[24]_inst_i_18_n_0 ;
  wire \ealu_OBUF[24]_inst_i_19_n_0 ;
  wire \ealu_OBUF[24]_inst_i_2_n_0 ;
  wire \ealu_OBUF[24]_inst_i_3_n_0 ;
  wire \ealu_OBUF[24]_inst_i_6_n_0 ;
  wire \ealu_OBUF[24]_inst_i_7_n_0 ;
  wire \ealu_OBUF[25]_inst_i_10_n_0 ;
  wire \ealu_OBUF[25]_inst_i_11_n_0 ;
  wire \ealu_OBUF[25]_inst_i_12_n_0 ;
  wire \ealu_OBUF[25]_inst_i_13_n_0 ;
  wire \ealu_OBUF[25]_inst_i_14_n_0 ;
  wire \ealu_OBUF[25]_inst_i_15_n_0 ;
  wire \ealu_OBUF[25]_inst_i_2_n_0 ;
  wire \ealu_OBUF[25]_inst_i_3_n_0 ;
  wire \ealu_OBUF[25]_inst_i_6_n_0 ;
  wire \ealu_OBUF[25]_inst_i_7_n_0 ;
  wire \ealu_OBUF[25]_inst_i_8_n_0 ;
  wire \ealu_OBUF[25]_inst_i_9_n_0 ;
  wire \ealu_OBUF[26]_inst_i_10_n_0 ;
  wire \ealu_OBUF[26]_inst_i_11_n_0 ;
  wire \ealu_OBUF[26]_inst_i_12_n_0 ;
  wire \ealu_OBUF[26]_inst_i_13_n_0 ;
  wire \ealu_OBUF[26]_inst_i_14_n_0 ;
  wire \ealu_OBUF[26]_inst_i_15_n_0 ;
  wire \ealu_OBUF[26]_inst_i_16_n_0 ;
  wire \ealu_OBUF[26]_inst_i_2_n_0 ;
  wire \ealu_OBUF[26]_inst_i_3_n_0 ;
  wire \ealu_OBUF[26]_inst_i_6_n_0 ;
  wire \ealu_OBUF[26]_inst_i_7_n_0 ;
  wire \ealu_OBUF[26]_inst_i_8_n_0 ;
  wire \ealu_OBUF[26]_inst_i_9_n_0 ;
  wire \ealu_OBUF[27]_inst_i_10_n_0 ;
  wire \ealu_OBUF[27]_inst_i_11_n_0 ;
  wire \ealu_OBUF[27]_inst_i_12_n_0 ;
  wire \ealu_OBUF[27]_inst_i_13_n_0 ;
  wire \ealu_OBUF[27]_inst_i_14_n_0 ;
  wire \ealu_OBUF[27]_inst_i_15_n_0 ;
  wire \ealu_OBUF[27]_inst_i_16_n_0 ;
  wire \ealu_OBUF[27]_inst_i_17_n_0 ;
  wire \ealu_OBUF[27]_inst_i_2_n_0 ;
  wire \ealu_OBUF[27]_inst_i_3_n_0 ;
  wire \ealu_OBUF[27]_inst_i_6_n_0 ;
  wire \ealu_OBUF[27]_inst_i_7_n_0 ;
  wire \ealu_OBUF[27]_inst_i_9_n_0 ;
  wire \ealu_OBUF[28]_inst_i_11_n_0 ;
  wire \ealu_OBUF[28]_inst_i_12_n_0 ;
  wire \ealu_OBUF[28]_inst_i_15_n_0 ;
  wire \ealu_OBUF[28]_inst_i_16_n_0 ;
  wire \ealu_OBUF[28]_inst_i_17_n_0 ;
  wire \ealu_OBUF[28]_inst_i_18_n_0 ;
  wire \ealu_OBUF[28]_inst_i_19_n_0 ;
  wire \ealu_OBUF[28]_inst_i_20_n_0 ;
  wire \ealu_OBUF[28]_inst_i_2_n_0 ;
  wire \ealu_OBUF[28]_inst_i_3_n_0 ;
  wire \ealu_OBUF[28]_inst_i_6_n_0 ;
  wire \ealu_OBUF[28]_inst_i_7_n_0 ;
  wire \ealu_OBUF[29]_inst_i_11_n_0 ;
  wire \ealu_OBUF[29]_inst_i_12_n_0 ;
  wire \ealu_OBUF[29]_inst_i_13_n_0 ;
  wire \ealu_OBUF[29]_inst_i_14_n_0 ;
  wire \ealu_OBUF[29]_inst_i_15_n_0 ;
  wire \ealu_OBUF[29]_inst_i_16_n_0 ;
  wire \ealu_OBUF[29]_inst_i_17_n_0 ;
  wire \ealu_OBUF[29]_inst_i_2_n_0 ;
  wire \ealu_OBUF[29]_inst_i_3_n_0 ;
  wire \ealu_OBUF[29]_inst_i_6_n_0 ;
  wire \ealu_OBUF[29]_inst_i_7_n_0 ;
  wire \ealu_OBUF[2]_inst_i_10_n_0 ;
  wire \ealu_OBUF[2]_inst_i_11_n_0 ;
  wire \ealu_OBUF[2]_inst_i_12_n_0 ;
  wire \ealu_OBUF[2]_inst_i_2_n_0 ;
  wire \ealu_OBUF[2]_inst_i_4_n_0 ;
  wire \ealu_OBUF[2]_inst_i_5_n_0 ;
  wire \ealu_OBUF[2]_inst_i_6_n_0 ;
  wire \ealu_OBUF[2]_inst_i_7_n_0 ;
  wire \ealu_OBUF[2]_inst_i_9_n_0 ;
  wire \ealu_OBUF[30]_inst_i_10_n_0 ;
  wire \ealu_OBUF[30]_inst_i_11_n_0 ;
  wire \ealu_OBUF[30]_inst_i_12_n_0 ;
  wire \ealu_OBUF[30]_inst_i_2_n_0 ;
  wire \ealu_OBUF[30]_inst_i_3_n_0 ;
  wire \ealu_OBUF[30]_inst_i_5_n_0 ;
  wire \ealu_OBUF[30]_inst_i_6_n_0 ;
  wire \ealu_OBUF[30]_inst_i_7_n_0 ;
  wire \ealu_OBUF[30]_inst_i_8_n_0 ;
  wire \ealu_OBUF[30]_inst_i_9_n_0 ;
  wire \ealu_OBUF[31]_inst_i_10_n_0 ;
  wire \ealu_OBUF[31]_inst_i_14_n_0 ;
  wire \ealu_OBUF[31]_inst_i_15_n_0 ;
  wire \ealu_OBUF[31]_inst_i_16_n_0 ;
  wire \ealu_OBUF[31]_inst_i_17_n_0 ;
  wire \ealu_OBUF[31]_inst_i_18_n_0 ;
  wire \ealu_OBUF[31]_inst_i_19_n_0 ;
  wire \ealu_OBUF[31]_inst_i_20_n_0 ;
  wire \ealu_OBUF[31]_inst_i_21_n_0 ;
  wire \ealu_OBUF[31]_inst_i_22_n_0 ;
  wire \ealu_OBUF[31]_inst_i_23_n_0 ;
  wire \ealu_OBUF[31]_inst_i_24_n_0 ;
  wire \ealu_OBUF[31]_inst_i_25_n_0 ;
  wire \ealu_OBUF[31]_inst_i_26_n_0 ;
  wire \ealu_OBUF[31]_inst_i_27_n_0 ;
  wire \ealu_OBUF[31]_inst_i_28_n_0 ;
  wire \ealu_OBUF[31]_inst_i_2_n_0 ;
  wire \ealu_OBUF[31]_inst_i_3_n_0 ;
  wire \ealu_OBUF[31]_inst_i_4_n_0 ;
  wire \ealu_OBUF[31]_inst_i_5_n_0 ;
  wire \ealu_OBUF[31]_inst_i_9_n_0 ;
  wire \ealu_OBUF[3]_inst_i_10_n_0 ;
  wire \ealu_OBUF[3]_inst_i_11_n_0 ;
  wire \ealu_OBUF[3]_inst_i_12_n_0 ;
  wire \ealu_OBUF[3]_inst_i_13_n_0 ;
  wire \ealu_OBUF[3]_inst_i_14_n_0 ;
  wire \ealu_OBUF[3]_inst_i_15_n_0 ;
  wire \ealu_OBUF[3]_inst_i_16_n_0 ;
  wire \ealu_OBUF[3]_inst_i_17_n_0 ;
  wire \ealu_OBUF[3]_inst_i_18_n_0 ;
  wire \ealu_OBUF[3]_inst_i_19_n_0 ;
  wire \ealu_OBUF[3]_inst_i_20_n_0 ;
  wire \ealu_OBUF[3]_inst_i_21_n_0 ;
  wire \ealu_OBUF[3]_inst_i_22_n_0 ;
  wire \ealu_OBUF[3]_inst_i_23_n_0 ;
  wire \ealu_OBUF[3]_inst_i_24_n_0 ;
  wire \ealu_OBUF[3]_inst_i_25_n_0 ;
  wire \ealu_OBUF[3]_inst_i_26_n_0 ;
  wire \ealu_OBUF[3]_inst_i_27_n_0 ;
  wire \ealu_OBUF[3]_inst_i_2_n_0 ;
  wire \ealu_OBUF[3]_inst_i_4_n_0 ;
  wire \ealu_OBUF[3]_inst_i_5_n_0 ;
  wire \ealu_OBUF[3]_inst_i_6_n_0 ;
  wire \ealu_OBUF[3]_inst_i_7_n_0 ;
  wire \ealu_OBUF[3]_inst_i_8_n_0 ;
  wire \ealu_OBUF[4]_inst_i_2_n_0 ;
  wire \ealu_OBUF[4]_inst_i_3_n_0 ;
  wire \ealu_OBUF[4]_inst_i_5_n_0 ;
  wire \ealu_OBUF[4]_inst_i_6_n_0 ;
  wire \ealu_OBUF[5]_inst_i_10_n_0 ;
  wire \ealu_OBUF[5]_inst_i_2_n_0 ;
  wire \ealu_OBUF[5]_inst_i_3_n_0 ;
  wire \ealu_OBUF[5]_inst_i_6_n_0 ;
  wire \ealu_OBUF[5]_inst_i_7_n_0 ;
  wire \ealu_OBUF[5]_inst_i_8_n_0 ;
  wire \ealu_OBUF[5]_inst_i_9_n_0 ;
  wire \ealu_OBUF[6]_inst_i_10_n_0 ;
  wire \ealu_OBUF[6]_inst_i_11_n_0 ;
  wire \ealu_OBUF[6]_inst_i_12_n_0 ;
  wire \ealu_OBUF[6]_inst_i_13_n_0 ;
  wire \ealu_OBUF[6]_inst_i_2_n_0 ;
  wire \ealu_OBUF[6]_inst_i_3_n_0 ;
  wire \ealu_OBUF[6]_inst_i_6_n_0 ;
  wire \ealu_OBUF[6]_inst_i_7_n_0 ;
  wire \ealu_OBUF[6]_inst_i_8_n_0 ;
  wire \ealu_OBUF[6]_inst_i_9_n_0 ;
  wire \ealu_OBUF[7]_inst_i_10_n_0 ;
  wire \ealu_OBUF[7]_inst_i_11_n_0 ;
  wire \ealu_OBUF[7]_inst_i_12_n_0 ;
  wire \ealu_OBUF[7]_inst_i_13_n_0 ;
  wire \ealu_OBUF[7]_inst_i_14_n_0 ;
  wire \ealu_OBUF[7]_inst_i_15_n_0 ;
  wire \ealu_OBUF[7]_inst_i_16_n_0 ;
  wire \ealu_OBUF[7]_inst_i_17_n_0 ;
  wire \ealu_OBUF[7]_inst_i_2_n_0 ;
  wire \ealu_OBUF[7]_inst_i_3_n_0 ;
  wire \ealu_OBUF[7]_inst_i_5_n_0 ;
  wire \ealu_OBUF[7]_inst_i_8_n_0 ;
  wire \ealu_OBUF[7]_inst_i_9_n_0 ;
  wire \ealu_OBUF[8]_inst_i_10_n_0 ;
  wire \ealu_OBUF[8]_inst_i_11_n_0 ;
  wire \ealu_OBUF[8]_inst_i_12_n_0 ;
  wire \ealu_OBUF[8]_inst_i_13_n_0 ;
  wire \ealu_OBUF[8]_inst_i_14_n_0 ;
  wire \ealu_OBUF[8]_inst_i_2_n_0 ;
  wire \ealu_OBUF[8]_inst_i_3_n_0 ;
  wire \ealu_OBUF[8]_inst_i_6_n_0 ;
  wire \ealu_OBUF[8]_inst_i_8_n_0 ;
  wire \ealu_OBUF[8]_inst_i_9_n_0 ;
  wire \ealu_OBUF[9]_inst_i_10_n_0 ;
  wire \ealu_OBUF[9]_inst_i_11_n_0 ;
  wire \ealu_OBUF[9]_inst_i_12_n_0 ;
  wire \ealu_OBUF[9]_inst_i_13_n_0 ;
  wire \ealu_OBUF[9]_inst_i_2_n_0 ;
  wire \ealu_OBUF[9]_inst_i_3_n_0 ;
  wire \ealu_OBUF[9]_inst_i_5_n_0 ;
  wire \ealu_OBUF[9]_inst_i_7_n_0 ;
  wire \ealu_OBUF[9]_inst_i_8_n_0 ;
  wire \ealu_OBUF[9]_inst_i_9_n_0 ;
  wire [3:0]ealuc;
  wire ealuimm;
  wire [0:0]\eb_reg[15]_0 ;
  wire [31:0]eimm;
  wire ejal;
  wire em2reg;
  wire [31:0]epc4;
  wire [4:0]ern;
  wire [4:0]ern0;
  wire eshift;
  wire ewmem;
  wire ewreg;
  wire \exe_stage/al_unit/arith ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/cla1/c_out ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/g ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/p ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/cla1/c_out ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/g ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla0/p ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla1/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla1/c_out ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla1/g ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla1/p ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/g ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/p ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/cla1/c_out ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/g ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/p ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla1/g ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/cla1/p ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/g ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla0/p ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/c_out ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/cla0/g ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/cla0/p ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/cla1/c_out ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/g ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/p ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/cla1/c_out ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/g ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/p ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla0/g ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla0/p ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla1/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/cla0/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/cla1/c_out ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/g ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/p ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/c_out ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla0/c_out ;
  wire [1:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla0/p ;
  wire \exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla1/c_out ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/g ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla1/g ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/cla1/p ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/g ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/cla1/p ;
  wire [0:0]\exe_stage/al_unit/as32/as32/cla/g ;
  wire [30:2]\exe_stage/al_unit/d_or__31 ;
  wire [2:0]\exe_stage/al_unit/op ;
  wire \exe_stage/al_unit/right ;
  wire \exe_stage/al_unit/sig ;
  wire \exe_stage/al_unit/sub ;
  wire [31:0]\exe_stage/alua ;
  wire [31:0]\exe_stage/alub ;
  wire [17:16]\exe_stage/sh00_in ;
  wire [22:9]\exe_stage/sh01_in ;
  wire \id_stage/cu/nostall30_out ;
  wire \id_stage/cu/p_19_in ;
  wire [0:0]\id_stage/fwda ;
  wire [0:0]\id_stage/fwdb ;
  wire [25:0]malu;
  wire [3:0]\malu_reg[0] ;
  wire [3:0]\malu_reg[0]_0 ;
  wire [3:0]\malu_reg[0]_1 ;
  wire [3:0]\malu_reg[0]_2 ;
  wire [3:0]\malu_reg[0]_3 ;
  wire [3:0]\malu_reg[0]_4 ;
  wire \malu_reg[11] ;
  wire \malu_reg[13] ;
  wire \malu_reg[13]_0 ;
  wire \malu_reg[14] ;
  wire \malu_reg[14]_0 ;
  wire \malu_reg[1] ;
  wire \malu_reg[1]_0 ;
  wire \malu_reg[27] ;
  wire \malu_reg[30] ;
  wire \malu_reg[30]_0 ;
  wire \malu_reg[4] ;
  wire \malu_reg[4]_0 ;
  wire \malu_reg[5] ;
  wire \malu_reg[5]_0 ;
  wire \malu_reg[6] ;
  wire \malu_reg[6]_0 ;
  wire \malu_reg[7] ;
  wire \malu_reg[7]_0 ;
  wire \malu_reg[8] ;
  wire [31:0]\mb_reg[31] ;
  wire [2:0]\mlmem_reg[2] ;
  wire mm2reg;
  wire [31:0]mmo;
  wire \mrn_reg[4] ;
  wire [1:0]\msmem_reg[1] ;
  wire nostall3__17;
  wire p_7_in;
  wire [11:0]pc4_OBUF;
  wire [0:0]pcsource;
  wire \q[31]_i_100_n_0 ;
  wire \q[31]_i_13_n_0 ;
  wire \q[31]_i_14_n_0 ;
  wire \q[31]_i_15_n_0 ;
  wire \q[31]_i_24_n_0 ;
  wire \q[31]_i_25_n_0 ;
  wire \q[31]_i_26_n_0 ;
  wire \q[31]_i_27_n_0 ;
  wire \q[31]_i_36_n_0 ;
  wire \q[31]_i_37_n_0 ;
  wire \q[31]_i_38_n_0 ;
  wire \q[31]_i_39_n_0 ;
  wire \q[31]_i_40_n_0 ;
  wire \q[31]_i_41_n_0 ;
  wire \q[31]_i_42_n_0 ;
  wire \q[31]_i_43_n_0 ;
  wire \q[31]_i_44_n_0 ;
  wire \q[31]_i_45_n_0 ;
  wire \q[31]_i_46_n_0 ;
  wire \q[31]_i_47_n_0 ;
  wire \q[31]_i_48_n_0 ;
  wire \q[31]_i_49_n_0 ;
  wire \q[31]_i_50_n_0 ;
  wire \q[31]_i_51_n_0 ;
  wire \q[31]_i_52_n_0 ;
  wire \q[31]_i_53_n_0 ;
  wire \q[31]_i_54_n_0 ;
  wire \q[31]_i_55_n_0 ;
  wire \q[31]_i_57_n_0 ;
  wire \q[31]_i_59_n_0 ;
  wire \q[31]_i_60_n_0 ;
  wire \q[31]_i_61_n_0 ;
  wire \q[31]_i_62_n_0 ;
  wire \q[31]_i_63_n_0 ;
  wire \q[31]_i_65_n_0 ;
  wire \q[31]_i_67_n_0 ;
  wire \q[31]_i_68_n_0 ;
  wire \q[31]_i_69_n_0 ;
  wire \q[31]_i_70_n_0 ;
  wire \q[31]_i_77_n_0 ;
  wire \q[31]_i_78_n_0 ;
  wire \q[31]_i_81_n_0 ;
  wire \q[31]_i_82_n_0 ;
  wire \q[31]_i_83_n_0 ;
  wire \q[31]_i_88_n_0 ;
  wire \q[31]_i_92_n_0 ;
  wire \q[31]_i_93_n_0 ;
  wire \q[31]_i_95_n_0 ;
  wire \q[31]_i_97_n_0 ;
  wire \q[31]_i_98_n_0 ;
  wire \q[31]_i_99_n_0 ;
  wire \q_reg[0] ;
  wire \q_reg[0]_0 ;
  wire [3:0]\q_reg[0]_1 ;
  wire \q_reg[11] ;
  wire \q_reg[12] ;
  wire \q_reg[15] ;
  wire \q_reg[16]_rep ;
  wire \q_reg[19] ;
  wire \q_reg[19]_0 ;
  wire \q_reg[19]_1 ;
  wire \q_reg[19]_2 ;
  wire \q_reg[19]_3 ;
  wire \q_reg[1] ;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;
  wire \q_reg[20] ;
  wire [4:0]\q_reg[20]_0 ;
  wire \q_reg[21]_rep__0 ;
  wire \q_reg[22]_rep__0 ;
  wire \q_reg[23] ;
  wire \q_reg[24] ;
  wire \q_reg[24]_0 ;
  wire \q_reg[24]_1 ;
  wire \q_reg[24]_2 ;
  wire [23:0]\q_reg[26] ;
  wire \q_reg[27] ;
  wire \q_reg[27]_0 ;
  wire [1:0]\q_reg[27]_1 ;
  wire \q_reg[28] ;
  wire \q_reg[2] ;
  wire \q_reg[30] ;
  wire \q_reg[31] ;
  wire [31:0]\q_reg[31]_0 ;
  wire \q_reg[7] ;
  wire [23:0]qa;
  wire [25:0]qb;
  wire reset_IBUF_BUFG;
  wire wmem0__1;
  wire wpcir;

  LUT1 #(
    .INIT(2'h1)) 
    cpdone_OBUF_inst_i_1
       (.I0(\q_reg[1]_1 ),
        .O(cpdone_OBUF));
  LUT5 #(
    .INIT(32'h00000001)) 
    cpdone_OBUF_inst_i_10
       (.I0(da_OBUF[12]),
        .I1(da_OBUF[13]),
        .I2(da_OBUF[14]),
        .I3(da_OBUF[15]),
        .I4(cpdone_OBUF_inst_i_12_n_0),
        .O(cpdone_OBUF_inst_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cpdone_OBUF_inst_i_12
       (.I0(da_OBUF[9]),
        .I1(da_OBUF[8]),
        .I2(da_OBUF[11]),
        .I3(da_OBUF[10]),
        .O(cpdone_OBUF_inst_i_12_n_0));
  LUT6 #(
    .INIT(64'h55555C55AAAAACAA)) 
    cpdone_OBUF_inst_i_2
       (.I0(compare_OBUF[1]),
        .I1(compare_OBUF[0]),
        .I2(cpdone_OBUF_inst_i_3_n_0),
        .I3(cpdone_OBUF_inst_i_4_n_0),
        .I4(cpdone_OBUF_inst_i_5_n_0),
        .I5(da_OBUF[31]),
        .O(\q_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    cpdone_OBUF_inst_i_3
       (.I0(cpdone_OBUF_inst_i_6_n_0),
        .I1(da_OBUF[20]),
        .I2(da_OBUF[21]),
        .I3(da_OBUF[22]),
        .I4(da_OBUF[23]),
        .O(cpdone_OBUF_inst_i_3_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    cpdone_OBUF_inst_i_4
       (.I0(da_OBUF[28]),
        .I1(da_OBUF[29]),
        .I2(da_OBUF[31]),
        .I3(da_OBUF[30]),
        .I4(cpdone_OBUF_inst_i_7_n_0),
        .I5(cpdone_OBUF_inst_i_8_n_0),
        .O(cpdone_OBUF_inst_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    cpdone_OBUF_inst_i_5
       (.I0(da_OBUF[1]),
        .I1(da_OBUF[0]),
        .I2(da_OBUF[3]),
        .I3(da_OBUF[2]),
        .I4(cpdone_OBUF_inst_i_9_n_0),
        .I5(cpdone_OBUF_inst_i_10_n_0),
        .O(cpdone_OBUF_inst_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    cpdone_OBUF_inst_i_6
       (.I0(da_OBUF[19]),
        .I1(da_OBUF[18]),
        .I2(da_OBUF[17]),
        .I3(da_OBUF[16]),
        .O(cpdone_OBUF_inst_i_6_n_0));
  LUT6 #(
    .INIT(64'h0101014545450145)) 
    cpdone_OBUF_inst_i_7
       (.I0(da_OBUF[26]),
        .I1(\id_stage/fwda ),
        .I2(\malu_reg[27] ),
        .I3(ealu_OBUF[27]),
        .I4(\ea_reg[15]_0 ),
        .I5(mmo[27]),
        .O(cpdone_OBUF_inst_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h1)) 
    cpdone_OBUF_inst_i_8
       (.I0(da_OBUF[24]),
        .I1(da_OBUF[25]),
        .O(cpdone_OBUF_inst_i_8_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    cpdone_OBUF_inst_i_9
       (.I0(da_OBUF[7]),
        .I1(da_OBUF[6]),
        .I2(da_OBUF[5]),
        .I3(da_OBUF[4]),
        .O(cpdone_OBUF_inst_i_9_n_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[0]_inst_i_1 
       (.I0(mmo[0]),
        .I1(ealu_OBUF[0]),
        .I2(malu[0]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[0]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[0]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[10]_inst_i_1 
       (.I0(mmo[10]),
        .I1(ealu_OBUF[10]),
        .I2(malu[6]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[5]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[10]));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \da_OBUF[11]_inst_i_1 
       (.I0(mmo[11]),
        .I1(\ea_reg[15]_0 ),
        .I2(\da_OBUF[11]_inst_i_2_n_0 ),
        .I3(\da_OBUF[11]_inst_i_3_n_0 ),
        .I4(\malu_reg[11] ),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888880)) 
    \da_OBUF[11]_inst_i_10 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla1/p ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/p [0]),
        .I2(\ealu_OBUF[12]_inst_i_10_n_0 ),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [1]),
        .I4(\ealu_OBUF[16]_inst_i_15_n_0 ),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/g ),
        .O(\da_OBUF[11]_inst_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hE4FFFFE4)) 
    \da_OBUF[11]_inst_i_15 
       (.I0(eshift),
        .I1(ea[10]),
        .I2(eimm[31]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alub [10]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla1/p ));
  LUT6 #(
    .INIT(64'h7077707770707777)) 
    \da_OBUF[11]_inst_i_2 
       (.I0(ejal),
        .I1(epc4[11]),
        .I2(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I3(\da_OBUF[11]_inst_i_5_n_0 ),
        .I4(\da_OBUF[11]_inst_i_6_n_0 ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\da_OBUF[11]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFDFDD)) 
    \da_OBUF[11]_inst_i_3 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\ealu_OBUF[11]_inst_i_6_n_0 ),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [11]),
        .I5(\exe_stage/alub [11]),
        .O(\da_OBUF[11]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h57DFFC30)) 
    \da_OBUF[11]_inst_i_5 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(eshift),
        .I2(ea[11]),
        .I3(eimm[31]),
        .I4(\exe_stage/alub [11]),
        .O(\da_OBUF[11]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h94C194C194C1C194)) 
    \da_OBUF[11]_inst_i_6 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [11]),
        .I2(\exe_stage/alub [11]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla1/g ),
        .I5(\da_OBUF[11]_inst_i_10_n_0 ),
        .O(\da_OBUF[11]_inst_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00E4E400)) 
    \da_OBUF[11]_inst_i_9 
       (.I0(eshift),
        .I1(ea[10]),
        .I2(eimm[31]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alub [10]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla1/g ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[12]_inst_i_1 
       (.I0(mmo[12]),
        .I1(ealu_OBUF[12]),
        .I2(malu[8]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[6]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[12]));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \da_OBUF[13]_inst_i_1 
       (.I0(mmo[13]),
        .I1(\ea_reg[15]_0 ),
        .I2(\da_OBUF[13]_inst_i_2_n_0 ),
        .I3(\da_OBUF[13]_inst_i_3_n_0 ),
        .I4(\malu_reg[13]_0 ),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \da_OBUF[13]_inst_i_2 
       (.I0(ejal),
        .I1(epc4[13]),
        .I2(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[13]_inst_i_2_n_0 ),
        .O(\da_OBUF[13]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFDFDD)) 
    \da_OBUF[13]_inst_i_3 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\ealu_OBUF[13]_inst_i_6_n_0 ),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [13]),
        .I5(\exe_stage/alub [13]),
        .O(\da_OBUF[13]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \da_OBUF[14]_inst_i_1 
       (.I0(mmo[14]),
        .I1(\ea_reg[15]_0 ),
        .I2(\da_OBUF[14]_inst_i_2_n_0 ),
        .I3(\da_OBUF[14]_inst_i_3_n_0 ),
        .I4(\malu_reg[14]_0 ),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \da_OBUF[14]_inst_i_2 
       (.I0(ejal),
        .I1(epc4[14]),
        .I2(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[14]_inst_i_2_n_0 ),
        .O(\da_OBUF[14]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFDFDD)) 
    \da_OBUF[14]_inst_i_3 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\ealu_OBUF[14]_inst_i_6_n_0 ),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [14]),
        .I5(\exe_stage/alub [14]),
        .O(\da_OBUF[14]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[15]_inst_i_1 
       (.I0(mmo[15]),
        .I1(ealu_OBUF[15]),
        .I2(malu[9]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[7]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[15]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[16]_inst_i_1 
       (.I0(mmo[16]),
        .I1(ealu_OBUF[16]),
        .I2(malu[10]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[8]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[16]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[17]_inst_i_1 
       (.I0(mmo[17]),
        .I1(ealu_OBUF[17]),
        .I2(malu[11]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[9]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[17]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[18]_inst_i_1 
       (.I0(mmo[18]),
        .I1(ealu_OBUF[18]),
        .I2(malu[12]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[10]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[18]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[19]_inst_i_1 
       (.I0(mmo[19]),
        .I1(ealu_OBUF[19]),
        .I2(malu[13]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[11]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[19]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[1]_inst_i_1 
       (.I0(mmo[1]),
        .I1(ealu_OBUF[1]),
        .I2(malu[1]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[1]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[1]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[20]_inst_i_1 
       (.I0(mmo[20]),
        .I1(ealu_OBUF[20]),
        .I2(malu[14]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[12]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[20]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[21]_inst_i_1 
       (.I0(mmo[21]),
        .I1(ealu_OBUF[21]),
        .I2(malu[15]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[13]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[21]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[22]_inst_i_1 
       (.I0(mmo[22]),
        .I1(ealu_OBUF[22]),
        .I2(malu[16]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[14]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[22]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[23]_inst_i_1 
       (.I0(mmo[23]),
        .I1(ealu_OBUF[23]),
        .I2(malu[17]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[15]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[23]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[24]_inst_i_1 
       (.I0(mmo[24]),
        .I1(ealu_OBUF[24]),
        .I2(malu[18]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[16]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[24]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[25]_inst_i_1 
       (.I0(mmo[25]),
        .I1(ealu_OBUF[25]),
        .I2(malu[19]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[17]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[25]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[26]_inst_i_1 
       (.I0(mmo[26]),
        .I1(ealu_OBUF[26]),
        .I2(malu[20]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[18]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[26]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[27]_inst_i_1 
       (.I0(mmo[27]),
        .I1(ealu_OBUF[27]),
        .I2(malu[21]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[19]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[27]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[28]_inst_i_1 
       (.I0(mmo[28]),
        .I1(ealu_OBUF[28]),
        .I2(malu[22]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[20]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[28]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[29]_inst_i_1 
       (.I0(mmo[29]),
        .I1(ealu_OBUF[29]),
        .I2(malu[23]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[21]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[29]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[2]_inst_i_1 
       (.I0(mmo[2]),
        .I1(ealu_OBUF[2]),
        .I2(malu[2]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[2]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[2]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[30]_inst_i_1 
       (.I0(mmo[30]),
        .I1(ealu_OBUF[30]),
        .I2(malu[24]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[22]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[30]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[31]_inst_i_1 
       (.I0(mmo[31]),
        .I1(ealu_OBUF[31]),
        .I2(malu[25]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[23]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[31]));
  LUT4 #(
    .INIT(16'hF700)) 
    \da_OBUF[31]_inst_i_2 
       (.I0(\id_stage/cu/p_19_in ),
        .I1(\id_stage/cu/nostall30_out ),
        .I2(em2reg),
        .I3(\mrn_reg[4] ),
        .O(\ea_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hFF080808)) 
    \da_OBUF[31]_inst_i_4 
       (.I0(\id_stage/cu/p_19_in ),
        .I1(\id_stage/cu/nostall30_out ),
        .I2(em2reg),
        .I3(\mrn_reg[4] ),
        .I4(mm2reg),
        .O(\id_stage/fwda ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[3]_inst_i_1 
       (.I0(mmo[3]),
        .I1(ealu_OBUF[3]),
        .I2(malu[3]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[3]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[3]));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \da_OBUF[4]_inst_i_1 
       (.I0(mmo[4]),
        .I1(\ea_reg[15]_0 ),
        .I2(\da_OBUF[4]_inst_i_2_n_0 ),
        .I3(\ealu_OBUF[4]_inst_i_3_n_0 ),
        .I4(\malu_reg[4]_0 ),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \da_OBUF[4]_inst_i_2 
       (.I0(ejal),
        .I1(epc4[4]),
        .I2(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[4]_inst_i_2_n_0 ),
        .O(\da_OBUF[4]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \da_OBUF[5]_inst_i_1 
       (.I0(mmo[5]),
        .I1(\ea_reg[15]_0 ),
        .I2(\da_OBUF[5]_inst_i_2_n_0 ),
        .I3(\da_OBUF[5]_inst_i_3_n_0 ),
        .I4(\malu_reg[5]_0 ),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \da_OBUF[5]_inst_i_2 
       (.I0(ejal),
        .I1(epc4[5]),
        .I2(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[5]_inst_i_2_n_0 ),
        .O(\da_OBUF[5]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFDFDD)) 
    \da_OBUF[5]_inst_i_3 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\ealu_OBUF[5]_inst_i_6_n_0 ),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [5]),
        .I5(\exe_stage/alub [5]),
        .O(\da_OBUF[5]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \da_OBUF[6]_inst_i_1 
       (.I0(mmo[6]),
        .I1(\ea_reg[15]_0 ),
        .I2(\da_OBUF[6]_inst_i_2_n_0 ),
        .I3(\da_OBUF[6]_inst_i_3_n_0 ),
        .I4(\malu_reg[6]_0 ),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \da_OBUF[6]_inst_i_2 
       (.I0(ejal),
        .I1(epc4[6]),
        .I2(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[6]_inst_i_2_n_0 ),
        .O(\da_OBUF[6]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFDFDD)) 
    \da_OBUF[6]_inst_i_3 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\ealu_OBUF[6]_inst_i_6_n_0 ),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [6]),
        .I5(\exe_stage/alub [6]),
        .O(\da_OBUF[6]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \da_OBUF[7]_inst_i_1 
       (.I0(mmo[7]),
        .I1(\ea_reg[15]_0 ),
        .I2(\da_OBUF[7]_inst_i_2_n_0 ),
        .I3(\da_OBUF[7]_inst_i_3_n_0 ),
        .I4(\malu_reg[7]_0 ),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \da_OBUF[7]_inst_i_2 
       (.I0(ejal),
        .I1(epc4[7]),
        .I2(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[7]_inst_i_2_n_0 ),
        .O(\da_OBUF[7]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFDFDD)) 
    \da_OBUF[7]_inst_i_3 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\ealu_OBUF[7]_inst_i_5_n_0 ),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [7]),
        .I5(\exe_stage/alub [7]),
        .O(\da_OBUF[7]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \da_OBUF[8]_inst_i_1 
       (.I0(mmo[8]),
        .I1(\ea_reg[15]_0 ),
        .I2(\da_OBUF[8]_inst_i_2_n_0 ),
        .I3(\da_OBUF[8]_inst_i_3_n_0 ),
        .I4(\malu_reg[8] ),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \da_OBUF[8]_inst_i_2 
       (.I0(ejal),
        .I1(epc4[8]),
        .I2(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[8]_inst_i_2_n_0 ),
        .O(\da_OBUF[8]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFDFDD)) 
    \da_OBUF[8]_inst_i_3 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\ealu_OBUF[8]_inst_i_6_n_0 ),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [8]),
        .I5(\exe_stage/alub [8]),
        .O(\da_OBUF[8]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \da_OBUF[9]_inst_i_1 
       (.I0(mmo[9]),
        .I1(ealu_OBUF[9]),
        .I2(malu[5]),
        .I3(\ea_reg[15]_0 ),
        .I4(qa[4]),
        .I5(\id_stage/fwda ),
        .O(da_OBUF[9]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[0]_inst_i_1 
       (.I0(mmo[0]),
        .I1(ealu_OBUF[0]),
        .I2(malu[0]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[0]),
        .I5(\id_stage/fwdb ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[10]_inst_i_1 
       (.I0(mmo[10]),
        .I1(ealu_OBUF[10]),
        .I2(malu[6]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[6]),
        .I5(\id_stage/fwdb ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[11]_inst_i_1 
       (.I0(mmo[11]),
        .I1(ealu_OBUF[11]),
        .I2(malu[7]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[7]),
        .I5(\id_stage/fwdb ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[12]_inst_i_1 
       (.I0(mmo[12]),
        .I1(ealu_OBUF[12]),
        .I2(malu[8]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[8]),
        .I5(\id_stage/fwdb ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \db_OBUF[13]_inst_i_1 
       (.I0(mmo[13]),
        .I1(\eb_reg[15]_0 ),
        .I2(\da_OBUF[13]_inst_i_2_n_0 ),
        .I3(\da_OBUF[13]_inst_i_3_n_0 ),
        .I4(\malu_reg[13] ),
        .I5(\id_stage/fwdb ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \db_OBUF[14]_inst_i_1 
       (.I0(mmo[14]),
        .I1(\eb_reg[15]_0 ),
        .I2(\da_OBUF[14]_inst_i_2_n_0 ),
        .I3(\da_OBUF[14]_inst_i_3_n_0 ),
        .I4(\malu_reg[14] ),
        .I5(\id_stage/fwdb ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[15]_inst_i_1 
       (.I0(mmo[15]),
        .I1(ealu_OBUF[15]),
        .I2(malu[9]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[9]),
        .I5(\id_stage/fwdb ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[16]_inst_i_1 
       (.I0(mmo[16]),
        .I1(ealu_OBUF[16]),
        .I2(malu[10]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[10]),
        .I5(\id_stage/fwdb ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[17]_inst_i_1 
       (.I0(mmo[17]),
        .I1(ealu_OBUF[17]),
        .I2(malu[11]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[11]),
        .I5(\id_stage/fwdb ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[18]_inst_i_1 
       (.I0(mmo[18]),
        .I1(ealu_OBUF[18]),
        .I2(malu[12]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[12]),
        .I5(\id_stage/fwdb ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[19]_inst_i_1 
       (.I0(mmo[19]),
        .I1(ealu_OBUF[19]),
        .I2(malu[13]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[13]),
        .I5(\id_stage/fwdb ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[1]_inst_i_1 
       (.I0(mmo[1]),
        .I1(ealu_OBUF[1]),
        .I2(malu[1]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[1]),
        .I5(\id_stage/fwdb ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[20]_inst_i_1 
       (.I0(mmo[20]),
        .I1(ealu_OBUF[20]),
        .I2(malu[14]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[14]),
        .I5(\id_stage/fwdb ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[21]_inst_i_1 
       (.I0(mmo[21]),
        .I1(ealu_OBUF[21]),
        .I2(malu[15]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[15]),
        .I5(\id_stage/fwdb ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[22]_inst_i_1 
       (.I0(mmo[22]),
        .I1(ealu_OBUF[22]),
        .I2(malu[16]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[16]),
        .I5(\id_stage/fwdb ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[23]_inst_i_1 
       (.I0(mmo[23]),
        .I1(ealu_OBUF[23]),
        .I2(malu[17]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[17]),
        .I5(\id_stage/fwdb ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[24]_inst_i_1 
       (.I0(mmo[24]),
        .I1(ealu_OBUF[24]),
        .I2(malu[18]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[18]),
        .I5(\id_stage/fwdb ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[25]_inst_i_1 
       (.I0(mmo[25]),
        .I1(ealu_OBUF[25]),
        .I2(malu[19]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[19]),
        .I5(\id_stage/fwdb ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[26]_inst_i_1 
       (.I0(mmo[26]),
        .I1(ealu_OBUF[26]),
        .I2(malu[20]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[20]),
        .I5(\id_stage/fwdb ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[27]_inst_i_1 
       (.I0(mmo[27]),
        .I1(ealu_OBUF[27]),
        .I2(malu[21]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[21]),
        .I5(\id_stage/fwdb ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[28]_inst_i_1 
       (.I0(mmo[28]),
        .I1(ealu_OBUF[28]),
        .I2(malu[22]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[22]),
        .I5(\id_stage/fwdb ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[29]_inst_i_1 
       (.I0(mmo[29]),
        .I1(ealu_OBUF[29]),
        .I2(malu[23]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[23]),
        .I5(\id_stage/fwdb ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[2]_inst_i_1 
       (.I0(mmo[2]),
        .I1(ealu_OBUF[2]),
        .I2(malu[2]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[2]),
        .I5(\id_stage/fwdb ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[30]_inst_i_1 
       (.I0(mmo[30]),
        .I1(ealu_OBUF[30]),
        .I2(malu[24]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[24]),
        .I5(\id_stage/fwdb ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[31]_inst_i_1 
       (.I0(mmo[31]),
        .I1(ealu_OBUF[31]),
        .I2(malu[25]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[25]),
        .I5(\id_stage/fwdb ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \db_OBUF[31]_inst_i_2 
       (.I0(\id_stage/cu/p_19_in ),
        .I1(em2reg),
        .I2(nostall3__17),
        .I3(p_7_in),
        .O(\eb_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hFF202020)) 
    \db_OBUF[31]_inst_i_4 
       (.I0(\id_stage/cu/p_19_in ),
        .I1(em2reg),
        .I2(nostall3__17),
        .I3(p_7_in),
        .I4(mm2reg),
        .O(\id_stage/fwdb ));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[3]_inst_i_1 
       (.I0(mmo[3]),
        .I1(ealu_OBUF[3]),
        .I2(malu[3]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[3]),
        .I5(\id_stage/fwdb ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \db_OBUF[4]_inst_i_1 
       (.I0(mmo[4]),
        .I1(\eb_reg[15]_0 ),
        .I2(\da_OBUF[4]_inst_i_2_n_0 ),
        .I3(\ealu_OBUF[4]_inst_i_3_n_0 ),
        .I4(\malu_reg[4] ),
        .I5(\id_stage/fwdb ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \db_OBUF[5]_inst_i_1 
       (.I0(mmo[5]),
        .I1(\eb_reg[15]_0 ),
        .I2(\da_OBUF[5]_inst_i_2_n_0 ),
        .I3(\da_OBUF[5]_inst_i_3_n_0 ),
        .I4(\malu_reg[5] ),
        .I5(\id_stage/fwdb ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \db_OBUF[6]_inst_i_1 
       (.I0(mmo[6]),
        .I1(\eb_reg[15]_0 ),
        .I2(\da_OBUF[6]_inst_i_2_n_0 ),
        .I3(\da_OBUF[6]_inst_i_3_n_0 ),
        .I4(\malu_reg[6] ),
        .I5(\id_stage/fwdb ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h8BBB8BBBFFFF0000)) 
    \db_OBUF[7]_inst_i_1 
       (.I0(mmo[7]),
        .I1(\eb_reg[15]_0 ),
        .I2(\da_OBUF[7]_inst_i_2_n_0 ),
        .I3(\da_OBUF[7]_inst_i_3_n_0 ),
        .I4(\malu_reg[7] ),
        .I5(\id_stage/fwdb ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[8]_inst_i_1 
       (.I0(mmo[8]),
        .I1(ealu_OBUF[8]),
        .I2(malu[4]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[4]),
        .I5(\id_stage/fwdb ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \db_OBUF[9]_inst_i_1 
       (.I0(mmo[9]),
        .I1(ealu_OBUF[9]),
        .I2(malu[5]),
        .I3(\eb_reg[15]_0 ),
        .I4(qb[5]),
        .I5(\id_stage/fwdb ),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h8)) 
    dwmem_OBUF_inst_i_1
       (.I0(wpcir),
        .I1(wmem0__1),
        .O(dwmem));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[0]),
        .Q(ea[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[10]),
        .Q(ea[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[11]),
        .Q(ea[11]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[12]),
        .Q(ea[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[13]),
        .Q(ea[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[14]),
        .Q(ea[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[15]),
        .Q(ea[15]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[16]),
        .Q(ea[16]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[17]),
        .Q(ea[17]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[18]),
        .Q(ea[18]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[19]),
        .Q(ea[19]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[1]),
        .Q(ea[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[20]),
        .Q(ea[20]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[21]),
        .Q(ea[21]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[22]),
        .Q(ea[22]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[23]),
        .Q(ea[23]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[24]),
        .Q(ea[24]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[25]),
        .Q(ea[25]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[26] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[26]),
        .Q(ea[26]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[27] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[27]),
        .Q(ea[27]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[28] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[28]),
        .Q(ea[28]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[29] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[29]),
        .Q(ea[29]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[2]),
        .Q(ea[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[30] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[30]),
        .Q(ea[30]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[31]),
        .Q(ea[31]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[3]),
        .Q(ea[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[4]),
        .Q(ea[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[5]),
        .Q(ea[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[6]),
        .Q(ea[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[7]),
        .Q(ea[7]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[8]),
        .Q(ea[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ea_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(da_OBUF[9]),
        .Q(ea[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAA03FFFFFF)) 
    \ealu_OBUF[0]_inst_i_1 
       (.I0(epc4[0]),
        .I1(\ealu_OBUF[0]_inst_i_2_n_0 ),
        .I2(\ealu_OBUF[0]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[0]_inst_i_4_n_0 ),
        .I4(\ealu_OBUF[0]_inst_i_5_n_0 ),
        .I5(ejal),
        .O(ealu_OBUF[0]));
  LUT6 #(
    .INIT(64'h060000066606E686)) 
    \ealu_OBUF[0]_inst_i_10 
       (.I0(\exe_stage/alub [0]),
        .I1(\exe_stage/alua [0]),
        .I2(ealuc[0]),
        .I3(ealuc[2]),
        .I4(ealuc[3]),
        .I5(ealuc[1]),
        .O(\ealu_OBUF[0]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[0]_inst_i_11 
       (.I0(\ealu_OBUF[3]_inst_i_17_n_0 ),
        .I1(\exe_stage/alua [1]),
        .I2(\ealu_OBUF[0]_inst_i_13_n_0 ),
        .I3(\exe_stage/alua [2]),
        .I4(\ealu_OBUF[0]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[0]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[0]_inst_i_12 
       (.I0(\ealu_OBUF[2]_inst_i_11_n_0 ),
        .I1(\exe_stage/alua [1]),
        .I2(\ealu_OBUF[0]_inst_i_15_n_0 ),
        .I3(\exe_stage/alua [2]),
        .I4(\ealu_OBUF[0]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[0]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[0]_inst_i_13 
       (.I0(\exe_stage/alub [29]),
        .I1(\exe_stage/alub [13]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [21]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [5]),
        .O(\ealu_OBUF[0]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[0]_inst_i_14 
       (.I0(\exe_stage/alub [25]),
        .I1(\exe_stage/alub [9]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [17]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [1]),
        .O(\ealu_OBUF[0]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[0]_inst_i_15 
       (.I0(\exe_stage/alub [28]),
        .I1(\exe_stage/alub [12]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [20]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [4]),
        .O(\ealu_OBUF[0]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[0]_inst_i_16 
       (.I0(\exe_stage/alub [24]),
        .I1(\exe_stage/alub [8]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [16]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [0]),
        .O(\ealu_OBUF[0]_inst_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0DFF)) 
    \ealu_OBUF[0]_inst_i_2 
       (.I0(ealuc[3]),
        .I1(ealuc[2]),
        .I2(ealuc[1]),
        .I3(ealuc[0]),
        .O(\ealu_OBUF[0]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1DD1D11DFFFFFFFF)) 
    \ealu_OBUF[0]_inst_i_3 
       (.I0(CO),
        .I1(\exe_stage/al_unit/sig ),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla1/c_out ),
        .I3(\ealu_OBUF[0]_inst_i_7_n_0 ),
        .I4(\exe_stage/alua [31]),
        .I5(\exe_stage/al_unit/op [0]),
        .O(\ealu_OBUF[0]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \ealu_OBUF[0]_inst_i_4 
       (.I0(\exe_stage/alub [0]),
        .I1(\exe_stage/alua [0]),
        .I2(ealuc[3]),
        .I3(ealuc[2]),
        .I4(ealuc[0]),
        .I5(ealuc[1]),
        .O(\ealu_OBUF[0]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000005DFFFFFF)) 
    \ealu_OBUF[0]_inst_i_5 
       (.I0(\ealu_OBUF[0]_inst_i_9_n_0 ),
        .I1(ealuc[3]),
        .I2(ealuc[2]),
        .I3(ealuc[0]),
        .I4(ealuc[1]),
        .I5(\ealu_OBUF[0]_inst_i_10_n_0 ),
        .O(\ealu_OBUF[0]_inst_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \ealu_OBUF[0]_inst_i_6 
       (.I0(ealuc[1]),
        .I1(ealuc[0]),
        .I2(ealuc[2]),
        .I3(ealuc[3]),
        .O(\exe_stage/al_unit/sig ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \ealu_OBUF[0]_inst_i_7 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [31]),
        .I2(eimm[31]),
        .I3(\exe_stage/al_unit/sub ),
        .O(\ealu_OBUF[0]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[0]_inst_i_8 
       (.I0(eimm[0]),
        .I1(\mb_reg[31] [0]),
        .I2(ealuimm),
        .O(\exe_stage/alub [0]));
  LUT6 #(
    .INIT(64'hAAAACCCC00000F00)) 
    \ealu_OBUF[0]_inst_i_9 
       (.I0(\ealu_OBUF[0]_inst_i_11_n_0 ),
        .I1(\ealu_OBUF[0]_inst_i_12_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[1]_inst_i_7_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\exe_stage/al_unit/right ),
        .O(\ealu_OBUF[0]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[10]_inst_i_1 
       (.I0(\ealu_OBUF[10]_inst_i_2_n_0 ),
        .I1(epc4[10]),
        .I2(\ealu_OBUF[10]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[10]_inst_i_10 
       (.I0(\ealu_OBUF[10]_inst_i_17_n_0 ),
        .I1(\ealu_OBUF[10]_inst_i_18_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[10]_inst_i_19_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[10]_inst_i_20_n_0 ),
        .O(\ealu_OBUF[10]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[10]_inst_i_11 
       (.I0(\ealu_OBUF[12]_inst_i_23_n_0 ),
        .I1(\ealu_OBUF[12]_inst_i_24_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[12]_inst_i_22_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[10]_inst_i_21_n_0 ),
        .O(\ealu_OBUF[10]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[10]_inst_i_12 
       (.I0(\ealu_OBUF[10]_inst_i_22_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[12]_inst_i_25_n_0 ),
        .O(\ealu_OBUF[10]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[10]_inst_i_13 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alub [21]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [29]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [13]),
        .O(\ealu_OBUF[10]_inst_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ealu_OBUF[10]_inst_i_14 
       (.I0(\exe_stage/alub [23]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [15]),
        .O(\ealu_OBUF[10]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[10]_inst_i_15 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alub [19]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [27]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [11]),
        .O(\ealu_OBUF[10]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[10]_inst_i_16 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alub [18]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [26]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [10]),
        .O(\ealu_OBUF[10]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBF80B08)) 
    \ealu_OBUF[10]_inst_i_17 
       (.I0(\mb_reg[31] [25]),
        .I1(\exe_stage/alua [3]),
        .I2(ealuimm),
        .I3(\mb_reg[31] [17]),
        .I4(eimm[31]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[10]_inst_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[10]_inst_i_18 
       (.I0(\exe_stage/alub [21]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [29]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [13]),
        .O(\ealu_OBUF[10]_inst_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[10]_inst_i_19 
       (.I0(\exe_stage/alub [23]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [15]),
        .O(\ealu_OBUF[10]_inst_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[10]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [10]),
        .I2(\exe_stage/alub [10]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[10]_inst_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[10]_inst_i_20 
       (.I0(\exe_stage/alub [19]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [27]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [11]),
        .O(\ealu_OBUF[10]_inst_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[10]_inst_i_21 
       (.I0(\exe_stage/alub [18]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [26]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [10]),
        .O(\ealu_OBUF[10]_inst_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \ealu_OBUF[10]_inst_i_22 
       (.I0(\exe_stage/alub [3]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [7]),
        .I4(\exe_stage/alua [3]),
        .O(\ealu_OBUF[10]_inst_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \ealu_OBUF[10]_inst_i_3 
       (.I0(\ealu_OBUF[10]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\exe_stage/sh01_in [10]),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [10]),
        .I5(\exe_stage/alub [10]),
        .O(\ealu_OBUF[10]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[10]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[10]),
        .I2(eshift),
        .O(\exe_stage/alua [10]));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \ealu_OBUF[10]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/p [1]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [0]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [1]),
        .I4(\ealu_OBUF[12]_inst_i_10_n_0 ),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/c_out ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[10]_inst_i_6 
       (.I0(\ealu_OBUF[10]_inst_i_8_n_0 ),
        .I1(\ealu_OBUF[10]_inst_i_9_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[10]_inst_i_10_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[10]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[10]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[10]_inst_i_7 
       (.I0(\ealu_OBUF[10]_inst_i_12_n_0 ),
        .I1(eimm[6]),
        .I2(ea[0]),
        .I3(eshift),
        .I4(\ealu_OBUF[11]_inst_i_10_n_0 ),
        .O(\exe_stage/sh01_in [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[10]_inst_i_8 
       (.I0(\ealu_OBUF[17]_inst_i_25_n_0 ),
        .I1(\ealu_OBUF[10]_inst_i_13_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[10]_inst_i_14_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[10]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[10]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[10]_inst_i_9 
       (.I0(\ealu_OBUF[16]_inst_i_30_n_0 ),
        .I1(\ealu_OBUF[12]_inst_i_19_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[12]_inst_i_18_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[10]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[10]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[11]_inst_i_1 
       (.I0(\ealu_OBUF[11]_inst_i_2_n_0 ),
        .I1(epc4[11]),
        .I2(\ealu_OBUF[11]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[11]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[11]_inst_i_10 
       (.I0(\ealu_OBUF[11]_inst_i_11_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[13]_inst_i_9_n_0 ),
        .O(\ealu_OBUF[11]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \ealu_OBUF[11]_inst_i_11 
       (.I0(\exe_stage/alub [4]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alub [0]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [8]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[11]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[11]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [11]),
        .I2(\exe_stage/alub [11]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[11]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888BB8BB)) 
    \ealu_OBUF[11]_inst_i_3 
       (.I0(\ealu_OBUF[11]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/op [1]),
        .I2(eshift),
        .I3(ea[11]),
        .I4(eimm[31]),
        .I5(\exe_stage/alub [11]),
        .O(\ealu_OBUF[11]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[11]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[11]),
        .I2(eshift),
        .O(\exe_stage/alua [11]));
  LUT6 #(
    .INIT(64'hEA00FFEAFFEAEA00)) 
    \ealu_OBUF[11]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/c_out ),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/p [0]),
        .I3(\exe_stage/alua [10]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alub [10]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla1/c_out ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[11]_inst_i_6 
       (.I0(\ealu_OBUF[11]_inst_i_9_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[11]_inst_i_10_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[12]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[11]_inst_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h3B20EC08)) 
    \ealu_OBUF[11]_inst_i_7 
       (.I0(\exe_stage/alua [8]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [8]),
        .I3(\exe_stage/alua [9]),
        .I4(\exe_stage/alub [9]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/g ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[11]_inst_i_8 
       (.I0(\exe_stage/alub [9]),
        .I1(\exe_stage/alua [9]),
        .I2(\exe_stage/alub [8]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [8]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/p [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[11]_inst_i_9 
       (.I0(\ealu_OBUF[12]_inst_i_12_n_0 ),
        .I1(\ealu_OBUF[10]_inst_i_8_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[12]_inst_i_14_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[10]_inst_i_10_n_0 ),
        .O(\ealu_OBUF[11]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[12]_inst_i_1 
       (.I0(\ealu_OBUF[12]_inst_i_2_n_0 ),
        .I1(epc4[12]),
        .I2(\ealu_OBUF[12]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \ealu_OBUF[12]_inst_i_10 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/p [1]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/p [0]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p [1]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p [0]),
        .I4(\exe_stage/al_unit/sub ),
        .O(\ealu_OBUF[12]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[12]_inst_i_11 
       (.I0(\ealu_OBUF[12]_inst_i_16_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[12]_inst_i_17_n_0 ),
        .O(\ealu_OBUF[12]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[12]_inst_i_12 
       (.I0(\ealu_OBUF[16]_inst_i_28_n_0 ),
        .I1(\ealu_OBUF[12]_inst_i_18_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[16]_inst_i_30_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[12]_inst_i_19_n_0 ),
        .O(\ealu_OBUF[12]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[12]_inst_i_13 
       (.I0(\ealu_OBUF[12]_inst_i_20_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[12]_inst_i_21_n_0 ),
        .O(\ealu_OBUF[12]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[12]_inst_i_14 
       (.I0(\ealu_OBUF[18]_inst_i_16_n_0 ),
        .I1(\ealu_OBUF[12]_inst_i_22_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[12]_inst_i_23_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[12]_inst_i_24_n_0 ),
        .O(\ealu_OBUF[12]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[12]_inst_i_15 
       (.I0(\ealu_OBUF[12]_inst_i_25_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[14]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[12]_inst_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[12]_inst_i_16 
       (.I0(\ealu_OBUF[17]_inst_i_23_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[10]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[12]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[12]_inst_i_17 
       (.I0(\ealu_OBUF[17]_inst_i_25_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[10]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[12]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[12]_inst_i_18 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alub [22]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [30]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [14]),
        .O(\ealu_OBUF[12]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[12]_inst_i_19 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alub [20]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [28]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [12]),
        .O(\ealu_OBUF[12]_inst_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[12]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [12]),
        .I2(\exe_stage/alub [12]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[12]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[12]_inst_i_20 
       (.I0(\exe_stage/alub [27]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [19]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[10]_inst_i_19_n_0 ),
        .O(\ealu_OBUF[12]_inst_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[12]_inst_i_21 
       (.I0(\exe_stage/alub [25]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [17]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[10]_inst_i_18_n_0 ),
        .O(\ealu_OBUF[12]_inst_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[12]_inst_i_22 
       (.I0(\exe_stage/alub [22]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [30]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [14]),
        .O(\ealu_OBUF[12]_inst_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBF80B08)) 
    \ealu_OBUF[12]_inst_i_23 
       (.I0(\mb_reg[31] [24]),
        .I1(\exe_stage/alua [3]),
        .I2(ealuimm),
        .I3(\mb_reg[31] [16]),
        .I4(eimm[31]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[12]_inst_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[12]_inst_i_24 
       (.I0(\exe_stage/alub [20]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [28]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [12]),
        .O(\ealu_OBUF[12]_inst_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \ealu_OBUF[12]_inst_i_25 
       (.I0(\exe_stage/alub [5]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alub [1]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [9]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[12]_inst_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \ealu_OBUF[12]_inst_i_3 
       (.I0(\ealu_OBUF[12]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\exe_stage/sh01_in [12]),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [12]),
        .I5(\exe_stage/alub [12]),
        .O(\ealu_OBUF[12]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[12]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[12]),
        .I2(eshift),
        .O(\exe_stage/alua [12]));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \ealu_OBUF[12]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/g [0]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/p [1]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [0]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [1]),
        .I4(\ealu_OBUF[12]_inst_i_10_n_0 ),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/c_out ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[12]_inst_i_6 
       (.I0(\ealu_OBUF[12]_inst_i_11_n_0 ),
        .I1(\ealu_OBUF[12]_inst_i_12_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[12]_inst_i_13_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[12]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[12]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[12]_inst_i_7 
       (.I0(\ealu_OBUF[12]_inst_i_15_n_0 ),
        .I1(eimm[6]),
        .I2(ea[0]),
        .I3(eshift),
        .I4(\ealu_OBUF[13]_inst_i_8_n_0 ),
        .O(\exe_stage/sh01_in [12]));
  LUT6 #(
    .INIT(64'h8AA80A088AA880A0)) 
    \ealu_OBUF[12]_inst_i_8 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p [1]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/al_unit/sub ),
        .I3(\exe_stage/alub [4]),
        .I4(\exe_stage/alua [5]),
        .I5(\exe_stage/alub [5]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/p [1]));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    \ealu_OBUF[12]_inst_i_9 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/g [0]),
        .I1(\exe_stage/alub [3]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [2]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alua [2]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [0]));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[13]_inst_i_1 
       (.I0(\ealu_OBUF[13]_inst_i_2_n_0 ),
        .I1(epc4[13]),
        .I2(\ealu_OBUF[13]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[13]));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[13]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [13]),
        .I2(\exe_stage/alub [13]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[13]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888BB8BB)) 
    \ealu_OBUF[13]_inst_i_3 
       (.I0(\ealu_OBUF[13]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/op [1]),
        .I2(eshift),
        .I3(ea[13]),
        .I4(eimm[31]),
        .I5(\exe_stage/alub [13]),
        .O(\ealu_OBUF[13]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[13]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[13]),
        .I2(eshift),
        .O(\exe_stage/alua [13]));
  LUT6 #(
    .INIT(64'hA820FEBAFEBAA820)) 
    \ealu_OBUF[13]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/c_out ),
        .I1(eshift),
        .I2(ea[12]),
        .I3(eimm[31]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alub [12]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/cla0/c_out ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[13]_inst_i_6 
       (.I0(\ealu_OBUF[13]_inst_i_7_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[13]_inst_i_8_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[14]_inst_i_8_n_0 ),
        .O(\ealu_OBUF[13]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[13]_inst_i_7 
       (.I0(\ealu_OBUF[14]_inst_i_9_n_0 ),
        .I1(\ealu_OBUF[12]_inst_i_11_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[14]_inst_i_10_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[12]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[13]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[13]_inst_i_8 
       (.I0(\ealu_OBUF[13]_inst_i_9_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[15]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[13]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \ealu_OBUF[13]_inst_i_9 
       (.I0(\exe_stage/alub [6]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alub [2]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [10]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[13]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[14]_inst_i_1 
       (.I0(\ealu_OBUF[14]_inst_i_2_n_0 ),
        .I1(epc4[14]),
        .I2(\ealu_OBUF[14]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ealu_OBUF[14]_inst_i_10 
       (.I0(\ealu_OBUF[15]_inst_i_18_n_0 ),
        .I1(\exe_stage/alua [2]),
        .I2(\ealu_OBUF[12]_inst_i_23_n_0 ),
        .I3(\exe_stage/alua [1]),
        .I4(\ealu_OBUF[14]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[14]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \ealu_OBUF[14]_inst_i_11 
       (.I0(\exe_stage/alub [7]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alub [3]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [11]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[14]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[14]_inst_i_12 
       (.I0(\exe_stage/alub [1]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [9]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[16]_inst_i_32_n_0 ),
        .O(\ealu_OBUF[14]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[14]_inst_i_13 
       (.I0(\ealu_OBUF[16]_inst_i_29_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[16]_inst_i_30_n_0 ),
        .O(\ealu_OBUF[14]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[14]_inst_i_14 
       (.I0(\ealu_OBUF[16]_inst_i_28_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[12]_inst_i_18_n_0 ),
        .O(\ealu_OBUF[14]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[14]_inst_i_15 
       (.I0(\exe_stage/alub [26]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [18]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[12]_inst_i_22_n_0 ),
        .O(\ealu_OBUF[14]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[14]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [14]),
        .I2(\exe_stage/alub [14]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[14]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888BB8BB)) 
    \ealu_OBUF[14]_inst_i_3 
       (.I0(\ealu_OBUF[14]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/op [1]),
        .I2(eshift),
        .I3(ea[14]),
        .I4(eimm[31]),
        .I5(\exe_stage/alub [14]),
        .O(\ealu_OBUF[14]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[14]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[14]),
        .I2(eshift),
        .O(\exe_stage/alua [14]));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    \ealu_OBUF[14]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/c_out ),
        .I1(\exe_stage/alub [13]),
        .I2(\exe_stage/alua [13]),
        .I3(\exe_stage/alub [12]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alua [12]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/c_out ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[14]_inst_i_6 
       (.I0(\ealu_OBUF[14]_inst_i_7_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[14]_inst_i_8_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[15]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[14]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[14]_inst_i_7 
       (.I0(\ealu_OBUF[15]_inst_i_13_n_0 ),
        .I1(\ealu_OBUF[14]_inst_i_9_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[15]_inst_i_15_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[14]_inst_i_10_n_0 ),
        .O(\ealu_OBUF[14]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[14]_inst_i_8 
       (.I0(\ealu_OBUF[14]_inst_i_11_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[14]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[14]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[14]_inst_i_9 
       (.I0(\ealu_OBUF[14]_inst_i_13_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[14]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[14]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[15]_inst_i_1 
       (.I0(\ealu_OBUF[15]_inst_i_2_n_0 ),
        .I1(epc4[15]),
        .I2(\ealu_OBUF[15]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[15]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[15]_inst_i_10 
       (.I0(\exe_stage/alub [13]),
        .I1(\exe_stage/alua [13]),
        .I2(\exe_stage/alub [12]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [12]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/p [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[15]_inst_i_11 
       (.I0(\ealu_OBUF[16]_inst_i_19_n_0 ),
        .I1(\ealu_OBUF[15]_inst_i_13_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[15]_inst_i_14_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[15]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[15]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[15]_inst_i_12 
       (.I0(\ealu_OBUF[15]_inst_i_16_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[15]_inst_i_17_n_0 ),
        .O(\ealu_OBUF[15]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[15]_inst_i_13 
       (.I0(\ealu_OBUF[17]_inst_i_24_n_0 ),
        .I1(\ealu_OBUF[17]_inst_i_25_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[17]_inst_i_23_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[10]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[15]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[15]_inst_i_14 
       (.I0(\ealu_OBUF[18]_inst_i_15_n_0 ),
        .I1(\ealu_OBUF[18]_inst_i_16_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[15]_inst_i_18_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[12]_inst_i_23_n_0 ),
        .O(\ealu_OBUF[15]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[15]_inst_i_15 
       (.I0(\ealu_OBUF[17]_inst_i_30_n_0 ),
        .I1(\ealu_OBUF[10]_inst_i_17_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[19]_inst_i_18_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[10]_inst_i_19_n_0 ),
        .O(\ealu_OBUF[15]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[15]_inst_i_16 
       (.I0(\exe_stage/alub [0]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [8]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[17]_inst_i_28_n_0 ),
        .O(\ealu_OBUF[15]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[15]_inst_i_17 
       (.I0(\exe_stage/alub [2]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [10]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[17]_inst_i_27_n_0 ),
        .O(\ealu_OBUF[15]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBF80B08)) 
    \ealu_OBUF[15]_inst_i_18 
       (.I0(\mb_reg[31] [28]),
        .I1(\exe_stage/alua [3]),
        .I2(ealuimm),
        .I3(\mb_reg[31] [20]),
        .I4(eimm[31]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[15]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[15]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [15]),
        .I2(\exe_stage/alub [15]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[15]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888BB8BB)) 
    \ealu_OBUF[15]_inst_i_3 
       (.I0(\ealu_OBUF[15]_inst_i_8_n_0 ),
        .I1(\exe_stage/al_unit/op [1]),
        .I2(eshift),
        .I3(ea[15]),
        .I4(eimm[31]),
        .I5(\exe_stage/alub [15]),
        .O(\ealu_OBUF[15]_inst_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0C26)) 
    \ealu_OBUF[15]_inst_i_4 
       (.I0(ealuc[1]),
        .I1(ealuc[0]),
        .I2(ealuc[2]),
        .I3(ealuc[3]),
        .O(\exe_stage/al_unit/op [0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hAE28)) 
    \ealu_OBUF[15]_inst_i_5 
       (.I0(ealuc[1]),
        .I1(ealuc[3]),
        .I2(ealuc[2]),
        .I3(ealuc[0]),
        .O(\exe_stage/al_unit/op [2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[15]_inst_i_6 
       (.I0(eimm[31]),
        .I1(ea[15]),
        .I2(eshift),
        .O(\exe_stage/alua [15]));
  LUT6 #(
    .INIT(64'hEA00FFEAFFEAEA00)) 
    \ealu_OBUF[15]_inst_i_7 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/c_out ),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/p [0]),
        .I3(\exe_stage/alua [14]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alub [14]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/cla1/c_out ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[15]_inst_i_8 
       (.I0(\ealu_OBUF[15]_inst_i_11_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[15]_inst_i_12_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[16]_inst_i_20_n_0 ),
        .O(\ealu_OBUF[15]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h3B20EC08)) 
    \ealu_OBUF[15]_inst_i_9 
       (.I0(\exe_stage/alua [12]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [12]),
        .I3(\exe_stage/alua [13]),
        .I4(\exe_stage/alub [13]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/g ));
  LUT6 #(
    .INIT(64'h00E4FFFFFFFFFFFF)) 
    \ealu_OBUF[16]_inst_i_1 
       (.I0(\exe_stage/al_unit/op [1]),
        .I1(\ealu_OBUF[16]_inst_i_2_n_0 ),
        .I2(\ealu_OBUF[16]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I4(\ealu_OBUF[16]_inst_i_4_n_0 ),
        .I5(\ealu_OBUF[16]_inst_i_5_n_0 ),
        .O(ealu_OBUF[16]));
  LUT6 #(
    .INIT(64'h111DDD1DFFFFFFFF)) 
    \ealu_OBUF[16]_inst_i_10 
       (.I0(\exe_stage/sh00_in [16]),
        .I1(\exe_stage/al_unit/arith ),
        .I2(\ealu_OBUF[16]_inst_i_19_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[17]_inst_i_16_n_0 ),
        .I5(\exe_stage/al_unit/right ),
        .O(\ealu_OBUF[16]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBABBFFFBBFBB)) 
    \ealu_OBUF[16]_inst_i_11 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[17]_inst_i_17_n_0 ),
        .I2(eshift),
        .I3(ea[0]),
        .I4(eimm[6]),
        .I5(\ealu_OBUF[16]_inst_i_20_n_0 ),
        .O(\ealu_OBUF[16]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    \ealu_OBUF[16]_inst_i_12 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/g ),
        .I1(\exe_stage/alub [11]),
        .I2(\exe_stage/alua [11]),
        .I3(\exe_stage/alub [10]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alua [10]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/g [0]));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    \ealu_OBUF[16]_inst_i_13 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/g ),
        .I1(\exe_stage/alub [15]),
        .I2(\exe_stage/alua [15]),
        .I3(\exe_stage/alub [14]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alua [14]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/g [1]));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    \ealu_OBUF[16]_inst_i_14 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/g ),
        .I1(\exe_stage/alub [7]),
        .I2(\exe_stage/alua [7]),
        .I3(\exe_stage/alub [6]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alua [6]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [1]));
  LUT5 #(
    .INIT(32'h88888000)) 
    \ealu_OBUF[16]_inst_i_15 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p [0]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p [1]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/p [1]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/g [0]),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/g [1]),
        .O(\ealu_OBUF[16]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBE32BE8C00000000)) 
    \ealu_OBUF[16]_inst_i_16 
       (.I0(\exe_stage/alua [14]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [14]),
        .I3(\exe_stage/alua [15]),
        .I4(\exe_stage/alub [15]),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/p [1]));
  LUT6 #(
    .INIT(64'hBE32BE8C00000000)) 
    \ealu_OBUF[16]_inst_i_17 
       (.I0(\exe_stage/alua [10]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [10]),
        .I3(\exe_stage/alua [11]),
        .I4(\exe_stage/alub [11]),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/p [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[16]_inst_i_18 
       (.I0(\ealu_OBUF[16]_inst_i_23_n_0 ),
        .I1(\ealu_OBUF[16]_inst_i_24_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[16]_inst_i_25_n_0 ),
        .I4(\exe_stage/alua [1]),
        .I5(\ealu_OBUF[16]_inst_i_26_n_0 ),
        .O(\exe_stage/sh00_in [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[16]_inst_i_19 
       (.I0(\ealu_OBUF[16]_inst_i_27_n_0 ),
        .I1(\ealu_OBUF[16]_inst_i_28_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[16]_inst_i_29_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[16]_inst_i_30_n_0 ),
        .O(\ealu_OBUF[16]_inst_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h94C194C194C1C194)) 
    \ealu_OBUF[16]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [16]),
        .I2(\exe_stage/alub [16]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/g ),
        .I5(\ealu_OBUF[16]_inst_i_8_n_0 ),
        .O(\ealu_OBUF[16]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[16]_inst_i_20 
       (.I0(\ealu_OBUF[16]_inst_i_31_n_0 ),
        .I1(\ealu_OBUF[16]_inst_i_32_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[16]_inst_i_33_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[16]_inst_i_34_n_0 ),
        .O(\ealu_OBUF[16]_inst_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h3B20EC08)) 
    \ealu_OBUF[16]_inst_i_21 
       (.I0(\exe_stage/alua [0]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [0]),
        .I3(\exe_stage/alua [1]),
        .I4(\exe_stage/alub [1]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/g [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h3B20EC08)) 
    \ealu_OBUF[16]_inst_i_22 
       (.I0(\exe_stage/alua [2]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [2]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [3]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/g [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[16]_inst_i_23 
       (.I0(\ealu_OBUF[16]_inst_i_35_n_0 ),
        .I1(\ealu_OBUF[16]_inst_i_36_n_0 ),
        .I2(\exe_stage/alua [2]),
        .I3(\ealu_OBUF[16]_inst_i_37_n_0 ),
        .I4(\exe_stage/alua [3]),
        .I5(\ealu_OBUF[16]_inst_i_38_n_0 ),
        .O(\ealu_OBUF[16]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[16]_inst_i_24 
       (.I0(\ealu_OBUF[16]_inst_i_39_n_0 ),
        .I1(\ealu_OBUF[16]_inst_i_40_n_0 ),
        .I2(\exe_stage/alua [2]),
        .I3(\ealu_OBUF[16]_inst_i_41_n_0 ),
        .I4(\exe_stage/alua [3]),
        .I5(\ealu_OBUF[16]_inst_i_42_n_0 ),
        .O(\ealu_OBUF[16]_inst_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[16]_inst_i_25 
       (.I0(\ealu_OBUF[16]_inst_i_43_n_0 ),
        .I1(\ealu_OBUF[16]_inst_i_44_n_0 ),
        .I2(\exe_stage/alua [2]),
        .I3(\ealu_OBUF[16]_inst_i_45_n_0 ),
        .I4(\exe_stage/alua [3]),
        .I5(\ealu_OBUF[16]_inst_i_46_n_0 ),
        .O(\ealu_OBUF[16]_inst_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[16]_inst_i_26 
       (.I0(\ealu_OBUF[16]_inst_i_47_n_0 ),
        .I1(\ealu_OBUF[16]_inst_i_48_n_0 ),
        .I2(\exe_stage/alua [2]),
        .I3(\ealu_OBUF[16]_inst_i_49_n_0 ),
        .I4(\exe_stage/alua [3]),
        .I5(\ealu_OBUF[16]_inst_i_50_n_0 ),
        .O(\ealu_OBUF[16]_inst_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ealu_OBUF[16]_inst_i_27 
       (.I0(\exe_stage/alub [30]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [22]),
        .O(\ealu_OBUF[16]_inst_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ealu_OBUF[16]_inst_i_28 
       (.I0(\exe_stage/alub [26]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [18]),
        .O(\ealu_OBUF[16]_inst_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ealu_OBUF[16]_inst_i_29 
       (.I0(\exe_stage/alub [28]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [20]),
        .O(\ealu_OBUF[16]_inst_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h575757FC30DF3030)) 
    \ealu_OBUF[16]_inst_i_3 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(eshift),
        .I2(ea[16]),
        .I3(ealuimm),
        .I4(\mb_reg[31] [16]),
        .I5(eimm[31]),
        .O(\ealu_OBUF[16]_inst_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ealu_OBUF[16]_inst_i_30 
       (.I0(\exe_stage/alub [24]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [16]),
        .O(\ealu_OBUF[16]_inst_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E4FFE400)) 
    \ealu_OBUF[16]_inst_i_31 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [1]),
        .I2(eimm[1]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [9]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[16]_inst_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E4FFE400)) 
    \ealu_OBUF[16]_inst_i_32 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [5]),
        .I2(eimm[5]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [13]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[16]_inst_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E4FFE400)) 
    \ealu_OBUF[16]_inst_i_33 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [3]),
        .I2(eimm[3]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [11]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[16]_inst_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E4FFE400)) 
    \ealu_OBUF[16]_inst_i_34 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [7]),
        .I2(eimm[7]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [15]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[16]_inst_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_35 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [31]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_36 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [23]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_37 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [27]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_38 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [19]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_39 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [29]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ealu_OBUF[16]_inst_i_4 
       (.I0(epc4[16]),
        .I1(ejal),
        .O(\ealu_OBUF[16]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_40 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [21]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_41 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [25]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_42 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [17]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_43 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [30]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_44 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [22]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_45 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [26]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_46 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [18]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_47 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [28]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_48 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [20]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_49 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [24]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F757F757F757)) 
    \ealu_OBUF[16]_inst_i_5 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\ealu_OBUF[16]_inst_i_9_n_0 ),
        .I2(\exe_stage/al_unit/op [1]),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\ealu_OBUF[16]_inst_i_10_n_0 ),
        .I5(\ealu_OBUF[16]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[16]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \ealu_OBUF[16]_inst_i_50 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [16]),
        .I2(eimm[31]),
        .I3(eshift),
        .I4(ea[4]),
        .I5(eimm[10]),
        .O(\ealu_OBUF[16]_inst_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[16]_inst_i_6 
       (.I0(eimm[31]),
        .I1(ea[16]),
        .I2(eshift),
        .O(\exe_stage/alua [16]));
  LUT6 #(
    .INIT(64'hFFFECCCCEEEECCCC)) 
    \ealu_OBUF[16]_inst_i_7 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/g [0]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/g [1]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [1]),
        .I3(\ealu_OBUF[16]_inst_i_15_n_0 ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/p [1]),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/g ));
  LUT6 #(
    .INIT(64'h0080008000008800)) 
    \ealu_OBUF[16]_inst_i_8 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/p [0]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/p [1]),
        .I2(ealuc[3]),
        .I3(ealuc[2]),
        .I4(ealuc[1]),
        .I5(ealuc[0]),
        .O(\ealu_OBUF[16]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[16]_inst_i_9 
       (.I0(\exe_stage/alub [0]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [16]),
        .I3(eimm[31]),
        .I4(ea[16]),
        .I5(eshift),
        .O(\ealu_OBUF[16]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFFFFFFFFFF)) 
    \ealu_OBUF[17]_inst_i_1 
       (.I0(\exe_stage/al_unit/op [1]),
        .I1(\ealu_OBUF[17]_inst_i_3_n_0 ),
        .I2(\ealu_OBUF[17]_inst_i_4_n_0 ),
        .I3(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I4(\ealu_OBUF[17]_inst_i_5_n_0 ),
        .I5(\ealu_OBUF[17]_inst_i_6_n_0 ),
        .O(ealu_OBUF[17]));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[17]_inst_i_10 
       (.I0(\exe_stage/alub [1]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [17]),
        .I3(eimm[31]),
        .I4(ea[17]),
        .I5(eshift),
        .O(\ealu_OBUF[17]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DFFFFFFFF)) 
    \ealu_OBUF[17]_inst_i_11 
       (.I0(\exe_stage/sh00_in [17]),
        .I1(\exe_stage/al_unit/arith ),
        .I2(\ealu_OBUF[17]_inst_i_16_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[18]_inst_i_10_n_0 ),
        .I5(\exe_stage/al_unit/right ),
        .O(\ealu_OBUF[17]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAAABBABBFFFBBFBB)) 
    \ealu_OBUF[17]_inst_i_12 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[18]_inst_i_9_n_0 ),
        .I2(eshift),
        .I3(ea[0]),
        .I4(eimm[6]),
        .I5(\ealu_OBUF[17]_inst_i_17_n_0 ),
        .O(\ealu_OBUF[17]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEFF4EFF4EF4FFEF4)) 
    \ealu_OBUF[17]_inst_i_13 
       (.I0(eshift),
        .I1(ea[16]),
        .I2(\exe_stage/al_unit/sub ),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [16]),
        .I5(ealuimm),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/cla0/p ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ealu_OBUF[17]_inst_i_14 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p [0]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p [1]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/p [0]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/p [1]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/p [0]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[17]_inst_i_15 
       (.I0(\ealu_OBUF[18]_inst_i_11_n_0 ),
        .I1(eimm[6]),
        .I2(ea[0]),
        .I3(eshift),
        .I4(\ealu_OBUF[17]_inst_i_21_n_0 ),
        .O(\exe_stage/sh00_in [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[17]_inst_i_16 
       (.I0(\ealu_OBUF[17]_inst_i_22_n_0 ),
        .I1(\ealu_OBUF[17]_inst_i_23_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[17]_inst_i_24_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[17]_inst_i_25_n_0 ),
        .O(\ealu_OBUF[17]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[17]_inst_i_17 
       (.I0(\ealu_OBUF[17]_inst_i_26_n_0 ),
        .I1(\ealu_OBUF[17]_inst_i_27_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[17]_inst_i_28_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[17]_inst_i_29_n_0 ),
        .O(\ealu_OBUF[17]_inst_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[17]_inst_i_18 
       (.I0(\exe_stage/alub [7]),
        .I1(\exe_stage/alua [7]),
        .I2(\exe_stage/alub [6]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [6]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p [1]));
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[17]_inst_i_19 
       (.I0(\exe_stage/alub [1]),
        .I1(\exe_stage/alua [1]),
        .I2(\exe_stage/alub [0]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/p [0]));
  LUT4 #(
    .INIT(16'h8AAC)) 
    \ealu_OBUF[17]_inst_i_2 
       (.I0(ealuc[0]),
        .I1(ealuc[1]),
        .I2(ealuc[2]),
        .I3(ealuc[3]),
        .O(\exe_stage/al_unit/op [1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[17]_inst_i_20 
       (.I0(\exe_stage/alub [3]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [2]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [2]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/p [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[17]_inst_i_21 
       (.I0(\ealu_OBUF[19]_inst_i_17_n_0 ),
        .I1(\ealu_OBUF[19]_inst_i_18_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[17]_inst_i_30_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[10]_inst_i_17_n_0 ),
        .O(\ealu_OBUF[17]_inst_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00CDCDC8C8)) 
    \ealu_OBUF[17]_inst_i_22 
       (.I0(\exe_stage/alua [3]),
        .I1(\mb_reg[31] [31]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [23]),
        .I5(ealuimm),
        .O(\ealu_OBUF[17]_inst_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ealu_OBUF[17]_inst_i_23 
       (.I0(\exe_stage/alub [27]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [19]),
        .O(\ealu_OBUF[17]_inst_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ealu_OBUF[17]_inst_i_24 
       (.I0(\exe_stage/alub [29]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [21]),
        .O(\ealu_OBUF[17]_inst_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ealu_OBUF[17]_inst_i_25 
       (.I0(\exe_stage/alub [25]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [17]),
        .O(\ealu_OBUF[17]_inst_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E4FFE400)) 
    \ealu_OBUF[17]_inst_i_26 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [2]),
        .I2(eimm[2]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [10]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[17]_inst_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E4FFE400)) 
    \ealu_OBUF[17]_inst_i_27 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [6]),
        .I2(eimm[6]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [14]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[17]_inst_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E4FFE400)) 
    \ealu_OBUF[17]_inst_i_28 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [4]),
        .I2(eimm[4]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [12]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[17]_inst_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[17]_inst_i_29 
       (.I0(\exe_stage/alub [8]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [0]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [16]),
        .O(\ealu_OBUF[17]_inst_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h94C194C194C1C194)) 
    \ealu_OBUF[17]_inst_i_3 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [17]),
        .I2(\exe_stage/alub [17]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/cla0/g ),
        .I5(\ealu_OBUF[17]_inst_i_9_n_0 ),
        .O(\ealu_OBUF[17]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBF80B08)) 
    \ealu_OBUF[17]_inst_i_30 
       (.I0(\mb_reg[31] [29]),
        .I1(\exe_stage/alua [3]),
        .I2(ealuimm),
        .I3(\mb_reg[31] [21]),
        .I4(eimm[31]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[17]_inst_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h575757FC30DF3030)) 
    \ealu_OBUF[17]_inst_i_4 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(eshift),
        .I2(ea[17]),
        .I3(ealuimm),
        .I4(\mb_reg[31] [17]),
        .I5(eimm[31]),
        .O(\ealu_OBUF[17]_inst_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ealu_OBUF[17]_inst_i_5 
       (.I0(epc4[17]),
        .I1(ejal),
        .O(\ealu_OBUF[17]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F757F757F757)) 
    \ealu_OBUF[17]_inst_i_6 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\ealu_OBUF[17]_inst_i_10_n_0 ),
        .I2(\exe_stage/al_unit/op [1]),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\ealu_OBUF[17]_inst_i_11_n_0 ),
        .I5(\ealu_OBUF[17]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[17]_inst_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[17]_inst_i_7 
       (.I0(eimm[31]),
        .I1(ea[17]),
        .I2(eshift),
        .O(\exe_stage/alua [17]));
  LUT6 #(
    .INIT(64'h0E400E400E04E040)) 
    \ealu_OBUF[17]_inst_i_8 
       (.I0(eshift),
        .I1(ea[16]),
        .I2(\exe_stage/al_unit/sub ),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [16]),
        .I5(ealuimm),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/cla0/g ));
  LUT6 #(
    .INIT(64'hAAAAA0A0AAAA8000)) 
    \ealu_OBUF[17]_inst_i_9 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/cla0/p ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/p [0]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/p [1]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/g [1]),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla0/g [0]),
        .O(\ealu_OBUF[17]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[18]_inst_i_1 
       (.I0(\ealu_OBUF[18]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[18]),
        .I3(ejal),
        .I4(\ealu_OBUF[18]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[18]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[18]_inst_i_10 
       (.I0(\ealu_OBUF[20]_inst_i_13_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[18]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[18]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[18]_inst_i_11 
       (.I0(\ealu_OBUF[20]_inst_i_14_n_0 ),
        .I1(\exe_stage/alua [1]),
        .I2(\ealu_OBUF[18]_inst_i_15_n_0 ),
        .I3(\exe_stage/alua [2]),
        .I4(\ealu_OBUF[18]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[18]_inst_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[18]_inst_i_12 
       (.I0(eimm[2]),
        .I1(\mb_reg[31] [2]),
        .I2(ealuimm),
        .O(\exe_stage/alub [2]));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[18]_inst_i_13 
       (.I0(\exe_stage/alub [3]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [11]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[16]_inst_i_34_n_0 ),
        .O(\ealu_OBUF[18]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[18]_inst_i_14 
       (.I0(\ealu_OBUF[16]_inst_i_27_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[16]_inst_i_28_n_0 ),
        .O(\ealu_OBUF[18]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBF80B08)) 
    \ealu_OBUF[18]_inst_i_15 
       (.I0(\mb_reg[31] [30]),
        .I1(\exe_stage/alua [3]),
        .I2(ealuimm),
        .I3(\mb_reg[31] [22]),
        .I4(eimm[31]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[18]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBF80B08)) 
    \ealu_OBUF[18]_inst_i_16 
       (.I0(\mb_reg[31] [26]),
        .I1(\exe_stage/alua [3]),
        .I2(ealuimm),
        .I3(\mb_reg[31] [18]),
        .I4(eimm[31]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[18]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[18]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [18]),
        .I2(\exe_stage/alub [18]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[18]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF00E40000)) 
    \ealu_OBUF[18]_inst_i_3 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\exe_stage/sh01_in [18]),
        .I2(\ealu_OBUF[18]_inst_i_7_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [1]),
        .I5(\ealu_OBUF[18]_inst_i_8_n_0 ),
        .O(\ealu_OBUF[18]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[18]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[18]),
        .I2(eshift),
        .O(\exe_stage/alua [18]));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \ealu_OBUF[18]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/p [1]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/g [0]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/g [1]),
        .I4(\ealu_OBUF[16]_inst_i_8_n_0 ),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/p ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/c_out ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[18]_inst_i_6 
       (.I0(\ealu_OBUF[18]_inst_i_9_n_0 ),
        .I1(eimm[6]),
        .I2(ea[0]),
        .I3(eshift),
        .I4(\ealu_OBUF[19]_inst_i_12_n_0 ),
        .O(\exe_stage/sh01_in [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[18]_inst_i_7 
       (.I0(\ealu_OBUF[19]_inst_i_13_n_0 ),
        .I1(\ealu_OBUF[18]_inst_i_10_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[19]_inst_i_14_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[18]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[18]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[18]_inst_i_8 
       (.I0(\exe_stage/alub [2]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [18]),
        .I3(eimm[31]),
        .I4(ea[18]),
        .I5(eshift),
        .O(\ealu_OBUF[18]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[18]_inst_i_9 
       (.I0(\ealu_OBUF[18]_inst_i_13_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[20]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[18]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[19]_inst_i_1 
       (.I0(\ealu_OBUF[19]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[19]),
        .I3(ejal),
        .I4(\ealu_OBUF[19]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[19]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[19]_inst_i_10 
       (.I0(\exe_stage/alub [17]),
        .I1(\exe_stage/alua [17]),
        .I2(\exe_stage/alub [16]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [16]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/p ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \ealu_OBUF[19]_inst_i_11 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [18]),
        .I2(eimm[31]),
        .I3(\exe_stage/al_unit/sub ),
        .O(\ealu_OBUF[19]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[19]_inst_i_12 
       (.I0(\ealu_OBUF[19]_inst_i_15_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[21]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[19]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[19]_inst_i_13 
       (.I0(\ealu_OBUF[21]_inst_i_14_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[19]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[19]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[19]_inst_i_14 
       (.I0(\ealu_OBUF[21]_inst_i_15_n_0 ),
        .I1(\exe_stage/alua [1]),
        .I2(\ealu_OBUF[19]_inst_i_17_n_0 ),
        .I3(\exe_stage/alua [2]),
        .I4(\ealu_OBUF[19]_inst_i_18_n_0 ),
        .O(\ealu_OBUF[19]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[19]_inst_i_15 
       (.I0(\exe_stage/alub [4]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [12]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[17]_inst_i_29_n_0 ),
        .O(\ealu_OBUF[19]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \ealu_OBUF[19]_inst_i_16 
       (.I0(\exe_stage/alua [3]),
        .I1(\exe_stage/alub [31]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [23]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[17]_inst_i_23_n_0 ),
        .O(\ealu_OBUF[19]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBF80B08)) 
    \ealu_OBUF[19]_inst_i_17 
       (.I0(\mb_reg[31] [31]),
        .I1(\exe_stage/alua [3]),
        .I2(ealuimm),
        .I3(\mb_reg[31] [23]),
        .I4(eimm[31]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[19]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBF80B08)) 
    \ealu_OBUF[19]_inst_i_18 
       (.I0(\mb_reg[31] [27]),
        .I1(\exe_stage/alua [3]),
        .I2(ealuimm),
        .I3(\mb_reg[31] [19]),
        .I4(eimm[31]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[19]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[19]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [19]),
        .I2(\exe_stage/alub [19]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[19]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF00E40000)) 
    \ealu_OBUF[19]_inst_i_3 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\exe_stage/sh01_in [19]),
        .I2(\ealu_OBUF[19]_inst_i_7_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [1]),
        .I5(\ealu_OBUF[19]_inst_i_8_n_0 ),
        .O(\ealu_OBUF[19]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[19]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[19]),
        .I2(eshift),
        .O(\exe_stage/alua [19]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAA0000)) 
    \ealu_OBUF[19]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/g ),
        .I2(\ealu_OBUF[16]_inst_i_8_n_0 ),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/p ),
        .I4(\exe_stage/alua [18]),
        .I5(\ealu_OBUF[19]_inst_i_11_n_0 ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/cla1/c_out ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[19]_inst_i_6 
       (.I0(\ealu_OBUF[19]_inst_i_12_n_0 ),
        .I1(eimm[6]),
        .I2(ea[0]),
        .I3(eshift),
        .I4(\ealu_OBUF[20]_inst_i_9_n_0 ),
        .O(\exe_stage/sh01_in [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[19]_inst_i_7 
       (.I0(\ealu_OBUF[20]_inst_i_10_n_0 ),
        .I1(\ealu_OBUF[19]_inst_i_13_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[20]_inst_i_11_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[19]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[19]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[19]_inst_i_8 
       (.I0(\exe_stage/alub [3]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [19]),
        .I3(eimm[31]),
        .I4(ea[19]),
        .I5(eshift),
        .O(\ealu_OBUF[19]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h3B20EC08)) 
    \ealu_OBUF[19]_inst_i_9 
       (.I0(\exe_stage/alua [16]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [16]),
        .I3(\exe_stage/alua [17]),
        .I4(\exe_stage/alub [17]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/g ));
  LUT6 #(
    .INIT(64'hEAEAFFEAEAEAEAEA)) 
    \ealu_OBUF[1]_inst_i_1 
       (.I0(\ealu_OBUF[1]_inst_i_2_n_0 ),
        .I1(epc4[1]),
        .I2(ejal),
        .I3(\ealu_OBUF[1]_inst_i_3_n_0 ),
        .I4(\exe_stage/al_unit/op [0]),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[1]));
  LUT6 #(
    .INIT(64'h000000005ABEA0B4)) 
    \ealu_OBUF[1]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [1]),
        .I1(\ealu_OBUF[1]_inst_i_4_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/alub [1]),
        .I5(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .O(\ealu_OBUF[1]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B8B888B8B)) 
    \ealu_OBUF[1]_inst_i_3 
       (.I0(\ealu_OBUF[1]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [1]),
        .I2(\exe_stage/alua [1]),
        .I3(ealuimm),
        .I4(\mb_reg[31] [1]),
        .I5(eimm[1]),
        .O(\ealu_OBUF[1]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF1B1BFF00E4E400)) 
    \ealu_OBUF[1]_inst_i_4 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [0]),
        .I2(eimm[0]),
        .I3(\exe_stage/alua [0]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alub [1]),
        .O(\ealu_OBUF[1]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \ealu_OBUF[1]_inst_i_5 
       (.I0(\ealu_OBUF[1]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[1]_inst_i_7_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[2]_inst_i_7_n_0 ),
        .I5(\exe_stage/alua [1]),
        .O(\ealu_OBUF[1]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ealu_OBUF[1]_inst_i_6 
       (.I0(\ealu_OBUF[2]_inst_i_9_n_0 ),
        .I1(\exe_stage/al_unit/arith ),
        .I2(\ealu_OBUF[2]_inst_i_10_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[0]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[1]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005410)) 
    \ealu_OBUF[1]_inst_i_7 
       (.I0(\exe_stage/alua [3]),
        .I1(ealuimm),
        .I2(\mb_reg[31] [0]),
        .I3(eimm[0]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alua [2]),
        .O(\ealu_OBUF[1]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[20]_inst_i_1 
       (.I0(\ealu_OBUF[20]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[20]),
        .I3(ejal),
        .I4(\ealu_OBUF[20]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[20]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[20]_inst_i_10 
       (.I0(\ealu_OBUF[22]_inst_i_22_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[20]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[20]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[20]_inst_i_11 
       (.I0(\ealu_OBUF[22]_inst_i_26_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[20]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[20]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[20]_inst_i_12 
       (.I0(\exe_stage/alub [5]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [13]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[20]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[20]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \ealu_OBUF[20]_inst_i_13 
       (.I0(\exe_stage/alua [3]),
        .I1(\exe_stage/alub [31]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [24]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[16]_inst_i_29_n_0 ),
        .O(\ealu_OBUF[20]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \ealu_OBUF[20]_inst_i_14 
       (.I0(\exe_stage/alub [24]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alub [28]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [20]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[20]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[20]_inst_i_15 
       (.I0(\exe_stage/alub [9]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [1]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [17]),
        .O(\ealu_OBUF[20]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[20]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [20]),
        .I2(\exe_stage/alub [20]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[20]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF00E40000)) 
    \ealu_OBUF[20]_inst_i_3 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\exe_stage/sh01_in [20]),
        .I2(\ealu_OBUF[20]_inst_i_7_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [1]),
        .I5(\ealu_OBUF[20]_inst_i_8_n_0 ),
        .O(\ealu_OBUF[20]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[20]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[20]),
        .I2(eshift),
        .O(\exe_stage/alua [20]));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \ealu_OBUF[20]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/g [0]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/p [1]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/g [0]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/g [1]),
        .I4(\ealu_OBUF[16]_inst_i_8_n_0 ),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/c_out ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[20]_inst_i_6 
       (.I0(\ealu_OBUF[20]_inst_i_9_n_0 ),
        .I1(eimm[6]),
        .I2(ea[0]),
        .I3(eshift),
        .I4(\ealu_OBUF[21]_inst_i_10_n_0 ),
        .O(\exe_stage/sh01_in [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[20]_inst_i_7 
       (.I0(\ealu_OBUF[21]_inst_i_11_n_0 ),
        .I1(\ealu_OBUF[20]_inst_i_10_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[21]_inst_i_12_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[20]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[20]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[20]_inst_i_8 
       (.I0(\exe_stage/alub [4]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [20]),
        .I3(eimm[31]),
        .I4(ea[20]),
        .I5(eshift),
        .O(\ealu_OBUF[20]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[20]_inst_i_9 
       (.I0(\ealu_OBUF[20]_inst_i_12_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[22]_inst_i_18_n_0 ),
        .O(\ealu_OBUF[20]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[21]_inst_i_1 
       (.I0(\ealu_OBUF[21]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[21]),
        .I3(ejal),
        .I4(\ealu_OBUF[21]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[21]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[21]_inst_i_10 
       (.I0(\ealu_OBUF[21]_inst_i_13_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[23]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[21]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[21]_inst_i_11 
       (.I0(\ealu_OBUF[22]_inst_i_20_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[21]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[21]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[21]_inst_i_12 
       (.I0(\ealu_OBUF[22]_inst_i_24_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[21]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[21]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[21]_inst_i_13 
       (.I0(\exe_stage/alub [6]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [14]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[21]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[21]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \ealu_OBUF[21]_inst_i_14 
       (.I0(\exe_stage/alua [3]),
        .I1(\exe_stage/alub [31]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [25]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[17]_inst_i_24_n_0 ),
        .O(\ealu_OBUF[21]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \ealu_OBUF[21]_inst_i_15 
       (.I0(\exe_stage/alub [25]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alub [29]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [21]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[21]_inst_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[21]_inst_i_16 
       (.I0(\exe_stage/alub [10]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [2]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [18]),
        .O(\ealu_OBUF[21]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[21]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [21]),
        .I2(\exe_stage/alub [21]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[21]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF00E40000)) 
    \ealu_OBUF[21]_inst_i_3 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\exe_stage/sh01_in [21]),
        .I2(\ealu_OBUF[21]_inst_i_7_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [1]),
        .I5(\ealu_OBUF[21]_inst_i_8_n_0 ),
        .O(\ealu_OBUF[21]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[21]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[21]),
        .I2(eshift),
        .O(\exe_stage/alua [21]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAA0000)) 
    \ealu_OBUF[21]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/g [0]),
        .I1(\exe_stage/al_unit/as32/as32/cla/g ),
        .I2(\ealu_OBUF[16]_inst_i_8_n_0 ),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/p [0]),
        .I4(\exe_stage/alua [20]),
        .I5(\ealu_OBUF[21]_inst_i_9_n_0 ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/cla0/c_out ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[21]_inst_i_6 
       (.I0(\ealu_OBUF[21]_inst_i_10_n_0 ),
        .I1(eimm[6]),
        .I2(ea[0]),
        .I3(eshift),
        .I4(\ealu_OBUF[22]_inst_i_12_n_0 ),
        .O(\exe_stage/sh01_in [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[21]_inst_i_7 
       (.I0(\ealu_OBUF[22]_inst_i_14_n_0 ),
        .I1(\ealu_OBUF[21]_inst_i_11_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[22]_inst_i_17_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[21]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[21]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[21]_inst_i_8 
       (.I0(\exe_stage/alub [5]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [21]),
        .I3(eimm[31]),
        .I4(ea[21]),
        .I5(eshift),
        .O(\ealu_OBUF[21]_inst_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \ealu_OBUF[21]_inst_i_9 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [20]),
        .I2(eimm[31]),
        .I3(\exe_stage/al_unit/sub ),
        .O(\ealu_OBUF[21]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[22]_inst_i_1 
       (.I0(\ealu_OBUF[22]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[22]),
        .I3(ejal),
        .I4(\ealu_OBUF[22]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[22]));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    \ealu_OBUF[22]_inst_i_10 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/g ),
        .I1(\exe_stage/alub [19]),
        .I2(\exe_stage/alua [19]),
        .I3(\exe_stage/alub [18]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alua [18]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/g [0]));
  LUT6 #(
    .INIT(64'hBE32BE8C00000000)) 
    \ealu_OBUF[22]_inst_i_11 
       (.I0(\exe_stage/alua [18]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [18]),
        .I3(\exe_stage/alua [19]),
        .I4(\exe_stage/alub [19]),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla0/p ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/p [0]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[22]_inst_i_12 
       (.I0(\ealu_OBUF[22]_inst_i_18_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[24]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[22]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[22]_inst_i_13 
       (.I0(\ealu_OBUF[22]_inst_i_19_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[22]_inst_i_20_n_0 ),
        .O(\ealu_OBUF[22]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[22]_inst_i_14 
       (.I0(\ealu_OBUF[22]_inst_i_21_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[22]_inst_i_22_n_0 ),
        .O(\ealu_OBUF[22]_inst_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ealu_OBUF[22]_inst_i_15 
       (.I0(ealuc[1]),
        .I1(ealuc[0]),
        .I2(ealuc[2]),
        .I3(ealuc[3]),
        .O(\exe_stage/al_unit/arith ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[22]_inst_i_16 
       (.I0(\ealu_OBUF[22]_inst_i_23_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[22]_inst_i_24_n_0 ),
        .O(\ealu_OBUF[22]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[22]_inst_i_17 
       (.I0(\ealu_OBUF[22]_inst_i_25_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[22]_inst_i_26_n_0 ),
        .O(\ealu_OBUF[22]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \ealu_OBUF[22]_inst_i_18 
       (.I0(\exe_stage/alub [7]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [15]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[22]_inst_i_27_n_0 ),
        .O(\ealu_OBUF[22]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \ealu_OBUF[22]_inst_i_19 
       (.I0(\exe_stage/alub [29]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [31]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [25]),
        .O(\ealu_OBUF[22]_inst_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[22]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [22]),
        .I2(\exe_stage/alub [22]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[22]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \ealu_OBUF[22]_inst_i_20 
       (.I0(\exe_stage/alub [27]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [31]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [23]),
        .O(\ealu_OBUF[22]_inst_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \ealu_OBUF[22]_inst_i_21 
       (.I0(\exe_stage/alub [28]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [31]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [24]),
        .O(\ealu_OBUF[22]_inst_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hCDC8FFFFCDC80000)) 
    \ealu_OBUF[22]_inst_i_22 
       (.I0(\exe_stage/alua [3]),
        .I1(\exe_stage/alub [31]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [26]),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[16]_inst_i_27_n_0 ),
        .O(\ealu_OBUF[22]_inst_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \ealu_OBUF[22]_inst_i_23 
       (.I0(\exe_stage/alub [29]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [25]),
        .I4(\exe_stage/alua [3]),
        .O(\ealu_OBUF[22]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \ealu_OBUF[22]_inst_i_24 
       (.I0(\exe_stage/alub [27]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [23]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[22]_inst_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \ealu_OBUF[22]_inst_i_25 
       (.I0(\exe_stage/alub [28]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [24]),
        .I4(\exe_stage/alua [3]),
        .O(\ealu_OBUF[22]_inst_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \ealu_OBUF[22]_inst_i_26 
       (.I0(\exe_stage/alub [26]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alub [30]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [22]),
        .I5(\exe_stage/alua [4]),
        .O(\ealu_OBUF[22]_inst_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[22]_inst_i_27 
       (.I0(\exe_stage/alub [11]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [3]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [19]),
        .O(\ealu_OBUF[22]_inst_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF00E40000)) 
    \ealu_OBUF[22]_inst_i_3 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\exe_stage/sh01_in [22]),
        .I2(\ealu_OBUF[22]_inst_i_8_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [1]),
        .I5(\ealu_OBUF[22]_inst_i_9_n_0 ),
        .O(\ealu_OBUF[22]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[22]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[22]),
        .I2(eshift),
        .O(\exe_stage/alua [22]));
  LUT6 #(
    .INIT(64'hFFFEEEEEAAAAAAAA)) 
    \ealu_OBUF[22]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/g [0]),
        .I2(\exe_stage/al_unit/as32/as32/cla/g ),
        .I3(\ealu_OBUF[16]_inst_i_8_n_0 ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/p [0]),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/p ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/c_out ));
  LUT3 #(
    .INIT(8'h80)) 
    \ealu_OBUF[22]_inst_i_6 
       (.I0(ealuc[2]),
        .I1(ealuc[0]),
        .I2(ealuc[1]),
        .O(\exe_stage/al_unit/right ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[22]_inst_i_7 
       (.I0(\ealu_OBUF[22]_inst_i_12_n_0 ),
        .I1(eimm[6]),
        .I2(ea[0]),
        .I3(eshift),
        .I4(\ealu_OBUF[23]_inst_i_10_n_0 ),
        .O(\exe_stage/sh01_in [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[22]_inst_i_8 
       (.I0(\ealu_OBUF[22]_inst_i_13_n_0 ),
        .I1(\ealu_OBUF[22]_inst_i_14_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[22]_inst_i_16_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[22]_inst_i_17_n_0 ),
        .O(\ealu_OBUF[22]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[22]_inst_i_9 
       (.I0(\exe_stage/alub [6]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [22]),
        .I3(eimm[31]),
        .I4(ea[22]),
        .I5(eshift),
        .O(\ealu_OBUF[22]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[23]_inst_i_1 
       (.I0(\ealu_OBUF[23]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[23]),
        .I3(ejal),
        .I4(\ealu_OBUF[23]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[23]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[23]_inst_i_10 
       (.I0(\ealu_OBUF[23]_inst_i_12_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[25]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[23]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[23]_inst_i_11 
       (.I0(\ealu_OBUF[24]_inst_i_16_n_0 ),
        .I1(\ealu_OBUF[22]_inst_i_13_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[24]_inst_i_17_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[22]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[23]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \ealu_OBUF[23]_inst_i_12 
       (.I0(\ealu_OBUF[17]_inst_i_29_n_0 ),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alub [12]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alua [3]),
        .I5(\ealu_OBUF[27]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[23]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[23]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [23]),
        .I2(\exe_stage/alub [23]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[23]_inst_i_2_n_0 ));
  MUXF7 \ealu_OBUF[23]_inst_i_3 
       (.I0(\ealu_OBUF[23]_inst_i_6_n_0 ),
        .I1(\ealu_OBUF[23]_inst_i_7_n_0 ),
        .O(\ealu_OBUF[23]_inst_i_3_n_0 ),
        .S(\exe_stage/al_unit/op [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[23]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[23]),
        .I2(eshift),
        .O(\exe_stage/alua [23]));
  LUT6 #(
    .INIT(64'hEA00FFEAFFEAEA00)) 
    \ealu_OBUF[23]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/c_out ),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/p ),
        .I3(\exe_stage/alua [22]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alub [22]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/cla1/c_out ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[23]_inst_i_6 
       (.I0(\exe_stage/alub [7]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [23]),
        .I3(eimm[31]),
        .I4(ea[23]),
        .I5(eshift),
        .O(\ealu_OBUF[23]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE5404)) 
    \ealu_OBUF[23]_inst_i_7 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[24]_inst_i_11_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[23]_inst_i_10_n_0 ),
        .I4(\ealu_OBUF[23]_inst_i_11_n_0 ),
        .I5(\exe_stage/al_unit/op [0]),
        .O(\ealu_OBUF[23]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h3B20EC08)) 
    \ealu_OBUF[23]_inst_i_8 
       (.I0(\exe_stage/alua [20]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [20]),
        .I3(\exe_stage/alua [21]),
        .I4(\exe_stage/alub [21]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/g ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[23]_inst_i_9 
       (.I0(\exe_stage/alub [21]),
        .I1(\exe_stage/alua [21]),
        .I2(\exe_stage/alub [20]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [20]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/p ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[24]_inst_i_1 
       (.I0(\ealu_OBUF[24]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[24]),
        .I3(ejal),
        .I4(\ealu_OBUF[24]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[24]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ealu_OBUF[24]_inst_i_10 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/g [1]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/g [0]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/p [1]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/g [1]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[24]_inst_i_11 
       (.I0(\ealu_OBUF[24]_inst_i_15_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[26]_inst_i_10_n_0 ),
        .O(\ealu_OBUF[24]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[24]_inst_i_12 
       (.I0(\ealu_OBUF[25]_inst_i_12_n_0 ),
        .I1(\ealu_OBUF[24]_inst_i_16_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[25]_inst_i_13_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[24]_inst_i_17_n_0 ),
        .O(\ealu_OBUF[24]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[24]_inst_i_13 
       (.I0(\exe_stage/alub [15]),
        .I1(\exe_stage/alua [15]),
        .I2(\exe_stage/alub [14]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [14]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/p [1]));
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[24]_inst_i_14 
       (.I0(\exe_stage/alub [11]),
        .I1(\exe_stage/alua [11]),
        .I2(\exe_stage/alub [10]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [10]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/p [1]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[24]_inst_i_15 
       (.I0(\exe_stage/alub [9]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[24]_inst_i_18_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[24]_inst_i_19_n_0 ),
        .O(\ealu_OBUF[24]_inst_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[24]_inst_i_16 
       (.I0(\ealu_OBUF[26]_inst_i_15_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[22]_inst_i_21_n_0 ),
        .O(\ealu_OBUF[24]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[24]_inst_i_17 
       (.I0(\ealu_OBUF[26]_inst_i_16_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[22]_inst_i_25_n_0 ),
        .O(\ealu_OBUF[24]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[24]_inst_i_18 
       (.I0(eimm[1]),
        .I1(\mb_reg[31] [1]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [17]),
        .I5(ealuimm),
        .O(\ealu_OBUF[24]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[24]_inst_i_19 
       (.I0(\exe_stage/alub [13]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [5]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [21]),
        .O(\ealu_OBUF[24]_inst_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[24]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [24]),
        .I2(\exe_stage/alub [24]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[24]_inst_i_2_n_0 ));
  MUXF7 \ealu_OBUF[24]_inst_i_3 
       (.I0(\ealu_OBUF[24]_inst_i_6_n_0 ),
        .I1(\ealu_OBUF[24]_inst_i_7_n_0 ),
        .O(\ealu_OBUF[24]_inst_i_3_n_0 ),
        .S(\exe_stage/al_unit/op [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[24]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[24]),
        .I2(eshift),
        .O(\exe_stage/alua [24]));
  LUT6 #(
    .INIT(64'hFFFFFFEAAAAAAAAA)) 
    \ealu_OBUF[24]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/p [1]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/g [0]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/g [1]),
        .I4(\ealu_OBUF[16]_inst_i_8_n_0 ),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla1/p ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/c_out ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[24]_inst_i_6 
       (.I0(\exe_stage/alub [8]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [24]),
        .I3(eimm[31]),
        .I4(ea[24]),
        .I5(eshift),
        .O(\ealu_OBUF[24]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE5404)) 
    \ealu_OBUF[24]_inst_i_7 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[25]_inst_i_9_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[24]_inst_i_11_n_0 ),
        .I4(\ealu_OBUF[24]_inst_i_12_n_0 ),
        .I5(\exe_stage/al_unit/op [0]),
        .O(\ealu_OBUF[24]_inst_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ealu_OBUF[24]_inst_i_8 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/p [0]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla1/p [1]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/p [0]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/p [1]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/p [1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ealu_OBUF[24]_inst_i_9 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [1]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [0]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/p [1]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/g [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[25]_inst_i_1 
       (.I0(\ealu_OBUF[25]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[25]),
        .I3(ejal),
        .I4(\ealu_OBUF[25]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[25]_inst_i_10 
       (.I0(\ealu_OBUF[26]_inst_i_11_n_0 ),
        .I1(\ealu_OBUF[25]_inst_i_12_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[26]_inst_i_12_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[25]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[25]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[25]_inst_i_11 
       (.I0(\exe_stage/alub [10]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[25]_inst_i_14_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[25]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[25]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ealu_OBUF[25]_inst_i_12 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alua [2]),
        .I2(\ealu_OBUF[27]_inst_i_16_n_0 ),
        .I3(\exe_stage/alua [1]),
        .I4(\ealu_OBUF[22]_inst_i_19_n_0 ),
        .O(\ealu_OBUF[25]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[25]_inst_i_13 
       (.I0(\ealu_OBUF[27]_inst_i_17_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[22]_inst_i_23_n_0 ),
        .O(\ealu_OBUF[25]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[25]_inst_i_14 
       (.I0(eimm[2]),
        .I1(\mb_reg[31] [2]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [18]),
        .I5(ealuimm),
        .O(\ealu_OBUF[25]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[25]_inst_i_15 
       (.I0(\exe_stage/alub [14]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [6]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [22]),
        .O(\ealu_OBUF[25]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[25]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [25]),
        .I2(\exe_stage/alub [25]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[25]_inst_i_2_n_0 ));
  MUXF7 \ealu_OBUF[25]_inst_i_3 
       (.I0(\ealu_OBUF[25]_inst_i_6_n_0 ),
        .I1(\ealu_OBUF[25]_inst_i_7_n_0 ),
        .O(\ealu_OBUF[25]_inst_i_3_n_0 ),
        .S(\exe_stage/al_unit/op [1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[25]_inst_i_4 
       (.I0(eimm[31]),
        .I1(ea[25]),
        .I2(eshift),
        .O(\exe_stage/alua [25]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAA0000)) 
    \ealu_OBUF[25]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/g ),
        .I2(\ealu_OBUF[16]_inst_i_8_n_0 ),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla1/p ),
        .I4(\exe_stage/alua [24]),
        .I5(\ealu_OBUF[25]_inst_i_8_n_0 ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/cla0/c_out ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[25]_inst_i_6 
       (.I0(\exe_stage/alub [9]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [25]),
        .I3(eimm[31]),
        .I4(ea[25]),
        .I5(eshift),
        .O(\ealu_OBUF[25]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE5404)) 
    \ealu_OBUF[25]_inst_i_7 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[26]_inst_i_8_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[25]_inst_i_9_n_0 ),
        .I4(\ealu_OBUF[25]_inst_i_10_n_0 ),
        .I5(\exe_stage/al_unit/op [0]),
        .O(\ealu_OBUF[25]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \ealu_OBUF[25]_inst_i_8 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [24]),
        .I2(eimm[31]),
        .I3(\exe_stage/al_unit/sub ),
        .O(\ealu_OBUF[25]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[25]_inst_i_9 
       (.I0(\ealu_OBUF[25]_inst_i_11_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[27]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[25]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[26]_inst_i_1 
       (.I0(\ealu_OBUF[26]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[26]),
        .I3(ejal),
        .I4(\ealu_OBUF[26]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[26]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[26]_inst_i_10 
       (.I0(\exe_stage/alub [11]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[26]_inst_i_13_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[26]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[26]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ealu_OBUF[26]_inst_i_11 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alua [2]),
        .I2(\ealu_OBUF[28]_inst_i_20_n_0 ),
        .I3(\exe_stage/alua [1]),
        .I4(\ealu_OBUF[26]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[26]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \ealu_OBUF[26]_inst_i_12 
       (.I0(\exe_stage/alua [3]),
        .I1(\exe_stage/alub [28]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alua [2]),
        .I4(\exe_stage/alua [1]),
        .I5(\ealu_OBUF[26]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[26]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[26]_inst_i_13 
       (.I0(eimm[3]),
        .I1(\mb_reg[31] [3]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [19]),
        .I5(ealuimm),
        .O(\ealu_OBUF[26]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[26]_inst_i_14 
       (.I0(\exe_stage/alub [15]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [7]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [23]),
        .O(\ealu_OBUF[26]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \ealu_OBUF[26]_inst_i_15 
       (.I0(\exe_stage/alub [30]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [31]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [26]),
        .O(\ealu_OBUF[26]_inst_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \ealu_OBUF[26]_inst_i_16 
       (.I0(\exe_stage/alub [30]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [26]),
        .I4(\exe_stage/alua [3]),
        .O(\ealu_OBUF[26]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[26]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [26]),
        .I2(\exe_stage/alub [26]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[26]_inst_i_2_n_0 ));
  MUXF7 \ealu_OBUF[26]_inst_i_3 
       (.I0(\ealu_OBUF[26]_inst_i_6_n_0 ),
        .I1(\ealu_OBUF[26]_inst_i_7_n_0 ),
        .O(\ealu_OBUF[26]_inst_i_3_n_0 ),
        .S(\exe_stage/al_unit/op [1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[26]_inst_i_4 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [26]),
        .I2(ealuimm),
        .O(\exe_stage/alub [26]));
  LUT6 #(
    .INIT(64'hFFFEEEEEAAAAAAAA)) 
    \ealu_OBUF[26]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla1/g ),
        .I2(\exe_stage/al_unit/as32/as32/cla/g ),
        .I3(\ealu_OBUF[16]_inst_i_8_n_0 ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/p ),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/c_out ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[26]_inst_i_6 
       (.I0(\exe_stage/alub [10]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [26]),
        .I3(eimm[0]),
        .I4(ea[26]),
        .I5(eshift),
        .O(\ealu_OBUF[26]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE5404)) 
    \ealu_OBUF[26]_inst_i_7 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[27]_inst_i_9_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[26]_inst_i_8_n_0 ),
        .I4(\ealu_OBUF[26]_inst_i_9_n_0 ),
        .I5(\exe_stage/al_unit/op [0]),
        .O(\ealu_OBUF[26]_inst_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[26]_inst_i_8 
       (.I0(\ealu_OBUF[26]_inst_i_10_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[28]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[26]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[26]_inst_i_9 
       (.I0(\ealu_OBUF[27]_inst_i_12_n_0 ),
        .I1(\ealu_OBUF[26]_inst_i_11_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[27]_inst_i_13_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[26]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[26]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[27]_inst_i_1 
       (.I0(\ealu_OBUF[27]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[27]),
        .I3(ejal),
        .I4(\ealu_OBUF[27]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[27]_inst_i_10 
       (.I0(\ealu_OBUF[28]_inst_i_16_n_0 ),
        .I1(\ealu_OBUF[27]_inst_i_12_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[28]_inst_i_17_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[27]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[27]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[27]_inst_i_11 
       (.I0(\exe_stage/alub [12]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[27]_inst_i_14_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[31]_inst_i_27_n_0 ),
        .O(\ealu_OBUF[27]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ealu_OBUF[27]_inst_i_12 
       (.I0(\ealu_OBUF[27]_inst_i_15_n_0 ),
        .I1(\exe_stage/alua [1]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [2]),
        .I4(\ealu_OBUF[27]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[27]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \ealu_OBUF[27]_inst_i_13 
       (.I0(\exe_stage/alua [3]),
        .I1(\exe_stage/alub [29]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alua [2]),
        .I4(\exe_stage/alua [1]),
        .I5(\ealu_OBUF[27]_inst_i_17_n_0 ),
        .O(\ealu_OBUF[27]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[27]_inst_i_14 
       (.I0(eimm[4]),
        .I1(\mb_reg[31] [4]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [20]),
        .I5(ealuimm),
        .O(\ealu_OBUF[27]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00CDCDC8C8)) 
    \ealu_OBUF[27]_inst_i_15 
       (.I0(\exe_stage/alua [3]),
        .I1(\mb_reg[31] [31]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [29]),
        .I5(ealuimm),
        .O(\ealu_OBUF[27]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00CDCDC8C8)) 
    \ealu_OBUF[27]_inst_i_16 
       (.I0(\exe_stage/alua [3]),
        .I1(\mb_reg[31] [31]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [27]),
        .I5(ealuimm),
        .O(\ealu_OBUF[27]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \ealu_OBUF[27]_inst_i_17 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [27]),
        .I4(\exe_stage/alua [3]),
        .O(\ealu_OBUF[27]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[27]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [27]),
        .I2(\exe_stage/alub [27]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[27]_inst_i_2_n_0 ));
  MUXF7 \ealu_OBUF[27]_inst_i_3 
       (.I0(\ealu_OBUF[27]_inst_i_6_n_0 ),
        .I1(\ealu_OBUF[27]_inst_i_7_n_0 ),
        .O(\ealu_OBUF[27]_inst_i_3_n_0 ),
        .S(\exe_stage/al_unit/op [1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[27]_inst_i_4 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [27]),
        .I2(ealuimm),
        .O(\exe_stage/alub [27]));
  LUT6 #(
    .INIT(64'hEA00FFEAFFEAEA00)) 
    \ealu_OBUF[27]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla1/c_out ),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/p [0]),
        .I3(\exe_stage/alua [26]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alub [26]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/cla1/c_out ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[27]_inst_i_6 
       (.I0(\exe_stage/alub [11]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [27]),
        .I3(eimm[1]),
        .I4(ea[27]),
        .I5(eshift),
        .O(\ealu_OBUF[27]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE5404)) 
    \ealu_OBUF[27]_inst_i_7 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[28]_inst_i_11_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[27]_inst_i_9_n_0 ),
        .I4(\ealu_OBUF[27]_inst_i_10_n_0 ),
        .I5(\exe_stage/al_unit/op [0]),
        .O(\ealu_OBUF[27]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h3B20EC08)) 
    \ealu_OBUF[27]_inst_i_8 
       (.I0(\exe_stage/alua [24]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [24]),
        .I3(\exe_stage/alua [25]),
        .I4(\exe_stage/alub [25]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/g ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[27]_inst_i_9 
       (.I0(\ealu_OBUF[27]_inst_i_11_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[29]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[27]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[28]_inst_i_1 
       (.I0(\ealu_OBUF[28]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[28]),
        .I3(ejal),
        .I4(\ealu_OBUF[28]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[28]));
  LUT6 #(
    .INIT(64'hBE32BE8C00000000)) 
    \ealu_OBUF[28]_inst_i_10 
       (.I0(\exe_stage/alua [26]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [26]),
        .I3(\exe_stage/alua [27]),
        .I4(\exe_stage/alub [27]),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/p ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[28]_inst_i_11 
       (.I0(\ealu_OBUF[28]_inst_i_15_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[30]_inst_i_9_n_0 ),
        .O(\ealu_OBUF[28]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[28]_inst_i_12 
       (.I0(\ealu_OBUF[29]_inst_i_15_n_0 ),
        .I1(\ealu_OBUF[28]_inst_i_16_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[29]_inst_i_16_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[28]_inst_i_17_n_0 ),
        .O(\ealu_OBUF[28]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    \ealu_OBUF[28]_inst_i_13 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/g ),
        .I1(\exe_stage/alub [23]),
        .I2(\exe_stage/alua [23]),
        .I3(\exe_stage/alub [22]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alua [22]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/g [1]));
  LUT6 #(
    .INIT(64'hBE32BE8C00000000)) 
    \ealu_OBUF[28]_inst_i_14 
       (.I0(\exe_stage/alua [22]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [22]),
        .I3(\exe_stage/alua [23]),
        .I4(\exe_stage/alub [23]),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/cla1/p ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/p [1]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[28]_inst_i_15 
       (.I0(\exe_stage/alub [13]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[28]_inst_i_18_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[31]_inst_i_25_n_0 ),
        .O(\ealu_OBUF[28]_inst_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \ealu_OBUF[28]_inst_i_16 
       (.I0(\ealu_OBUF[28]_inst_i_19_n_0 ),
        .I1(\exe_stage/alua [1]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [2]),
        .I4(\ealu_OBUF[28]_inst_i_20_n_0 ),
        .O(\ealu_OBUF[28]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \ealu_OBUF[28]_inst_i_17 
       (.I0(\exe_stage/alub [30]),
        .I1(\exe_stage/alua [1]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [28]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alua [2]),
        .O(\ealu_OBUF[28]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[28]_inst_i_18 
       (.I0(eimm[5]),
        .I1(\mb_reg[31] [5]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [21]),
        .I5(ealuimm),
        .O(\ealu_OBUF[28]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00CDCDC8C8)) 
    \ealu_OBUF[28]_inst_i_19 
       (.I0(\exe_stage/alua [3]),
        .I1(\mb_reg[31] [31]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [30]),
        .I5(ealuimm),
        .O(\ealu_OBUF[28]_inst_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[28]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [28]),
        .I2(\exe_stage/alub [28]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[28]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00CDCDC8C8)) 
    \ealu_OBUF[28]_inst_i_20 
       (.I0(\exe_stage/alua [3]),
        .I1(\mb_reg[31] [31]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [28]),
        .I5(ealuimm),
        .O(\ealu_OBUF[28]_inst_i_20_n_0 ));
  MUXF7 \ealu_OBUF[28]_inst_i_3 
       (.I0(\ealu_OBUF[28]_inst_i_6_n_0 ),
        .I1(\ealu_OBUF[28]_inst_i_7_n_0 ),
        .O(\ealu_OBUF[28]_inst_i_3_n_0 ),
        .S(\exe_stage/al_unit/op [1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[28]_inst_i_4 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [28]),
        .I2(ealuimm),
        .O(\exe_stage/alub [28]));
  LUT6 #(
    .INIT(64'hFFFEEEEEAAAAAAAA)) 
    \ealu_OBUF[28]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla1/g ),
        .I2(\exe_stage/al_unit/as32/as32/cla/g ),
        .I3(\ealu_OBUF[16]_inst_i_8_n_0 ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/p ),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/p ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/c_out ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[28]_inst_i_6 
       (.I0(\exe_stage/alub [12]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [28]),
        .I3(eimm[2]),
        .I4(ea[28]),
        .I5(eshift),
        .O(\ealu_OBUF[28]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE5404)) 
    \ealu_OBUF[28]_inst_i_7 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[29]_inst_i_12_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[28]_inst_i_11_n_0 ),
        .I4(\ealu_OBUF[28]_inst_i_12_n_0 ),
        .I5(\exe_stage/al_unit/op [0]),
        .O(\ealu_OBUF[28]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ealu_OBUF[28]_inst_i_8 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/g [1]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/g [0]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/p [1]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/g ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ealu_OBUF[28]_inst_i_9 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/p [1]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla1/cla0/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/p ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[29]_inst_i_1 
       (.I0(\ealu_OBUF[29]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[29]),
        .I3(ejal),
        .I4(\ealu_OBUF[29]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[29]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[29]_inst_i_10 
       (.I0(\exe_stage/alub [25]),
        .I1(\exe_stage/alua [25]),
        .I2(\exe_stage/alub [24]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [24]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/p [0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \ealu_OBUF[29]_inst_i_11 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [28]),
        .I2(eimm[31]),
        .I3(\exe_stage/al_unit/sub ),
        .O(\ealu_OBUF[29]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[29]_inst_i_12 
       (.I0(\ealu_OBUF[29]_inst_i_14_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[31]_inst_i_21_n_0 ),
        .O(\ealu_OBUF[29]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[29]_inst_i_13 
       (.I0(\ealu_OBUF[30]_inst_i_10_n_0 ),
        .I1(\ealu_OBUF[29]_inst_i_15_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[30]_inst_i_11_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[29]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[29]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[29]_inst_i_14 
       (.I0(\exe_stage/alub [14]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[29]_inst_i_17_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[31]_inst_i_22_n_0 ),
        .O(\ealu_OBUF[29]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \ealu_OBUF[29]_inst_i_15 
       (.I0(\exe_stage/alua [1]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [31]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [29]),
        .O(\ealu_OBUF[29]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \ealu_OBUF[29]_inst_i_16 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alua [1]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [29]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alua [2]),
        .O(\ealu_OBUF[29]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[29]_inst_i_17 
       (.I0(eimm[6]),
        .I1(\mb_reg[31] [6]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [22]),
        .I5(ealuimm),
        .O(\ealu_OBUF[29]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[29]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [29]),
        .I2(\exe_stage/alub [29]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[29]_inst_i_2_n_0 ));
  MUXF7 \ealu_OBUF[29]_inst_i_3 
       (.I0(\ealu_OBUF[29]_inst_i_6_n_0 ),
        .I1(\ealu_OBUF[29]_inst_i_7_n_0 ),
        .O(\ealu_OBUF[29]_inst_i_3_n_0 ),
        .S(\exe_stage/al_unit/op [1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[29]_inst_i_4 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [29]),
        .I2(ealuimm),
        .O(\exe_stage/alub [29]));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAA0000)) 
    \ealu_OBUF[29]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla1/c_out ),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/p [1]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/p [0]),
        .I4(\exe_stage/alua [28]),
        .I5(\ealu_OBUF[29]_inst_i_11_n_0 ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla0/c_out ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[29]_inst_i_6 
       (.I0(\exe_stage/alub [13]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [29]),
        .I3(eimm[3]),
        .I4(ea[29]),
        .I5(eshift),
        .O(\ealu_OBUF[29]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE5404)) 
    \ealu_OBUF[29]_inst_i_7 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[30]_inst_i_7_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[29]_inst_i_12_n_0 ),
        .I4(\ealu_OBUF[29]_inst_i_13_n_0 ),
        .I5(\exe_stage/al_unit/op [0]),
        .O(\ealu_OBUF[29]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    \ealu_OBUF[29]_inst_i_8 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/g ),
        .I1(\exe_stage/alub [27]),
        .I2(\exe_stage/alua [27]),
        .I3(\exe_stage/alub [26]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alua [26]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/g ));
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[29]_inst_i_9 
       (.I0(\exe_stage/alub [27]),
        .I1(\exe_stage/alua [27]),
        .I2(\exe_stage/alub [26]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [26]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/p [1]));
  LUT6 #(
    .INIT(64'h5555F75755555555)) 
    \ealu_OBUF[2]_inst_i_1 
       (.I0(\ealu_OBUF[2]_inst_i_2_n_0 ),
        .I1(\exe_stage/al_unit/d_or__31 [2]),
        .I2(\exe_stage/al_unit/op [1]),
        .I3(\ealu_OBUF[2]_inst_i_4_n_0 ),
        .I4(\exe_stage/al_unit/op [0]),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[2]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[2]_inst_i_10 
       (.I0(\ealu_OBUF[3]_inst_i_19_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[2]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[2]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[2]_inst_i_11 
       (.I0(\ealu_OBUF[3]_inst_i_21_n_0 ),
        .I1(\exe_stage/alua [2]),
        .I2(\ealu_OBUF[3]_inst_i_25_n_0 ),
        .I3(\exe_stage/alua [3]),
        .I4(\ealu_OBUF[2]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[2]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[2]_inst_i_12 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [18]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[2]),
        .I4(\mb_reg[31] [2]),
        .I5(ealuimm),
        .O(\ealu_OBUF[2]_inst_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \ealu_OBUF[2]_inst_i_2 
       (.I0(ejal),
        .I1(epc4[2]),
        .I2(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[2]_inst_i_5_n_0 ),
        .O(\ealu_OBUF[2]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4E4FFE4E4)) 
    \ealu_OBUF[2]_inst_i_3 
       (.I0(eshift),
        .I1(ea[2]),
        .I2(eimm[8]),
        .I3(ealuimm),
        .I4(\mb_reg[31] [2]),
        .I5(eimm[2]),
        .O(\exe_stage/al_unit/d_or__31 [2]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \ealu_OBUF[2]_inst_i_4 
       (.I0(\ealu_OBUF[2]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[2]_inst_i_7_n_0 ),
        .I3(\exe_stage/alua [1]),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[3]_inst_i_7_n_0 ),
        .O(\ealu_OBUF[2]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[2]_inst_i_5 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alub [2]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[2]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[2]_inst_i_6 
       (.I0(\ealu_OBUF[3]_inst_i_11_n_0 ),
        .I1(\ealu_OBUF[2]_inst_i_9_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[3]_inst_i_13_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[2]_inst_i_10_n_0 ),
        .O(\ealu_OBUF[2]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005410)) 
    \ealu_OBUF[2]_inst_i_7 
       (.I0(\exe_stage/alua [3]),
        .I1(ealuimm),
        .I2(\mb_reg[31] [1]),
        .I3(eimm[1]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alua [2]),
        .O(\ealu_OBUF[2]_inst_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hF6E260E2)) 
    \ealu_OBUF[2]_inst_i_8 
       (.I0(\exe_stage/al_unit/sub ),
        .I1(\exe_stage/alub [1]),
        .I2(\exe_stage/alua [1]),
        .I3(\exe_stage/alub [0]),
        .I4(\exe_stage/alua [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/c_out ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[2]_inst_i_9 
       (.I0(\ealu_OBUF[3]_inst_i_15_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[2]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[2]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[30]_inst_i_1 
       (.I0(\ealu_OBUF[30]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[30]),
        .I3(ejal),
        .I4(\ealu_OBUF[30]_inst_i_3_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[30]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \ealu_OBUF[30]_inst_i_10 
       (.I0(\exe_stage/alua [1]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [31]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [30]),
        .O(\ealu_OBUF[30]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \ealu_OBUF[30]_inst_i_11 
       (.I0(\exe_stage/alua [2]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alub [30]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alua [1]),
        .O(\ealu_OBUF[30]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[30]_inst_i_12 
       (.I0(eimm[7]),
        .I1(\mb_reg[31] [7]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [23]),
        .I5(ealuimm),
        .O(\ealu_OBUF[30]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[30]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [30]),
        .I2(\exe_stage/alub [30]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[30]_inst_i_2_n_0 ));
  MUXF7 \ealu_OBUF[30]_inst_i_3 
       (.I0(\ealu_OBUF[30]_inst_i_5_n_0 ),
        .I1(\ealu_OBUF[30]_inst_i_6_n_0 ),
        .O(\ealu_OBUF[30]_inst_i_3_n_0 ),
        .S(\exe_stage/al_unit/op [1]));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    \ealu_OBUF[30]_inst_i_4 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/c_out ),
        .I1(\exe_stage/alub [29]),
        .I2(\exe_stage/alua [29]),
        .I3(\exe_stage/alub [28]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alua [28]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/c_out ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[30]_inst_i_5 
       (.I0(\exe_stage/alub [14]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [30]),
        .I3(eimm[4]),
        .I4(ea[30]),
        .I5(eshift),
        .O(\ealu_OBUF[30]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAE5404)) 
    \ealu_OBUF[30]_inst_i_6 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[31]_inst_i_16_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[30]_inst_i_7_n_0 ),
        .I4(\ealu_OBUF[30]_inst_i_8_n_0 ),
        .I5(\exe_stage/al_unit/op [0]),
        .O(\ealu_OBUF[30]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[30]_inst_i_7 
       (.I0(\ealu_OBUF[30]_inst_i_9_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[31]_inst_i_18_n_0 ),
        .O(\ealu_OBUF[30]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[30]_inst_i_8 
       (.I0(\exe_stage/alub [31]),
        .I1(\ealu_OBUF[30]_inst_i_10_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[31]_inst_i_24_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[30]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[30]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[30]_inst_i_9 
       (.I0(\exe_stage/alub [15]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[30]_inst_i_12_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[31]_inst_i_19_n_0 ),
        .O(\ealu_OBUF[30]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \ealu_OBUF[31]_inst_i_1 
       (.I0(\ealu_OBUF[31]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[31]),
        .I3(ejal),
        .I4(\ealu_OBUF[31]_inst_i_4_n_0 ),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[31]));
  LUT6 #(
    .INIT(64'h00000000FEAE5404)) 
    \ealu_OBUF[31]_inst_i_10 
       (.I0(\exe_stage/al_unit/right ),
        .I1(\ealu_OBUF[31]_inst_i_15_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[31]_inst_i_16_n_0 ),
        .I4(\ealu_OBUF[31]_inst_i_17_n_0 ),
        .I5(\exe_stage/al_unit/op [0]),
        .O(\ealu_OBUF[31]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h3B20EC08)) 
    \ealu_OBUF[31]_inst_i_11 
       (.I0(\exe_stage/alua [28]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [28]),
        .I3(\exe_stage/alua [29]),
        .I4(\exe_stage/alub [29]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/g ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hE4FFFFE4)) 
    \ealu_OBUF[31]_inst_i_12 
       (.I0(eshift),
        .I1(ea[29]),
        .I2(eimm[3]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alub [29]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla0/p [1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hE4FFFFE4)) 
    \ealu_OBUF[31]_inst_i_13 
       (.I0(eshift),
        .I1(ea[28]),
        .I2(eimm[2]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alub [28]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla0/p [0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \ealu_OBUF[31]_inst_i_14 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [30]),
        .I2(eimm[31]),
        .I3(\exe_stage/al_unit/sub ),
        .O(\ealu_OBUF[31]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[31]_inst_i_15 
       (.I0(\ealu_OBUF[31]_inst_i_18_n_0 ),
        .I1(\exe_stage/alua [1]),
        .I2(\ealu_OBUF[31]_inst_i_19_n_0 ),
        .I3(\exe_stage/alua [2]),
        .I4(\ealu_OBUF[31]_inst_i_20_n_0 ),
        .O(\ealu_OBUF[31]_inst_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[31]_inst_i_16 
       (.I0(\ealu_OBUF[31]_inst_i_21_n_0 ),
        .I1(\exe_stage/alua [1]),
        .I2(\ealu_OBUF[31]_inst_i_22_n_0 ),
        .I3(\exe_stage/alua [2]),
        .I4(\ealu_OBUF[31]_inst_i_23_n_0 ),
        .O(\ealu_OBUF[31]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAC00AC00ACFFAC00)) 
    \ealu_OBUF[31]_inst_i_17 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [31]),
        .I2(ealuimm),
        .I3(\exe_stage/al_unit/arith ),
        .I4(\ealu_OBUF[31]_inst_i_24_n_0 ),
        .I5(\exe_stage/alua [0]),
        .O(\ealu_OBUF[31]_inst_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[31]_inst_i_18 
       (.I0(\ealu_OBUF[31]_inst_i_25_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[31]_inst_i_26_n_0 ),
        .O(\ealu_OBUF[31]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[31]_inst_i_19 
       (.I0(\exe_stage/alub [3]),
        .I1(\exe_stage/alub [19]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [11]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [27]),
        .O(\ealu_OBUF[31]_inst_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[31]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [31]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[31]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[31]_inst_i_20 
       (.I0(\exe_stage/alub [7]),
        .I1(\exe_stage/alub [23]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [15]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [31]),
        .O(\ealu_OBUF[31]_inst_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[31]_inst_i_21 
       (.I0(\ealu_OBUF[31]_inst_i_27_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[31]_inst_i_28_n_0 ),
        .O(\ealu_OBUF[31]_inst_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[31]_inst_i_22 
       (.I0(\exe_stage/alub [2]),
        .I1(\exe_stage/alub [18]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [10]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [26]),
        .O(\ealu_OBUF[31]_inst_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[31]_inst_i_23 
       (.I0(\exe_stage/alub [6]),
        .I1(\exe_stage/alub [22]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [14]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [30]),
        .O(\ealu_OBUF[31]_inst_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \ealu_OBUF[31]_inst_i_24 
       (.I0(\exe_stage/alua [2]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alub [31]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alua [1]),
        .O(\ealu_OBUF[31]_inst_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[31]_inst_i_25 
       (.I0(\exe_stage/alub [1]),
        .I1(\exe_stage/alub [17]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [9]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [25]),
        .O(\ealu_OBUF[31]_inst_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[31]_inst_i_26 
       (.I0(\exe_stage/alub [5]),
        .I1(\exe_stage/alub [21]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [13]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [29]),
        .O(\ealu_OBUF[31]_inst_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[31]_inst_i_27 
       (.I0(\exe_stage/alub [0]),
        .I1(\exe_stage/alub [16]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [8]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [24]),
        .O(\ealu_OBUF[31]_inst_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[31]_inst_i_28 
       (.I0(\exe_stage/alub [4]),
        .I1(\exe_stage/alub [20]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [12]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [28]),
        .O(\ealu_OBUF[31]_inst_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hEFFEAEAA)) 
    \ealu_OBUF[31]_inst_i_3 
       (.I0(ejal),
        .I1(ealuc[0]),
        .I2(ealuc[2]),
        .I3(ealuc[3]),
        .I4(ealuc[1]),
        .O(\ealu_OBUF[31]_inst_i_3_n_0 ));
  MUXF7 \ealu_OBUF[31]_inst_i_4 
       (.I0(\ealu_OBUF[31]_inst_i_9_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_10_n_0 ),
        .O(\ealu_OBUF[31]_inst_i_4_n_0 ),
        .S(\exe_stage/al_unit/op [1]));
  LUT5 #(
    .INIT(32'h0000BE20)) 
    \ealu_OBUF[31]_inst_i_5 
       (.I0(ealuc[0]),
        .I1(ealuc[2]),
        .I2(ealuc[3]),
        .I3(ealuc[1]),
        .I4(ejal),
        .O(\ealu_OBUF[31]_inst_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[31]_inst_i_6 
       (.I0(eimm[5]),
        .I1(ea[31]),
        .I2(eshift),
        .O(\exe_stage/alua [31]));
  LUT4 #(
    .INIT(16'h1A10)) 
    \ealu_OBUF[31]_inst_i_7 
       (.I0(ealuc[0]),
        .I1(ealuc[1]),
        .I2(ealuc[2]),
        .I3(ealuc[3]),
        .O(\exe_stage/al_unit/sub ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAA0000)) 
    \ealu_OBUF[31]_inst_i_8 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/c_out ),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla0/p [1]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla0/p [0]),
        .I4(\exe_stage/alua [30]),
        .I5(\ealu_OBUF[31]_inst_i_14_n_0 ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla1/cla1/c_out ));
  LUT6 #(
    .INIT(64'h888B888B88888B8B)) 
    \ealu_OBUF[31]_inst_i_9 
       (.I0(\exe_stage/alub [15]),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\exe_stage/alub [31]),
        .I3(eimm[5]),
        .I4(ea[31]),
        .I5(eshift),
        .O(\ealu_OBUF[31]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555F75755555555)) 
    \ealu_OBUF[3]_inst_i_1 
       (.I0(\ealu_OBUF[3]_inst_i_2_n_0 ),
        .I1(\exe_stage/al_unit/d_or__31 [3]),
        .I2(\exe_stage/al_unit/op [1]),
        .I3(\ealu_OBUF[3]_inst_i_4_n_0 ),
        .I4(\exe_stage/al_unit/op [0]),
        .I5(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .O(ealu_OBUF[3]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[3]_inst_i_10 
       (.I0(\ealu_OBUF[3]_inst_i_14_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[3]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[3]_inst_i_11 
       (.I0(\ealu_OBUF[3]_inst_i_16_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[3]_inst_i_17_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[3]_inst_i_12 
       (.I0(\ealu_OBUF[3]_inst_i_18_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[3]_inst_i_19_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[3]_inst_i_13 
       (.I0(\ealu_OBUF[3]_inst_i_20_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[3]_inst_i_17_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[3]_inst_i_14 
       (.I0(\ealu_OBUF[10]_inst_i_16_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[3]_inst_i_21_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[3]_inst_i_15 
       (.I0(\ealu_OBUF[8]_inst_i_13_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[0]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[3]_inst_i_16 
       (.I0(\ealu_OBUF[9]_inst_i_11_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[0]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[3]_inst_i_17 
       (.I0(\ealu_OBUF[3]_inst_i_22_n_0 ),
        .I1(\exe_stage/alua [2]),
        .I2(\ealu_OBUF[3]_inst_i_23_n_0 ),
        .I3(\exe_stage/alua [3]),
        .I4(\ealu_OBUF[3]_inst_i_24_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[3]_inst_i_18 
       (.I0(\exe_stage/alub [18]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[3]_inst_i_25_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[3]_inst_i_21_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[3]_inst_i_19 
       (.I0(\exe_stage/alub [16]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[3]_inst_i_26_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[0]_inst_i_15_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7077)) 
    \ealu_OBUF[3]_inst_i_2 
       (.I0(ejal),
        .I1(epc4[3]),
        .I2(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I3(\ealu_OBUF[3]_inst_i_5_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[3]_inst_i_20 
       (.I0(\exe_stage/alub [17]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[3]_inst_i_27_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[0]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[3]_inst_i_21 
       (.I0(\exe_stage/alub [30]),
        .I1(\exe_stage/alub [14]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [22]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [6]),
        .O(\ealu_OBUF[3]_inst_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[3]_inst_i_22 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alub [15]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [23]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [7]),
        .O(\ealu_OBUF[3]_inst_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[3]_inst_i_23 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [27]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[11]),
        .I4(\mb_reg[31] [11]),
        .I5(ealuimm),
        .O(\ealu_OBUF[3]_inst_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[3]_inst_i_24 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [19]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[3]),
        .I4(\mb_reg[31] [3]),
        .I5(ealuimm),
        .O(\ealu_OBUF[3]_inst_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[3]_inst_i_25 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [26]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[10]),
        .I4(\mb_reg[31] [10]),
        .I5(ealuimm),
        .O(\ealu_OBUF[3]_inst_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[3]_inst_i_26 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [24]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[8]),
        .I4(\mb_reg[31] [8]),
        .I5(ealuimm),
        .O(\ealu_OBUF[3]_inst_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[3]_inst_i_27 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [25]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[9]),
        .I4(\mb_reg[31] [9]),
        .I5(ealuimm),
        .O(\ealu_OBUF[3]_inst_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4E4FFE4E4)) 
    \ealu_OBUF[3]_inst_i_3 
       (.I0(eshift),
        .I1(ea[3]),
        .I2(eimm[9]),
        .I3(ealuimm),
        .I4(\mb_reg[31] [3]),
        .I5(eimm[3]),
        .O(\exe_stage/al_unit/d_or__31 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[3]_inst_i_4 
       (.I0(\ealu_OBUF[3]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[3]_inst_i_7_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[3]_inst_i_8_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[3]_inst_i_5 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [3]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[3]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[3]_inst_i_6 
       (.I0(\ealu_OBUF[3]_inst_i_10_n_0 ),
        .I1(\ealu_OBUF[3]_inst_i_11_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[3]_inst_i_12_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[3]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[3]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \ealu_OBUF[3]_inst_i_7 
       (.I0(\exe_stage/alub [0]),
        .I1(\exe_stage/alua [1]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [2]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alua [2]),
        .O(\ealu_OBUF[3]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000B08)) 
    \ealu_OBUF[3]_inst_i_8 
       (.I0(\exe_stage/alub [1]),
        .I1(\exe_stage/alua [1]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [3]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alua [2]),
        .O(\ealu_OBUF[3]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8EE88EE88E8EE8E8)) 
    \ealu_OBUF[3]_inst_i_9 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/c_out ),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/al_unit/sub ),
        .I3(eimm[2]),
        .I4(\mb_reg[31] [2]),
        .I5(ealuimm),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/cla1/c_out ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hF222FFFF)) 
    \ealu_OBUF[4]_inst_i_1 
       (.I0(\ealu_OBUF[4]_inst_i_2_n_0 ),
        .I1(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I2(epc4[4]),
        .I3(ejal),
        .I4(\ealu_OBUF[4]_inst_i_3_n_0 ),
        .O(ealu_OBUF[4]));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[4]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alub [4]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[4]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFDFDD)) 
    \ealu_OBUF[4]_inst_i_3 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\ealu_OBUF[4]_inst_i_5_n_0 ),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [4]),
        .O(\ealu_OBUF[4]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABEEABAAAAAAAAAA)) 
    \ealu_OBUF[4]_inst_i_4 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [0]),
        .I1(ealuc[0]),
        .I2(ealuc[1]),
        .I3(ealuc[2]),
        .I4(ealuc[3]),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/c_out ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[4]_inst_i_5 
       (.I0(\ealu_OBUF[4]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[3]_inst_i_8_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[5]_inst_i_8_n_0 ),
        .O(\ealu_OBUF[4]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[4]_inst_i_6 
       (.I0(\ealu_OBUF[5]_inst_i_9_n_0 ),
        .I1(\ealu_OBUF[3]_inst_i_10_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[5]_inst_i_10_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[3]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[4]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[5]_inst_i_1 
       (.I0(\ealu_OBUF[5]_inst_i_2_n_0 ),
        .I1(epc4[5]),
        .I2(\ealu_OBUF[5]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[5]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[5]_inst_i_10 
       (.I0(\ealu_OBUF[7]_inst_i_16_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[3]_inst_i_20_n_0 ),
        .O(\ealu_OBUF[5]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[5]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [5]),
        .I2(\exe_stage/alub [5]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[5]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888BB8BB)) 
    \ealu_OBUF[5]_inst_i_3 
       (.I0(\ealu_OBUF[5]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/op [1]),
        .I2(eshift),
        .I3(ea[5]),
        .I4(eimm[11]),
        .I5(\exe_stage/alub [5]),
        .O(\ealu_OBUF[5]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[5]_inst_i_4 
       (.I0(eimm[11]),
        .I1(ea[5]),
        .I2(eshift),
        .O(\exe_stage/alua [5]));
  LUT6 #(
    .INIT(64'h8EE88EE88E8EE8E8)) 
    \ealu_OBUF[5]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/c_out ),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/al_unit/sub ),
        .I3(eimm[4]),
        .I4(\mb_reg[31] [4]),
        .I5(ealuimm),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/cla0/c_out ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[5]_inst_i_6 
       (.I0(\ealu_OBUF[5]_inst_i_7_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[5]_inst_i_8_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[6]_inst_i_8_n_0 ),
        .O(\ealu_OBUF[5]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[5]_inst_i_7 
       (.I0(\ealu_OBUF[6]_inst_i_9_n_0 ),
        .I1(\ealu_OBUF[5]_inst_i_9_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[6]_inst_i_10_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[5]_inst_i_10_n_0 ),
        .O(\ealu_OBUF[5]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \ealu_OBUF[5]_inst_i_8 
       (.I0(\exe_stage/alua [3]),
        .I1(\exe_stage/alub [2]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alua [2]),
        .I4(\exe_stage/alua [1]),
        .I5(\ealu_OBUF[7]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[5]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[5]_inst_i_9 
       (.I0(\ealu_OBUF[7]_inst_i_14_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[3]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[5]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[6]_inst_i_1 
       (.I0(\ealu_OBUF[6]_inst_i_2_n_0 ),
        .I1(epc4[6]),
        .I2(\ealu_OBUF[6]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[6]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[6]_inst_i_10 
       (.I0(\ealu_OBUF[6]_inst_i_12_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[3]_inst_i_18_n_0 ),
        .O(\ealu_OBUF[6]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[6]_inst_i_11 
       (.I0(\ealu_OBUF[12]_inst_i_19_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[8]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[6]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[6]_inst_i_12 
       (.I0(\exe_stage/alub [20]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[6]_inst_i_13_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[8]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[6]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[6]_inst_i_13 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [28]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[12]),
        .I4(\mb_reg[31] [12]),
        .I5(ealuimm),
        .O(\ealu_OBUF[6]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[6]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [6]),
        .I2(\exe_stage/alub [6]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[6]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888BB8BB)) 
    \ealu_OBUF[6]_inst_i_3 
       (.I0(\ealu_OBUF[6]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/op [1]),
        .I2(eshift),
        .I3(ea[6]),
        .I4(eimm[12]),
        .I5(\exe_stage/alub [6]),
        .O(\ealu_OBUF[6]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[6]_inst_i_4 
       (.I0(eimm[12]),
        .I1(ea[6]),
        .I2(eshift),
        .O(\exe_stage/alua [6]));
  LUT6 #(
    .INIT(64'hB2F3FCE830B2E8C0)) 
    \ealu_OBUF[6]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/c_out ),
        .I1(\exe_stage/alub [5]),
        .I2(\exe_stage/alua [5]),
        .I3(\exe_stage/alub [4]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alua [4]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/c_out ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[6]_inst_i_6 
       (.I0(\ealu_OBUF[6]_inst_i_7_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[6]_inst_i_8_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[7]_inst_i_9_n_0 ),
        .O(\ealu_OBUF[6]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[6]_inst_i_7 
       (.I0(\ealu_OBUF[7]_inst_i_10_n_0 ),
        .I1(\ealu_OBUF[6]_inst_i_9_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[7]_inst_i_11_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[6]_inst_i_10_n_0 ),
        .O(\ealu_OBUF[6]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    \ealu_OBUF[6]_inst_i_8 
       (.I0(\exe_stage/alua [3]),
        .I1(\exe_stage/alub [3]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alua [2]),
        .I4(\exe_stage/alua [1]),
        .I5(\ealu_OBUF[8]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[6]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[6]_inst_i_9 
       (.I0(\ealu_OBUF[6]_inst_i_11_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[3]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[6]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[7]_inst_i_1 
       (.I0(\ealu_OBUF[7]_inst_i_2_n_0 ),
        .I1(epc4[7]),
        .I2(\ealu_OBUF[7]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[7]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[7]_inst_i_10 
       (.I0(\ealu_OBUF[7]_inst_i_13_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[7]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[7]_inst_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[7]_inst_i_11 
       (.I0(\ealu_OBUF[7]_inst_i_15_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[7]_inst_i_16_n_0 ),
        .O(\ealu_OBUF[7]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \ealu_OBUF[7]_inst_i_12 
       (.I0(\exe_stage/alub [0]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [4]),
        .I4(\exe_stage/alua [3]),
        .O(\ealu_OBUF[7]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[7]_inst_i_13 
       (.I0(\ealu_OBUF[10]_inst_i_13_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[9]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[7]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[7]_inst_i_14 
       (.I0(\ealu_OBUF[10]_inst_i_15_n_0 ),
        .I1(eimm[8]),
        .I2(ea[2]),
        .I3(eshift),
        .I4(\ealu_OBUF[3]_inst_i_22_n_0 ),
        .O(\ealu_OBUF[7]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[7]_inst_i_15 
       (.I0(\exe_stage/alub [21]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[7]_inst_i_17_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[9]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[7]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ealu_OBUF[7]_inst_i_16 
       (.I0(\exe_stage/alub [19]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alua [3]),
        .I3(\ealu_OBUF[3]_inst_i_23_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[3]_inst_i_22_n_0 ),
        .O(\ealu_OBUF[7]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \ealu_OBUF[7]_inst_i_17 
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [29]),
        .I2(\exe_stage/alua [4]),
        .I3(eimm[13]),
        .I4(\mb_reg[31] [13]),
        .I5(ealuimm),
        .O(\ealu_OBUF[7]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[7]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [7]),
        .I2(\exe_stage/alub [7]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/cla1/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[7]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888BB8BB)) 
    \ealu_OBUF[7]_inst_i_3 
       (.I0(\ealu_OBUF[7]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [1]),
        .I2(eshift),
        .I3(ea[7]),
        .I4(eimm[13]),
        .I5(\exe_stage/alub [7]),
        .O(\ealu_OBUF[7]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEA00FFEAFFEAEA00)) 
    \ealu_OBUF[7]_inst_i_4 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/g ),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/c_out ),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p [0]),
        .I3(\exe_stage/alua [6]),
        .I4(\exe_stage/al_unit/sub ),
        .I5(\exe_stage/alub [6]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/cla1/c_out ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[7]_inst_i_5 
       (.I0(\ealu_OBUF[7]_inst_i_8_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[7]_inst_i_9_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[8]_inst_i_9_n_0 ),
        .O(\ealu_OBUF[7]_inst_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h3B20EC08)) 
    \ealu_OBUF[7]_inst_i_6 
       (.I0(\exe_stage/alua [4]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [4]),
        .I3(\exe_stage/alua [5]),
        .I4(\exe_stage/alub [5]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/g ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hDDEE0DE0)) 
    \ealu_OBUF[7]_inst_i_7 
       (.I0(\exe_stage/alub [5]),
        .I1(\exe_stage/alua [5]),
        .I2(\exe_stage/alub [4]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alua [4]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla1/p [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[7]_inst_i_8 
       (.I0(\ealu_OBUF[8]_inst_i_10_n_0 ),
        .I1(\ealu_OBUF[7]_inst_i_10_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[8]_inst_i_11_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[7]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[7]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[7]_inst_i_9 
       (.I0(\ealu_OBUF[7]_inst_i_12_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[9]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[7]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[8]_inst_i_1 
       (.I0(\ealu_OBUF[8]_inst_i_2_n_0 ),
        .I1(epc4[8]),
        .I2(\ealu_OBUF[8]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[8]_inst_i_10 
       (.I0(\ealu_OBUF[12]_inst_i_18_n_0 ),
        .I1(\ealu_OBUF[10]_inst_i_16_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[12]_inst_i_19_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[8]_inst_i_13_n_0 ),
        .O(\ealu_OBUF[8]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[8]_inst_i_11 
       (.I0(\ealu_OBUF[12]_inst_i_22_n_0 ),
        .I1(\ealu_OBUF[10]_inst_i_21_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[12]_inst_i_24_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[8]_inst_i_14_n_0 ),
        .O(\ealu_OBUF[8]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \ealu_OBUF[8]_inst_i_12 
       (.I0(\exe_stage/alub [1]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [5]),
        .I4(\exe_stage/alua [3]),
        .O(\ealu_OBUF[8]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[8]_inst_i_13 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alub [16]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [24]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [8]),
        .O(\ealu_OBUF[8]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[8]_inst_i_14 
       (.I0(\exe_stage/alub [16]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [24]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [8]),
        .O(\ealu_OBUF[8]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[8]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [8]),
        .I2(\exe_stage/alub [8]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[8]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888BB8BB)) 
    \ealu_OBUF[8]_inst_i_3 
       (.I0(\ealu_OBUF[8]_inst_i_6_n_0 ),
        .I1(\exe_stage/al_unit/op [1]),
        .I2(eshift),
        .I3(ea[8]),
        .I4(eimm[14]),
        .I5(\exe_stage/alub [8]),
        .O(\ealu_OBUF[8]_inst_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ealu_OBUF[8]_inst_i_4 
       (.I0(eimm[14]),
        .I1(ea[8]),
        .I2(eshift),
        .O(\exe_stage/alua [8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFECCEECC)) 
    \ealu_OBUF[8]_inst_i_5 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [0]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [1]),
        .I2(\exe_stage/al_unit/sub ),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/p [1]),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/c_out ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ealu_OBUF[8]_inst_i_6 
       (.I0(\ealu_OBUF[8]_inst_i_8_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\ealu_OBUF[8]_inst_i_9_n_0 ),
        .I3(\exe_stage/alua [0]),
        .I4(\ealu_OBUF[9]_inst_i_10_n_0 ),
        .O(\ealu_OBUF[8]_inst_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBE32BE8C00000000)) 
    \ealu_OBUF[8]_inst_i_7 
       (.I0(\exe_stage/alua [2]),
        .I1(\exe_stage/al_unit/sub ),
        .I2(\exe_stage/alub [2]),
        .I3(\exe_stage/alua [3]),
        .I4(\exe_stage/alub [3]),
        .I5(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/cla0/p [0]),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/p [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[8]_inst_i_8 
       (.I0(\ealu_OBUF[9]_inst_i_8_n_0 ),
        .I1(\ealu_OBUF[8]_inst_i_10_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[9]_inst_i_9_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[8]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[8]_inst_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[8]_inst_i_9 
       (.I0(\ealu_OBUF[8]_inst_i_12_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[10]_inst_i_22_n_0 ),
        .O(\ealu_OBUF[8]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    \ealu_OBUF[9]_inst_i_1 
       (.I0(\ealu_OBUF[9]_inst_i_2_n_0 ),
        .I1(epc4[9]),
        .I2(\ealu_OBUF[9]_inst_i_3_n_0 ),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/al_unit/op [2]),
        .I5(ejal),
        .O(ealu_OBUF[9]));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[9]_inst_i_10 
       (.I0(\ealu_OBUF[9]_inst_i_13_n_0 ),
        .I1(eimm[7]),
        .I2(ea[1]),
        .I3(eshift),
        .I4(\ealu_OBUF[11]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[9]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[9]_inst_i_11 
       (.I0(\exe_stage/alub [31]),
        .I1(\exe_stage/alub [17]),
        .I2(\exe_stage/alua [3]),
        .I3(\exe_stage/alub [25]),
        .I4(\exe_stage/alua [4]),
        .I5(\exe_stage/alub [9]),
        .O(\ealu_OBUF[9]_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \ealu_OBUF[9]_inst_i_12 
       (.I0(\exe_stage/alub [17]),
        .I1(\exe_stage/alua [3]),
        .I2(\exe_stage/alub [25]),
        .I3(\exe_stage/alua [4]),
        .I4(\exe_stage/alub [9]),
        .O(\ealu_OBUF[9]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000B08)) 
    \ealu_OBUF[9]_inst_i_13 
       (.I0(\exe_stage/alub [2]),
        .I1(\exe_stage/alua [2]),
        .I2(\exe_stage/alua [4]),
        .I3(\exe_stage/alub [6]),
        .I4(\exe_stage/alua [3]),
        .O(\ealu_OBUF[9]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h7C7C7C7C94C1C194)) 
    \ealu_OBUF[9]_inst_i_2 
       (.I0(\exe_stage/al_unit/op [0]),
        .I1(\exe_stage/alua [9]),
        .I2(\exe_stage/alub [9]),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla0/c_out ),
        .I5(\exe_stage/al_unit/op [1]),
        .O(\ealu_OBUF[9]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B800B8FF)) 
    \ealu_OBUF[9]_inst_i_3 
       (.I0(\ealu_OBUF[9]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/right ),
        .I2(\exe_stage/sh01_in [9]),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [9]),
        .I5(\exe_stage/alub [9]),
        .O(\ealu_OBUF[9]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF80000)) 
    \ealu_OBUF[9]_inst_i_4 
       (.I0(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/p [1]),
        .I1(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [0]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla0/cla0/g [1]),
        .I3(\ealu_OBUF[12]_inst_i_10_n_0 ),
        .I4(\exe_stage/alua [8]),
        .I5(\ealu_OBUF[9]_inst_i_7_n_0 ),
        .O(\exe_stage/al_unit/as32/as32/cla/cla0/cla1/cla0/cla0/c_out ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[9]_inst_i_5 
       (.I0(\ealu_OBUF[10]_inst_i_9_n_0 ),
        .I1(\ealu_OBUF[9]_inst_i_8_n_0 ),
        .I2(\exe_stage/al_unit/arith ),
        .I3(\ealu_OBUF[10]_inst_i_11_n_0 ),
        .I4(\exe_stage/alua [0]),
        .I5(\ealu_OBUF[9]_inst_i_9_n_0 ),
        .O(\ealu_OBUF[9]_inst_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBBAF88A0)) 
    \ealu_OBUF[9]_inst_i_6 
       (.I0(\ealu_OBUF[9]_inst_i_10_n_0 ),
        .I1(eimm[6]),
        .I2(ea[0]),
        .I3(eshift),
        .I4(\ealu_OBUF[10]_inst_i_12_n_0 ),
        .O(\exe_stage/sh01_in [9]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \ealu_OBUF[9]_inst_i_7 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [8]),
        .I2(eimm[8]),
        .I3(\exe_stage/al_unit/sub ),
        .O(\ealu_OBUF[9]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[9]_inst_i_8 
       (.I0(\ealu_OBUF[10]_inst_i_14_n_0 ),
        .I1(\ealu_OBUF[10]_inst_i_15_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[10]_inst_i_13_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[9]_inst_i_11_n_0 ),
        .O(\ealu_OBUF[9]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ealu_OBUF[9]_inst_i_9 
       (.I0(\ealu_OBUF[10]_inst_i_19_n_0 ),
        .I1(\ealu_OBUF[10]_inst_i_20_n_0 ),
        .I2(\exe_stage/alua [1]),
        .I3(\ealu_OBUF[10]_inst_i_18_n_0 ),
        .I4(\exe_stage/alua [2]),
        .I5(\ealu_OBUF[9]_inst_i_12_n_0 ),
        .O(\ealu_OBUF[9]_inst_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \ealuc_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[0]_1 [0]),
        .Q(ealuc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ealuc_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[0]_1 [1]),
        .Q(ealuc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ealuc_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[0]_1 [2]),
        .Q(ealuc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ealuc_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[0]_1 [3]),
        .Q(ealuc[3]));
  FDCE #(
    .INIT(1'b0)) 
    ealuimm_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(daluimm),
        .Q(ealuimm));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\mb_reg[31] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\mb_reg[31] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\mb_reg[31] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\mb_reg[31] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\mb_reg[31] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\mb_reg[31] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\mb_reg[31] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\mb_reg[31] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\mb_reg[31] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\mb_reg[31] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\mb_reg[31] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\mb_reg[31] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\mb_reg[31] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\mb_reg[31] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\mb_reg[31] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\mb_reg[31] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\mb_reg[31] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\mb_reg[31] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[26] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\mb_reg[31] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[27] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\mb_reg[31] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[28] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\mb_reg[31] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[29] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\mb_reg[31] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\mb_reg[31] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[30] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\mb_reg[31] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\mb_reg[31] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\mb_reg[31] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\mb_reg[31] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\mb_reg[31] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\mb_reg[31] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\mb_reg[31] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\mb_reg[31] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \eb_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\mb_reg[31] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [0]),
        .Q(eimm[0]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [10]),
        .Q(eimm[10]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [11]),
        .Q(eimm[11]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [12]),
        .Q(eimm[12]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [13]),
        .Q(eimm[13]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [14]),
        .Q(eimm[14]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [15]),
        .Q(eimm[15]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [1]),
        .Q(eimm[1]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [2]),
        .Q(eimm[2]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(dimm_OBUF),
        .Q(eimm[31]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [3]),
        .Q(eimm[3]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [4]),
        .Q(eimm[4]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [5]),
        .Q(eimm[5]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [6]),
        .Q(eimm[6]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [7]),
        .Q(eimm[7]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [8]),
        .Q(eimm[8]));
  FDCE #(
    .INIT(1'b0)) 
    \eimm_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[26] [9]),
        .Q(eimm[9]));
  FDCE #(
    .INIT(1'b0)) 
    ejal_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(djal),
        .Q(ejal));
  FDCE #(
    .INIT(1'b0)) 
    \elmem_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(dlmem_OBUF[0]),
        .Q(\mlmem_reg[2] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \elmem_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(dlmem_OBUF[1]),
        .Q(\mlmem_reg[2] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \elmem_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(dlmem_OBUF[2]),
        .Q(\mlmem_reg[2] [2]));
  FDCE #(
    .INIT(1'b0)) 
    em2reg_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(dm2reg),
        .Q(em2reg));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [0]),
        .Q(epc4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [10]),
        .Q(epc4[10]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [11]),
        .Q(epc4[11]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [12]),
        .Q(epc4[12]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [13]),
        .Q(epc4[13]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [14]),
        .Q(epc4[14]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [15]),
        .Q(epc4[15]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [16]),
        .Q(epc4[16]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [17]),
        .Q(epc4[17]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [18]),
        .Q(epc4[18]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [19]),
        .Q(epc4[19]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [1]),
        .Q(epc4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [20]),
        .Q(epc4[20]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [21]),
        .Q(epc4[21]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [22]),
        .Q(epc4[22]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [23]),
        .Q(epc4[23]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [24]),
        .Q(epc4[24]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [25]),
        .Q(epc4[25]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[26] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [26]),
        .Q(epc4[26]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[27] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [27]),
        .Q(epc4[27]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[28] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [28]),
        .Q(epc4[28]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[29] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [29]),
        .Q(epc4[29]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [2]),
        .Q(epc4[2]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[30] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [30]),
        .Q(epc4[30]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [31]),
        .Q(epc4[31]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [3]),
        .Q(epc4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [4]),
        .Q(epc4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [5]),
        .Q(epc4[5]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [6]),
        .Q(epc4[6]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [7]),
        .Q(epc4[7]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [8]),
        .Q(epc4[8]));
  FDCE #(
    .INIT(1'b0)) 
    \epc4_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[31]_0 [9]),
        .Q(epc4[9]));
  FDCE #(
    .INIT(1'b0)) 
    \ern_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[20]_0 [0]),
        .Q(ern0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ern_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[20]_0 [1]),
        .Q(ern0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ern_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[20]_0 [2]),
        .Q(ern0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ern_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[20]_0 [3]),
        .Q(ern0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \ern_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[20]_0 [4]),
        .Q(ern0[4]));
  FDCE #(
    .INIT(1'b0)) 
    eshift_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(dshift),
        .Q(eshift));
  FDCE #(
    .INIT(1'b0)) 
    \esmem_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[27]_1 [0]),
        .Q(\msmem_reg[1] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \esmem_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\q_reg[27]_1 [1]),
        .Q(\msmem_reg[1] [1]));
  FDCE #(
    .INIT(1'b0)) 
    ewmem_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(dwmem),
        .Q(ewmem));
  FDCE #(
    .INIT(1'b0)) 
    ewreg_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(dwreg),
        .Q(ewreg));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mrn[0]_i_1 
       (.I0(ern0[0]),
        .I1(ejal),
        .O(ern[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mrn[1]_i_1 
       (.I0(ern0[1]),
        .I1(ejal),
        .O(ern[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mrn[2]_i_1 
       (.I0(ern0[2]),
        .I1(ejal),
        .O(ern[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mrn[3]_i_1 
       (.I0(ern0[3]),
        .I1(ejal),
        .O(ern[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mrn[4]_i_1 
       (.I0(ern0[4]),
        .I1(ejal),
        .O(ern[4]));
  LUT6 #(
    .INIT(64'h0F0F22FF0A0A0022)) 
    muxa_carry__0_i_1
       (.I0(\exe_stage/alub [14]),
        .I1(ea[14]),
        .I2(eimm[31]),
        .I3(ea[15]),
        .I4(eshift),
        .I5(\exe_stage/alub [15]),
        .O(\malu_reg[0]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__0_i_10
       (.I0(eimm[15]),
        .I1(\mb_reg[31] [15]),
        .I2(ealuimm),
        .O(\exe_stage/alub [15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__0_i_11
       (.I0(eimm[12]),
        .I1(\mb_reg[31] [12]),
        .I2(ealuimm),
        .O(\exe_stage/alub [12]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__0_i_12
       (.I0(eimm[13]),
        .I1(\mb_reg[31] [13]),
        .I2(ealuimm),
        .O(\exe_stage/alub [13]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__0_i_13
       (.I0(eimm[10]),
        .I1(\mb_reg[31] [10]),
        .I2(ealuimm),
        .O(\exe_stage/alub [10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__0_i_14
       (.I0(eimm[11]),
        .I1(\mb_reg[31] [11]),
        .I2(ealuimm),
        .O(\exe_stage/alub [11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__0_i_15
       (.I0(eimm[8]),
        .I1(\mb_reg[31] [8]),
        .I2(ealuimm),
        .O(\exe_stage/alub [8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__0_i_16
       (.I0(eimm[15]),
        .I1(ea[9]),
        .I2(eshift),
        .O(\exe_stage/alua [9]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__0_i_17
       (.I0(eimm[9]),
        .I1(\mb_reg[31] [9]),
        .I2(ealuimm),
        .O(\exe_stage/alub [9]));
  LUT6 #(
    .INIT(64'h0F0F22FF0A0A0022)) 
    muxa_carry__0_i_2
       (.I0(\exe_stage/alub [12]),
        .I1(ea[12]),
        .I2(eimm[31]),
        .I3(ea[13]),
        .I4(eshift),
        .I5(\exe_stage/alub [13]),
        .O(\malu_reg[0]_2 [2]));
  LUT6 #(
    .INIT(64'h0F0F22FF0A0A0022)) 
    muxa_carry__0_i_3
       (.I0(\exe_stage/alub [10]),
        .I1(ea[10]),
        .I2(eimm[31]),
        .I3(ea[11]),
        .I4(eshift),
        .I5(\exe_stage/alub [11]),
        .O(\malu_reg[0]_2 [1]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    muxa_carry__0_i_4
       (.I0(\exe_stage/alub [8]),
        .I1(eshift),
        .I2(ea[8]),
        .I3(eimm[14]),
        .I4(\exe_stage/alua [9]),
        .I5(\exe_stage/alub [9]),
        .O(\malu_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'hA005A00590900909)) 
    muxa_carry__0_i_5
       (.I0(\exe_stage/alub [14]),
        .I1(ea[14]),
        .I2(\exe_stage/alub [15]),
        .I3(eimm[31]),
        .I4(ea[15]),
        .I5(eshift),
        .O(\malu_reg[0] [3]));
  LUT6 #(
    .INIT(64'hA005A00590900909)) 
    muxa_carry__0_i_6
       (.I0(\exe_stage/alub [12]),
        .I1(ea[12]),
        .I2(\exe_stage/alub [13]),
        .I3(eimm[31]),
        .I4(ea[13]),
        .I5(eshift),
        .O(\malu_reg[0] [2]));
  LUT6 #(
    .INIT(64'hA005A00590900909)) 
    muxa_carry__0_i_7
       (.I0(\exe_stage/alub [10]),
        .I1(ea[10]),
        .I2(\exe_stage/alub [11]),
        .I3(eimm[31]),
        .I4(ea[11]),
        .I5(eshift),
        .O(\malu_reg[0] [1]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    muxa_carry__0_i_8
       (.I0(\exe_stage/alub [8]),
        .I1(eimm[14]),
        .I2(ea[8]),
        .I3(eshift),
        .I4(\exe_stage/alub [9]),
        .I5(\exe_stage/alua [9]),
        .O(\malu_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__0_i_9
       (.I0(eimm[14]),
        .I1(\mb_reg[31] [14]),
        .I2(ealuimm),
        .O(\exe_stage/alub [14]));
  LUT6 #(
    .INIT(64'h0F0F22FF0A0A0022)) 
    muxa_carry__1_i_1
       (.I0(\exe_stage/alub [22]),
        .I1(ea[22]),
        .I2(eimm[31]),
        .I3(ea[23]),
        .I4(eshift),
        .I5(\exe_stage/alub [23]),
        .O(\malu_reg[0]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__1_i_10
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [23]),
        .I2(ealuimm),
        .O(\exe_stage/alub [23]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__1_i_11
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [20]),
        .I2(ealuimm),
        .O(\exe_stage/alub [20]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__1_i_12
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [21]),
        .I2(ealuimm),
        .O(\exe_stage/alub [21]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__1_i_13
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [18]),
        .I2(ealuimm),
        .O(\exe_stage/alub [18]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__1_i_14
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [19]),
        .I2(ealuimm),
        .O(\exe_stage/alub [19]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__1_i_15
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [16]),
        .I2(ealuimm),
        .O(\exe_stage/alub [16]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__1_i_16
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [17]),
        .I2(ealuimm),
        .O(\exe_stage/alub [17]));
  LUT6 #(
    .INIT(64'h0F0F22FF0A0A0022)) 
    muxa_carry__1_i_2
       (.I0(\exe_stage/alub [20]),
        .I1(ea[20]),
        .I2(eimm[31]),
        .I3(ea[21]),
        .I4(eshift),
        .I5(\exe_stage/alub [21]),
        .O(\malu_reg[0]_3 [2]));
  LUT6 #(
    .INIT(64'h0F0F22FF0A0A0022)) 
    muxa_carry__1_i_3
       (.I0(\exe_stage/alub [18]),
        .I1(ea[18]),
        .I2(eimm[31]),
        .I3(ea[19]),
        .I4(eshift),
        .I5(\exe_stage/alub [19]),
        .O(\malu_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'h0F0F22FF0A0A0022)) 
    muxa_carry__1_i_4
       (.I0(\exe_stage/alub [16]),
        .I1(ea[16]),
        .I2(eimm[31]),
        .I3(ea[17]),
        .I4(eshift),
        .I5(\exe_stage/alub [17]),
        .O(\malu_reg[0]_3 [0]));
  LUT6 #(
    .INIT(64'hA005A00590900909)) 
    muxa_carry__1_i_5
       (.I0(\exe_stage/alub [22]),
        .I1(ea[22]),
        .I2(\exe_stage/alub [23]),
        .I3(eimm[31]),
        .I4(ea[23]),
        .I5(eshift),
        .O(\malu_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hA005A00590900909)) 
    muxa_carry__1_i_6
       (.I0(\exe_stage/alub [20]),
        .I1(ea[20]),
        .I2(\exe_stage/alub [21]),
        .I3(eimm[31]),
        .I4(ea[21]),
        .I5(eshift),
        .O(\malu_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hA005A00590900909)) 
    muxa_carry__1_i_7
       (.I0(\exe_stage/alub [18]),
        .I1(ea[18]),
        .I2(\exe_stage/alub [19]),
        .I3(eimm[31]),
        .I4(ea[19]),
        .I5(eshift),
        .O(\malu_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hA005A00590900909)) 
    muxa_carry__1_i_8
       (.I0(\exe_stage/alub [16]),
        .I1(ea[16]),
        .I2(\exe_stage/alub [17]),
        .I3(eimm[31]),
        .I4(ea[17]),
        .I5(eshift),
        .O(\malu_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__1_i_9
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [22]),
        .I2(ealuimm),
        .O(\exe_stage/alub [22]));
  LUT6 #(
    .INIT(64'h2F2F22FF02020022)) 
    muxa_carry__2_i_1
       (.I0(\exe_stage/alub [30]),
        .I1(\exe_stage/alua [30]),
        .I2(eimm[5]),
        .I3(ea[31]),
        .I4(eshift),
        .I5(\exe_stage/alub [31]),
        .O(\malu_reg[0]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__2_i_10
       (.I0(eimm[4]),
        .I1(ea[30]),
        .I2(eshift),
        .O(\exe_stage/alua [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__2_i_11
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [31]),
        .I2(ealuimm),
        .O(\exe_stage/alub [31]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__2_i_12
       (.I0(eimm[2]),
        .I1(ea[28]),
        .I2(eshift),
        .O(\exe_stage/alua [28]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__2_i_13
       (.I0(eimm[3]),
        .I1(ea[29]),
        .I2(eshift),
        .O(\exe_stage/alua [29]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__2_i_14
       (.I0(eimm[0]),
        .I1(ea[26]),
        .I2(eshift),
        .O(\exe_stage/alua [26]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__2_i_15
       (.I0(eimm[1]),
        .I1(ea[27]),
        .I2(eshift),
        .O(\exe_stage/alua [27]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__2_i_16
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [24]),
        .I2(ealuimm),
        .O(\exe_stage/alub [24]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__2_i_17
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [25]),
        .I2(ealuimm),
        .O(\exe_stage/alub [25]));
  LUT6 #(
    .INIT(64'h3F003F002F2F0202)) 
    muxa_carry__2_i_2
       (.I0(\mb_reg[31] [28]),
        .I1(\exe_stage/alua [28]),
        .I2(\exe_stage/alua [29]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [29]),
        .I5(ealuimm),
        .O(\malu_reg[0]_4 [2]));
  LUT6 #(
    .INIT(64'h3F003F002F2F0202)) 
    muxa_carry__2_i_3
       (.I0(\mb_reg[31] [26]),
        .I1(\exe_stage/alua [26]),
        .I2(\exe_stage/alua [27]),
        .I3(eimm[31]),
        .I4(\mb_reg[31] [27]),
        .I5(ealuimm),
        .O(\malu_reg[0]_4 [1]));
  LUT6 #(
    .INIT(64'h0F0F22FF0A0A0022)) 
    muxa_carry__2_i_4
       (.I0(\exe_stage/alub [24]),
        .I1(ea[24]),
        .I2(eimm[31]),
        .I3(ea[25]),
        .I4(eshift),
        .I5(\exe_stage/alub [25]),
        .O(\malu_reg[0]_4 [0]));
  LUT6 #(
    .INIT(64'h9009900990900909)) 
    muxa_carry__2_i_5
       (.I0(\exe_stage/alub [30]),
        .I1(\exe_stage/alua [30]),
        .I2(\exe_stage/alub [31]),
        .I3(eimm[5]),
        .I4(ea[31]),
        .I5(eshift),
        .O(\malu_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'hC0C0990003030099)) 
    muxa_carry__2_i_6
       (.I0(\mb_reg[31] [28]),
        .I1(\exe_stage/alua [28]),
        .I2(eimm[31]),
        .I3(\mb_reg[31] [29]),
        .I4(ealuimm),
        .I5(\exe_stage/alua [29]),
        .O(\malu_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'hC0C0990003030099)) 
    muxa_carry__2_i_7
       (.I0(\mb_reg[31] [26]),
        .I1(\exe_stage/alua [26]),
        .I2(eimm[31]),
        .I3(\mb_reg[31] [27]),
        .I4(ealuimm),
        .I5(\exe_stage/alua [27]),
        .O(\malu_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hA005A00590900909)) 
    muxa_carry__2_i_8
       (.I0(\exe_stage/alub [24]),
        .I1(ea[24]),
        .I2(\exe_stage/alub [25]),
        .I3(eimm[31]),
        .I4(ea[25]),
        .I5(eshift),
        .O(\malu_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry__2_i_9
       (.I0(eimm[31]),
        .I1(\mb_reg[31] [30]),
        .I2(ealuimm),
        .O(\exe_stage/alub [30]));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    muxa_carry_i_1
       (.I0(\exe_stage/alub [6]),
        .I1(eshift),
        .I2(ea[6]),
        .I3(eimm[12]),
        .I4(\exe_stage/alua [7]),
        .I5(\exe_stage/alub [7]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_10
       (.I0(eimm[13]),
        .I1(ea[7]),
        .I2(eshift),
        .O(\exe_stage/alua [7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_11
       (.I0(eimm[7]),
        .I1(\mb_reg[31] [7]),
        .I2(ealuimm),
        .O(\exe_stage/alub [7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_12
       (.I0(eimm[4]),
        .I1(\mb_reg[31] [4]),
        .I2(ealuimm),
        .O(\exe_stage/alub [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_13
       (.I0(eimm[10]),
        .I1(ea[4]),
        .I2(eshift),
        .O(\exe_stage/alua [4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_14
       (.I0(eimm[5]),
        .I1(\mb_reg[31] [5]),
        .I2(ealuimm),
        .O(\exe_stage/alub [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_15
       (.I0(eimm[8]),
        .I1(ea[2]),
        .I2(eshift),
        .O(\exe_stage/alua [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_16
       (.I0(eimm[9]),
        .I1(ea[3]),
        .I2(eshift),
        .O(\exe_stage/alua [3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_17
       (.I0(eimm[3]),
        .I1(\mb_reg[31] [3]),
        .I2(ealuimm),
        .O(\exe_stage/alub [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_18
       (.I0(eimm[6]),
        .I1(ea[0]),
        .I2(eshift),
        .O(\exe_stage/alua [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_19
       (.I0(eimm[7]),
        .I1(ea[1]),
        .I2(eshift),
        .O(\exe_stage/alua [1]));
  LUT6 #(
    .INIT(64'h2F2F22FF02020022)) 
    muxa_carry_i_2
       (.I0(\exe_stage/alub [4]),
        .I1(\exe_stage/alua [4]),
        .I2(eimm[11]),
        .I3(ea[5]),
        .I4(eshift),
        .I5(\exe_stage/alub [5]),
        .O(DI[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_20
       (.I0(eimm[1]),
        .I1(\mb_reg[31] [1]),
        .I2(ealuimm),
        .O(\exe_stage/alub [1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    muxa_carry_i_3
       (.I0(ealuimm),
        .I1(\mb_reg[31] [2]),
        .I2(eimm[2]),
        .I3(\exe_stage/alua [2]),
        .I4(\exe_stage/alua [3]),
        .I5(\exe_stage/alub [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    muxa_carry_i_4
       (.I0(ealuimm),
        .I1(\mb_reg[31] [0]),
        .I2(eimm[0]),
        .I3(\exe_stage/alua [0]),
        .I4(\exe_stage/alua [1]),
        .I5(\exe_stage/alub [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    muxa_carry_i_5
       (.I0(\exe_stage/alub [6]),
        .I1(eimm[12]),
        .I2(ea[6]),
        .I3(eshift),
        .I4(\exe_stage/alub [7]),
        .I5(\exe_stage/alua [7]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009900990900909)) 
    muxa_carry_i_6
       (.I0(\exe_stage/alub [4]),
        .I1(\exe_stage/alua [4]),
        .I2(\exe_stage/alub [5]),
        .I3(eimm[11]),
        .I4(ea[5]),
        .I5(eshift),
        .O(S[2]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    muxa_carry_i_7
       (.I0(eimm[2]),
        .I1(\mb_reg[31] [2]),
        .I2(ealuimm),
        .I3(\exe_stage/alua [2]),
        .I4(\exe_stage/alub [3]),
        .I5(\exe_stage/alua [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    muxa_carry_i_8
       (.I0(eimm[0]),
        .I1(\mb_reg[31] [0]),
        .I2(ealuimm),
        .I3(\exe_stage/alua [0]),
        .I4(\exe_stage/alub [1]),
        .I5(\exe_stage/alua [1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    muxa_carry_i_9
       (.I0(eimm[6]),
        .I1(\mb_reg[31] [6]),
        .I2(ealuimm),
        .O(\exe_stage/alub [6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[0]_i_3 
       (.I0(da_OBUF[0]),
        .I1(pcsource),
        .I2(pc4_OBUF[0]),
        .O(\q_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[11]_i_3 
       (.I0(da_OBUF[11]),
        .I1(pcsource),
        .I2(pc4_OBUF[3]),
        .O(\q_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[12]_i_3 
       (.I0(da_OBUF[12]),
        .I1(pcsource),
        .I2(pc4_OBUF[4]),
        .O(\q_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[15]_i_3 
       (.I0(da_OBUF[15]),
        .I1(pcsource),
        .I2(pc4_OBUF[5]),
        .O(\q_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[19]_i_3 
       (.I0(da_OBUF[19]),
        .I1(pcsource),
        .I2(pc4_OBUF[6]),
        .O(\q_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[1]_i_3 
       (.I0(da_OBUF[1]),
        .I1(pcsource),
        .I2(pc4_OBUF[1]),
        .O(\q_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[20]_i_3 
       (.I0(da_OBUF[20]),
        .I1(pcsource),
        .I2(pc4_OBUF[7]),
        .O(\q_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[23]_i_3 
       (.I0(da_OBUF[23]),
        .I1(pcsource),
        .I2(pc4_OBUF[8]),
        .O(\q_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[27]_i_3 
       (.I0(da_OBUF[27]),
        .I1(pcsource),
        .I2(pc4_OBUF[9]),
        .O(\q_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[28]_i_3 
       (.I0(da_OBUF[28]),
        .I1(pcsource),
        .I2(pc4_OBUF[10]),
        .O(\q_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \q[2]_i_3 
       (.I0(da_OBUF[2]),
        .I1(pcsource),
        .I2(Q),
        .O(\q_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \q[31]_i_100 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [27]),
        .I2(eimm[31]),
        .I3(\exe_stage/al_unit/sub ),
        .O(\q[31]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF400000000000)) 
    \q[31]_i_11 
       (.I0(\q[31]_i_24_n_0 ),
        .I1(\q[31]_i_25_n_0 ),
        .I2(\q[31]_i_26_n_0 ),
        .I3(\q[31]_i_27_n_0 ),
        .I4(\q_reg[26] [23]),
        .I5(\q_reg[30] ),
        .O(\q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q[31]_i_13 
       (.I0(ern0[3]),
        .I1(ern0[1]),
        .I2(ejal),
        .I3(ern0[0]),
        .I4(ern0[4]),
        .I5(ern0[2]),
        .O(\q[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \q[31]_i_14 
       (.I0(ern[0]),
        .I1(\q_reg[21]_rep__0 ),
        .I2(\q_reg[26] [20]),
        .I3(ern[2]),
        .I4(\q_reg[22]_rep__0 ),
        .I5(ern[1]),
        .O(\q[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \q[31]_i_15 
       (.I0(ern[0]),
        .I1(\q_reg[16]_rep ),
        .I2(\q_reg[26] [17]),
        .I3(ern[2]),
        .I4(\q_reg[26] [16]),
        .I5(ern[1]),
        .O(\q[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F777FFFFF777F)) 
    \q[31]_i_1__0 
       (.I0(\id_stage/cu/p_19_in ),
        .I1(em2reg),
        .I2(\id_stage/cu/nostall30_out ),
        .I3(nostall3__17),
        .I4(\q_reg[27]_0 ),
        .I5(\q_reg[0]_0 ),
        .O(wpcir));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFB)) 
    \q[31]_i_24 
       (.I0(\q[31]_i_36_n_0 ),
        .I1(\q[31]_i_37_n_0 ),
        .I2(\q[31]_i_38_n_0 ),
        .I3(\q[31]_i_39_n_0 ),
        .I4(D[23]),
        .I5(da_OBUF[23]),
        .O(\q[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0041000000000000)) 
    \q[31]_i_25 
       (.I0(\q[31]_i_40_n_0 ),
        .I1(D[31]),
        .I2(da_OBUF[31]),
        .I3(\q[31]_i_41_n_0 ),
        .I4(\q[31]_i_42_n_0 ),
        .I5(\q[31]_i_43_n_0 ),
        .O(\q[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \q[31]_i_26 
       (.I0(\q[31]_i_44_n_0 ),
        .I1(\q[31]_i_45_n_0 ),
        .I2(\q[31]_i_46_n_0 ),
        .I3(\q[31]_i_47_n_0 ),
        .O(\q[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000040)) 
    \q[31]_i_27 
       (.I0(\q[31]_i_48_n_0 ),
        .I1(\q[31]_i_49_n_0 ),
        .I2(\q[31]_i_50_n_0 ),
        .I3(D[0]),
        .I4(da_OBUF[0]),
        .I5(\q[31]_i_51_n_0 ),
        .O(\q[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \q[31]_i_3 
       (.I0(ewreg),
        .I1(\q[31]_i_13_n_0 ),
        .O(\id_stage/cu/p_19_in ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \q[31]_i_36 
       (.I0(D[16]),
        .I1(da_OBUF[16]),
        .I2(D[17]),
        .I3(da_OBUF[17]),
        .O(\q[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \q[31]_i_37 
       (.I0(D[18]),
        .I1(da_OBUF[18]),
        .I2(D[19]),
        .I3(da_OBUF[19]),
        .O(\q[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \q[31]_i_38 
       (.I0(D[20]),
        .I1(da_OBUF[20]),
        .I2(D[21]),
        .I3(da_OBUF[21]),
        .O(\q[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \q[31]_i_39 
       (.I0(da_OBUF[22]),
        .I1(D[22]),
        .O(\q[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hC0009000C0000090)) 
    \q[31]_i_4 
       (.I0(ern0[3]),
        .I1(\q_reg[26] [21]),
        .I2(\q[31]_i_14_n_0 ),
        .I3(\q_reg[26] [22]),
        .I4(ejal),
        .I5(ern0[4]),
        .O(\id_stage/cu/nostall30_out ));
  LUT6 #(
    .INIT(64'h6FFFF666F666F666)) 
    \q[31]_i_40 
       (.I0(D[28]),
        .I1(da_OBUF[28]),
        .I2(\q[31]_i_52_n_0 ),
        .I3(\q[31]_i_53_n_0 ),
        .I4(\q[31]_i_54_n_0 ),
        .I5(\q[31]_i_55_n_0 ),
        .O(\q[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \q[31]_i_41 
       (.I0(\id_stage/fwda ),
        .I1(\malu_reg[30] ),
        .I2(\q[31]_i_57_n_0 ),
        .I3(\id_stage/fwdb ),
        .I4(\malu_reg[30]_0 ),
        .I5(\q[31]_i_59_n_0 ),
        .O(\q[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h9000099909990999)) 
    \q[31]_i_42 
       (.I0(D[26]),
        .I1(da_OBUF[26]),
        .I2(\q[31]_i_60_n_0 ),
        .I3(\q[31]_i_61_n_0 ),
        .I4(\q[31]_i_62_n_0 ),
        .I5(\q[31]_i_63_n_0 ),
        .O(\q[31]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \q[31]_i_43 
       (.I0(D[24]),
        .I1(da_OBUF[24]),
        .I2(D[25]),
        .I3(da_OBUF[25]),
        .O(\q[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \q[31]_i_44 
       (.I0(D[12]),
        .I1(da_OBUF[12]),
        .I2(D[13]),
        .I3(da_OBUF[13]),
        .O(\q[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \q[31]_i_45 
       (.I0(D[14]),
        .I1(da_OBUF[14]),
        .I2(D[15]),
        .I3(da_OBUF[15]),
        .O(\q[31]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \q[31]_i_46 
       (.I0(D[10]),
        .I1(da_OBUF[10]),
        .I2(D[11]),
        .I3(da_OBUF[11]),
        .O(\q[31]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \q[31]_i_47 
       (.I0(D[8]),
        .I1(da_OBUF[8]),
        .I2(D[9]),
        .I3(da_OBUF[9]),
        .O(\q[31]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \q[31]_i_48 
       (.I0(D[4]),
        .I1(da_OBUF[4]),
        .I2(D[5]),
        .I3(da_OBUF[5]),
        .O(\q[31]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \q[31]_i_49 
       (.I0(D[6]),
        .I1(da_OBUF[6]),
        .I2(D[7]),
        .I3(da_OBUF[7]),
        .O(\q[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hC0009000C0000090)) 
    \q[31]_i_5 
       (.I0(ern0[3]),
        .I1(\q_reg[26] [18]),
        .I2(\q[31]_i_15_n_0 ),
        .I3(\q_reg[26] [19]),
        .I4(ejal),
        .I5(ern0[4]),
        .O(nostall3__17));
  LUT4 #(
    .INIT(16'h9009)) 
    \q[31]_i_50 
       (.I0(D[2]),
        .I1(da_OBUF[2]),
        .I2(D[3]),
        .I3(da_OBUF[3]),
        .O(\q[31]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \q[31]_i_51 
       (.I0(\id_stage/fwda ),
        .I1(\malu_reg[1] ),
        .I2(\q[31]_i_65_n_0 ),
        .I3(\id_stage/fwdb ),
        .I4(\malu_reg[1]_0 ),
        .I5(\q[31]_i_67_n_0 ),
        .O(\q[31]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h0008FF08FFFFFFFF)) 
    \q[31]_i_52 
       (.I0(\q[31]_i_68_n_0 ),
        .I1(\q[31]_i_69_n_0 ),
        .I2(\q[31]_i_70_n_0 ),
        .I3(\eb_reg[15]_0 ),
        .I4(mmo[29]),
        .I5(\id_stage/fwdb ),
        .O(\q[31]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \q[31]_i_53 
       (.I0(\id_stage/fwdb ),
        .I1(\q_reg[19]_2 ),
        .I2(\q_reg[26] [19]),
        .I3(\q_reg[19]_3 ),
        .I4(\eb_reg[15]_0 ),
        .I5(malu[23]),
        .O(\q[31]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0008FF08FFFFFFFF)) 
    \q[31]_i_54 
       (.I0(\q[31]_i_68_n_0 ),
        .I1(\q[31]_i_69_n_0 ),
        .I2(\q[31]_i_70_n_0 ),
        .I3(\ea_reg[15]_0 ),
        .I4(mmo[29]),
        .I5(\id_stage/fwda ),
        .O(\q[31]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \q[31]_i_55 
       (.I0(\id_stage/fwda ),
        .I1(\q_reg[24]_1 ),
        .I2(\q_reg[26] [22]),
        .I3(\q_reg[24]_2 ),
        .I4(\ea_reg[15]_0 ),
        .I5(malu[23]),
        .O(\q[31]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBBBBBBBBBB)) 
    \q[31]_i_57 
       (.I0(mmo[30]),
        .I1(\ea_reg[15]_0 ),
        .I2(\ealu_OBUF[30]_inst_i_2_n_0 ),
        .I3(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I4(\q[31]_i_77_n_0 ),
        .I5(\q[31]_i_78_n_0 ),
        .O(\q[31]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBBBBBBBBBB)) 
    \q[31]_i_59 
       (.I0(mmo[30]),
        .I1(\eb_reg[15]_0 ),
        .I2(\ealu_OBUF[30]_inst_i_2_n_0 ),
        .I3(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .I4(\q[31]_i_77_n_0 ),
        .I5(\q[31]_i_78_n_0 ),
        .O(\q[31]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h0008FF08FFFFFFFF)) 
    \q[31]_i_60 
       (.I0(\q[31]_i_81_n_0 ),
        .I1(\q[31]_i_82_n_0 ),
        .I2(\q[31]_i_83_n_0 ),
        .I3(\eb_reg[15]_0 ),
        .I4(mmo[27]),
        .I5(\id_stage/fwdb ),
        .O(\q[31]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \q[31]_i_61 
       (.I0(\id_stage/fwdb ),
        .I1(\q_reg[19]_0 ),
        .I2(\q_reg[26] [19]),
        .I3(\q_reg[19]_1 ),
        .I4(\eb_reg[15]_0 ),
        .I5(malu[21]),
        .O(\q[31]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0008FF08FFFFFFFF)) 
    \q[31]_i_62 
       (.I0(\q[31]_i_81_n_0 ),
        .I1(\q[31]_i_82_n_0 ),
        .I2(\q[31]_i_83_n_0 ),
        .I3(\ea_reg[15]_0 ),
        .I4(mmo[27]),
        .I5(\id_stage/fwda ),
        .O(\q[31]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \q[31]_i_63 
       (.I0(\id_stage/fwda ),
        .I1(\q_reg[24] ),
        .I2(\q_reg[26] [22]),
        .I3(\q_reg[24]_0 ),
        .I4(\ea_reg[15]_0 ),
        .I5(malu[21]),
        .O(\q[31]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B8BBBBBBBB)) 
    \q[31]_i_65 
       (.I0(mmo[1]),
        .I1(\ea_reg[15]_0 ),
        .I2(\ealu_OBUF[1]_inst_i_2_n_0 ),
        .I3(epc4[1]),
        .I4(ejal),
        .I5(\q[31]_i_88_n_0 ),
        .O(\q[31]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B8BBBBBBBB)) 
    \q[31]_i_67 
       (.I0(mmo[1]),
        .I1(\eb_reg[15]_0 ),
        .I2(\ealu_OBUF[1]_inst_i_2_n_0 ),
        .I3(epc4[1]),
        .I4(ejal),
        .I5(\q[31]_i_88_n_0 ),
        .O(\q[31]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hF5F55DFDFFFF5DFD)) 
    \q[31]_i_68 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/d_or__31 [29]),
        .I2(\exe_stage/al_unit/op [0]),
        .I3(\exe_stage/alub [13]),
        .I4(\exe_stage/al_unit/op [1]),
        .I5(\q[31]_i_92_n_0 ),
        .O(\q[31]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q[31]_i_69 
       (.I0(epc4[29]),
        .I1(ejal),
        .O(\q[31]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h000000005ABEA0B4)) 
    \q[31]_i_70 
       (.I0(\exe_stage/al_unit/op [1]),
        .I1(\q[31]_i_93_n_0 ),
        .I2(\exe_stage/alua [29]),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/alub [29]),
        .I5(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .O(\q[31]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q[31]_i_77 
       (.I0(epc4[30]),
        .I1(ejal),
        .O(\q[31]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'hF5F55DFDFFFF5DFD)) 
    \q[31]_i_78 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/d_or__31 [30]),
        .I2(\exe_stage/al_unit/op [0]),
        .I3(\exe_stage/alub [14]),
        .I4(\exe_stage/al_unit/op [1]),
        .I5(\q[31]_i_95_n_0 ),
        .O(\q[31]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'hF5F55DFDFFFF5DFD)) 
    \q[31]_i_81 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/d_or__31 [27]),
        .I2(\exe_stage/al_unit/op [0]),
        .I3(\exe_stage/alub [11]),
        .I4(\exe_stage/al_unit/op [1]),
        .I5(\q[31]_i_97_n_0 ),
        .O(\q[31]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q[31]_i_82 
       (.I0(epc4[27]),
        .I1(ejal),
        .O(\q[31]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h000000005ABEA0B4)) 
    \q[31]_i_83 
       (.I0(\exe_stage/al_unit/op [1]),
        .I1(\q[31]_i_98_n_0 ),
        .I2(\exe_stage/alua [27]),
        .I3(\exe_stage/al_unit/op [0]),
        .I4(\exe_stage/alub [27]),
        .I5(\ealu_OBUF[31]_inst_i_3_n_0 ),
        .O(\q[31]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFDFFFDFFFDFDD)) 
    \q[31]_i_88 
       (.I0(\ealu_OBUF[31]_inst_i_5_n_0 ),
        .I1(\exe_stage/al_unit/op [0]),
        .I2(\ealu_OBUF[1]_inst_i_5_n_0 ),
        .I3(\exe_stage/al_unit/op [1]),
        .I4(\exe_stage/alua [1]),
        .I5(\exe_stage/alub [1]),
        .O(\q[31]_i_88_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \q[31]_i_9 
       (.I0(da_OBUF[31]),
        .I1(pcsource),
        .I2(pc4_OBUF[11]),
        .O(\q_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFE4E4FFE4E4)) 
    \q[31]_i_91 
       (.I0(eshift),
        .I1(ea[29]),
        .I2(eimm[3]),
        .I3(ealuimm),
        .I4(\mb_reg[31] [29]),
        .I5(eimm[31]),
        .O(\exe_stage/al_unit/d_or__31 [29]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \q[31]_i_92 
       (.I0(\ealu_OBUF[29]_inst_i_13_n_0 ),
        .I1(\ealu_OBUF[29]_inst_i_12_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[30]_inst_i_7_n_0 ),
        .I4(\exe_stage/al_unit/right ),
        .O(\q[31]_i_92_n_0 ));
  LUT5 #(
    .INIT(32'hD4172BE8)) 
    \q[31]_i_93 
       (.I0(\exe_stage/alub [28]),
        .I1(\exe_stage/alua [28]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/c_out ),
        .I3(\exe_stage/al_unit/sub ),
        .I4(\exe_stage/alub [29]),
        .O(\q[31]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4E4FFE4E4)) 
    \q[31]_i_94 
       (.I0(eshift),
        .I1(ea[30]),
        .I2(eimm[4]),
        .I3(ealuimm),
        .I4(\mb_reg[31] [30]),
        .I5(eimm[31]),
        .O(\exe_stage/al_unit/d_or__31 [30]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \q[31]_i_95 
       (.I0(\ealu_OBUF[30]_inst_i_8_n_0 ),
        .I1(\ealu_OBUF[30]_inst_i_7_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[31]_inst_i_16_n_0 ),
        .I4(\exe_stage/al_unit/right ),
        .O(\q[31]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4E4FFE4E4)) 
    \q[31]_i_96 
       (.I0(eshift),
        .I1(ea[27]),
        .I2(eimm[1]),
        .I3(ealuimm),
        .I4(\mb_reg[31] [27]),
        .I5(eimm[31]),
        .O(\exe_stage/al_unit/d_or__31 [27]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \q[31]_i_97 
       (.I0(\ealu_OBUF[27]_inst_i_10_n_0 ),
        .I1(\ealu_OBUF[27]_inst_i_9_n_0 ),
        .I2(\exe_stage/alua [0]),
        .I3(\ealu_OBUF[28]_inst_i_11_n_0 ),
        .I4(\exe_stage/al_unit/right ),
        .O(\q[31]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h11111777EEEEE888)) 
    \q[31]_i_98 
       (.I0(\q[31]_i_99_n_0 ),
        .I1(\exe_stage/alua [26]),
        .I2(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/p [0]),
        .I3(\exe_stage/al_unit/as32/as32/cla/cla1/c_out ),
        .I4(\exe_stage/al_unit/as32/as32/cla/cla1/cla1/cla0/g ),
        .I5(\q[31]_i_100_n_0 ),
        .O(\q[31]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h1BE4)) 
    \q[31]_i_99 
       (.I0(ealuimm),
        .I1(\mb_reg[31] [26]),
        .I2(eimm[31]),
        .I3(\exe_stage/al_unit/sub ),
        .O(\q[31]_i_99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q[7]_i_3 
       (.I0(da_OBUF[7]),
        .I1(pcsource),
        .I2(pc4_OBUF[2]),
        .O(\q_reg[7] ));
endmodule

module pipedevices
   (run_one_period1_reg,
    state1_wire_15Timer_reg,
    cnt0_OBUF,
    cnt1_OBUF,
    Pwm_reg,
    pwm_OBUF,
    poweron,
    Q,
    \Rdata_reg[14] ,
    timer0_read,
    timer1_read,
    state0_wire_15Timer_reg,
    p_1_in,
    digital_OBUF,
    beep_OBUF,
    \wmo_reg[15] ,
    \ens[7] ,
    \Col[3] ,
    \leds[15] ,
    \wmo_reg[4] ,
    Rdata,
    \wmo_reg[15]_0 ,
    refresh_reg023_out,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    \mb_reg[1] ,
    \mb_reg[0] ,
    \malu_reg[0] ,
    \mb_reg[0]_0 ,
    \mb_reg[0]_1 ,
    \malu_reg[2] ,
    \malu_reg[2]_0 ,
    clk_sys_reg,
    \malu_reg[2]_1 ,
    reset_IBUF,
    Line_IBUF,
    \malu_reg[4] ,
    \malu_reg[1] ,
    \malu_reg[1]_0 ,
    E,
    \mb_reg[15] ,
    \malu_reg[1]_1 ,
    \malu_reg[0]_0 ,
    \malu_reg[4]_0 ,
    \malu_reg[0]_1 ,
    \malu_reg[0]_2 ,
    \malu_reg[4]_1 ,
    \malu_reg[2]_2 ,
    \malu_reg[1]_2 ,
    D,
    \malu_reg[1]_3 ,
    \switches[15] ,
    \malu_reg[5] );
  output run_one_period1_reg;
  output state1_wire_15Timer_reg;
  output cnt0_OBUF;
  output cnt1_OBUF;
  output Pwm_reg;
  output pwm_OBUF;
  output poweron;
  output [8:0]Q;
  output [8:0]\Rdata_reg[14] ;
  output timer0_read;
  output timer1_read;
  output state0_wire_15Timer_reg;
  output p_1_in;
  output [7:0]digital_OBUF;
  output beep_OBUF;
  output [15:0]\wmo_reg[15] ;
  output [7:0]\ens[7] ;
  output [3:0]\Col[3] ;
  output [15:0]\leds[15] ;
  output [4:0]\wmo_reg[4] ;
  output [15:0]Rdata;
  output [15:0]\wmo_reg[15]_0 ;
  input refresh_reg023_out;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input \mb_reg[1] ;
  input \mb_reg[0] ;
  input \malu_reg[0] ;
  input \mb_reg[0]_0 ;
  input \mb_reg[0]_1 ;
  input \malu_reg[2] ;
  input \malu_reg[2]_0 ;
  input clk_sys_reg;
  input [2:0]\malu_reg[2]_1 ;
  input reset_IBUF;
  input [3:0]Line_IBUF;
  input [15:0]\malu_reg[4] ;
  input \malu_reg[1] ;
  input \malu_reg[1]_0 ;
  input [0:0]E;
  input [15:0]\mb_reg[15] ;
  input [0:0]\malu_reg[1]_1 ;
  input [0:0]\malu_reg[0]_0 ;
  input [0:0]\malu_reg[4]_0 ;
  input [0:0]\malu_reg[0]_1 ;
  input [0:0]\malu_reg[0]_2 ;
  input [0:0]\malu_reg[4]_1 ;
  input [0:0]\malu_reg[2]_2 ;
  input \malu_reg[1]_2 ;
  input [8:0]D;
  input \malu_reg[1]_3 ;
  input [15:0]\switches[15] ;
  input [0:0]\malu_reg[5] ;

  wire [3:0]\Col[3] ;
  wire [8:0]D;
  wire [0:0]E;
  wire [3:0]Line_IBUF;
  wire Pwm_reg;
  wire [8:0]Q;
  wire [15:0]Rdata;
  wire [8:0]\Rdata_reg[14] ;
  wire beep_OBUF;
  wire clk_sys_reg;
  wire clock_OBUF_BUFG;
  wire cnt0_OBUF;
  wire cnt1_OBUF;
  wire [7:0]digital_OBUF;
  wire [7:0]\ens[7] ;
  wire [15:0]\leds[15] ;
  wire lopt;
  wire \malu_reg[0] ;
  wire [0:0]\malu_reg[0]_0 ;
  wire [0:0]\malu_reg[0]_1 ;
  wire [0:0]\malu_reg[0]_2 ;
  wire \malu_reg[1] ;
  wire \malu_reg[1]_0 ;
  wire [0:0]\malu_reg[1]_1 ;
  wire \malu_reg[1]_2 ;
  wire \malu_reg[1]_3 ;
  wire \malu_reg[2] ;
  wire \malu_reg[2]_0 ;
  wire [2:0]\malu_reg[2]_1 ;
  wire [0:0]\malu_reg[2]_2 ;
  wire [15:0]\malu_reg[4] ;
  wire [0:0]\malu_reg[4]_0 ;
  wire [0:0]\malu_reg[4]_1 ;
  wire [0:0]\malu_reg[5] ;
  wire \mb_reg[0] ;
  wire \mb_reg[0]_0 ;
  wire \mb_reg[0]_1 ;
  wire [15:0]\mb_reg[15] ;
  wire \mb_reg[1] ;
  wire p_1_in;
  wire poweron;
  wire pwm_OBUF;
  wire refresh_reg023_out;
  wire reset_IBUF;
  wire reset_IBUF_BUFG;
  wire resetn;
  wire run_one_period1_reg;
  wire state0_wire_15Timer_reg;
  wire state1_wire_15Timer_reg;
  wire [15:0]\switches[15] ;
  wire timer0_read;
  wire timer1_read;
  wire [15:0]\wmo_reg[15] ;
  wire [15:0]\wmo_reg[15]_0 ;
  wire [4:0]\wmo_reg[4] ;
  wire [0:0]NLW_timer01_E_UNCONNECTED;

  dev_beep beep0
       (.beep_OBUF(beep_OBUF),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .\malu_reg[5] (\malu_reg[5] ),
        .\mb_reg[0] (\mb_reg[0]_1 ),
        .\mb_reg[15] (\mb_reg[15] ),
        .poweron(poweron),
        .reset_IBUF_BUFG(reset_IBUF_BUFG));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[0] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [0]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[10] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [10]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[11] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [11]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[12] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [12]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[13] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [13]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[14] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [14]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [14]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[15] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [15]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [15]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[1] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [1]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[2] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [2]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[3] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [3]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[4] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [4]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[5] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [5]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[6] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [6]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[7] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [7]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[8] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [8]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \dataout_reg[9] 
       (.CLR(1'b0),
        .D(\malu_reg[4] [9]),
        .G(resetn),
        .GE(1'b1),
        .Q(\wmo_reg[15] [9]));
  dev_keyboard keyboard0
       (.\Col[3] (\Col[3] ),
        .E(resetn),
        .Line_IBUF(Line_IBUF),
        .clk_sys_reg(clk_sys_reg),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .lopt(lopt),
        .reset_IBUF(reset_IBUF),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .\wmo_reg[4] (\wmo_reg[4] ));
  dev_leds leds0
       (.clock_OBUF_BUFG(clock_OBUF_BUFG),
        .\leds[15] (\leds[15] ),
        .\malu_reg[2] (\malu_reg[2]_2 ),
        .\mb_reg[15] (\mb_reg[15] ),
        .reset_IBUF_BUFG(reset_IBUF_BUFG));
  dev_pwm pwm0
       (.Pwm_reg_0(Pwm_reg),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .\malu_reg[0] (\malu_reg[0]_0 ),
        .\malu_reg[4] (\malu_reg[4]_0 ),
        .\mb_reg[0] (\mb_reg[0]_0 ),
        .\mb_reg[15] (\mb_reg[15] ),
        .pwm_OBUF(pwm_OBUF),
        .reset_IBUF_BUFG(reset_IBUF_BUFG));
  dev_segment seg0
       (.clk_sys_reg(clk_sys_reg),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .digital_OBUF(digital_OBUF),
        .\ens[7] (\ens[7] ),
        .\malu_reg[0] (\malu_reg[0]_1 ),
        .\malu_reg[0]_0 (\malu_reg[0]_2 ),
        .\malu_reg[4] (\malu_reg[4]_1 ),
        .\mb_reg[15] (\mb_reg[15] ),
        .reset_IBUF(reset_IBUF),
        .reset_IBUF_BUFG(reset_IBUF_BUFG));
  dev_switches switches0
       (.clock_OBUF_BUFG(clock_OBUF_BUFG),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .\switches[15] (\switches[15] ),
        .\wmo_reg[15] (\wmo_reg[15]_0 ));
  dev_timer timer01
       (.D(D),
        .E(NLW_timer01_E_UNCONNECTED[0]),
        .Q(Q),
        .Rdata(Rdata),
        .\Rdata_reg[14]_0 (\Rdata_reg[14] ),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .cnt0_OBUF(cnt0_OBUF),
        .cnt1_OBUF(cnt1_OBUF),
        .lopt(lopt),
        .\malu_reg[0] (\malu_reg[0] ),
        .\malu_reg[1] (\malu_reg[1] ),
        .\malu_reg[1]_0 (\malu_reg[1]_0 ),
        .\malu_reg[1]_1 (E),
        .\malu_reg[1]_2 (\malu_reg[1]_1 ),
        .\malu_reg[1]_3 (\malu_reg[1]_2 ),
        .\malu_reg[1]_4 (\malu_reg[1]_3 ),
        .\malu_reg[2] (\malu_reg[2] ),
        .\malu_reg[2]_0 (\malu_reg[2]_0 ),
        .\malu_reg[2]_1 (\malu_reg[2]_1 ),
        .\mb_reg[0] (\mb_reg[0] ),
        .\mb_reg[15] (\mb_reg[15] ),
        .\mb_reg[1] (\mb_reg[1] ),
        .p_1_in(p_1_in),
        .refresh_reg023_out(refresh_reg023_out),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .run_one_period1_reg_0(run_one_period1_reg),
        .state0_wire_15Timer_reg_0(state0_wire_15Timer_reg),
        .state1_wire_15Timer_reg_0(state1_wire_15Timer_reg),
        .timer0_read(timer0_read),
        .timer1_read(timer1_read));
endmodule

module pipeemreg
   (D,
    Q,
    E,
    \high4_data_reg_reg[15] ,
    \max_val_reg_reg[15] ,
    \comp_val_reg_reg[15] ,
    refresh_reg023_out,
    \Rdata_reg[15] ,
    mwmem,
    \frequence_reg[15] ,
    \leds_reg[15] ,
    wea,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    mmo,
    \wmo_reg[0] ,
    \wmo_reg[31] ,
    \Rdata_reg[14] ,
    timer1_read_reg,
    timer0_read_reg,
    \ea_reg[15] ,
    \wrn_reg[4] ,
    p_7_in,
    mwreg,
    \low4_data_reg_reg[0] ,
    \target_counter_reg1_reg[0] ,
    refresh_reg1_reg,
    \target_counter_reg0_reg[0] ,
    \function_reg0_reg[0] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    \function_reg0_reg[1] ,
    \Rdata_reg[12] ,
    poweron_reg,
    \ctrl_reg_reg[0] ,
    \function_reg1_reg[1] ,
    \function_reg1_reg[0] ,
    mm2reg,
    Rdata,
    reset_IBUF,
    \Rdata_reg[15]_0 ,
    \Rdata_reg[15]_1 ,
    \malu_reg[4]_0 ,
    douta,
    \malu_reg[1]_0 ,
    \cur_value_reg1_reg[14] ,
    \cur_value_reg0_reg[14] ,
    timer1_read,
    timer0_read,
    \q_reg[25] ,
    \q_reg[21]_rep__0 ,
    \q_reg[22]_rep__0 ,
    \q_reg[16]_rep ,
    \function_reg0_reg[0]_0 ,
    p_1_in,
    \malu_reg[1]_1 ,
    \malu_reg[1]_2 ,
    poweron,
    \ctrl_reg_reg[0]_0 ,
    \function_reg1_reg[1]_0 ,
    \function_reg1_reg[0]_0 ,
    ewreg,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    em2reg,
    ewmem,
    \elmem_reg[2] ,
    \esmem_reg[1] ,
    \epc4_reg[31] ,
    \eb_reg[31] ,
    \ern_reg[4] );
  output [15:0]D;
  output [31:0]Q;
  output [0:0]E;
  output [0:0]\high4_data_reg_reg[15] ;
  output [0:0]\max_val_reg_reg[15] ;
  output [0:0]\comp_val_reg_reg[15] ;
  output refresh_reg023_out;
  output \Rdata_reg[15] ;
  output mwmem;
  output [0:0]\frequence_reg[15] ;
  output [0:0]\leds_reg[15] ;
  output [3:0]wea;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [14:0]mmo;
  output \wmo_reg[0] ;
  output [2:0]\wmo_reg[31] ;
  output [8:0]\Rdata_reg[14] ;
  output timer1_read_reg;
  output timer0_read_reg;
  output \ea_reg[15] ;
  output [4:0]\wrn_reg[4] ;
  output p_7_in;
  output mwreg;
  output [0:0]\low4_data_reg_reg[0] ;
  output [0:0]\target_counter_reg1_reg[0] ;
  output refresh_reg1_reg;
  output [0:0]\target_counter_reg0_reg[0] ;
  output \function_reg0_reg[0] ;
  output [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  output \function_reg0_reg[1] ;
  output \Rdata_reg[12] ;
  output poweron_reg;
  output \ctrl_reg_reg[0] ;
  output \function_reg1_reg[1] ;
  output \function_reg1_reg[0] ;
  output mm2reg;
  input [15:0]Rdata;
  input reset_IBUF;
  input [15:0]\Rdata_reg[15]_0 ;
  input [4:0]\Rdata_reg[15]_1 ;
  input [7:0]\malu_reg[4]_0 ;
  input [30:0]douta;
  input \malu_reg[1]_0 ;
  input [8:0]\cur_value_reg1_reg[14] ;
  input [8:0]\cur_value_reg0_reg[14] ;
  input timer1_read;
  input timer0_read;
  input [6:0]\q_reg[25] ;
  input \q_reg[21]_rep__0 ;
  input \q_reg[22]_rep__0 ;
  input \q_reg[16]_rep ;
  input \function_reg0_reg[0]_0 ;
  input p_1_in;
  input \malu_reg[1]_1 ;
  input \malu_reg[1]_2 ;
  input poweron;
  input \ctrl_reg_reg[0]_0 ;
  input \function_reg1_reg[1]_0 ;
  input \function_reg1_reg[0]_0 ;
  input ewreg;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input em2reg;
  input ewmem;
  input [2:0]\elmem_reg[2] ;
  input [1:0]\esmem_reg[1] ;
  input [31:0]\epc4_reg[31] ;
  input [31:0]\eb_reg[31] ;
  input [4:0]\ern_reg[4] ;

  wire [15:0]D;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]E;
  wire [31:0]Q;
  wire [15:0]Rdata;
  wire \Rdata[15]_i_3_n_0 ;
  wire \Rdata[15]_i_5_n_0 ;
  wire \Rdata_reg[12] ;
  wire [8:0]\Rdata_reg[14] ;
  wire \Rdata_reg[15] ;
  wire [15:0]\Rdata_reg[15]_0 ;
  wire [4:0]\Rdata_reg[15]_1 ;
  wire clock_OBUF_BUFG;
  wire \comp_val_reg[15]_i_2_n_0 ;
  wire [0:0]\comp_val_reg_reg[15] ;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[0]_0 ;
  wire [8:0]\cur_value_reg0_reg[14] ;
  wire [8:0]\cur_value_reg1_reg[14] ;
  wire \da_OBUF[31]_inst_i_11_n_0 ;
  wire \dataout_reg[0]_i_2_n_0 ;
  wire \dataout_reg[10]_i_2_n_0 ;
  wire \dataout_reg[11]_i_2_n_0 ;
  wire \dataout_reg[12]_i_2_n_0 ;
  wire \dataout_reg[13]_i_2_n_0 ;
  wire \dataout_reg[14]_i_2_n_0 ;
  wire \dataout_reg[15]_i_3_n_0 ;
  wire \dataout_reg[1]_i_2_n_0 ;
  wire \dataout_reg[2]_i_2_n_0 ;
  wire \dataout_reg[3]_i_2_n_0 ;
  wire \dataout_reg[4]_i_2_n_0 ;
  wire \dataout_reg[5]_i_2_n_0 ;
  wire \dataout_reg[6]_i_2_n_0 ;
  wire \dataout_reg[7]_i_2_n_0 ;
  wire \dataout_reg[8]_i_2_n_0 ;
  wire \dataout_reg[9]_i_2_n_0 ;
  wire \db_OBUF[31]_inst_i_10_n_0 ;
  wire \display_ctrl_reg[15]_i_2_n_0 ;
  wire [30:0]douta;
  wire \ea_reg[15] ;
  wire [31:0]\eb_reg[31] ;
  wire [2:0]\elmem_reg[2] ;
  wire em2reg;
  wire [31:0]\epc4_reg[31] ;
  wire [4:0]\ern_reg[4] ;
  wire [1:0]\esmem_reg[1] ;
  wire ewmem;
  wire ewreg;
  wire [0:0]\frequence_reg[15] ;
  wire \function_reg0[1]_i_2_n_0 ;
  wire \function_reg0_reg[0] ;
  wire \function_reg0_reg[0]_0 ;
  wire \function_reg0_reg[1] ;
  wire \function_reg1_reg[0] ;
  wire \function_reg1_reg[0]_0 ;
  wire \function_reg1_reg[1] ;
  wire \function_reg1_reg[1]_0 ;
  wire [0:0]\high4_data_reg_reg[15] ;
  wire \id_stage/cu/p_14_in ;
  wire \leds[15]_i_2_n_0 ;
  wire \leds[15]_i_3_n_0 ;
  wire \leds[15]_i_4_n_0 ;
  wire \leds[15]_i_5_n_0 ;
  wire \leds[15]_i_6_n_0 ;
  wire \leds[15]_i_7_n_0 ;
  wire \leds[15]_i_8_n_0 ;
  wire \leds[15]_i_9_n_0 ;
  wire [0:0]\leds_reg[15] ;
  wire [0:0]\low4_data_reg_reg[0] ;
  wire \malu_reg[1]_0 ;
  wire \malu_reg[1]_1 ;
  wire \malu_reg[1]_2 ;
  wire [7:0]\malu_reg[4]_0 ;
  wire \max_val_reg[15]_i_2_n_0 ;
  wire [0:0]\max_val_reg_reg[15] ;
  wire \mem_io_stage/devices/timer01/function_reg1 ;
  wire mm2reg;
  wire [14:0]mmo;
  wire mwmem;
  wire mwreg;
  wire p_1_in;
  wire p_7_in;
  wire poweron;
  wire poweron_i_2_n_0;
  wire poweron_i_3_n_0;
  wire poweron_reg;
  wire \q_reg[16]_rep ;
  wire \q_reg[21]_rep__0 ;
  wire \q_reg[22]_rep__0 ;
  wire [6:0]\q_reg[25] ;
  wire refresh_reg023_out;
  wire refresh_reg1_reg;
  wire reset_IBUF;
  wire reset_IBUF_BUFG;
  wire [0:0]\target_counter_reg0_reg[0] ;
  wire [0:0]\target_counter_reg1_reg[0] ;
  wire timer0_read;
  wire timer0_read_reg;
  wire timer1_read;
  wire timer1_read_reg;
  wire [3:0]wea;
  wire \wea_OBUF[3]_inst_i_3_n_0 ;
  wire \wea_OBUF[3]_inst_i_4_n_0 ;
  wire \wea_OBUF[3]_inst_i_5_n_0 ;
  wire \wea_OBUF[3]_inst_i_6_n_0 ;
  wire \wmo[0]_i_2_n_0 ;
  wire \wmo[0]_i_3_n_0 ;
  wire \wmo[0]_i_4_n_0 ;
  wire \wmo[1]_i_2_n_0 ;
  wire \wmo[1]_i_3_n_0 ;
  wire \wmo[1]_i_4_n_0 ;
  wire \wmo[2]_i_2_n_0 ;
  wire \wmo[2]_i_3_n_0 ;
  wire \wmo[2]_i_4_n_0 ;
  wire \wmo[3]_i_2_n_0 ;
  wire \wmo[3]_i_3_n_0 ;
  wire \wmo[3]_i_4_n_0 ;
  wire \wmo[4]_i_2_n_0 ;
  wire \wmo[4]_i_3_n_0 ;
  wire \wmo[4]_i_4_n_0 ;
  wire \wmo[5]_i_2_n_0 ;
  wire \wmo[5]_i_3_n_0 ;
  wire \wmo[5]_i_4_n_0 ;
  wire \wmo[6]_i_2_n_0 ;
  wire \wmo[6]_i_3_n_0 ;
  wire \wmo[6]_i_4_n_0 ;
  wire \wmo[7]_i_2_n_0 ;
  wire \wmo[7]_i_4_n_0 ;
  wire \wmo_reg[0] ;
  wire [2:0]\wmo_reg[31] ;
  wire [4:0]\wrn_reg[4] ;

  LUT5 #(
    .INIT(32'h00B80000)) 
    \Rdata[10]_i_1 
       (.I0(\cur_value_reg1_reg[14] [5]),
        .I1(Q[1]),
        .I2(\cur_value_reg0_reg[14] [5]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\Rdata_reg[14] [5]));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \Rdata[11]_i_1 
       (.I0(\cur_value_reg1_reg[14] [6]),
        .I1(Q[1]),
        .I2(\cur_value_reg0_reg[14] [6]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\Rdata_reg[14] [6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \Rdata[12]_i_1 
       (.I0(\Rdata[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\Rdata_reg[12] ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \Rdata[13]_i_1 
       (.I0(\cur_value_reg1_reg[14] [7]),
        .I1(Q[1]),
        .I2(\cur_value_reg0_reg[14] [7]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\Rdata_reg[14] [7]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00B80000)) 
    \Rdata[14]_i_1 
       (.I0(\cur_value_reg1_reg[14] [8]),
        .I1(Q[1]),
        .I2(\cur_value_reg0_reg[14] [8]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\Rdata_reg[14] [8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \Rdata[15]_i_1 
       (.I0(\Rdata[15]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\Rdata_reg[15] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \Rdata[15]_i_3 
       (.I0(\leds[15]_i_5_n_0 ),
        .I1(\Rdata[15]_i_5_n_0 ),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(reset_IBUF),
        .I5(mwmem),
        .O(\Rdata[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Rdata[15]_i_5 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\Rdata[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000B800)) 
    \Rdata[1]_i_1 
       (.I0(\cur_value_reg1_reg[14] [0]),
        .I1(Q[1]),
        .I2(\cur_value_reg0_reg[14] [0]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\Rdata_reg[14] [0]));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \Rdata[3]_i_1 
       (.I0(\cur_value_reg1_reg[14] [1]),
        .I1(Q[1]),
        .I2(\cur_value_reg0_reg[14] [1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\Rdata_reg[14] [1]));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \Rdata[6]_i_1 
       (.I0(\cur_value_reg1_reg[14] [2]),
        .I1(Q[1]),
        .I2(\cur_value_reg0_reg[14] [2]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\Rdata_reg[14] [2]));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \Rdata[7]_i_1 
       (.I0(\cur_value_reg1_reg[14] [3]),
        .I1(Q[1]),
        .I2(\cur_value_reg0_reg[14] [3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\Rdata_reg[14] [3]));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \Rdata[8]_i_1 
       (.I0(\cur_value_reg1_reg[14] [4]),
        .I1(Q[1]),
        .I2(\cur_value_reg0_reg[14] [4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\Rdata_reg[14] [4]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \comp_val_reg[15]_i_1 
       (.I0(\comp_val_reg[15]_i_2_n_0 ),
        .I1(reset_IBUF),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\comp_val_reg_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \comp_val_reg[15]_i_2 
       (.I0(\leds[15]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\comp_val_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \da_OBUF[31]_inst_i_10 
       (.I0(mwreg),
        .I1(\wrn_reg[4] [2]),
        .I2(\wrn_reg[4] [4]),
        .I3(\wrn_reg[4] [0]),
        .I4(\wrn_reg[4] [1]),
        .I5(\wrn_reg[4] [3]),
        .O(\id_stage/cu/p_14_in ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \da_OBUF[31]_inst_i_11 
       (.I0(\wrn_reg[4] [0]),
        .I1(\q_reg[21]_rep__0 ),
        .I2(\q_reg[25] [4]),
        .I3(\wrn_reg[4] [2]),
        .I4(\q_reg[22]_rep__0 ),
        .I5(\wrn_reg[4] [1]),
        .O(\da_OBUF[31]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \da_OBUF[31]_inst_i_5 
       (.I0(\id_stage/cu/p_14_in ),
        .I1(\wrn_reg[4] [4]),
        .I2(\q_reg[25] [6]),
        .I3(\da_OBUF[31]_inst_i_11_n_0 ),
        .I4(\q_reg[25] [5]),
        .I5(\wrn_reg[4] [3]),
        .O(\ea_reg[15] ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[0]_i_1 
       (.I0(\dataout_reg[0]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[0]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h08030800)) 
    \dataout_reg[0]_i_2 
       (.I0(\Rdata_reg[15]_0 [0]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_1 [0]),
        .O(\dataout_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[10]_i_1 
       (.I0(\dataout_reg[10]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[10]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[10]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [10]),
        .O(\dataout_reg[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[11]_i_1 
       (.I0(\dataout_reg[11]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[11]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[11]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [11]),
        .O(\dataout_reg[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[12]_i_1 
       (.I0(\dataout_reg[12]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[12]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[12]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [12]),
        .O(\dataout_reg[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[13]_i_1 
       (.I0(\dataout_reg[13]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[13]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[13]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [13]),
        .O(\dataout_reg[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[14]_i_1 
       (.I0(\dataout_reg[14]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[14]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[14]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [14]),
        .O(\dataout_reg[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[15]_i_1 
       (.I0(\dataout_reg[15]_i_3_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[15]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h08030800)) 
    \dataout_reg[15]_i_3 
       (.I0(\Rdata_reg[15]_0 [15]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_1 [4]),
        .O(\dataout_reg[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[1]_i_1 
       (.I0(\dataout_reg[1]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[1]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h08030800)) 
    \dataout_reg[1]_i_2 
       (.I0(\Rdata_reg[15]_0 [1]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_1 [1]),
        .O(\dataout_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[2]_i_1 
       (.I0(\dataout_reg[2]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[2]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h08030800)) 
    \dataout_reg[2]_i_2 
       (.I0(\Rdata_reg[15]_0 [2]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_1 [2]),
        .O(\dataout_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[3]_i_1 
       (.I0(\dataout_reg[3]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h08030800)) 
    \dataout_reg[3]_i_2 
       (.I0(\Rdata_reg[15]_0 [3]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_1 [3]),
        .O(\dataout_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[4]_i_1 
       (.I0(\dataout_reg[4]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[4]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[4]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [4]),
        .O(\dataout_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[5]_i_1 
       (.I0(\dataout_reg[5]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[5]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[5]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [5]),
        .O(\dataout_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[6]_i_1 
       (.I0(\dataout_reg[6]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[6]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[6]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [6]),
        .O(\dataout_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[7]_i_1 
       (.I0(\dataout_reg[7]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[7]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[7]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [7]),
        .O(\dataout_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[8]_i_1 
       (.I0(\dataout_reg[8]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[8]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[8]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [8]),
        .O(\dataout_reg[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \dataout_reg[9]_i_1 
       (.I0(\dataout_reg[9]_i_2_n_0 ),
        .I1(Q[4]),
        .I2(Rdata[9]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h30020002)) 
    \dataout_reg[9]_i_2 
       (.I0(\Rdata_reg[15]_1 [4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Rdata_reg[15]_0 [9]),
        .O(\dataout_reg[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \db_OBUF[31]_inst_i_10 
       (.I0(\wrn_reg[4] [0]),
        .I1(\q_reg[16]_rep ),
        .I2(\q_reg[25] [1]),
        .I3(\wrn_reg[4] [2]),
        .I4(\q_reg[25] [0]),
        .I5(\wrn_reg[4] [1]),
        .O(\db_OBUF[31]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \db_OBUF[31]_inst_i_5 
       (.I0(\id_stage/cu/p_14_in ),
        .I1(\wrn_reg[4] [4]),
        .I2(\q_reg[25] [3]),
        .I3(\db_OBUF[31]_inst_i_10_n_0 ),
        .I4(\q_reg[25] [2]),
        .I5(\wrn_reg[4] [3]),
        .O(p_7_in));
  LUT6 #(
    .INIT(64'hF3F3FFFB00000008)) 
    \devices/beep0/poweron_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [0]),
        .I1(\leds[15]_i_2_n_0 ),
        .I2(poweron_i_2_n_0),
        .I3(Q[1]),
        .I4(poweron_i_3_n_0),
        .I5(poweron),
        .O(poweron_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \devices/pwm0/ctrl_reg[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\max_val_reg[15]_i_2_n_0 ),
        .I5(\ctrl_reg_reg[0]_0 ),
        .O(\ctrl_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \devices/timer01/function_reg1[0]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [0]),
        .I1(\mem_io_stage/devices/timer01/function_reg1 ),
        .I2(\function_reg1_reg[0]_0 ),
        .O(\function_reg1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \devices/timer01/function_reg1[1]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [1]),
        .I1(\mem_io_stage/devices/timer01/function_reg1 ),
        .I2(\function_reg1_reg[1]_0 ),
        .O(\function_reg1_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \display_ctrl_reg[15]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\display_ctrl_reg[15]_i_2_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \display_ctrl_reg[15]_i_2 
       (.I0(\leds[15]_i_2_n_0 ),
        .I1(reset_IBUF),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\display_ctrl_reg[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \frequence[15]_i_1 
       (.I0(\comp_val_reg[15]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(reset_IBUF),
        .I5(Q[4]),
        .O(\frequence_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000100)) 
    \function_reg0[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\function_reg0[1]_i_2_n_0 ),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [0]),
        .I4(Q[2]),
        .I5(\function_reg0_reg[0]_0 ),
        .O(\function_reg0_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000100)) 
    \function_reg0[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\function_reg0[1]_i_2_n_0 ),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [1]),
        .I4(Q[2]),
        .I5(p_1_in),
        .O(\function_reg0_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    \function_reg0[1]_i_2 
       (.I0(\leds[15]_i_2_n_0 ),
        .I1(reset_IBUF),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\function_reg0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \function_reg1[1]_i_2 
       (.I0(\comp_val_reg[15]_i_2_n_0 ),
        .I1(reset_IBUF),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\mem_io_stage/devices/timer01/function_reg1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \high4_data_reg[15]_i_1 
       (.I0(\comp_val_reg[15]_i_2_n_0 ),
        .I1(reset_IBUF),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\high4_data_reg_reg[15] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \leds[15]_i_1 
       (.I0(\leds[15]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\leds[15]_i_3_n_0 ),
        .I3(\leds[15]_i_4_n_0 ),
        .I4(Q[4]),
        .I5(reset_IBUF),
        .O(\leds_reg[15] ));
  LUT2 #(
    .INIT(4'h2)) 
    \leds[15]_i_2 
       (.I0(mwmem),
        .I1(\leds[15]_i_5_n_0 ),
        .O(\leds[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \leds[15]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\leds[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \leds[15]_i_4 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .O(\leds[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \leds[15]_i_5 
       (.I0(\leds[15]_i_6_n_0 ),
        .I1(\leds[15]_i_7_n_0 ),
        .I2(Q[13]),
        .I3(Q[21]),
        .I4(\wea_OBUF[3]_inst_i_5_n_0 ),
        .I5(\leds[15]_i_8_n_0 ),
        .O(\leds[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \leds[15]_i_6 
       (.I0(Q[25]),
        .I1(Q[18]),
        .I2(Q[22]),
        .I3(Q[29]),
        .I4(Q[31]),
        .I5(Q[28]),
        .O(\leds[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \leds[15]_i_7 
       (.I0(Q[26]),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(Q[12]),
        .O(\leds[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \leds[15]_i_8 
       (.I0(Q[30]),
        .I1(Q[27]),
        .I2(Q[19]),
        .I3(Q[14]),
        .I4(\leds[15]_i_9_n_0 ),
        .O(\leds[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \leds[15]_i_9 
       (.I0(Q[24]),
        .I1(Q[11]),
        .I2(Q[15]),
        .I3(Q[10]),
        .O(\leds[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \low4_data_reg[15]_i_1 
       (.I0(\display_ctrl_reg[15]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\low4_data_reg_reg[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [15]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [16]),
        .Q(Q[16]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [17]),
        .Q(Q[17]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [18]),
        .Q(Q[18]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [19]),
        .Q(Q[19]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [20]),
        .Q(Q[20]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [21]),
        .Q(Q[21]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [22]),
        .Q(Q[22]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [23]),
        .Q(Q[23]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [24]),
        .Q(Q[24]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [25]),
        .Q(Q[25]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[26] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [26]),
        .Q(Q[26]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[27] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [27]),
        .Q(Q[27]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[28] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [28]),
        .Q(Q[28]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[29] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [29]),
        .Q(Q[29]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[30] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [30]),
        .Q(Q[30]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [31]),
        .Q(Q[31]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \malu_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\epc4_reg[31] [9]),
        .Q(Q[9]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \max_val_reg[15]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\max_val_reg[15]_i_2_n_0 ),
        .O(\max_val_reg_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    \max_val_reg[15]_i_2 
       (.I0(\leds[15]_i_2_n_0 ),
        .I1(reset_IBUF),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\max_val_reg[15]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [14]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [15]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [16]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [17]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [18]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [19]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [20]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [21]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [22]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [23]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [24]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [25]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[26] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [26]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[27] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [27]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[28] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [28]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[29] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [29]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[30] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [30]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [31]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \mb_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\eb_reg[31] [9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \mlmem_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\elmem_reg[2] [0]),
        .Q(\wmo_reg[31] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mlmem_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\elmem_reg[2] [1]),
        .Q(\wmo_reg[31] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mlmem_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\elmem_reg[2] [2]),
        .Q(\wmo_reg[31] [2]));
  FDCE #(
    .INIT(1'b0)) 
    mm2reg_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(em2reg),
        .Q(mm2reg));
  FDCE #(
    .INIT(1'b0)) 
    \mrn_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\ern_reg[4] [0]),
        .Q(\wrn_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \mrn_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\ern_reg[4] [1]),
        .Q(\wrn_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \mrn_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\ern_reg[4] [2]),
        .Q(\wrn_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \mrn_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\ern_reg[4] [3]),
        .Q(\wrn_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \mrn_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\ern_reg[4] [4]),
        .Q(\wrn_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \msmem_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\esmem_reg[1] [0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \msmem_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\esmem_reg[1] [1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    mwmem_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(ewmem),
        .Q(mwmem));
  FDCE #(
    .INIT(1'b0)) 
    mwreg_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(ewreg),
        .Q(mwreg));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    poweron_i_2
       (.I0(Q[4]),
        .I1(reset_IBUF),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[5]),
        .O(poweron_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hE)) 
    poweron_i_3
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(poweron_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h01)) 
    refresh_reg0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\function_reg0[1]_i_2_n_0 ),
        .O(refresh_reg023_out));
  LUT3 #(
    .INIT(8'h04)) 
    refresh_reg1_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\function_reg0[1]_i_2_n_0 ),
        .O(refresh_reg1_reg));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \target_counter_reg0[15]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\function_reg0[1]_i_2_n_0 ),
        .I3(Q[2]),
        .O(\target_counter_reg0_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \target_counter_reg1[15]_i_1 
       (.I0(\function_reg0[1]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\target_counter_reg1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h808A0002)) 
    timer0_read_i_1
       (.I0(\Rdata[15]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(timer0_read),
        .O(timer0_read_reg));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h80A80020)) 
    timer1_read_i_1
       (.I0(\Rdata[15]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(timer1_read),
        .O(timer1_read_reg));
  LUT6 #(
    .INIT(64'h0000000800000088)) 
    \wea_OBUF[0]_inst_i_1 
       (.I0(mwmem),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [0]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [1]),
        .O(wea[0]));
  LUT6 #(
    .INIT(64'h0000000008800088)) 
    \wea_OBUF[1]_inst_i_1 
       (.I0(mwmem),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [0]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(wea[1]));
  LUT6 #(
    .INIT(64'h0000008008800008)) 
    \wea_OBUF[2]_inst_i_1 
       (.I0(mwmem),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [0]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(wea[2]));
  LUT6 #(
    .INIT(64'h0481000000000000)) 
    \wea_OBUF[3]_inst_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [1]),
        .I4(mwmem),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .O(wea[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \wea_OBUF[3]_inst_i_2 
       (.I0(\wea_OBUF[3]_inst_i_3_n_0 ),
        .I1(\wea_OBUF[3]_inst_i_4_n_0 ),
        .I2(Q[19]),
        .I3(Q[20]),
        .I4(Q[18]),
        .I5(\wea_OBUF[3]_inst_i_5_n_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    \wea_OBUF[3]_inst_i_3 
       (.I0(\wea_OBUF[3]_inst_i_6_n_0 ),
        .I1(Q[29]),
        .I2(Q[27]),
        .I3(Q[28]),
        .I4(Q[30]),
        .I5(Q[31]),
        .O(\wea_OBUF[3]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wea_OBUF[3]_inst_i_4 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[12]),
        .I3(Q[14]),
        .I4(Q[13]),
        .I5(Q[15]),
        .O(\wea_OBUF[3]_inst_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \wea_OBUF[3]_inst_i_5 
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(\wea_OBUF[3]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wea_OBUF[3]_inst_i_6 
       (.I0(Q[25]),
        .I1(Q[24]),
        .I2(Q[26]),
        .I3(Q[22]),
        .I4(Q[21]),
        .I5(Q[23]),
        .O(\wea_OBUF[3]_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0C5CFC5C)) 
    \wmo[0]_i_1 
       (.I0(\wmo[0]_i_2_n_0 ),
        .I1(\malu_reg[4]_0 [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(\wmo_reg[0] ),
        .I4(\wmo[0]_i_3_n_0 ),
        .O(mmo[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h0000A8FF)) 
    \wmo[0]_i_2 
       (.I0(\wmo_reg[31] [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(douta[0]),
        .I4(\wmo[0]_i_4_n_0 ),
        .O(\wmo[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \wmo[0]_i_3 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[8]),
        .I2(Q[1]),
        .I3(douta[16]),
        .O(\wmo[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A0000808A000)) 
    \wmo[0]_i_4 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[16]),
        .I2(Q[0]),
        .I3(douta[8]),
        .I4(Q[1]),
        .I5(douta[24]),
        .O(\wmo[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h101010105000F0A0)) 
    \wmo[16]_i_1 
       (.I0(\wmo_reg[31] [0]),
        .I1(\malu_reg[1]_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(douta[16]),
        .I4(\malu_reg[1]_2 ),
        .I5(\wmo_reg[31] [1]),
        .O(mmo[8]));
  LUT6 #(
    .INIT(64'h101010105000F0A0)) 
    \wmo[17]_i_1 
       (.I0(\wmo_reg[31] [0]),
        .I1(\malu_reg[1]_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(douta[17]),
        .I4(\malu_reg[1]_2 ),
        .I5(\wmo_reg[31] [1]),
        .O(mmo[9]));
  LUT6 #(
    .INIT(64'h101010105000F0A0)) 
    \wmo[18]_i_1 
       (.I0(\wmo_reg[31] [0]),
        .I1(\malu_reg[1]_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(douta[18]),
        .I4(\malu_reg[1]_2 ),
        .I5(\wmo_reg[31] [1]),
        .O(mmo[10]));
  LUT6 #(
    .INIT(64'h101010105000F0A0)) 
    \wmo[19]_i_1 
       (.I0(\wmo_reg[31] [0]),
        .I1(\malu_reg[1]_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(douta[19]),
        .I4(\malu_reg[1]_2 ),
        .I5(\wmo_reg[31] [1]),
        .O(mmo[11]));
  LUT5 #(
    .INIT(32'h0C5CFC5C)) 
    \wmo[1]_i_1 
       (.I0(\wmo[1]_i_2_n_0 ),
        .I1(\malu_reg[4]_0 [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(\wmo_reg[0] ),
        .I4(\wmo[1]_i_3_n_0 ),
        .O(mmo[1]));
  LUT5 #(
    .INIT(32'h0000A8FF)) 
    \wmo[1]_i_2 
       (.I0(\wmo_reg[31] [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(douta[1]),
        .I4(\wmo[1]_i_4_n_0 ),
        .O(\wmo[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \wmo[1]_i_3 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[9]),
        .I2(Q[1]),
        .I3(douta[17]),
        .O(\wmo[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A0000808A000)) 
    \wmo[1]_i_4 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[17]),
        .I2(Q[0]),
        .I3(douta[9]),
        .I4(Q[1]),
        .I5(douta[25]),
        .O(\wmo[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h101010105000F0A0)) 
    \wmo[20]_i_1 
       (.I0(\wmo_reg[31] [0]),
        .I1(\malu_reg[1]_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(douta[20]),
        .I4(\malu_reg[1]_2 ),
        .I5(\wmo_reg[31] [1]),
        .O(mmo[12]));
  LUT6 #(
    .INIT(64'h101010105000F0A0)) 
    \wmo[21]_i_1 
       (.I0(\wmo_reg[31] [0]),
        .I1(\malu_reg[1]_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(douta[21]),
        .I4(\malu_reg[1]_2 ),
        .I5(\wmo_reg[31] [1]),
        .O(mmo[13]));
  LUT6 #(
    .INIT(64'h101010105000F0A0)) 
    \wmo[22]_i_1 
       (.I0(\wmo_reg[31] [0]),
        .I1(\malu_reg[1]_1 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(douta[22]),
        .I4(\malu_reg[1]_2 ),
        .I5(\wmo_reg[31] [1]),
        .O(mmo[14]));
  LUT5 #(
    .INIT(32'h0C5CFC5C)) 
    \wmo[2]_i_1 
       (.I0(\wmo[2]_i_2_n_0 ),
        .I1(\malu_reg[4]_0 [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(\wmo_reg[0] ),
        .I4(\wmo[2]_i_3_n_0 ),
        .O(mmo[2]));
  LUT5 #(
    .INIT(32'h0000A8FF)) 
    \wmo[2]_i_2 
       (.I0(\wmo_reg[31] [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(douta[2]),
        .I4(\wmo[2]_i_4_n_0 ),
        .O(\wmo[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \wmo[2]_i_3 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[10]),
        .I2(Q[1]),
        .I3(douta[18]),
        .O(\wmo[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A0000808A000)) 
    \wmo[2]_i_4 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[18]),
        .I2(Q[0]),
        .I3(douta[10]),
        .I4(Q[1]),
        .I5(douta[26]),
        .O(\wmo[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0C5CFC5C)) 
    \wmo[3]_i_1 
       (.I0(\wmo[3]_i_2_n_0 ),
        .I1(\malu_reg[4]_0 [3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(\wmo_reg[0] ),
        .I4(\wmo[3]_i_3_n_0 ),
        .O(mmo[3]));
  LUT5 #(
    .INIT(32'h0000A8FF)) 
    \wmo[3]_i_2 
       (.I0(\wmo_reg[31] [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(douta[3]),
        .I4(\wmo[3]_i_4_n_0 ),
        .O(\wmo[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \wmo[3]_i_3 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[11]),
        .I2(Q[1]),
        .I3(douta[19]),
        .O(\wmo[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A0000808A000)) 
    \wmo[3]_i_4 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[19]),
        .I2(Q[0]),
        .I3(douta[11]),
        .I4(Q[1]),
        .I5(douta[27]),
        .O(\wmo[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0C5CFC5C)) 
    \wmo[4]_i_1 
       (.I0(\wmo[4]_i_2_n_0 ),
        .I1(\malu_reg[4]_0 [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(\wmo_reg[0] ),
        .I4(\wmo[4]_i_3_n_0 ),
        .O(mmo[4]));
  LUT5 #(
    .INIT(32'h0000A8FF)) 
    \wmo[4]_i_2 
       (.I0(\wmo_reg[31] [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(douta[4]),
        .I4(\wmo[4]_i_4_n_0 ),
        .O(\wmo[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \wmo[4]_i_3 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[12]),
        .I2(Q[1]),
        .I3(douta[20]),
        .O(\wmo[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A0000808A000)) 
    \wmo[4]_i_4 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[20]),
        .I2(Q[0]),
        .I3(douta[12]),
        .I4(Q[1]),
        .I5(douta[28]),
        .O(\wmo[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0C5CFC5C)) 
    \wmo[5]_i_1 
       (.I0(\wmo[5]_i_2_n_0 ),
        .I1(\malu_reg[4]_0 [5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(\wmo_reg[0] ),
        .I4(\wmo[5]_i_3_n_0 ),
        .O(mmo[5]));
  LUT5 #(
    .INIT(32'h0000A8FF)) 
    \wmo[5]_i_2 
       (.I0(\wmo_reg[31] [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(douta[5]),
        .I4(\wmo[5]_i_4_n_0 ),
        .O(\wmo[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \wmo[5]_i_3 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[13]),
        .I2(Q[1]),
        .I3(douta[21]),
        .O(\wmo[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A0000808A000)) 
    \wmo[5]_i_4 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[21]),
        .I2(Q[0]),
        .I3(douta[13]),
        .I4(Q[1]),
        .I5(douta[29]),
        .O(\wmo[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0C5CFC5C)) 
    \wmo[6]_i_1 
       (.I0(\wmo[6]_i_2_n_0 ),
        .I1(\malu_reg[4]_0 [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(\wmo_reg[0] ),
        .I4(\wmo[6]_i_3_n_0 ),
        .O(mmo[6]));
  LUT5 #(
    .INIT(32'h0000A8FF)) 
    \wmo[6]_i_2 
       (.I0(\wmo_reg[31] [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(douta[6]),
        .I4(\wmo[6]_i_4_n_0 ),
        .O(\wmo[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \wmo[6]_i_3 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[14]),
        .I2(Q[1]),
        .I3(douta[22]),
        .O(\wmo[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A0000808A000)) 
    \wmo[6]_i_4 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[22]),
        .I2(Q[0]),
        .I3(douta[14]),
        .I4(Q[1]),
        .I5(douta[30]),
        .O(\wmo[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0CACFCAC)) 
    \wmo[7]_i_1 
       (.I0(\wmo[7]_i_2_n_0 ),
        .I1(\malu_reg[4]_0 [7]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .I3(\wmo_reg[0] ),
        .I4(\wmo[7]_i_4_n_0 ),
        .O(mmo[7]));
  LUT5 #(
    .INIT(32'hEEEA222A)) 
    \wmo[7]_i_2 
       (.I0(douta[7]),
        .I1(\wmo_reg[31] [0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\malu_reg[1]_0 ),
        .O(\wmo[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \wmo[7]_i_3 
       (.I0(\wmo_reg[31] [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\wmo_reg[31] [0]),
        .O(\wmo_reg[0] ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \wmo[7]_i_4 
       (.I0(\wmo_reg[31] [0]),
        .I1(douta[15]),
        .I2(Q[1]),
        .I3(douta[23]),
        .O(\wmo[7]_i_4_n_0 ));
endmodule

module pipeexe
   (CO,
    DI,
    S,
    \ea_reg[14] ,
    \ea_reg[14]_0 ,
    \ea_reg[22] ,
    \ea_reg[22]_0 ,
    \eimm_reg[5] ,
    \eimm_reg[5]_0 );
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]\ea_reg[14] ;
  input [3:0]\ea_reg[14]_0 ;
  input [3:0]\ea_reg[22] ;
  input [3:0]\ea_reg[22]_0 ;
  input [3:0]\eimm_reg[5] ;
  input [3:0]\eimm_reg[5]_0 ;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]S;
  wire [3:0]\ea_reg[14] ;
  wire [3:0]\ea_reg[14]_0 ;
  wire [3:0]\ea_reg[22] ;
  wire [3:0]\ea_reg[22]_0 ;
  wire [3:0]\eimm_reg[5] ;
  wire [3:0]\eimm_reg[5]_0 ;

  alu al_unit
       (.CO(CO),
        .DI(DI),
        .S(S),
        .\ea_reg[14] (\ea_reg[14] ),
        .\ea_reg[14]_0 (\ea_reg[14]_0 ),
        .\ea_reg[22] (\ea_reg[22] ),
        .\ea_reg[22]_0 (\ea_reg[22]_0 ),
        .\eimm_reg[5] (\eimm_reg[5] ),
        .\eimm_reg[5]_0 (\eimm_reg[5]_0 ));
endmodule

module pipeid
   (\q_reg[1] ,
    \ea_reg[4] ,
    \ea_reg[5] ,
    \ea_reg[6] ,
    \ea_reg[7] ,
    \ea_reg[8] ,
    \ea_reg[11] ,
    \ea_reg[13] ,
    \ea_reg[14] ,
    \q_reg[1]_0 ,
    \q_reg[1]_1 ,
    \q_reg[1]_2 ,
    \q_reg[1]_3 ,
    \q_reg[1]_4 ,
    \eb_reg[4] ,
    \eb_reg[5] ,
    \eb_reg[6] ,
    \eb_reg[7] ,
    \eb_reg[13] ,
    \eb_reg[14] ,
    \q_reg[1]_5 ,
    qa,
    \q_reg[1]_6 ,
    \q_reg[1]_7 ,
    qb,
    \q_reg[1]_8 ,
    \q_reg[1]_9 ,
    \q_reg[1]_10 ,
    \q_reg[1]_11 ,
    Q,
    em2reg_reg,
    \q_reg[25] ,
    em2reg_reg_0,
    \q_reg[22]_rep__0 ,
    \q_reg[21]_rep__0 ,
    \q_reg[22]_rep ,
    \q_reg[21]_rep ,
    \q_reg[17]_rep ,
    \q_reg[16]_rep__0 ,
    \q_reg[16]_rep ,
    \q_reg[17]_rep__0 ,
    E,
    D,
    CLK,
    reset_IBUF_BUFG,
    wwreg_reg,
    wwreg_reg_0,
    wwreg_reg_1,
    wwreg_reg_2,
    wwreg_reg_3,
    wwreg_reg_4,
    wwreg_reg_5,
    wwreg_reg_6,
    wwreg_reg_7,
    wwreg_reg_8,
    wwreg_reg_9,
    wwreg_reg_10,
    wwreg_reg_11,
    wwreg_reg_12,
    wwreg_reg_13,
    wwreg_reg_14,
    wwreg_reg_15,
    wwreg_reg_16,
    wwreg_reg_17,
    wwreg_reg_18,
    wwreg_reg_19,
    wwreg_reg_20,
    wwreg_reg_21,
    wwreg_reg_22,
    wwreg_reg_23,
    wwreg_reg_24,
    wwreg_reg_25,
    wwreg_reg_26,
    wwreg_reg_27,
    wwreg_reg_28);
  output \q_reg[1] ;
  output \ea_reg[4] ;
  output \ea_reg[5] ;
  output \ea_reg[6] ;
  output \ea_reg[7] ;
  output \ea_reg[8] ;
  output \ea_reg[11] ;
  output \ea_reg[13] ;
  output \ea_reg[14] ;
  output \q_reg[1]_0 ;
  output \q_reg[1]_1 ;
  output \q_reg[1]_2 ;
  output \q_reg[1]_3 ;
  output \q_reg[1]_4 ;
  output \eb_reg[4] ;
  output \eb_reg[5] ;
  output \eb_reg[6] ;
  output \eb_reg[7] ;
  output \eb_reg[13] ;
  output \eb_reg[14] ;
  output \q_reg[1]_5 ;
  output [23:0]qa;
  output \q_reg[1]_6 ;
  output \q_reg[1]_7 ;
  output [25:0]qb;
  output \q_reg[1]_8 ;
  output \q_reg[1]_9 ;
  output \q_reg[1]_10 ;
  output \q_reg[1]_11 ;
  input [10:0]Q;
  input [0:0]em2reg_reg;
  input [9:0]\q_reg[25] ;
  input [0:0]em2reg_reg_0;
  input \q_reg[22]_rep__0 ;
  input \q_reg[21]_rep__0 ;
  input \q_reg[22]_rep ;
  input \q_reg[21]_rep ;
  input \q_reg[17]_rep ;
  input \q_reg[16]_rep__0 ;
  input \q_reg[16]_rep ;
  input \q_reg[17]_rep__0 ;
  input [0:0]E;
  input [31:0]D;
  input CLK;
  input reset_IBUF_BUFG;
  input [0:0]wwreg_reg;
  input [0:0]wwreg_reg_0;
  input [0:0]wwreg_reg_1;
  input [0:0]wwreg_reg_2;
  input [0:0]wwreg_reg_3;
  input [0:0]wwreg_reg_4;
  input [0:0]wwreg_reg_5;
  input [0:0]wwreg_reg_6;
  input [0:0]wwreg_reg_7;
  input [0:0]wwreg_reg_8;
  input [0:0]wwreg_reg_9;
  input [0:0]wwreg_reg_10;
  input [0:0]wwreg_reg_11;
  input [0:0]wwreg_reg_12;
  input [0:0]wwreg_reg_13;
  input [0:0]wwreg_reg_14;
  input [0:0]wwreg_reg_15;
  input [0:0]wwreg_reg_16;
  input [0:0]wwreg_reg_17;
  input [0:0]wwreg_reg_18;
  input [0:0]wwreg_reg_19;
  input [0:0]wwreg_reg_20;
  input [0:0]wwreg_reg_21;
  input [0:0]wwreg_reg_22;
  input [0:0]wwreg_reg_23;
  input [0:0]wwreg_reg_24;
  input [0:0]wwreg_reg_25;
  input [0:0]wwreg_reg_26;
  input [0:0]wwreg_reg_27;
  input [0:0]wwreg_reg_28;

  wire CLK;
  wire [31:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire \ea_reg[11] ;
  wire \ea_reg[13] ;
  wire \ea_reg[14] ;
  wire \ea_reg[4] ;
  wire \ea_reg[5] ;
  wire \ea_reg[6] ;
  wire \ea_reg[7] ;
  wire \ea_reg[8] ;
  wire \eb_reg[13] ;
  wire \eb_reg[14] ;
  wire \eb_reg[4] ;
  wire \eb_reg[5] ;
  wire \eb_reg[6] ;
  wire \eb_reg[7] ;
  wire [0:0]em2reg_reg;
  wire [0:0]em2reg_reg_0;
  wire \q_reg[16]_rep ;
  wire \q_reg[16]_rep__0 ;
  wire \q_reg[17]_rep ;
  wire \q_reg[17]_rep__0 ;
  wire \q_reg[1] ;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;
  wire \q_reg[1]_10 ;
  wire \q_reg[1]_11 ;
  wire \q_reg[1]_2 ;
  wire \q_reg[1]_3 ;
  wire \q_reg[1]_4 ;
  wire \q_reg[1]_5 ;
  wire \q_reg[1]_6 ;
  wire \q_reg[1]_7 ;
  wire \q_reg[1]_8 ;
  wire \q_reg[1]_9 ;
  wire \q_reg[21]_rep ;
  wire \q_reg[21]_rep__0 ;
  wire \q_reg[22]_rep ;
  wire \q_reg[22]_rep__0 ;
  wire [9:0]\q_reg[25] ;
  wire [23:0]qa;
  wire [25:0]qb;
  wire reset_IBUF_BUFG;
  wire [0:0]wwreg_reg;
  wire [0:0]wwreg_reg_0;
  wire [0:0]wwreg_reg_1;
  wire [0:0]wwreg_reg_10;
  wire [0:0]wwreg_reg_11;
  wire [0:0]wwreg_reg_12;
  wire [0:0]wwreg_reg_13;
  wire [0:0]wwreg_reg_14;
  wire [0:0]wwreg_reg_15;
  wire [0:0]wwreg_reg_16;
  wire [0:0]wwreg_reg_17;
  wire [0:0]wwreg_reg_18;
  wire [0:0]wwreg_reg_19;
  wire [0:0]wwreg_reg_2;
  wire [0:0]wwreg_reg_20;
  wire [0:0]wwreg_reg_21;
  wire [0:0]wwreg_reg_22;
  wire [0:0]wwreg_reg_23;
  wire [0:0]wwreg_reg_24;
  wire [0:0]wwreg_reg_25;
  wire [0:0]wwreg_reg_26;
  wire [0:0]wwreg_reg_27;
  wire [0:0]wwreg_reg_28;
  wire [0:0]wwreg_reg_3;
  wire [0:0]wwreg_reg_4;
  wire [0:0]wwreg_reg_5;
  wire [0:0]wwreg_reg_6;
  wire [0:0]wwreg_reg_7;
  wire [0:0]wwreg_reg_8;
  wire [0:0]wwreg_reg_9;

  regfile rf
       (.CLK(CLK),
        .D(D),
        .E(E),
        .Q(Q),
        .\ea_reg[11] (\ea_reg[11] ),
        .\ea_reg[13] (\ea_reg[13] ),
        .\ea_reg[14] (\ea_reg[14] ),
        .\ea_reg[4] (\ea_reg[4] ),
        .\ea_reg[5] (\ea_reg[5] ),
        .\ea_reg[6] (\ea_reg[6] ),
        .\ea_reg[7] (\ea_reg[7] ),
        .\ea_reg[8] (\ea_reg[8] ),
        .\eb_reg[13] (\eb_reg[13] ),
        .\eb_reg[14] (\eb_reg[14] ),
        .\eb_reg[4] (\eb_reg[4] ),
        .\eb_reg[5] (\eb_reg[5] ),
        .\eb_reg[6] (\eb_reg[6] ),
        .\eb_reg[7] (\eb_reg[7] ),
        .em2reg_reg(em2reg_reg),
        .em2reg_reg_0(em2reg_reg_0),
        .\q_reg[16]_rep (\q_reg[16]_rep ),
        .\q_reg[16]_rep__0 (\q_reg[16]_rep__0 ),
        .\q_reg[17]_rep (\q_reg[17]_rep ),
        .\q_reg[17]_rep__0 (\q_reg[17]_rep__0 ),
        .\q_reg[1] (\q_reg[1] ),
        .\q_reg[1]_0 (\q_reg[1]_0 ),
        .\q_reg[1]_1 (\q_reg[1]_1 ),
        .\q_reg[1]_10 (\q_reg[1]_10 ),
        .\q_reg[1]_11 (\q_reg[1]_11 ),
        .\q_reg[1]_2 (\q_reg[1]_2 ),
        .\q_reg[1]_3 (\q_reg[1]_3 ),
        .\q_reg[1]_4 (\q_reg[1]_4 ),
        .\q_reg[1]_5 (\q_reg[1]_5 ),
        .\q_reg[1]_6 (\q_reg[1]_6 ),
        .\q_reg[1]_7 (\q_reg[1]_7 ),
        .\q_reg[1]_8 (\q_reg[1]_8 ),
        .\q_reg[1]_9 (\q_reg[1]_9 ),
        .\q_reg[21]_rep (\q_reg[21]_rep ),
        .\q_reg[21]_rep__0 (\q_reg[21]_rep__0 ),
        .\q_reg[22]_rep (\q_reg[22]_rep ),
        .\q_reg[22]_rep__0 (\q_reg[22]_rep__0 ),
        .\q_reg[25] (\q_reg[25] ),
        .qa(qa),
        .qb(qb),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .wwreg_reg(wwreg_reg),
        .wwreg_reg_0(wwreg_reg_0),
        .wwreg_reg_1(wwreg_reg_1),
        .wwreg_reg_10(wwreg_reg_10),
        .wwreg_reg_11(wwreg_reg_11),
        .wwreg_reg_12(wwreg_reg_12),
        .wwreg_reg_13(wwreg_reg_13),
        .wwreg_reg_14(wwreg_reg_14),
        .wwreg_reg_15(wwreg_reg_15),
        .wwreg_reg_16(wwreg_reg_16),
        .wwreg_reg_17(wwreg_reg_17),
        .wwreg_reg_18(wwreg_reg_18),
        .wwreg_reg_19(wwreg_reg_19),
        .wwreg_reg_2(wwreg_reg_2),
        .wwreg_reg_20(wwreg_reg_20),
        .wwreg_reg_21(wwreg_reg_21),
        .wwreg_reg_22(wwreg_reg_22),
        .wwreg_reg_23(wwreg_reg_23),
        .wwreg_reg_24(wwreg_reg_24),
        .wwreg_reg_25(wwreg_reg_25),
        .wwreg_reg_26(wwreg_reg_26),
        .wwreg_reg_27(wwreg_reg_27),
        .wwreg_reg_28(wwreg_reg_28),
        .wwreg_reg_3(wwreg_reg_3),
        .wwreg_reg_4(wwreg_reg_4),
        .wwreg_reg_5(wwreg_reg_5),
        .wwreg_reg_6(wwreg_reg_6),
        .wwreg_reg_7(wwreg_reg_7),
        .wwreg_reg_8(wwreg_reg_8),
        .wwreg_reg_9(wwreg_reg_9));
endmodule

module pipeif
   (douta,
    inputclock_IBUF_BUFG,
    Q);
  output [31:0]douta;
  input inputclock_IBUF_BUFG;
  input [13:0]Q;

  wire [13:0]Q;
  wire [31:0]douta;
  wire inputclock_IBUF_BUFG;

  pipeimem inst_mem
       (.Q(Q),
        .douta(douta),
        .inputclock_IBUF_BUFG(inputclock_IBUF_BUFG));
endmodule

module pipeimem
   (douta,
    inputclock_IBUF_BUFG,
    Q);
  output [31:0]douta;
  input inputclock_IBUF_BUFG;
  input [13:0]Q;

  wire [13:0]Q;
  wire [31:0]douta;
  wire inputclock_IBUF_BUFG;

  (* CHECK_LICENSE_TYPE = "blk_mem_gen_1,blk_mem_gen_v8_3_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_3_3,Vivado 2016.2" *) 
  blk_mem_gen_1 your_instance_name
       (.addra(Q),
        .clka(inputclock_IBUF_BUFG),
        .douta(douta),
        .ena(1'b1));
endmodule

module pipeir
   (D,
    pcsource,
    dpc4,
    inst,
    \ern_reg[0] ,
    dimm_OBUF,
    \q_reg[31] ,
    wmem0__1,
    daluimm,
    \ealuc_reg[3] ,
    dshift,
    dm2reg,
    \esmem_reg[1] ,
    dwreg,
    dlmem_OBUF,
    compare_OBUF,
    \q_reg[1] ,
    \ern_reg[4] ,
    djal,
    \q_reg[31]_0 ,
    \ea_reg[29] ,
    \q_reg[31]_1 ,
    \ea_reg[29]_0 ,
    \q_reg[31]_2 ,
    \eb_reg[15] ,
    \eb_reg[31] ,
    \eb_reg[1] ,
    \q_reg[0] ,
    \q_reg[26] ,
    \q_reg[27] ,
    \q_reg[1]_0 ,
    \q_reg[2] ,
    \q_reg[3] ,
    \q_reg[4] ,
    \q_reg[5] ,
    \q_reg[6] ,
    \q_reg[7] ,
    \q_reg[8] ,
    \q_reg[9] ,
    \q_reg[10] ,
    \q_reg[11] ,
    \malu_reg[12] ,
    \q_reg[13] ,
    \q_reg[14] ,
    \malu_reg[15] ,
    \q_reg[16] ,
    \q_reg[17] ,
    \q_reg[18] ,
    \malu_reg[19] ,
    \malu_reg[20] ,
    \q_reg[21] ,
    \q_reg[22] ,
    \malu_reg[23] ,
    \q_reg[24] ,
    \q_reg[25] ,
    \q_reg[26]_0 ,
    \malu_reg[27] ,
    \malu_reg[28] ,
    \q_reg[29] ,
    \q_reg[30] ,
    \malu_reg[31] ,
    nostall3__17,
    E,
    Q,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    pc4_OBUF,
    douta);
  output [31:0]D;
  output [0:0]pcsource;
  output [31:0]dpc4;
  output [31:0]inst;
  output \ern_reg[0] ;
  output [0:0]dimm_OBUF;
  output \q_reg[31] ;
  output wmem0__1;
  output daluimm;
  output [3:0]\ealuc_reg[3] ;
  output dshift;
  output dm2reg;
  output [1:0]\esmem_reg[1] ;
  output dwreg;
  output [2:0]dlmem_OBUF;
  output [1:0]compare_OBUF;
  output \q_reg[1] ;
  output [4:0]\ern_reg[4] ;
  output djal;
  output \q_reg[31]_0 ;
  output \ea_reg[29] ;
  output \q_reg[31]_1 ;
  output \ea_reg[29]_0 ;
  output \q_reg[31]_2 ;
  output \eb_reg[15] ;
  output \eb_reg[31] ;
  output \eb_reg[1] ;
  input \q_reg[0] ;
  input \q_reg[26] ;
  input \q_reg[27] ;
  input \q_reg[1]_0 ;
  input \q_reg[2] ;
  input \q_reg[3] ;
  input \q_reg[4] ;
  input \q_reg[5] ;
  input \q_reg[6] ;
  input \q_reg[7] ;
  input \q_reg[8] ;
  input \q_reg[9] ;
  input \q_reg[10] ;
  input \q_reg[11] ;
  input \malu_reg[12] ;
  input \q_reg[13] ;
  input \q_reg[14] ;
  input \malu_reg[15] ;
  input \q_reg[16] ;
  input \q_reg[17] ;
  input \q_reg[18] ;
  input \malu_reg[19] ;
  input \malu_reg[20] ;
  input \q_reg[21] ;
  input \q_reg[22] ;
  input \malu_reg[23] ;
  input \q_reg[24] ;
  input \q_reg[25] ;
  input \q_reg[26]_0 ;
  input \malu_reg[27] ;
  input \malu_reg[28] ;
  input \q_reg[29] ;
  input \q_reg[30] ;
  input \malu_reg[31] ;
  input nostall3__17;
  input [0:0]E;
  input [2:0]Q;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input [28:0]pc4_OBUF;
  input [31:0]douta;

  wire [31:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire clock_OBUF_BUFG;
  wire [1:0]compare_OBUF;
  wire daluimm;
  wire [0:0]dimm_OBUF;
  wire djal;
  wire [2:0]dlmem_OBUF;
  wire dm2reg;
  wire [31:0]douta;
  wire [31:0]dpc4;
  wire dshift;
  wire dwreg;
  wire \ea_reg[29] ;
  wire \ea_reg[29]_0 ;
  wire [3:0]\ealuc_reg[3] ;
  wire \eb_reg[15] ;
  wire \eb_reg[1] ;
  wire \eb_reg[31] ;
  wire \ern_reg[0] ;
  wire [4:0]\ern_reg[4] ;
  wire [1:0]\esmem_reg[1] ;
  wire [1:1]\id_stage/br_addr/cla/cla0/cla0/cla0/g ;
  wire \id_stage/br_addr/cla/cla0/cla0/cla1/c_out ;
  wire \id_stage/br_addr/cla/cla0/cla1/c_out ;
  wire \id_stage/br_addr/cla/cla0/cla1/cla0/c_out ;
  wire \id_stage/br_addr/cla/cla0/cla1/cla1/c_out ;
  wire [1:0]\id_stage/br_addr/cla/cla0/cla1/p ;
  wire [0:0]\id_stage/br_addr/cla/cla0/g ;
  wire \id_stage/br_addr/cla/cla1/c_out ;
  wire \id_stage/br_addr/cla/cla1/cla0/c_out ;
  wire \id_stage/br_addr/cla/cla1/cla0/cla0/c_out ;
  wire [0:0]\id_stage/br_addr/cla/cla1/cla0/cla0/p ;
  wire \id_stage/br_addr/cla/cla1/cla0/cla1/c_out ;
  wire \id_stage/br_addr/cla/cla1/cla1/c_out ;
  wire \id_stage/br_addr/cla/cla1/cla1/cla0/c_out ;
  wire [0:0]\id_stage/br_addr/cla/g ;
  wire [31:0]inst;
  wire instruction_n_32;
  wire instruction_n_33;
  wire instruction_n_80;
  wire instruction_n_90;
  wire instruction_n_99;
  wire \malu_reg[12] ;
  wire \malu_reg[15] ;
  wire \malu_reg[19] ;
  wire \malu_reg[20] ;
  wire \malu_reg[23] ;
  wire \malu_reg[27] ;
  wire \malu_reg[28] ;
  wire \malu_reg[31] ;
  wire nostall3__17;
  wire [28:0]pc4_OBUF;
  wire pc_plus4_n_0;
  wire pc_plus4_n_34;
  wire pc_plus4_n_35;
  wire pc_plus4_n_48;
  wire pc_plus4_n_49;
  wire [0:0]pcsource;
  wire \q_reg[0] ;
  wire \q_reg[10] ;
  wire \q_reg[11] ;
  wire \q_reg[13] ;
  wire \q_reg[14] ;
  wire \q_reg[16] ;
  wire \q_reg[17] ;
  wire \q_reg[18] ;
  wire \q_reg[1] ;
  wire \q_reg[1]_0 ;
  wire \q_reg[21] ;
  wire \q_reg[22] ;
  wire \q_reg[24] ;
  wire \q_reg[25] ;
  wire \q_reg[26] ;
  wire \q_reg[26]_0 ;
  wire \q_reg[27] ;
  wire \q_reg[29] ;
  wire \q_reg[2] ;
  wire \q_reg[30] ;
  wire \q_reg[31] ;
  wire \q_reg[31]_0 ;
  wire \q_reg[31]_1 ;
  wire \q_reg[31]_2 ;
  wire \q_reg[3] ;
  wire \q_reg[4] ;
  wire \q_reg[5] ;
  wire \q_reg[6] ;
  wire \q_reg[7] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire reset_IBUF_BUFG;
  wire wmem0__1;

  dffe32_2 instruction
       (.D(D),
        .E(E),
        .Q(dpc4[28:2]),
        .c_out(\id_stage/br_addr/cla/cla0/cla0/cla1/c_out ),
        .c_out_10(\id_stage/br_addr/cla/cla1/cla1/cla0/c_out ),
        .c_out_11(\id_stage/br_addr/cla/cla1/cla1/c_out ),
        .c_out_2(\id_stage/br_addr/cla/cla0/cla1/cla0/c_out ),
        .c_out_3(\id_stage/br_addr/cla/cla0/cla1/c_out ),
        .c_out_4(\id_stage/br_addr/cla/cla0/cla1/cla1/c_out ),
        .c_out_6(\id_stage/br_addr/cla/cla1/cla0/cla0/c_out ),
        .c_out_7(\id_stage/br_addr/cla/cla1/cla0/c_out ),
        .c_out_8(\id_stage/br_addr/cla/cla1/cla0/cla1/c_out ),
        .c_out_9(\id_stage/br_addr/cla/cla1/c_out ),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .compare_OBUF(compare_OBUF),
        .daluimm(daluimm),
        .djal(djal),
        .dlmem_OBUF(dlmem_OBUF[1:0]),
        .dm2reg(dm2reg),
        .douta(douta),
        .dshift(dshift),
        .dwreg(dwreg),
        .\ea_reg[29] (\ea_reg[29] ),
        .\ea_reg[29]_0 (\ea_reg[29]_0 ),
        .\ealuc_reg[3] (\ealuc_reg[3] ),
        .\eb_reg[15] (\eb_reg[15] ),
        .\eb_reg[1] (\eb_reg[1] ),
        .\eb_reg[31] (\eb_reg[31] ),
        .\eimm_reg[31] (dimm_OBUF),
        .\elmem_reg[0] (inst),
        .\elmem_reg[2] (dlmem_OBUF[2]),
        .\ern_reg[0] (\ern_reg[0] ),
        .\ern_reg[4] (\ern_reg[4] ),
        .\esmem_reg[1] (\esmem_reg[1] ),
        .g(\id_stage/br_addr/cla/cla0/cla0/cla0/g ),
        .g_1(\id_stage/br_addr/cla/cla0/g ),
        .g_5(\id_stage/br_addr/cla/g ),
        .\malu_reg[12] (\malu_reg[12] ),
        .\malu_reg[15] (\malu_reg[15] ),
        .\malu_reg[19] (\malu_reg[19] ),
        .\malu_reg[20] (\malu_reg[20] ),
        .\malu_reg[23] (\malu_reg[23] ),
        .\malu_reg[27] (\malu_reg[27] ),
        .\malu_reg[28] (\malu_reg[28] ),
        .\malu_reg[31] (\malu_reg[31] ),
        .nostall3__17(nostall3__17),
        .p(\id_stage/br_addr/cla/cla0/cla1/p ),
        .p_0(\id_stage/br_addr/cla/cla1/cla0/cla0/p ),
        .\q_reg[0]_0 (instruction_n_32),
        .\q_reg[0]_1 (instruction_n_33),
        .\q_reg[0]_2 (pc_plus4_n_49),
        .\q_reg[0]_3 (\q_reg[0] ),
        .\q_reg[10]_0 (\q_reg[10] ),
        .\q_reg[11]_0 (\q_reg[11] ),
        .\q_reg[13]_0 (\q_reg[13] ),
        .\q_reg[14]_0 (\q_reg[14] ),
        .\q_reg[16]_0 (\q_reg[16] ),
        .\q_reg[16]_rep__0_0 (pcsource),
        .\q_reg[17]_0 (\q_reg[17] ),
        .\q_reg[18]_0 (\q_reg[18] ),
        .\q_reg[1]_0 (\q_reg[1] ),
        .\q_reg[1]_1 (pc_plus4_n_48),
        .\q_reg[1]_2 (\q_reg[1]_0 ),
        .\q_reg[21]_0 (\q_reg[21] ),
        .\q_reg[22]_0 (\q_reg[22] ),
        .\q_reg[24]_0 (\q_reg[24] ),
        .\q_reg[25]_0 (\q_reg[25] ),
        .\q_reg[26]_0 (\q_reg[26] ),
        .\q_reg[26]_1 (\q_reg[26]_0 ),
        .\q_reg[27]_0 (\q_reg[27] ),
        .\q_reg[29]_0 (pc_plus4_n_0),
        .\q_reg[29]_1 (\q_reg[29] ),
        .\q_reg[2]_0 (instruction_n_90),
        .\q_reg[2]_1 (\q_reg[2] ),
        .\q_reg[2]_2 (Q[2]),
        .\q_reg[30]_0 (pc_plus4_n_34),
        .\q_reg[30]_1 (\q_reg[30] ),
        .\q_reg[31]_0 (\q_reg[31] ),
        .\q_reg[31]_1 (\q_reg[31]_0 ),
        .\q_reg[31]_2 (instruction_n_99),
        .\q_reg[31]_3 (\q_reg[31]_1 ),
        .\q_reg[31]_4 (\q_reg[31]_2 ),
        .\q_reg[31]_5 (pc_plus4_n_35),
        .\q_reg[3]_0 (\q_reg[3] ),
        .\q_reg[4]_0 (\q_reg[4] ),
        .\q_reg[5]_0 (\q_reg[5] ),
        .\q_reg[6]_0 (\q_reg[6] ),
        .\q_reg[7]_0 (\q_reg[7] ),
        .\q_reg[8]_0 (instruction_n_80),
        .\q_reg[8]_1 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9] ),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .wmem0__1(wmem0__1));
  dffe32_3 pc_plus4
       (.D(instruction_n_90),
        .E(instruction_n_99),
        .Q(dpc4),
        .c_out(\id_stage/br_addr/cla/cla1/cla1/c_out ),
        .c_out_0(\id_stage/br_addr/cla/cla1/c_out ),
        .c_out_1(\id_stage/br_addr/cla/cla1/cla1/cla0/c_out ),
        .c_out_2(\id_stage/br_addr/cla/cla1/cla0/cla1/c_out ),
        .c_out_3(\id_stage/br_addr/cla/cla1/cla0/c_out ),
        .c_out_4(\id_stage/br_addr/cla/cla1/cla0/cla0/c_out ),
        .c_out_6(\id_stage/br_addr/cla/cla0/cla1/cla1/c_out ),
        .c_out_7(\id_stage/br_addr/cla/cla0/cla1/c_out ),
        .c_out_8(\id_stage/br_addr/cla/cla0/cla1/cla0/c_out ),
        .c_out_9(\id_stage/br_addr/cla/cla0/cla0/cla1/c_out ),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .g(\id_stage/br_addr/cla/g ),
        .g_10(\id_stage/br_addr/cla/cla0/cla0/cla0/g ),
        .g_5(\id_stage/br_addr/cla/cla0/g ),
        .p(\id_stage/br_addr/cla/cla0/cla1/p ),
        .pc4_OBUF(pc4_OBUF),
        .\q_reg[0]_0 (pc_plus4_n_49),
        .\q_reg[15]_0 (dimm_OBUF),
        .\q_reg[15]_1 (\id_stage/br_addr/cla/cla1/cla0/cla0/p ),
        .\q_reg[15]_2 (inst[15:0]),
        .\q_reg[1]_0 (pc_plus4_n_48),
        .\q_reg[1]_1 (Q[1:0]),
        .\q_reg[26]_0 (\q_reg[26] ),
        .\q_reg[26]_1 (instruction_n_33),
        .\q_reg[27]_0 (\q_reg[27] ),
        .\q_reg[28]_0 (pcsource),
        .\q_reg[28]_1 (instruction_n_32),
        .\q_reg[29]_0 (pc_plus4_n_0),
        .\q_reg[30]_0 (pc_plus4_n_34),
        .\q_reg[31]_0 (pc_plus4_n_35),
        .\q_reg[5]_0 (instruction_n_80),
        .reset_IBUF_BUFG(reset_IBUF_BUFG));
endmodule

(* NotValidForBitStream *)
module pipelinedcpu
   (inputclock,
    reset,
    pc,
    inst,
    ealu,
    malu,
    walu,
    cnt0,
    cnt1,
    pwm,
    digital,
    ens,
    switches,
    Line,
    Col,
    leds,
    beep,
    da,
    db,
    dimm,
    pc4,
    dlmem,
    msmem,
    wea,
    dwmem,
    ewmem,
    mwmem,
    esmem,
    wdi,
    mb,
    wrn,
    compare,
    cpdone,
    clock);
  input inputclock;
  input reset;
  output [31:0]pc;
  output [31:0]inst;
  output [31:0]ealu;
  output [31:0]malu;
  output [31:0]walu;
  output cnt0;
  output cnt1;
  output pwm;
  output [7:0]digital;
  output [7:0]ens;
  input [15:0]switches;
  input [3:0]Line;
  output [3:0]Col;
  output [15:0]leds;
  output beep;
  output [31:0]da;
  output [31:0]db;
  output [31:0]dimm;
  output [31:0]pc4;
  output [2:0]dlmem;
  output [1:0]msmem;
  output [3:0]wea;
  output dwmem;
  output ewmem;
  output mwmem;
  output [1:0]esmem;
  output [31:0]wdi;
  output [31:0]mb;
  output [4:0]wrn;
  output [1:0]compare;
  output cpdone;
  output clock;

  wire [3:0]Col;
  wire [3:0]Col_OBUF;
  wire [3:0]Line;
  wire [3:0]Line_IBUF;
  wire [15:0]Rdata;
  wire \al_unit/muxa ;
  wire beep;
  wire beep_OBUF;
  wire clock;
  wire clock_OBUF;
  wire clock_OBUF_BUFG;
  wire cnt0;
  wire cnt0_OBUF;
  wire cnt1;
  wire cnt1_OBUF;
  wire [1:0]compare;
  wire [1:0]compare_OBUF;
  wire cpdone;
  wire cpdone_OBUF;
  wire \cu/nostall3__17 ;
  wire \cu/p_7_in ;
  wire \cu/wmem0__1 ;
  wire [14:1]cur_value_reg0;
  wire [14:1]cur_value_reg1;
  wire [31:0]da;
  wire [31:0]da_OBUF;
  wire [3:0]daluc;
  wire daluimm;
  wire [31:0]db;
  wire [31:0]db_OBUF;
  wire de_reg_n_0;
  wire de_reg_n_112;
  wire de_reg_n_124;
  wire de_reg_n_125;
  wire de_reg_n_126;
  wire de_reg_n_127;
  wire de_reg_n_160;
  wire de_reg_n_161;
  wire de_reg_n_162;
  wire de_reg_n_163;
  wire de_reg_n_164;
  wire de_reg_n_165;
  wire de_reg_n_166;
  wire de_reg_n_167;
  wire de_reg_n_168;
  wire de_reg_n_169;
  wire de_reg_n_170;
  wire de_reg_n_171;
  wire de_reg_n_172;
  wire de_reg_n_173;
  wire de_reg_n_174;
  wire de_reg_n_175;
  wire de_reg_n_176;
  wire de_reg_n_177;
  wire de_reg_n_178;
  wire de_reg_n_179;
  wire de_reg_n_180;
  wire de_reg_n_181;
  wire de_reg_n_182;
  wire de_reg_n_183;
  wire de_reg_n_184;
  wire de_reg_n_185;
  wire de_reg_n_186;
  wire de_reg_n_187;
  wire de_reg_n_33;
  wire de_reg_n_34;
  wire de_reg_n_35;
  wire de_reg_n_36;
  wire de_reg_n_37;
  wire de_reg_n_38;
  wire de_reg_n_39;
  wire de_reg_n_40;
  wire de_reg_n_41;
  wire de_reg_n_42;
  wire de_reg_n_43;
  wire de_reg_n_44;
  wire de_reg_n_45;
  wire [7:0]dev_dataout;
  wire \devices/beep0/frequence ;
  wire \devices/beep0/poweron ;
  wire \devices/pwm0/comp_val_reg ;
  wire \devices/pwm0/max_val_reg ;
  wire \devices/seg0/display_ctrl_reg ;
  wire \devices/seg0/high4_data_reg ;
  wire [14:1]\devices/timer01/Rdata ;
  wire \devices/timer01/p_1_in ;
  wire \devices/timer01/refresh_reg023_out ;
  wire [7:0]digital;
  wire [7:0]digital_OBUF;
  wire [31:0]dimm;
  wire [16:0]dimm_OBUF;
  wire djal;
  wire [2:0]dlmem;
  wire [2:0]dlmem_OBUF;
  wire dm2reg;
  wire [27:0]dpc4;
  wire [4:0]drn;
  wire dshift;
  wire [1:1]dsmem;
  wire dwmem;
  wire dwmem_OBUF;
  wire dwreg;
  wire [31:0]ealu;
  wire [31:0]ealu_OBUF;
  wire [31:0]eb;
  wire [2:0]elmem;
  wire em2reg;
  wire em_reg_n_0;
  wire em_reg_n_1;
  wire em_reg_n_10;
  wire em_reg_n_102;
  wire em_reg_n_103;
  wire em_reg_n_104;
  wire em_reg_n_105;
  wire em_reg_n_106;
  wire em_reg_n_11;
  wire em_reg_n_12;
  wire em_reg_n_13;
  wire em_reg_n_139;
  wire em_reg_n_14;
  wire em_reg_n_140;
  wire em_reg_n_141;
  wire em_reg_n_142;
  wire em_reg_n_143;
  wire em_reg_n_144;
  wire em_reg_n_15;
  wire em_reg_n_2;
  wire em_reg_n_3;
  wire em_reg_n_4;
  wire em_reg_n_5;
  wire em_reg_n_53;
  wire em_reg_n_56;
  wire em_reg_n_6;
  wire em_reg_n_63;
  wire em_reg_n_7;
  wire em_reg_n_79;
  wire em_reg_n_8;
  wire em_reg_n_9;
  wire em_reg_n_92;
  wire em_reg_n_93;
  wire em_reg_n_94;
  wire [7:0]ens;
  wire [7:0]ens_OBUF;
  wire [4:0]ern;
  wire [1:0]esmem;
  wire [1:0]esmem_OBUF;
  wire ewmem;
  wire ewmem_OBUF;
  wire ewreg;
  wire [1:1]fwda;
  wire [1:1]fwdb;
  wire id_stage_n_0;
  wire id_stage_n_1;
  wire id_stage_n_10;
  wire id_stage_n_11;
  wire id_stage_n_12;
  wire id_stage_n_13;
  wire id_stage_n_14;
  wire id_stage_n_15;
  wire id_stage_n_16;
  wire id_stage_n_17;
  wire id_stage_n_18;
  wire id_stage_n_19;
  wire id_stage_n_2;
  wire id_stage_n_20;
  wire id_stage_n_3;
  wire id_stage_n_4;
  wire id_stage_n_45;
  wire id_stage_n_46;
  wire id_stage_n_5;
  wire id_stage_n_6;
  wire id_stage_n_7;
  wire id_stage_n_73;
  wire id_stage_n_74;
  wire id_stage_n_75;
  wire id_stage_n_76;
  wire id_stage_n_8;
  wire id_stage_n_9;
  wire inputclock;
  wire inputclock_IBUF;
  wire inputclock_IBUF_BUFG;
  wire [31:0]ins;
  wire [31:0]inst;
  wire [31:16]inst_OBUF;
  wire inst_reg_n_109;
  wire inst_reg_n_116;
  wire inst_reg_n_123;
  wire inst_reg_n_124;
  wire inst_reg_n_125;
  wire inst_reg_n_126;
  wire inst_reg_n_127;
  wire inst_reg_n_128;
  wire inst_reg_n_129;
  wire inst_reg_n_130;
  wire inst_reg_n_97;
  wire inst_reg_n_99;
  wire [31:28]jpc;
  wire [15:0]leds;
  wire [15:0]leds_OBUF;
  wire [31:0]malu;
  wire [31:0]malu_OBUF;
  wire [31:0]mb;
  wire [31:0]mb_OBUF;
  wire mem_io_stage_n_125;
  wire mem_io_stage_n_126;
  wire mem_io_stage_n_127;
  wire mem_io_stage_n_128;
  wire mem_io_stage_n_129;
  wire mem_io_stage_n_146;
  wire mem_io_stage_n_147;
  wire mem_io_stage_n_148;
  wire mem_io_stage_n_149;
  wire mem_io_stage_n_150;
  wire mem_io_stage_n_151;
  wire mem_io_stage_n_152;
  wire mem_io_stage_n_153;
  wire mem_io_stage_n_154;
  wire mem_io_stage_n_155;
  wire mem_io_stage_n_156;
  wire mem_io_stage_n_157;
  wire mem_io_stage_n_158;
  wire mem_io_stage_n_159;
  wire mem_io_stage_n_160;
  wire mem_io_stage_n_161;
  wire mem_io_stage_n_31;
  wire mem_io_stage_n_32;
  wire mem_io_stage_n_35;
  wire mem_io_stage_n_58;
  wire mem_io_stage_n_60;
  wire mem_io_stage_n_61;
  wire mem_io_stage_n_62;
  wire [30:0]\memory0/d_4byte_1111 ;
  wire [2:0]mlmem;
  wire mm2reg;
  wire [31:0]mmo;
  wire [4:0]mrn;
  wire [1:0]msmem;
  wire [1:0]msmem_OBUF;
  wire mw_reg_n_10;
  wire mw_reg_n_11;
  wire mw_reg_n_12;
  wire mw_reg_n_13;
  wire mw_reg_n_14;
  wire mw_reg_n_15;
  wire mw_reg_n_16;
  wire mw_reg_n_17;
  wire mw_reg_n_18;
  wire mw_reg_n_19;
  wire mw_reg_n_20;
  wire mw_reg_n_21;
  wire mw_reg_n_22;
  wire mw_reg_n_23;
  wire mw_reg_n_24;
  wire mw_reg_n_25;
  wire mw_reg_n_26;
  wire mw_reg_n_27;
  wire mw_reg_n_28;
  wire mw_reg_n_29;
  wire mw_reg_n_30;
  wire mw_reg_n_31;
  wire mw_reg_n_32;
  wire mw_reg_n_33;
  wire mw_reg_n_34;
  wire mw_reg_n_35;
  wire mw_reg_n_6;
  wire mw_reg_n_7;
  wire mw_reg_n_8;
  wire mw_reg_n_9;
  wire mwmem;
  wire mwmem_OBUF;
  wire mwreg;
  wire [31:0]npc;
  wire [31:0]pc;
  wire [31:0]pc4;
  wire [31:0]pc4_OBUF;
  wire [31:2]pc_OBUF;
  wire [1:1]pcsource;
  wire progcnt_n_0;
  wire progcnt_n_33;
  wire progcnt_n_34;
  wire progcnt_n_35;
  wire progcnt_n_36;
  wire progcnt_n_37;
  wire progcnt_n_38;
  wire progcnt_n_39;
  wire progcnt_n_40;
  wire progcnt_n_41;
  wire progcnt_n_42;
  wire progcnt_n_43;
  wire progcnt_n_44;
  wire progcnt_n_45;
  wire progcnt_n_46;
  wire progcnt_n_47;
  wire progcnt_n_48;
  wire progcnt_n_49;
  wire progcnt_n_50;
  wire pwm;
  wire pwm_OBUF;
  wire [31:0]qa;
  wire [31:0]qb;
  wire reset;
  wire reset_IBUF;
  wire reset_IBUF_BUFG;
  wire \rf/register ;
  wire segment_clock;
  wire [15:0]switches;
  wire [15:0]switches_IBUF;
  wire timer0_read;
  wire timer1_read;
  wire [31:0]walu;
  wire [31:0]walu_OBUF;
  wire [31:0]wdi;
  wire [31:0]wdi_OBUF;
  wire [3:0]wea;
  wire [3:0]wea_OBUF;
  wire wm2reg;
  wire [31:0]wmo;
  wire wpcir;
  wire [4:0]wrn;
  wire [4:0]wrn_OBUF;

  OBUF \Col_OBUF[0]_inst 
       (.I(Col_OBUF[0]),
        .O(Col[0]));
  OBUF \Col_OBUF[1]_inst 
       (.I(Col_OBUF[1]),
        .O(Col[1]));
  OBUF \Col_OBUF[2]_inst 
       (.I(Col_OBUF[2]),
        .O(Col[2]));
  OBUF \Col_OBUF[3]_inst 
       (.I(Col_OBUF[3]),
        .O(Col[3]));
  IBUF \Line_IBUF[0]_inst 
       (.I(Line[0]),
        .O(Line_IBUF[0]));
  IBUF \Line_IBUF[1]_inst 
       (.I(Line[1]),
        .O(Line_IBUF[1]));
  IBUF \Line_IBUF[2]_inst 
       (.I(Line[2]),
        .O(Line_IBUF[2]));
  IBUF \Line_IBUF[3]_inst 
       (.I(Line[3]),
        .O(Line_IBUF[3]));
  OBUF beep_OBUF_inst
       (.I(beep_OBUF),
        .O(beep));
  BUFG clock_OBUF_BUFG_inst
       (.I(clock_OBUF),
        .O(clock_OBUF_BUFG));
  OBUF clock_OBUF_inst
       (.I(clock_OBUF_BUFG),
        .O(clock));
  OBUF cnt0_OBUF_inst
       (.I(cnt0_OBUF),
        .O(cnt0));
  OBUF cnt1_OBUF_inst
       (.I(cnt1_OBUF),
        .O(cnt1));
  OBUF \compare_OBUF[0]_inst 
       (.I(compare_OBUF[0]),
        .O(compare[0]));
  OBUF \compare_OBUF[1]_inst 
       (.I(compare_OBUF[1]),
        .O(compare[1]));
  OBUF cpdone_OBUF_inst
       (.I(cpdone_OBUF),
        .O(cpdone));
  OBUF \da_OBUF[0]_inst 
       (.I(da_OBUF[0]),
        .O(da[0]));
  OBUF \da_OBUF[10]_inst 
       (.I(da_OBUF[10]),
        .O(da[10]));
  OBUF \da_OBUF[11]_inst 
       (.I(da_OBUF[11]),
        .O(da[11]));
  OBUF \da_OBUF[12]_inst 
       (.I(da_OBUF[12]),
        .O(da[12]));
  OBUF \da_OBUF[13]_inst 
       (.I(da_OBUF[13]),
        .O(da[13]));
  OBUF \da_OBUF[14]_inst 
       (.I(da_OBUF[14]),
        .O(da[14]));
  OBUF \da_OBUF[15]_inst 
       (.I(da_OBUF[15]),
        .O(da[15]));
  OBUF \da_OBUF[16]_inst 
       (.I(da_OBUF[16]),
        .O(da[16]));
  OBUF \da_OBUF[17]_inst 
       (.I(da_OBUF[17]),
        .O(da[17]));
  OBUF \da_OBUF[18]_inst 
       (.I(da_OBUF[18]),
        .O(da[18]));
  OBUF \da_OBUF[19]_inst 
       (.I(da_OBUF[19]),
        .O(da[19]));
  OBUF \da_OBUF[1]_inst 
       (.I(da_OBUF[1]),
        .O(da[1]));
  OBUF \da_OBUF[20]_inst 
       (.I(da_OBUF[20]),
        .O(da[20]));
  OBUF \da_OBUF[21]_inst 
       (.I(da_OBUF[21]),
        .O(da[21]));
  OBUF \da_OBUF[22]_inst 
       (.I(da_OBUF[22]),
        .O(da[22]));
  OBUF \da_OBUF[23]_inst 
       (.I(da_OBUF[23]),
        .O(da[23]));
  OBUF \da_OBUF[24]_inst 
       (.I(da_OBUF[24]),
        .O(da[24]));
  OBUF \da_OBUF[25]_inst 
       (.I(da_OBUF[25]),
        .O(da[25]));
  OBUF \da_OBUF[26]_inst 
       (.I(da_OBUF[26]),
        .O(da[26]));
  OBUF \da_OBUF[27]_inst 
       (.I(da_OBUF[27]),
        .O(da[27]));
  OBUF \da_OBUF[28]_inst 
       (.I(da_OBUF[28]),
        .O(da[28]));
  OBUF \da_OBUF[29]_inst 
       (.I(da_OBUF[29]),
        .O(da[29]));
  OBUF \da_OBUF[2]_inst 
       (.I(da_OBUF[2]),
        .O(da[2]));
  OBUF \da_OBUF[30]_inst 
       (.I(da_OBUF[30]),
        .O(da[30]));
  OBUF \da_OBUF[31]_inst 
       (.I(da_OBUF[31]),
        .O(da[31]));
  OBUF \da_OBUF[3]_inst 
       (.I(da_OBUF[3]),
        .O(da[3]));
  OBUF \da_OBUF[4]_inst 
       (.I(da_OBUF[4]),
        .O(da[4]));
  OBUF \da_OBUF[5]_inst 
       (.I(da_OBUF[5]),
        .O(da[5]));
  OBUF \da_OBUF[6]_inst 
       (.I(da_OBUF[6]),
        .O(da[6]));
  OBUF \da_OBUF[7]_inst 
       (.I(da_OBUF[7]),
        .O(da[7]));
  OBUF \da_OBUF[8]_inst 
       (.I(da_OBUF[8]),
        .O(da[8]));
  OBUF \da_OBUF[9]_inst 
       (.I(da_OBUF[9]),
        .O(da[9]));
  OBUF \db_OBUF[0]_inst 
       (.I(db_OBUF[0]),
        .O(db[0]));
  OBUF \db_OBUF[10]_inst 
       (.I(db_OBUF[10]),
        .O(db[10]));
  OBUF \db_OBUF[11]_inst 
       (.I(db_OBUF[11]),
        .O(db[11]));
  OBUF \db_OBUF[12]_inst 
       (.I(db_OBUF[12]),
        .O(db[12]));
  OBUF \db_OBUF[13]_inst 
       (.I(db_OBUF[13]),
        .O(db[13]));
  OBUF \db_OBUF[14]_inst 
       (.I(db_OBUF[14]),
        .O(db[14]));
  OBUF \db_OBUF[15]_inst 
       (.I(db_OBUF[15]),
        .O(db[15]));
  OBUF \db_OBUF[16]_inst 
       (.I(db_OBUF[16]),
        .O(db[16]));
  OBUF \db_OBUF[17]_inst 
       (.I(db_OBUF[17]),
        .O(db[17]));
  OBUF \db_OBUF[18]_inst 
       (.I(db_OBUF[18]),
        .O(db[18]));
  OBUF \db_OBUF[19]_inst 
       (.I(db_OBUF[19]),
        .O(db[19]));
  OBUF \db_OBUF[1]_inst 
       (.I(db_OBUF[1]),
        .O(db[1]));
  OBUF \db_OBUF[20]_inst 
       (.I(db_OBUF[20]),
        .O(db[20]));
  OBUF \db_OBUF[21]_inst 
       (.I(db_OBUF[21]),
        .O(db[21]));
  OBUF \db_OBUF[22]_inst 
       (.I(db_OBUF[22]),
        .O(db[22]));
  OBUF \db_OBUF[23]_inst 
       (.I(db_OBUF[23]),
        .O(db[23]));
  OBUF \db_OBUF[24]_inst 
       (.I(db_OBUF[24]),
        .O(db[24]));
  OBUF \db_OBUF[25]_inst 
       (.I(db_OBUF[25]),
        .O(db[25]));
  OBUF \db_OBUF[26]_inst 
       (.I(db_OBUF[26]),
        .O(db[26]));
  OBUF \db_OBUF[27]_inst 
       (.I(db_OBUF[27]),
        .O(db[27]));
  OBUF \db_OBUF[28]_inst 
       (.I(db_OBUF[28]),
        .O(db[28]));
  OBUF \db_OBUF[29]_inst 
       (.I(db_OBUF[29]),
        .O(db[29]));
  OBUF \db_OBUF[2]_inst 
       (.I(db_OBUF[2]),
        .O(db[2]));
  OBUF \db_OBUF[30]_inst 
       (.I(db_OBUF[30]),
        .O(db[30]));
  OBUF \db_OBUF[31]_inst 
       (.I(db_OBUF[31]),
        .O(db[31]));
  OBUF \db_OBUF[3]_inst 
       (.I(db_OBUF[3]),
        .O(db[3]));
  OBUF \db_OBUF[4]_inst 
       (.I(db_OBUF[4]),
        .O(db[4]));
  OBUF \db_OBUF[5]_inst 
       (.I(db_OBUF[5]),
        .O(db[5]));
  OBUF \db_OBUF[6]_inst 
       (.I(db_OBUF[6]),
        .O(db[6]));
  OBUF \db_OBUF[7]_inst 
       (.I(db_OBUF[7]),
        .O(db[7]));
  OBUF \db_OBUF[8]_inst 
       (.I(db_OBUF[8]),
        .O(db[8]));
  OBUF \db_OBUF[9]_inst 
       (.I(db_OBUF[9]),
        .O(db[9]));
  pipedereg de_reg
       (.CO(\al_unit/muxa ),
        .D(db_OBUF),
        .DI({de_reg_n_172,de_reg_n_173,de_reg_n_174,de_reg_n_175}),
        .Q(pc_OBUF[2]),
        .S({de_reg_n_124,de_reg_n_125,de_reg_n_126,de_reg_n_127}),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .compare_OBUF(compare_OBUF),
        .cpdone_OBUF(cpdone_OBUF),
        .da_OBUF(da_OBUF),
        .daluimm(daluimm),
        .dimm_OBUF(dimm_OBUF[16]),
        .djal(djal),
        .dlmem_OBUF(dlmem_OBUF),
        .dm2reg(dm2reg),
        .dshift(dshift),
        .dwmem(dwmem_OBUF),
        .dwreg(dwreg),
        .\ea_reg[15]_0 (fwda),
        .ealu_OBUF(ealu_OBUF),
        .\eb_reg[15]_0 (fwdb),
        .em2reg(em2reg),
        .ern(ern),
        .ewmem(ewmem_OBUF),
        .ewreg(ewreg),
        .malu({malu_OBUF[31:15],malu_OBUF[12:8],malu_OBUF[3:0]}),
        .\malu_reg[0] ({de_reg_n_160,de_reg_n_161,de_reg_n_162,de_reg_n_163}),
        .\malu_reg[0]_0 ({de_reg_n_164,de_reg_n_165,de_reg_n_166,de_reg_n_167}),
        .\malu_reg[0]_1 ({de_reg_n_168,de_reg_n_169,de_reg_n_170,de_reg_n_171}),
        .\malu_reg[0]_2 ({de_reg_n_176,de_reg_n_177,de_reg_n_178,de_reg_n_179}),
        .\malu_reg[0]_3 ({de_reg_n_180,de_reg_n_181,de_reg_n_182,de_reg_n_183}),
        .\malu_reg[0]_4 ({de_reg_n_184,de_reg_n_185,de_reg_n_186,de_reg_n_187}),
        .\malu_reg[11] (id_stage_n_6),
        .\malu_reg[13] (id_stage_n_18),
        .\malu_reg[13]_0 (id_stage_n_7),
        .\malu_reg[14] (id_stage_n_19),
        .\malu_reg[14]_0 (id_stage_n_8),
        .\malu_reg[1] (id_stage_n_0),
        .\malu_reg[1]_0 (id_stage_n_13),
        .\malu_reg[27] (id_stage_n_9),
        .\malu_reg[30] (id_stage_n_12),
        .\malu_reg[30]_0 (id_stage_n_20),
        .\malu_reg[4] (id_stage_n_14),
        .\malu_reg[4]_0 (id_stage_n_1),
        .\malu_reg[5] (id_stage_n_15),
        .\malu_reg[5]_0 (id_stage_n_2),
        .\malu_reg[6] (id_stage_n_16),
        .\malu_reg[6]_0 (id_stage_n_3),
        .\malu_reg[7] (id_stage_n_17),
        .\malu_reg[7]_0 (id_stage_n_4),
        .\malu_reg[8] (id_stage_n_5),
        .\mb_reg[31] (eb),
        .\mlmem_reg[2] (elmem),
        .mm2reg(mm2reg),
        .mmo(mmo),
        .\mrn_reg[4] (em_reg_n_94),
        .\msmem_reg[1] (esmem_OBUF),
        .nostall3__17(\cu/nostall3__17 ),
        .p_7_in(\cu/p_7_in ),
        .pc4_OBUF({pc4_OBUF[31],pc4_OBUF[28:27],pc4_OBUF[23],pc4_OBUF[20:19],pc4_OBUF[15],pc4_OBUF[12:11],pc4_OBUF[7],pc4_OBUF[1:0]}),
        .pcsource(pcsource),
        .\q_reg[0] (de_reg_n_0),
        .\q_reg[0]_0 (inst_reg_n_123),
        .\q_reg[0]_1 (daluc),
        .\q_reg[11] (de_reg_n_36),
        .\q_reg[12] (de_reg_n_37),
        .\q_reg[15] (de_reg_n_38),
        .\q_reg[16]_rep (inst_reg_n_97),
        .\q_reg[19] (de_reg_n_39),
        .\q_reg[19]_0 (id_stage_n_73),
        .\q_reg[19]_1 (id_stage_n_74),
        .\q_reg[19]_2 (id_stage_n_75),
        .\q_reg[19]_3 (id_stage_n_76),
        .\q_reg[1] (de_reg_n_33),
        .\q_reg[1]_0 (de_reg_n_45),
        .\q_reg[1]_1 (de_reg_n_112),
        .\q_reg[20] (de_reg_n_40),
        .\q_reg[20]_0 (drn),
        .\q_reg[21]_rep__0 (inst_reg_n_127),
        .\q_reg[22]_rep__0 (inst_reg_n_125),
        .\q_reg[23] (de_reg_n_41),
        .\q_reg[24] (id_stage_n_11),
        .\q_reg[24]_0 (id_stage_n_10),
        .\q_reg[24]_1 (id_stage_n_45),
        .\q_reg[24]_2 (id_stage_n_46),
        .\q_reg[26] ({inst_OBUF[26:23],inst_OBUF[20:17],dimm_OBUF[15:0]}),
        .\q_reg[27] (de_reg_n_42),
        .\q_reg[27]_0 (inst_reg_n_99),
        .\q_reg[27]_1 ({dsmem,inst_reg_n_109}),
        .\q_reg[28] (de_reg_n_43),
        .\q_reg[2] (de_reg_n_34),
        .\q_reg[30] (inst_reg_n_116),
        .\q_reg[31] (de_reg_n_44),
        .\q_reg[31]_0 ({jpc,dpc4}),
        .\q_reg[7] (de_reg_n_35),
        .qa({qa[31:15],qa[12],qa[10:9],qa[3:0]}),
        .qb({qb[31:15],qb[12:8],qb[3:0]}),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .wmem0__1(\cu/wmem0__1 ),
        .wpcir(wpcir));
  OBUF \digital_OBUF[0]_inst 
       (.I(digital_OBUF[0]),
        .O(digital[0]));
  OBUF \digital_OBUF[1]_inst 
       (.I(digital_OBUF[1]),
        .O(digital[1]));
  OBUF \digital_OBUF[2]_inst 
       (.I(digital_OBUF[2]),
        .O(digital[2]));
  OBUF \digital_OBUF[3]_inst 
       (.I(digital_OBUF[3]),
        .O(digital[3]));
  OBUF \digital_OBUF[4]_inst 
       (.I(digital_OBUF[4]),
        .O(digital[4]));
  OBUF \digital_OBUF[5]_inst 
       (.I(digital_OBUF[5]),
        .O(digital[5]));
  OBUF \digital_OBUF[6]_inst 
       (.I(digital_OBUF[6]),
        .O(digital[6]));
  OBUF \digital_OBUF[7]_inst 
       (.I(digital_OBUF[7]),
        .O(digital[7]));
  OBUF \dimm_OBUF[0]_inst 
       (.I(dimm_OBUF[0]),
        .O(dimm[0]));
  OBUF \dimm_OBUF[10]_inst 
       (.I(dimm_OBUF[10]),
        .O(dimm[10]));
  OBUF \dimm_OBUF[11]_inst 
       (.I(dimm_OBUF[11]),
        .O(dimm[11]));
  OBUF \dimm_OBUF[12]_inst 
       (.I(dimm_OBUF[12]),
        .O(dimm[12]));
  OBUF \dimm_OBUF[13]_inst 
       (.I(dimm_OBUF[13]),
        .O(dimm[13]));
  OBUF \dimm_OBUF[14]_inst 
       (.I(dimm_OBUF[14]),
        .O(dimm[14]));
  OBUF \dimm_OBUF[15]_inst 
       (.I(dimm_OBUF[15]),
        .O(dimm[15]));
  OBUF \dimm_OBUF[16]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[16]));
  OBUF \dimm_OBUF[17]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[17]));
  OBUF \dimm_OBUF[18]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[18]));
  OBUF \dimm_OBUF[19]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[19]));
  OBUF \dimm_OBUF[1]_inst 
       (.I(dimm_OBUF[1]),
        .O(dimm[1]));
  OBUF \dimm_OBUF[20]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[20]));
  OBUF \dimm_OBUF[21]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[21]));
  OBUF \dimm_OBUF[22]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[22]));
  OBUF \dimm_OBUF[23]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[23]));
  OBUF \dimm_OBUF[24]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[24]));
  OBUF \dimm_OBUF[25]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[25]));
  OBUF \dimm_OBUF[26]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[26]));
  OBUF \dimm_OBUF[27]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[27]));
  OBUF \dimm_OBUF[28]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[28]));
  OBUF \dimm_OBUF[29]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[29]));
  OBUF \dimm_OBUF[2]_inst 
       (.I(dimm_OBUF[2]),
        .O(dimm[2]));
  OBUF \dimm_OBUF[30]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[30]));
  OBUF \dimm_OBUF[31]_inst 
       (.I(dimm_OBUF[16]),
        .O(dimm[31]));
  OBUF \dimm_OBUF[3]_inst 
       (.I(dimm_OBUF[3]),
        .O(dimm[3]));
  OBUF \dimm_OBUF[4]_inst 
       (.I(dimm_OBUF[4]),
        .O(dimm[4]));
  OBUF \dimm_OBUF[5]_inst 
       (.I(dimm_OBUF[5]),
        .O(dimm[5]));
  OBUF \dimm_OBUF[6]_inst 
       (.I(dimm_OBUF[6]),
        .O(dimm[6]));
  OBUF \dimm_OBUF[7]_inst 
       (.I(dimm_OBUF[7]),
        .O(dimm[7]));
  OBUF \dimm_OBUF[8]_inst 
       (.I(dimm_OBUF[8]),
        .O(dimm[8]));
  OBUF \dimm_OBUF[9]_inst 
       (.I(dimm_OBUF[9]),
        .O(dimm[9]));
  OBUF \dlmem_OBUF[0]_inst 
       (.I(dlmem_OBUF[0]),
        .O(dlmem[0]));
  OBUF \dlmem_OBUF[1]_inst 
       (.I(dlmem_OBUF[1]),
        .O(dlmem[1]));
  OBUF \dlmem_OBUF[2]_inst 
       (.I(dlmem_OBUF[2]),
        .O(dlmem[2]));
  OBUF dwmem_OBUF_inst
       (.I(dwmem_OBUF),
        .O(dwmem));
  OBUF \ealu_OBUF[0]_inst 
       (.I(ealu_OBUF[0]),
        .O(ealu[0]));
  OBUF \ealu_OBUF[10]_inst 
       (.I(ealu_OBUF[10]),
        .O(ealu[10]));
  OBUF \ealu_OBUF[11]_inst 
       (.I(ealu_OBUF[11]),
        .O(ealu[11]));
  OBUF \ealu_OBUF[12]_inst 
       (.I(ealu_OBUF[12]),
        .O(ealu[12]));
  OBUF \ealu_OBUF[13]_inst 
       (.I(ealu_OBUF[13]),
        .O(ealu[13]));
  OBUF \ealu_OBUF[14]_inst 
       (.I(ealu_OBUF[14]),
        .O(ealu[14]));
  OBUF \ealu_OBUF[15]_inst 
       (.I(ealu_OBUF[15]),
        .O(ealu[15]));
  OBUF \ealu_OBUF[16]_inst 
       (.I(ealu_OBUF[16]),
        .O(ealu[16]));
  OBUF \ealu_OBUF[17]_inst 
       (.I(ealu_OBUF[17]),
        .O(ealu[17]));
  OBUF \ealu_OBUF[18]_inst 
       (.I(ealu_OBUF[18]),
        .O(ealu[18]));
  OBUF \ealu_OBUF[19]_inst 
       (.I(ealu_OBUF[19]),
        .O(ealu[19]));
  OBUF \ealu_OBUF[1]_inst 
       (.I(ealu_OBUF[1]),
        .O(ealu[1]));
  OBUF \ealu_OBUF[20]_inst 
       (.I(ealu_OBUF[20]),
        .O(ealu[20]));
  OBUF \ealu_OBUF[21]_inst 
       (.I(ealu_OBUF[21]),
        .O(ealu[21]));
  OBUF \ealu_OBUF[22]_inst 
       (.I(ealu_OBUF[22]),
        .O(ealu[22]));
  OBUF \ealu_OBUF[23]_inst 
       (.I(ealu_OBUF[23]),
        .O(ealu[23]));
  OBUF \ealu_OBUF[24]_inst 
       (.I(ealu_OBUF[24]),
        .O(ealu[24]));
  OBUF \ealu_OBUF[25]_inst 
       (.I(ealu_OBUF[25]),
        .O(ealu[25]));
  OBUF \ealu_OBUF[26]_inst 
       (.I(ealu_OBUF[26]),
        .O(ealu[26]));
  OBUF \ealu_OBUF[27]_inst 
       (.I(ealu_OBUF[27]),
        .O(ealu[27]));
  OBUF \ealu_OBUF[28]_inst 
       (.I(ealu_OBUF[28]),
        .O(ealu[28]));
  OBUF \ealu_OBUF[29]_inst 
       (.I(ealu_OBUF[29]),
        .O(ealu[29]));
  OBUF \ealu_OBUF[2]_inst 
       (.I(ealu_OBUF[2]),
        .O(ealu[2]));
  OBUF \ealu_OBUF[30]_inst 
       (.I(ealu_OBUF[30]),
        .O(ealu[30]));
  OBUF \ealu_OBUF[31]_inst 
       (.I(ealu_OBUF[31]),
        .O(ealu[31]));
  OBUF \ealu_OBUF[3]_inst 
       (.I(ealu_OBUF[3]),
        .O(ealu[3]));
  OBUF \ealu_OBUF[4]_inst 
       (.I(ealu_OBUF[4]),
        .O(ealu[4]));
  OBUF \ealu_OBUF[5]_inst 
       (.I(ealu_OBUF[5]),
        .O(ealu[5]));
  OBUF \ealu_OBUF[6]_inst 
       (.I(ealu_OBUF[6]),
        .O(ealu[6]));
  OBUF \ealu_OBUF[7]_inst 
       (.I(ealu_OBUF[7]),
        .O(ealu[7]));
  OBUF \ealu_OBUF[8]_inst 
       (.I(ealu_OBUF[8]),
        .O(ealu[8]));
  OBUF \ealu_OBUF[9]_inst 
       (.I(ealu_OBUF[9]),
        .O(ealu[9]));
  pipeemreg em_reg
       (.D({em_reg_n_0,em_reg_n_1,em_reg_n_2,em_reg_n_3,em_reg_n_4,em_reg_n_5,em_reg_n_6,em_reg_n_7,em_reg_n_8,em_reg_n_9,em_reg_n_10,em_reg_n_11,em_reg_n_12,em_reg_n_13,em_reg_n_14,em_reg_n_15}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (msmem_OBUF),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (em_reg_n_63),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (mb_OBUF),
        .E(\devices/seg0/display_ctrl_reg ),
        .Q(malu_OBUF),
        .Rdata(Rdata),
        .\Rdata_reg[12] (em_reg_n_140),
        .\Rdata_reg[14] ({\devices/timer01/Rdata [14:13],\devices/timer01/Rdata [11:10],\devices/timer01/Rdata [8:6],\devices/timer01/Rdata [3],\devices/timer01/Rdata [1]}),
        .\Rdata_reg[15] (em_reg_n_53),
        .\Rdata_reg[15]_0 ({mem_io_stage_n_146,mem_io_stage_n_147,mem_io_stage_n_148,mem_io_stage_n_149,mem_io_stage_n_150,mem_io_stage_n_151,mem_io_stage_n_152,mem_io_stage_n_153,mem_io_stage_n_154,mem_io_stage_n_155,mem_io_stage_n_156,mem_io_stage_n_157,mem_io_stage_n_158,mem_io_stage_n_159,mem_io_stage_n_160,mem_io_stage_n_161}),
        .\Rdata_reg[15]_1 ({mem_io_stage_n_125,mem_io_stage_n_126,mem_io_stage_n_127,mem_io_stage_n_128,mem_io_stage_n_129}),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .\comp_val_reg_reg[15] (\devices/pwm0/comp_val_reg ),
        .\ctrl_reg_reg[0] (em_reg_n_142),
        .\ctrl_reg_reg[0]_0 (mem_io_stage_n_35),
        .\cur_value_reg0_reg[14] ({cur_value_reg0[14:13],cur_value_reg0[11:10],cur_value_reg0[8:6],cur_value_reg0[3],cur_value_reg0[1]}),
        .\cur_value_reg1_reg[14] ({cur_value_reg1[14:13],cur_value_reg1[11:10],cur_value_reg1[8:6],cur_value_reg1[3],cur_value_reg1[1]}),
        .douta(\memory0/d_4byte_1111 ),
        .\ea_reg[15] (em_reg_n_94),
        .\eb_reg[31] (eb),
        .\elmem_reg[2] (elmem),
        .em2reg(em2reg),
        .\epc4_reg[31] (ealu_OBUF),
        .\ern_reg[4] (ern),
        .\esmem_reg[1] (esmem_OBUF),
        .ewmem(ewmem_OBUF),
        .ewreg(ewreg),
        .\frequence_reg[15] (\devices/beep0/frequence ),
        .\function_reg0_reg[0] (em_reg_n_106),
        .\function_reg0_reg[0]_0 (mem_io_stage_n_58),
        .\function_reg0_reg[1] (em_reg_n_139),
        .\function_reg1_reg[0] (em_reg_n_144),
        .\function_reg1_reg[0]_0 (mem_io_stage_n_32),
        .\function_reg1_reg[1] (em_reg_n_143),
        .\function_reg1_reg[1]_0 (mem_io_stage_n_31),
        .\high4_data_reg_reg[15] (\devices/seg0/high4_data_reg ),
        .\leds_reg[15] (em_reg_n_56),
        .\low4_data_reg_reg[0] (em_reg_n_102),
        .\malu_reg[1]_0 (mem_io_stage_n_62),
        .\malu_reg[1]_1 (mem_io_stage_n_61),
        .\malu_reg[1]_2 (mem_io_stage_n_60),
        .\malu_reg[4]_0 (dev_dataout),
        .\max_val_reg_reg[15] (\devices/pwm0/max_val_reg ),
        .mm2reg(mm2reg),
        .mmo({mmo[22:16],mmo[7:0]}),
        .mwmem(mwmem_OBUF),
        .mwreg(mwreg),
        .p_1_in(\devices/timer01/p_1_in ),
        .p_7_in(\cu/p_7_in ),
        .poweron(\devices/beep0/poweron ),
        .poweron_reg(em_reg_n_141),
        .\q_reg[16]_rep (inst_reg_n_97),
        .\q_reg[21]_rep__0 (inst_reg_n_127),
        .\q_reg[22]_rep__0 (inst_reg_n_125),
        .\q_reg[25] ({inst_OBUF[25:23],inst_OBUF[20:17]}),
        .refresh_reg023_out(\devices/timer01/refresh_reg023_out ),
        .refresh_reg1_reg(em_reg_n_104),
        .reset_IBUF(reset_IBUF),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .\target_counter_reg0_reg[0] (em_reg_n_105),
        .\target_counter_reg1_reg[0] (em_reg_n_103),
        .timer0_read(timer0_read),
        .timer0_read_reg(em_reg_n_93),
        .timer1_read(timer1_read),
        .timer1_read_reg(em_reg_n_92),
        .wea(wea_OBUF),
        .\wmo_reg[0] (em_reg_n_79),
        .\wmo_reg[31] (mlmem),
        .\wrn_reg[4] (mrn));
  OBUF \ens_OBUF[0]_inst 
       (.I(ens_OBUF[0]),
        .O(ens[0]));
  OBUF \ens_OBUF[1]_inst 
       (.I(ens_OBUF[1]),
        .O(ens[1]));
  OBUF \ens_OBUF[2]_inst 
       (.I(ens_OBUF[2]),
        .O(ens[2]));
  OBUF \ens_OBUF[3]_inst 
       (.I(ens_OBUF[3]),
        .O(ens[3]));
  OBUF \ens_OBUF[4]_inst 
       (.I(ens_OBUF[4]),
        .O(ens[4]));
  OBUF \ens_OBUF[5]_inst 
       (.I(ens_OBUF[5]),
        .O(ens[5]));
  OBUF \ens_OBUF[6]_inst 
       (.I(ens_OBUF[6]),
        .O(ens[6]));
  OBUF \ens_OBUF[7]_inst 
       (.I(ens_OBUF[7]),
        .O(ens[7]));
  OBUF \esmem_OBUF[0]_inst 
       (.I(esmem_OBUF[0]),
        .O(esmem[0]));
  OBUF \esmem_OBUF[1]_inst 
       (.I(esmem_OBUF[1]),
        .O(esmem[1]));
  OBUF ewmem_OBUF_inst
       (.I(ewmem_OBUF),
        .O(ewmem));
  pipeexe exe_stage
       (.CO(\al_unit/muxa ),
        .DI({de_reg_n_172,de_reg_n_173,de_reg_n_174,de_reg_n_175}),
        .S({de_reg_n_124,de_reg_n_125,de_reg_n_126,de_reg_n_127}),
        .\ea_reg[14] ({de_reg_n_176,de_reg_n_177,de_reg_n_178,de_reg_n_179}),
        .\ea_reg[14]_0 ({de_reg_n_160,de_reg_n_161,de_reg_n_162,de_reg_n_163}),
        .\ea_reg[22] ({de_reg_n_180,de_reg_n_181,de_reg_n_182,de_reg_n_183}),
        .\ea_reg[22]_0 ({de_reg_n_164,de_reg_n_165,de_reg_n_166,de_reg_n_167}),
        .\eimm_reg[5] ({de_reg_n_184,de_reg_n_185,de_reg_n_186,de_reg_n_187}),
        .\eimm_reg[5]_0 ({de_reg_n_168,de_reg_n_169,de_reg_n_170,de_reg_n_171}));
  pipeid id_stage
       (.CLK(clock_OBUF_BUFG),
        .D(wdi_OBUF),
        .E(\rf/register ),
        .Q({malu_OBUF[30],malu_OBUF[27],malu_OBUF[14:13],malu_OBUF[11],malu_OBUF[8:4],malu_OBUF[1]}),
        .\ea_reg[11] (id_stage_n_6),
        .\ea_reg[13] (id_stage_n_7),
        .\ea_reg[14] (id_stage_n_8),
        .\ea_reg[4] (id_stage_n_1),
        .\ea_reg[5] (id_stage_n_2),
        .\ea_reg[6] (id_stage_n_3),
        .\ea_reg[7] (id_stage_n_4),
        .\ea_reg[8] (id_stage_n_5),
        .\eb_reg[13] (id_stage_n_18),
        .\eb_reg[14] (id_stage_n_19),
        .\eb_reg[4] (id_stage_n_14),
        .\eb_reg[5] (id_stage_n_15),
        .\eb_reg[6] (id_stage_n_16),
        .\eb_reg[7] (id_stage_n_17),
        .em2reg_reg(fwda),
        .em2reg_reg_0(fwdb),
        .\q_reg[16]_rep (inst_reg_n_97),
        .\q_reg[16]_rep__0 (inst_reg_n_130),
        .\q_reg[17]_rep (inst_reg_n_128),
        .\q_reg[17]_rep__0 (inst_reg_n_129),
        .\q_reg[1] (id_stage_n_0),
        .\q_reg[1]_0 (id_stage_n_9),
        .\q_reg[1]_1 (id_stage_n_10),
        .\q_reg[1]_10 (id_stage_n_75),
        .\q_reg[1]_11 (id_stage_n_76),
        .\q_reg[1]_2 (id_stage_n_11),
        .\q_reg[1]_3 (id_stage_n_12),
        .\q_reg[1]_4 (id_stage_n_13),
        .\q_reg[1]_5 (id_stage_n_20),
        .\q_reg[1]_6 (id_stage_n_45),
        .\q_reg[1]_7 (id_stage_n_46),
        .\q_reg[1]_8 (id_stage_n_73),
        .\q_reg[1]_9 (id_stage_n_74),
        .\q_reg[21]_rep (inst_reg_n_126),
        .\q_reg[21]_rep__0 (inst_reg_n_127),
        .\q_reg[22]_rep (inst_reg_n_124),
        .\q_reg[22]_rep__0 (inst_reg_n_125),
        .\q_reg[25] (inst_OBUF[25:16]),
        .qa({qa[31:15],qa[12],qa[10:9],qa[3:0]}),
        .qb({qb[31:15],qb[12:8],qb[3:0]}),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .wwreg_reg(mw_reg_n_6),
        .wwreg_reg_0(mw_reg_n_7),
        .wwreg_reg_1(mw_reg_n_8),
        .wwreg_reg_10(mw_reg_n_17),
        .wwreg_reg_11(mw_reg_n_18),
        .wwreg_reg_12(mw_reg_n_19),
        .wwreg_reg_13(mw_reg_n_20),
        .wwreg_reg_14(mw_reg_n_21),
        .wwreg_reg_15(mw_reg_n_22),
        .wwreg_reg_16(mw_reg_n_23),
        .wwreg_reg_17(mw_reg_n_24),
        .wwreg_reg_18(mw_reg_n_25),
        .wwreg_reg_19(mw_reg_n_26),
        .wwreg_reg_2(mw_reg_n_9),
        .wwreg_reg_20(mw_reg_n_27),
        .wwreg_reg_21(mw_reg_n_28),
        .wwreg_reg_22(mw_reg_n_29),
        .wwreg_reg_23(mw_reg_n_30),
        .wwreg_reg_24(mw_reg_n_31),
        .wwreg_reg_25(mw_reg_n_32),
        .wwreg_reg_26(mw_reg_n_33),
        .wwreg_reg_27(mw_reg_n_34),
        .wwreg_reg_28(mw_reg_n_35),
        .wwreg_reg_3(mw_reg_n_10),
        .wwreg_reg_4(mw_reg_n_11),
        .wwreg_reg_5(mw_reg_n_12),
        .wwreg_reg_6(mw_reg_n_13),
        .wwreg_reg_7(mw_reg_n_14),
        .wwreg_reg_8(mw_reg_n_15),
        .wwreg_reg_9(mw_reg_n_16));
  pipeif if_stage
       (.Q(pc_OBUF[15:2]),
        .douta(ins),
        .inputclock_IBUF_BUFG(inputclock_IBUF_BUFG));
  BUFG inputclock_IBUF_BUFG_inst
       (.I(inputclock_IBUF),
        .O(inputclock_IBUF_BUFG));
  IBUF inputclock_IBUF_inst
       (.I(inputclock),
        .O(inputclock_IBUF));
  OBUF \inst_OBUF[0]_inst 
       (.I(dimm_OBUF[0]),
        .O(inst[0]));
  OBUF \inst_OBUF[10]_inst 
       (.I(dimm_OBUF[10]),
        .O(inst[10]));
  OBUF \inst_OBUF[11]_inst 
       (.I(dimm_OBUF[11]),
        .O(inst[11]));
  OBUF \inst_OBUF[12]_inst 
       (.I(dimm_OBUF[12]),
        .O(inst[12]));
  OBUF \inst_OBUF[13]_inst 
       (.I(dimm_OBUF[13]),
        .O(inst[13]));
  OBUF \inst_OBUF[14]_inst 
       (.I(dimm_OBUF[14]),
        .O(inst[14]));
  OBUF \inst_OBUF[15]_inst 
       (.I(dimm_OBUF[15]),
        .O(inst[15]));
  OBUF \inst_OBUF[16]_inst 
       (.I(inst_OBUF[16]),
        .O(inst[16]));
  OBUF \inst_OBUF[17]_inst 
       (.I(inst_OBUF[17]),
        .O(inst[17]));
  OBUF \inst_OBUF[18]_inst 
       (.I(inst_OBUF[18]),
        .O(inst[18]));
  OBUF \inst_OBUF[19]_inst 
       (.I(inst_OBUF[19]),
        .O(inst[19]));
  OBUF \inst_OBUF[1]_inst 
       (.I(dimm_OBUF[1]),
        .O(inst[1]));
  OBUF \inst_OBUF[20]_inst 
       (.I(inst_OBUF[20]),
        .O(inst[20]));
  OBUF \inst_OBUF[21]_inst 
       (.I(inst_OBUF[21]),
        .O(inst[21]));
  OBUF \inst_OBUF[22]_inst 
       (.I(inst_OBUF[22]),
        .O(inst[22]));
  OBUF \inst_OBUF[23]_inst 
       (.I(inst_OBUF[23]),
        .O(inst[23]));
  OBUF \inst_OBUF[24]_inst 
       (.I(inst_OBUF[24]),
        .O(inst[24]));
  OBUF \inst_OBUF[25]_inst 
       (.I(inst_OBUF[25]),
        .O(inst[25]));
  OBUF \inst_OBUF[26]_inst 
       (.I(inst_OBUF[26]),
        .O(inst[26]));
  OBUF \inst_OBUF[27]_inst 
       (.I(inst_OBUF[27]),
        .O(inst[27]));
  OBUF \inst_OBUF[28]_inst 
       (.I(inst_OBUF[28]),
        .O(inst[28]));
  OBUF \inst_OBUF[29]_inst 
       (.I(inst_OBUF[29]),
        .O(inst[29]));
  OBUF \inst_OBUF[2]_inst 
       (.I(dimm_OBUF[2]),
        .O(inst[2]));
  OBUF \inst_OBUF[30]_inst 
       (.I(inst_OBUF[30]),
        .O(inst[30]));
  OBUF \inst_OBUF[31]_inst 
       (.I(inst_OBUF[31]),
        .O(inst[31]));
  OBUF \inst_OBUF[3]_inst 
       (.I(dimm_OBUF[3]),
        .O(inst[3]));
  OBUF \inst_OBUF[4]_inst 
       (.I(dimm_OBUF[4]),
        .O(inst[4]));
  OBUF \inst_OBUF[5]_inst 
       (.I(dimm_OBUF[5]),
        .O(inst[5]));
  OBUF \inst_OBUF[6]_inst 
       (.I(dimm_OBUF[6]),
        .O(inst[6]));
  OBUF \inst_OBUF[7]_inst 
       (.I(dimm_OBUF[7]),
        .O(inst[7]));
  OBUF \inst_OBUF[8]_inst 
       (.I(dimm_OBUF[8]),
        .O(inst[8]));
  OBUF \inst_OBUF[9]_inst 
       (.I(dimm_OBUF[9]),
        .O(inst[9]));
  pipeir inst_reg
       (.D(npc),
        .E(wpcir),
        .Q({pc_OBUF[2],pc4_OBUF[1:0]}),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .compare_OBUF(compare_OBUF),
        .daluimm(daluimm),
        .dimm_OBUF(dimm_OBUF[16]),
        .djal(djal),
        .dlmem_OBUF(dlmem_OBUF),
        .dm2reg(dm2reg),
        .douta(ins),
        .dpc4({jpc,dpc4}),
        .dshift(dshift),
        .dwreg(dwreg),
        .\ea_reg[29] (inst_reg_n_124),
        .\ea_reg[29]_0 (inst_reg_n_126),
        .\ealuc_reg[3] (daluc),
        .\eb_reg[15] (inst_reg_n_128),
        .\eb_reg[1] (inst_reg_n_130),
        .\eb_reg[31] (inst_reg_n_129),
        .\ern_reg[0] (inst_reg_n_97),
        .\ern_reg[4] (drn),
        .\esmem_reg[1] ({dsmem,inst_reg_n_109}),
        .inst({inst_OBUF,dimm_OBUF[15:0]}),
        .\malu_reg[12] (de_reg_n_37),
        .\malu_reg[15] (de_reg_n_38),
        .\malu_reg[19] (de_reg_n_39),
        .\malu_reg[20] (de_reg_n_40),
        .\malu_reg[23] (de_reg_n_41),
        .\malu_reg[27] (de_reg_n_42),
        .\malu_reg[28] (de_reg_n_43),
        .\malu_reg[31] (de_reg_n_44),
        .nostall3__17(\cu/nostall3__17 ),
        .pc4_OBUF(pc4_OBUF[31:3]),
        .pcsource(pcsource),
        .\q_reg[0] (de_reg_n_0),
        .\q_reg[10] (progcnt_n_38),
        .\q_reg[11] (de_reg_n_36),
        .\q_reg[13] (progcnt_n_39),
        .\q_reg[14] (progcnt_n_40),
        .\q_reg[16] (progcnt_n_41),
        .\q_reg[17] (progcnt_n_42),
        .\q_reg[18] (progcnt_n_43),
        .\q_reg[1] (inst_reg_n_116),
        .\q_reg[1]_0 (de_reg_n_33),
        .\q_reg[21] (progcnt_n_44),
        .\q_reg[22] (progcnt_n_45),
        .\q_reg[24] (progcnt_n_46),
        .\q_reg[25] (progcnt_n_47),
        .\q_reg[26] (de_reg_n_45),
        .\q_reg[26]_0 (progcnt_n_48),
        .\q_reg[27] (de_reg_n_112),
        .\q_reg[29] (progcnt_n_49),
        .\q_reg[2] (de_reg_n_34),
        .\q_reg[30] (progcnt_n_50),
        .\q_reg[31] (inst_reg_n_99),
        .\q_reg[31]_0 (inst_reg_n_123),
        .\q_reg[31]_1 (inst_reg_n_125),
        .\q_reg[31]_2 (inst_reg_n_127),
        .\q_reg[3] (progcnt_n_0),
        .\q_reg[4] (progcnt_n_33),
        .\q_reg[5] (progcnt_n_34),
        .\q_reg[6] (progcnt_n_35),
        .\q_reg[7] (de_reg_n_35),
        .\q_reg[8] (progcnt_n_36),
        .\q_reg[9] (progcnt_n_37),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .wmem0__1(\cu/wmem0__1 ));
  OBUF \leds_OBUF[0]_inst 
       (.I(leds_OBUF[0]),
        .O(leds[0]));
  OBUF \leds_OBUF[10]_inst 
       (.I(leds_OBUF[10]),
        .O(leds[10]));
  OBUF \leds_OBUF[11]_inst 
       (.I(leds_OBUF[11]),
        .O(leds[11]));
  OBUF \leds_OBUF[12]_inst 
       (.I(leds_OBUF[12]),
        .O(leds[12]));
  OBUF \leds_OBUF[13]_inst 
       (.I(leds_OBUF[13]),
        .O(leds[13]));
  OBUF \leds_OBUF[14]_inst 
       (.I(leds_OBUF[14]),
        .O(leds[14]));
  OBUF \leds_OBUF[15]_inst 
       (.I(leds_OBUF[15]),
        .O(leds[15]));
  OBUF \leds_OBUF[1]_inst 
       (.I(leds_OBUF[1]),
        .O(leds[1]));
  OBUF \leds_OBUF[2]_inst 
       (.I(leds_OBUF[2]),
        .O(leds[2]));
  OBUF \leds_OBUF[3]_inst 
       (.I(leds_OBUF[3]),
        .O(leds[3]));
  OBUF \leds_OBUF[4]_inst 
       (.I(leds_OBUF[4]),
        .O(leds[4]));
  OBUF \leds_OBUF[5]_inst 
       (.I(leds_OBUF[5]),
        .O(leds[5]));
  OBUF \leds_OBUF[6]_inst 
       (.I(leds_OBUF[6]),
        .O(leds[6]));
  OBUF \leds_OBUF[7]_inst 
       (.I(leds_OBUF[7]),
        .O(leds[7]));
  OBUF \leds_OBUF[8]_inst 
       (.I(leds_OBUF[8]),
        .O(leds[8]));
  OBUF \leds_OBUF[9]_inst 
       (.I(leds_OBUF[9]),
        .O(leds[9]));
  OBUF \malu_OBUF[0]_inst 
       (.I(malu_OBUF[0]),
        .O(malu[0]));
  OBUF \malu_OBUF[10]_inst 
       (.I(malu_OBUF[10]),
        .O(malu[10]));
  OBUF \malu_OBUF[11]_inst 
       (.I(malu_OBUF[11]),
        .O(malu[11]));
  OBUF \malu_OBUF[12]_inst 
       (.I(malu_OBUF[12]),
        .O(malu[12]));
  OBUF \malu_OBUF[13]_inst 
       (.I(malu_OBUF[13]),
        .O(malu[13]));
  OBUF \malu_OBUF[14]_inst 
       (.I(malu_OBUF[14]),
        .O(malu[14]));
  OBUF \malu_OBUF[15]_inst 
       (.I(malu_OBUF[15]),
        .O(malu[15]));
  OBUF \malu_OBUF[16]_inst 
       (.I(malu_OBUF[16]),
        .O(malu[16]));
  OBUF \malu_OBUF[17]_inst 
       (.I(malu_OBUF[17]),
        .O(malu[17]));
  OBUF \malu_OBUF[18]_inst 
       (.I(malu_OBUF[18]),
        .O(malu[18]));
  OBUF \malu_OBUF[19]_inst 
       (.I(malu_OBUF[19]),
        .O(malu[19]));
  OBUF \malu_OBUF[1]_inst 
       (.I(malu_OBUF[1]),
        .O(malu[1]));
  OBUF \malu_OBUF[20]_inst 
       (.I(malu_OBUF[20]),
        .O(malu[20]));
  OBUF \malu_OBUF[21]_inst 
       (.I(malu_OBUF[21]),
        .O(malu[21]));
  OBUF \malu_OBUF[22]_inst 
       (.I(malu_OBUF[22]),
        .O(malu[22]));
  OBUF \malu_OBUF[23]_inst 
       (.I(malu_OBUF[23]),
        .O(malu[23]));
  OBUF \malu_OBUF[24]_inst 
       (.I(malu_OBUF[24]),
        .O(malu[24]));
  OBUF \malu_OBUF[25]_inst 
       (.I(malu_OBUF[25]),
        .O(malu[25]));
  OBUF \malu_OBUF[26]_inst 
       (.I(malu_OBUF[26]),
        .O(malu[26]));
  OBUF \malu_OBUF[27]_inst 
       (.I(malu_OBUF[27]),
        .O(malu[27]));
  OBUF \malu_OBUF[28]_inst 
       (.I(malu_OBUF[28]),
        .O(malu[28]));
  OBUF \malu_OBUF[29]_inst 
       (.I(malu_OBUF[29]),
        .O(malu[29]));
  OBUF \malu_OBUF[2]_inst 
       (.I(malu_OBUF[2]),
        .O(malu[2]));
  OBUF \malu_OBUF[30]_inst 
       (.I(malu_OBUF[30]),
        .O(malu[30]));
  OBUF \malu_OBUF[31]_inst 
       (.I(malu_OBUF[31]),
        .O(malu[31]));
  OBUF \malu_OBUF[3]_inst 
       (.I(malu_OBUF[3]),
        .O(malu[3]));
  OBUF \malu_OBUF[4]_inst 
       (.I(malu_OBUF[4]),
        .O(malu[4]));
  OBUF \malu_OBUF[5]_inst 
       (.I(malu_OBUF[5]),
        .O(malu[5]));
  OBUF \malu_OBUF[6]_inst 
       (.I(malu_OBUF[6]),
        .O(malu[6]));
  OBUF \malu_OBUF[7]_inst 
       (.I(malu_OBUF[7]),
        .O(malu[7]));
  OBUF \malu_OBUF[8]_inst 
       (.I(malu_OBUF[8]),
        .O(malu[8]));
  OBUF \malu_OBUF[9]_inst 
       (.I(malu_OBUF[9]),
        .O(malu[9]));
  OBUF \mb_OBUF[0]_inst 
       (.I(mb_OBUF[0]),
        .O(mb[0]));
  OBUF \mb_OBUF[10]_inst 
       (.I(mb_OBUF[10]),
        .O(mb[10]));
  OBUF \mb_OBUF[11]_inst 
       (.I(mb_OBUF[11]),
        .O(mb[11]));
  OBUF \mb_OBUF[12]_inst 
       (.I(mb_OBUF[12]),
        .O(mb[12]));
  OBUF \mb_OBUF[13]_inst 
       (.I(mb_OBUF[13]),
        .O(mb[13]));
  OBUF \mb_OBUF[14]_inst 
       (.I(mb_OBUF[14]),
        .O(mb[14]));
  OBUF \mb_OBUF[15]_inst 
       (.I(mb_OBUF[15]),
        .O(mb[15]));
  OBUF \mb_OBUF[16]_inst 
       (.I(mb_OBUF[16]),
        .O(mb[16]));
  OBUF \mb_OBUF[17]_inst 
       (.I(mb_OBUF[17]),
        .O(mb[17]));
  OBUF \mb_OBUF[18]_inst 
       (.I(mb_OBUF[18]),
        .O(mb[18]));
  OBUF \mb_OBUF[19]_inst 
       (.I(mb_OBUF[19]),
        .O(mb[19]));
  OBUF \mb_OBUF[1]_inst 
       (.I(mb_OBUF[1]),
        .O(mb[1]));
  OBUF \mb_OBUF[20]_inst 
       (.I(mb_OBUF[20]),
        .O(mb[20]));
  OBUF \mb_OBUF[21]_inst 
       (.I(mb_OBUF[21]),
        .O(mb[21]));
  OBUF \mb_OBUF[22]_inst 
       (.I(mb_OBUF[22]),
        .O(mb[22]));
  OBUF \mb_OBUF[23]_inst 
       (.I(mb_OBUF[23]),
        .O(mb[23]));
  OBUF \mb_OBUF[24]_inst 
       (.I(mb_OBUF[24]),
        .O(mb[24]));
  OBUF \mb_OBUF[25]_inst 
       (.I(mb_OBUF[25]),
        .O(mb[25]));
  OBUF \mb_OBUF[26]_inst 
       (.I(mb_OBUF[26]),
        .O(mb[26]));
  OBUF \mb_OBUF[27]_inst 
       (.I(mb_OBUF[27]),
        .O(mb[27]));
  OBUF \mb_OBUF[28]_inst 
       (.I(mb_OBUF[28]),
        .O(mb[28]));
  OBUF \mb_OBUF[29]_inst 
       (.I(mb_OBUF[29]),
        .O(mb[29]));
  OBUF \mb_OBUF[2]_inst 
       (.I(mb_OBUF[2]),
        .O(mb[2]));
  OBUF \mb_OBUF[30]_inst 
       (.I(mb_OBUF[30]),
        .O(mb[30]));
  OBUF \mb_OBUF[31]_inst 
       (.I(mb_OBUF[31]),
        .O(mb[31]));
  OBUF \mb_OBUF[3]_inst 
       (.I(mb_OBUF[3]),
        .O(mb[3]));
  OBUF \mb_OBUF[4]_inst 
       (.I(mb_OBUF[4]),
        .O(mb[4]));
  OBUF \mb_OBUF[5]_inst 
       (.I(mb_OBUF[5]),
        .O(mb[5]));
  OBUF \mb_OBUF[6]_inst 
       (.I(mb_OBUF[6]),
        .O(mb[6]));
  OBUF \mb_OBUF[7]_inst 
       (.I(mb_OBUF[7]),
        .O(mb[7]));
  OBUF \mb_OBUF[8]_inst 
       (.I(mb_OBUF[8]),
        .O(mb[8]));
  OBUF \mb_OBUF[9]_inst 
       (.I(mb_OBUF[9]),
        .O(mb[9]));
  MemorIo mem_io_stage
       (.CLK(clock_OBUF_BUFG),
        .\Col[3] (Col_OBUF),
        .D({\devices/timer01/Rdata [14:13],\devices/timer01/Rdata [11:10],\devices/timer01/Rdata [8:6],\devices/timer01/Rdata [3],\devices/timer01/Rdata [1]}),
        .E(em_reg_n_105),
        .Line_IBUF(Line_IBUF),
        .Pwm_reg(mem_io_stage_n_35),
        .Q(malu_OBUF[15:0]),
        .Rdata(Rdata),
        .\Rdata_reg[14] ({cur_value_reg0[14:13],cur_value_reg0[11:10],cur_value_reg0[8:6],cur_value_reg0[3],cur_value_reg0[1]}),
        .\Rdata_reg[14]_0 ({cur_value_reg1[14:13],cur_value_reg1[11:10],cur_value_reg1[8:6],cur_value_reg1[3],cur_value_reg1[1]}),
        .beep_OBUF(beep_OBUF),
        .clk_sys_reg(segment_clock),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .cnt0_OBUF(cnt0_OBUF),
        .cnt1_OBUF(cnt1_OBUF),
        .digital_OBUF(digital_OBUF),
        .douta(\memory0/d_4byte_1111 ),
        .\ens[7] (ens_OBUF),
        .\leds[15] (leds_OBUF),
        .\malu_reg[0] (em_reg_n_104),
        .\malu_reg[0]_0 (\devices/pwm0/max_val_reg ),
        .\malu_reg[0]_1 (\devices/seg0/display_ctrl_reg ),
        .\malu_reg[0]_2 (em_reg_n_102),
        .\malu_reg[19] (em_reg_n_63),
        .\malu_reg[1] (em_reg_n_139),
        .\malu_reg[1]_0 (em_reg_n_106),
        .\malu_reg[1]_1 (em_reg_n_103),
        .\malu_reg[1]_2 (em_reg_n_53),
        .\malu_reg[1]_3 (em_reg_n_140),
        .\malu_reg[2] (em_reg_n_93),
        .\malu_reg[2]_0 (em_reg_n_92),
        .\malu_reg[2]_1 (em_reg_n_56),
        .\malu_reg[4] ({em_reg_n_0,em_reg_n_1,em_reg_n_2,em_reg_n_3,em_reg_n_4,em_reg_n_5,em_reg_n_6,em_reg_n_7,em_reg_n_8,em_reg_n_9,em_reg_n_10,em_reg_n_11,em_reg_n_12,em_reg_n_13,em_reg_n_14,em_reg_n_15}),
        .\malu_reg[4]_0 (\devices/pwm0/comp_val_reg ),
        .\malu_reg[4]_1 (\devices/seg0/high4_data_reg ),
        .\malu_reg[5] (\devices/beep0/frequence ),
        .\mb_reg[0] (em_reg_n_144),
        .\mb_reg[0]_0 (em_reg_n_142),
        .\mb_reg[0]_1 (em_reg_n_141),
        .\mb_reg[1] (em_reg_n_143),
        .\mb_reg[31] (mb_OBUF),
        .\mlmem_reg[1] (em_reg_n_79),
        .\mlmem_reg[2] (mlmem),
        .mmo({mmo[31:23],mmo[15:8]}),
        .p_1_in(\devices/timer01/p_1_in ),
        .poweron(\devices/beep0/poweron ),
        .pwm_OBUF(pwm_OBUF),
        .refresh_reg023_out(\devices/timer01/refresh_reg023_out ),
        .reset_IBUF(reset_IBUF),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .run_one_period1_reg(mem_io_stage_n_31),
        .state0_wire_15Timer_reg(mem_io_stage_n_58),
        .state1_wire_15Timer_reg(mem_io_stage_n_32),
        .\switches[15] (switches_IBUF),
        .timer0_read(timer0_read),
        .timer1_read(timer1_read),
        .wea(wea_OBUF),
        .\wmo_reg[15] (mem_io_stage_n_60),
        .\wmo_reg[15]_0 ({mem_io_stage_n_146,mem_io_stage_n_147,mem_io_stage_n_148,mem_io_stage_n_149,mem_io_stage_n_150,mem_io_stage_n_151,mem_io_stage_n_152,mem_io_stage_n_153,mem_io_stage_n_154,mem_io_stage_n_155,mem_io_stage_n_156,mem_io_stage_n_157,mem_io_stage_n_158,mem_io_stage_n_159,mem_io_stage_n_160,mem_io_stage_n_161}),
        .\wmo_reg[31] (mem_io_stage_n_61),
        .\wmo_reg[4] ({mem_io_stage_n_125,mem_io_stage_n_126,mem_io_stage_n_127,mem_io_stage_n_128,mem_io_stage_n_129}),
        .\wmo_reg[7] (mem_io_stage_n_62),
        .\wmo_reg[7]_0 (dev_dataout));
  OBUF \msmem_OBUF[0]_inst 
       (.I(msmem_OBUF[0]),
        .O(msmem[0]));
  OBUF \msmem_OBUF[1]_inst 
       (.I(msmem_OBUF[1]),
        .O(msmem[1]));
  pipemwreg mw_reg
       (.D(mmo),
        .E(\rf/register ),
        .Q(wrn_OBUF),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .\malu_reg[31] (malu_OBUF),
        .mm2reg(mm2reg),
        .\mrn_reg[4] (mrn),
        .mwreg(mwreg),
        .\register_reg[10][0] (mw_reg_n_14),
        .\register_reg[11][0] (mw_reg_n_15),
        .\register_reg[12][0] (mw_reg_n_16),
        .\register_reg[13][0] (mw_reg_n_17),
        .\register_reg[14][0] (mw_reg_n_18),
        .\register_reg[15][0] (mw_reg_n_19),
        .\register_reg[16][0] (mw_reg_n_20),
        .\register_reg[17][0] (mw_reg_n_21),
        .\register_reg[18][0] (mw_reg_n_22),
        .\register_reg[19][0] (mw_reg_n_23),
        .\register_reg[20][0] (mw_reg_n_24),
        .\register_reg[21][0] (mw_reg_n_25),
        .\register_reg[22][0] (mw_reg_n_26),
        .\register_reg[23][0] (mw_reg_n_27),
        .\register_reg[24][0] (mw_reg_n_28),
        .\register_reg[25][0] (mw_reg_n_29),
        .\register_reg[26][0] (mw_reg_n_30),
        .\register_reg[27][0] (mw_reg_n_31),
        .\register_reg[28][0] (mw_reg_n_32),
        .\register_reg[29][0] (mw_reg_n_33),
        .\register_reg[2][0] (mw_reg_n_6),
        .\register_reg[30][0] (mw_reg_n_34),
        .\register_reg[30][31] (wmo),
        .\register_reg[30][31]_0 (walu_OBUF),
        .\register_reg[31][0] (mw_reg_n_35),
        .\register_reg[3][0] (mw_reg_n_7),
        .\register_reg[4][0] (mw_reg_n_8),
        .\register_reg[5][0] (mw_reg_n_9),
        .\register_reg[6][0] (mw_reg_n_10),
        .\register_reg[7][0] (mw_reg_n_11),
        .\register_reg[8][0] (mw_reg_n_12),
        .\register_reg[9][0] (mw_reg_n_13),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .wm2reg(wm2reg));
  OBUF mwmem_OBUF_inst
       (.I(mwmem_OBUF),
        .O(mwmem));
  OBUF \pc4_OBUF[0]_inst 
       (.I(pc4_OBUF[0]),
        .O(pc4[0]));
  OBUF \pc4_OBUF[10]_inst 
       (.I(pc4_OBUF[10]),
        .O(pc4[10]));
  OBUF \pc4_OBUF[11]_inst 
       (.I(pc4_OBUF[11]),
        .O(pc4[11]));
  OBUF \pc4_OBUF[12]_inst 
       (.I(pc4_OBUF[12]),
        .O(pc4[12]));
  OBUF \pc4_OBUF[13]_inst 
       (.I(pc4_OBUF[13]),
        .O(pc4[13]));
  OBUF \pc4_OBUF[14]_inst 
       (.I(pc4_OBUF[14]),
        .O(pc4[14]));
  OBUF \pc4_OBUF[15]_inst 
       (.I(pc4_OBUF[15]),
        .O(pc4[15]));
  OBUF \pc4_OBUF[16]_inst 
       (.I(pc4_OBUF[16]),
        .O(pc4[16]));
  OBUF \pc4_OBUF[17]_inst 
       (.I(pc4_OBUF[17]),
        .O(pc4[17]));
  OBUF \pc4_OBUF[18]_inst 
       (.I(pc4_OBUF[18]),
        .O(pc4[18]));
  OBUF \pc4_OBUF[19]_inst 
       (.I(pc4_OBUF[19]),
        .O(pc4[19]));
  OBUF \pc4_OBUF[1]_inst 
       (.I(pc4_OBUF[1]),
        .O(pc4[1]));
  OBUF \pc4_OBUF[20]_inst 
       (.I(pc4_OBUF[20]),
        .O(pc4[20]));
  OBUF \pc4_OBUF[21]_inst 
       (.I(pc4_OBUF[21]),
        .O(pc4[21]));
  OBUF \pc4_OBUF[22]_inst 
       (.I(pc4_OBUF[22]),
        .O(pc4[22]));
  OBUF \pc4_OBUF[23]_inst 
       (.I(pc4_OBUF[23]),
        .O(pc4[23]));
  OBUF \pc4_OBUF[24]_inst 
       (.I(pc4_OBUF[24]),
        .O(pc4[24]));
  OBUF \pc4_OBUF[25]_inst 
       (.I(pc4_OBUF[25]),
        .O(pc4[25]));
  OBUF \pc4_OBUF[26]_inst 
       (.I(pc4_OBUF[26]),
        .O(pc4[26]));
  OBUF \pc4_OBUF[27]_inst 
       (.I(pc4_OBUF[27]),
        .O(pc4[27]));
  OBUF \pc4_OBUF[28]_inst 
       (.I(pc4_OBUF[28]),
        .O(pc4[28]));
  OBUF \pc4_OBUF[29]_inst 
       (.I(pc4_OBUF[29]),
        .O(pc4[29]));
  OBUF \pc4_OBUF[2]_inst 
       (.I(pc4_OBUF[2]),
        .O(pc4[2]));
  OBUF \pc4_OBUF[30]_inst 
       (.I(pc4_OBUF[30]),
        .O(pc4[30]));
  OBUF \pc4_OBUF[31]_inst 
       (.I(pc4_OBUF[31]),
        .O(pc4[31]));
  OBUF \pc4_OBUF[3]_inst 
       (.I(pc4_OBUF[3]),
        .O(pc4[3]));
  OBUF \pc4_OBUF[4]_inst 
       (.I(pc4_OBUF[4]),
        .O(pc4[4]));
  OBUF \pc4_OBUF[5]_inst 
       (.I(pc4_OBUF[5]),
        .O(pc4[5]));
  OBUF \pc4_OBUF[6]_inst 
       (.I(pc4_OBUF[6]),
        .O(pc4[6]));
  OBUF \pc4_OBUF[7]_inst 
       (.I(pc4_OBUF[7]),
        .O(pc4[7]));
  OBUF \pc4_OBUF[8]_inst 
       (.I(pc4_OBUF[8]),
        .O(pc4[8]));
  OBUF \pc4_OBUF[9]_inst 
       (.I(pc4_OBUF[9]),
        .O(pc4[9]));
  OBUF \pc_OBUF[0]_inst 
       (.I(pc4_OBUF[0]),
        .O(pc[0]));
  OBUF \pc_OBUF[10]_inst 
       (.I(pc_OBUF[10]),
        .O(pc[10]));
  OBUF \pc_OBUF[11]_inst 
       (.I(pc_OBUF[11]),
        .O(pc[11]));
  OBUF \pc_OBUF[12]_inst 
       (.I(pc_OBUF[12]),
        .O(pc[12]));
  OBUF \pc_OBUF[13]_inst 
       (.I(pc_OBUF[13]),
        .O(pc[13]));
  OBUF \pc_OBUF[14]_inst 
       (.I(pc_OBUF[14]),
        .O(pc[14]));
  OBUF \pc_OBUF[15]_inst 
       (.I(pc_OBUF[15]),
        .O(pc[15]));
  OBUF \pc_OBUF[16]_inst 
       (.I(pc_OBUF[16]),
        .O(pc[16]));
  OBUF \pc_OBUF[17]_inst 
       (.I(pc_OBUF[17]),
        .O(pc[17]));
  OBUF \pc_OBUF[18]_inst 
       (.I(pc_OBUF[18]),
        .O(pc[18]));
  OBUF \pc_OBUF[19]_inst 
       (.I(pc_OBUF[19]),
        .O(pc[19]));
  OBUF \pc_OBUF[1]_inst 
       (.I(pc4_OBUF[1]),
        .O(pc[1]));
  OBUF \pc_OBUF[20]_inst 
       (.I(pc_OBUF[20]),
        .O(pc[20]));
  OBUF \pc_OBUF[21]_inst 
       (.I(pc_OBUF[21]),
        .O(pc[21]));
  OBUF \pc_OBUF[22]_inst 
       (.I(pc_OBUF[22]),
        .O(pc[22]));
  OBUF \pc_OBUF[23]_inst 
       (.I(pc_OBUF[23]),
        .O(pc[23]));
  OBUF \pc_OBUF[24]_inst 
       (.I(pc_OBUF[24]),
        .O(pc[24]));
  OBUF \pc_OBUF[25]_inst 
       (.I(pc_OBUF[25]),
        .O(pc[25]));
  OBUF \pc_OBUF[26]_inst 
       (.I(pc_OBUF[26]),
        .O(pc[26]));
  OBUF \pc_OBUF[27]_inst 
       (.I(pc_OBUF[27]),
        .O(pc[27]));
  OBUF \pc_OBUF[28]_inst 
       (.I(pc_OBUF[28]),
        .O(pc[28]));
  OBUF \pc_OBUF[29]_inst 
       (.I(pc_OBUF[29]),
        .O(pc[29]));
  OBUF \pc_OBUF[2]_inst 
       (.I(pc_OBUF[2]),
        .O(pc[2]));
  OBUF \pc_OBUF[30]_inst 
       (.I(pc_OBUF[30]),
        .O(pc[30]));
  OBUF \pc_OBUF[31]_inst 
       (.I(pc_OBUF[31]),
        .O(pc[31]));
  OBUF \pc_OBUF[3]_inst 
       (.I(pc_OBUF[3]),
        .O(pc[3]));
  OBUF \pc_OBUF[4]_inst 
       (.I(pc_OBUF[4]),
        .O(pc[4]));
  OBUF \pc_OBUF[5]_inst 
       (.I(pc_OBUF[5]),
        .O(pc[5]));
  OBUF \pc_OBUF[6]_inst 
       (.I(pc_OBUF[6]),
        .O(pc[6]));
  OBUF \pc_OBUF[7]_inst 
       (.I(pc_OBUF[7]),
        .O(pc[7]));
  OBUF \pc_OBUF[8]_inst 
       (.I(pc_OBUF[8]),
        .O(pc[8]));
  OBUF \pc_OBUF[9]_inst 
       (.I(pc_OBUF[9]),
        .O(pc[9]));
  pipepc progcnt
       (.D(npc),
        .E(wpcir),
        .Q({pc_OBUF,pc4_OBUF[1:0]}),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .da_OBUF({da_OBUF[30:29],da_OBUF[26:24],da_OBUF[22:21],da_OBUF[18:16],da_OBUF[14:13],da_OBUF[10:8],da_OBUF[6:3]}),
        .pc4_OBUF(pc4_OBUF[31:2]),
        .pcsource(pcsource),
        .\q_reg[10] (progcnt_n_38),
        .\q_reg[13] (progcnt_n_39),
        .\q_reg[14] (progcnt_n_40),
        .\q_reg[16] (progcnt_n_41),
        .\q_reg[17] (progcnt_n_42),
        .\q_reg[18] (progcnt_n_43),
        .\q_reg[21] (progcnt_n_44),
        .\q_reg[22] (progcnt_n_45),
        .\q_reg[24] (progcnt_n_46),
        .\q_reg[25] (progcnt_n_47),
        .\q_reg[26] (progcnt_n_48),
        .\q_reg[29] (progcnt_n_49),
        .\q_reg[30] (progcnt_n_50),
        .\q_reg[3] (progcnt_n_0),
        .\q_reg[4] (progcnt_n_33),
        .\q_reg[5] (progcnt_n_34),
        .\q_reg[6] (progcnt_n_35),
        .\q_reg[8] (progcnt_n_36),
        .\q_reg[9] (progcnt_n_37),
        .reset_IBUF_BUFG(reset_IBUF_BUFG));
  OBUF pwm_OBUF_inst
       (.I(pwm_OBUF),
        .O(pwm));
  BUFG reset_IBUF_BUFG_inst
       (.I(reset_IBUF),
        .O(reset_IBUF_BUFG));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
  clockDiv segmentdivider
       (.inputclock_IBUF_BUFG(inputclock_IBUF_BUFG),
        .reset_IBUF_BUFG(reset_IBUF_BUFG),
        .\sw_reg[3] (segment_clock));
  IBUF \switches_IBUF[0]_inst 
       (.I(switches[0]),
        .O(switches_IBUF[0]));
  IBUF \switches_IBUF[10]_inst 
       (.I(switches[10]),
        .O(switches_IBUF[10]));
  IBUF \switches_IBUF[11]_inst 
       (.I(switches[11]),
        .O(switches_IBUF[11]));
  IBUF \switches_IBUF[12]_inst 
       (.I(switches[12]),
        .O(switches_IBUF[12]));
  IBUF \switches_IBUF[13]_inst 
       (.I(switches[13]),
        .O(switches_IBUF[13]));
  IBUF \switches_IBUF[14]_inst 
       (.I(switches[14]),
        .O(switches_IBUF[14]));
  IBUF \switches_IBUF[15]_inst 
       (.I(switches[15]),
        .O(switches_IBUF[15]));
  IBUF \switches_IBUF[1]_inst 
       (.I(switches[1]),
        .O(switches_IBUF[1]));
  IBUF \switches_IBUF[2]_inst 
       (.I(switches[2]),
        .O(switches_IBUF[2]));
  IBUF \switches_IBUF[3]_inst 
       (.I(switches[3]),
        .O(switches_IBUF[3]));
  IBUF \switches_IBUF[4]_inst 
       (.I(switches[4]),
        .O(switches_IBUF[4]));
  IBUF \switches_IBUF[5]_inst 
       (.I(switches[5]),
        .O(switches_IBUF[5]));
  IBUF \switches_IBUF[6]_inst 
       (.I(switches[6]),
        .O(switches_IBUF[6]));
  IBUF \switches_IBUF[7]_inst 
       (.I(switches[7]),
        .O(switches_IBUF[7]));
  IBUF \switches_IBUF[8]_inst 
       (.I(switches[8]),
        .O(switches_IBUF[8]));
  IBUF \switches_IBUF[9]_inst 
       (.I(switches[9]),
        .O(switches_IBUF[9]));
  clockDiv_0 sysclkdivider
       (.clock_OBUF(clock_OBUF),
        .inputclock_IBUF_BUFG(inputclock_IBUF_BUFG),
        .reset_IBUF_BUFG(reset_IBUF_BUFG));
  OBUF \walu_OBUF[0]_inst 
       (.I(walu_OBUF[0]),
        .O(walu[0]));
  OBUF \walu_OBUF[10]_inst 
       (.I(walu_OBUF[10]),
        .O(walu[10]));
  OBUF \walu_OBUF[11]_inst 
       (.I(walu_OBUF[11]),
        .O(walu[11]));
  OBUF \walu_OBUF[12]_inst 
       (.I(walu_OBUF[12]),
        .O(walu[12]));
  OBUF \walu_OBUF[13]_inst 
       (.I(walu_OBUF[13]),
        .O(walu[13]));
  OBUF \walu_OBUF[14]_inst 
       (.I(walu_OBUF[14]),
        .O(walu[14]));
  OBUF \walu_OBUF[15]_inst 
       (.I(walu_OBUF[15]),
        .O(walu[15]));
  OBUF \walu_OBUF[16]_inst 
       (.I(walu_OBUF[16]),
        .O(walu[16]));
  OBUF \walu_OBUF[17]_inst 
       (.I(walu_OBUF[17]),
        .O(walu[17]));
  OBUF \walu_OBUF[18]_inst 
       (.I(walu_OBUF[18]),
        .O(walu[18]));
  OBUF \walu_OBUF[19]_inst 
       (.I(walu_OBUF[19]),
        .O(walu[19]));
  OBUF \walu_OBUF[1]_inst 
       (.I(walu_OBUF[1]),
        .O(walu[1]));
  OBUF \walu_OBUF[20]_inst 
       (.I(walu_OBUF[20]),
        .O(walu[20]));
  OBUF \walu_OBUF[21]_inst 
       (.I(walu_OBUF[21]),
        .O(walu[21]));
  OBUF \walu_OBUF[22]_inst 
       (.I(walu_OBUF[22]),
        .O(walu[22]));
  OBUF \walu_OBUF[23]_inst 
       (.I(walu_OBUF[23]),
        .O(walu[23]));
  OBUF \walu_OBUF[24]_inst 
       (.I(walu_OBUF[24]),
        .O(walu[24]));
  OBUF \walu_OBUF[25]_inst 
       (.I(walu_OBUF[25]),
        .O(walu[25]));
  OBUF \walu_OBUF[26]_inst 
       (.I(walu_OBUF[26]),
        .O(walu[26]));
  OBUF \walu_OBUF[27]_inst 
       (.I(walu_OBUF[27]),
        .O(walu[27]));
  OBUF \walu_OBUF[28]_inst 
       (.I(walu_OBUF[28]),
        .O(walu[28]));
  OBUF \walu_OBUF[29]_inst 
       (.I(walu_OBUF[29]),
        .O(walu[29]));
  OBUF \walu_OBUF[2]_inst 
       (.I(walu_OBUF[2]),
        .O(walu[2]));
  OBUF \walu_OBUF[30]_inst 
       (.I(walu_OBUF[30]),
        .O(walu[30]));
  OBUF \walu_OBUF[31]_inst 
       (.I(walu_OBUF[31]),
        .O(walu[31]));
  OBUF \walu_OBUF[3]_inst 
       (.I(walu_OBUF[3]),
        .O(walu[3]));
  OBUF \walu_OBUF[4]_inst 
       (.I(walu_OBUF[4]),
        .O(walu[4]));
  OBUF \walu_OBUF[5]_inst 
       (.I(walu_OBUF[5]),
        .O(walu[5]));
  OBUF \walu_OBUF[6]_inst 
       (.I(walu_OBUF[6]),
        .O(walu[6]));
  OBUF \walu_OBUF[7]_inst 
       (.I(walu_OBUF[7]),
        .O(walu[7]));
  OBUF \walu_OBUF[8]_inst 
       (.I(walu_OBUF[8]),
        .O(walu[8]));
  OBUF \walu_OBUF[9]_inst 
       (.I(walu_OBUF[9]),
        .O(walu[9]));
  mux2x32 wb_stage
       (.D(wdi_OBUF),
        .\walu_reg[31] (walu_OBUF),
        .wm2reg(wm2reg),
        .\wmo_reg[31] (wmo));
  OBUF \wdi_OBUF[0]_inst 
       (.I(wdi_OBUF[0]),
        .O(wdi[0]));
  OBUF \wdi_OBUF[10]_inst 
       (.I(wdi_OBUF[10]),
        .O(wdi[10]));
  OBUF \wdi_OBUF[11]_inst 
       (.I(wdi_OBUF[11]),
        .O(wdi[11]));
  OBUF \wdi_OBUF[12]_inst 
       (.I(wdi_OBUF[12]),
        .O(wdi[12]));
  OBUF \wdi_OBUF[13]_inst 
       (.I(wdi_OBUF[13]),
        .O(wdi[13]));
  OBUF \wdi_OBUF[14]_inst 
       (.I(wdi_OBUF[14]),
        .O(wdi[14]));
  OBUF \wdi_OBUF[15]_inst 
       (.I(wdi_OBUF[15]),
        .O(wdi[15]));
  OBUF \wdi_OBUF[16]_inst 
       (.I(wdi_OBUF[16]),
        .O(wdi[16]));
  OBUF \wdi_OBUF[17]_inst 
       (.I(wdi_OBUF[17]),
        .O(wdi[17]));
  OBUF \wdi_OBUF[18]_inst 
       (.I(wdi_OBUF[18]),
        .O(wdi[18]));
  OBUF \wdi_OBUF[19]_inst 
       (.I(wdi_OBUF[19]),
        .O(wdi[19]));
  OBUF \wdi_OBUF[1]_inst 
       (.I(wdi_OBUF[1]),
        .O(wdi[1]));
  OBUF \wdi_OBUF[20]_inst 
       (.I(wdi_OBUF[20]),
        .O(wdi[20]));
  OBUF \wdi_OBUF[21]_inst 
       (.I(wdi_OBUF[21]),
        .O(wdi[21]));
  OBUF \wdi_OBUF[22]_inst 
       (.I(wdi_OBUF[22]),
        .O(wdi[22]));
  OBUF \wdi_OBUF[23]_inst 
       (.I(wdi_OBUF[23]),
        .O(wdi[23]));
  OBUF \wdi_OBUF[24]_inst 
       (.I(wdi_OBUF[24]),
        .O(wdi[24]));
  OBUF \wdi_OBUF[25]_inst 
       (.I(wdi_OBUF[25]),
        .O(wdi[25]));
  OBUF \wdi_OBUF[26]_inst 
       (.I(wdi_OBUF[26]),
        .O(wdi[26]));
  OBUF \wdi_OBUF[27]_inst 
       (.I(wdi_OBUF[27]),
        .O(wdi[27]));
  OBUF \wdi_OBUF[28]_inst 
       (.I(wdi_OBUF[28]),
        .O(wdi[28]));
  OBUF \wdi_OBUF[29]_inst 
       (.I(wdi_OBUF[29]),
        .O(wdi[29]));
  OBUF \wdi_OBUF[2]_inst 
       (.I(wdi_OBUF[2]),
        .O(wdi[2]));
  OBUF \wdi_OBUF[30]_inst 
       (.I(wdi_OBUF[30]),
        .O(wdi[30]));
  OBUF \wdi_OBUF[31]_inst 
       (.I(wdi_OBUF[31]),
        .O(wdi[31]));
  OBUF \wdi_OBUF[3]_inst 
       (.I(wdi_OBUF[3]),
        .O(wdi[3]));
  OBUF \wdi_OBUF[4]_inst 
       (.I(wdi_OBUF[4]),
        .O(wdi[4]));
  OBUF \wdi_OBUF[5]_inst 
       (.I(wdi_OBUF[5]),
        .O(wdi[5]));
  OBUF \wdi_OBUF[6]_inst 
       (.I(wdi_OBUF[6]),
        .O(wdi[6]));
  OBUF \wdi_OBUF[7]_inst 
       (.I(wdi_OBUF[7]),
        .O(wdi[7]));
  OBUF \wdi_OBUF[8]_inst 
       (.I(wdi_OBUF[8]),
        .O(wdi[8]));
  OBUF \wdi_OBUF[9]_inst 
       (.I(wdi_OBUF[9]),
        .O(wdi[9]));
  OBUF \wea_OBUF[0]_inst 
       (.I(wea_OBUF[0]),
        .O(wea[0]));
  OBUF \wea_OBUF[1]_inst 
       (.I(wea_OBUF[1]),
        .O(wea[1]));
  OBUF \wea_OBUF[2]_inst 
       (.I(wea_OBUF[2]),
        .O(wea[2]));
  OBUF \wea_OBUF[3]_inst 
       (.I(wea_OBUF[3]),
        .O(wea[3]));
  OBUF \wrn_OBUF[0]_inst 
       (.I(wrn_OBUF[0]),
        .O(wrn[0]));
  OBUF \wrn_OBUF[1]_inst 
       (.I(wrn_OBUF[1]),
        .O(wrn[1]));
  OBUF \wrn_OBUF[2]_inst 
       (.I(wrn_OBUF[2]),
        .O(wrn[2]));
  OBUF \wrn_OBUF[3]_inst 
       (.I(wrn_OBUF[3]),
        .O(wrn[3]));
  OBUF \wrn_OBUF[4]_inst 
       (.I(wrn_OBUF[4]),
        .O(wrn[4]));
endmodule

module pipemem
   (douta,
    \wmo_reg[15] ,
    \wmo_reg[31] ,
    \wmo_reg[7] ,
    mmo,
    CLK,
    wea,
    Q,
    \mb_reg[31] ,
    \mlmem_reg[1] ,
    \mlmem_reg[2] ,
    \malu_reg[19] ,
    \malu_reg[4] );
  output [30:0]douta;
  output \wmo_reg[15] ;
  output \wmo_reg[31] ;
  output \wmo_reg[7] ;
  output [16:0]mmo;
  input CLK;
  input [3:0]wea;
  input [15:0]Q;
  input [31:0]\mb_reg[31] ;
  input \mlmem_reg[1] ;
  input [2:0]\mlmem_reg[2] ;
  input \malu_reg[19] ;
  input [7:0]\malu_reg[4] ;

  wire CLK;
  wire [15:0]Q;
  wire [31:31]d_4byte_1111;
  wire [30:0]douta;
  wire \malu_reg[19] ;
  wire [7:0]\malu_reg[4] ;
  wire [31:0]\mb_reg[31] ;
  wire \mlmem_reg[1] ;
  wire [2:0]\mlmem_reg[2] ;
  wire [16:0]mmo;
  wire [3:0]wea;
  wire \wmo[10]_i_2_n_0 ;
  wire \wmo[11]_i_2_n_0 ;
  wire \wmo[12]_i_2_n_0 ;
  wire \wmo[13]_i_2_n_0 ;
  wire \wmo[14]_i_2_n_0 ;
  wire \wmo[15]_i_2_n_0 ;
  wire \wmo[31]_i_4_n_0 ;
  wire \wmo[8]_i_2_n_0 ;
  wire \wmo[9]_i_2_n_0 ;
  wire \wmo_reg[15] ;
  wire \wmo_reg[31] ;
  wire \wmo_reg[7] ;

  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \wmo[10]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\mlmem_reg[2] [1]),
        .I3(\wmo[10]_i_2_n_0 ),
        .I4(\malu_reg[19] ),
        .I5(\malu_reg[4] [2]),
        .O(mmo[2]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \wmo[10]_i_2 
       (.I0(douta[26]),
        .I1(Q[1]),
        .I2(douta[18]),
        .I3(douta[10]),
        .I4(\mlmem_reg[1] ),
        .I5(\mlmem_reg[2] [0]),
        .O(\wmo[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \wmo[11]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\mlmem_reg[2] [1]),
        .I3(\wmo[11]_i_2_n_0 ),
        .I4(\malu_reg[19] ),
        .I5(\malu_reg[4] [3]),
        .O(mmo[3]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \wmo[11]_i_2 
       (.I0(douta[27]),
        .I1(Q[1]),
        .I2(douta[19]),
        .I3(douta[11]),
        .I4(\mlmem_reg[1] ),
        .I5(\mlmem_reg[2] [0]),
        .O(\wmo[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \wmo[12]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\mlmem_reg[2] [1]),
        .I3(\wmo[12]_i_2_n_0 ),
        .I4(\malu_reg[19] ),
        .I5(\malu_reg[4] [4]),
        .O(mmo[4]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \wmo[12]_i_2 
       (.I0(douta[28]),
        .I1(Q[1]),
        .I2(douta[20]),
        .I3(douta[12]),
        .I4(\mlmem_reg[1] ),
        .I5(\mlmem_reg[2] [0]),
        .O(\wmo[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \wmo[13]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\mlmem_reg[2] [1]),
        .I3(\wmo[13]_i_2_n_0 ),
        .I4(\malu_reg[19] ),
        .I5(\malu_reg[4] [5]),
        .O(mmo[5]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \wmo[13]_i_2 
       (.I0(douta[29]),
        .I1(Q[1]),
        .I2(douta[21]),
        .I3(douta[13]),
        .I4(\mlmem_reg[1] ),
        .I5(\mlmem_reg[2] [0]),
        .O(\wmo[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \wmo[14]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\mlmem_reg[2] [1]),
        .I3(\wmo[14]_i_2_n_0 ),
        .I4(\malu_reg[19] ),
        .I5(\malu_reg[4] [6]),
        .O(mmo[6]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \wmo[14]_i_2 
       (.I0(douta[30]),
        .I1(Q[1]),
        .I2(douta[22]),
        .I3(douta[14]),
        .I4(\mlmem_reg[1] ),
        .I5(\mlmem_reg[2] [0]),
        .O(\wmo[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \wmo[15]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\mlmem_reg[2] [1]),
        .I3(\wmo[15]_i_2_n_0 ),
        .I4(\malu_reg[19] ),
        .I5(\malu_reg[4] [7]),
        .O(mmo[7]));
  LUT6 #(
    .INIT(64'h00000000CACAFF00)) 
    \wmo[15]_i_2 
       (.I0(douta[23]),
        .I1(d_4byte_1111),
        .I2(Q[1]),
        .I3(douta[15]),
        .I4(\mlmem_reg[1] ),
        .I5(\mlmem_reg[2] [0]),
        .O(\wmo[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0300030077004400)) 
    \wmo[23]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\wmo_reg[31] ),
        .I3(\malu_reg[19] ),
        .I4(douta[23]),
        .I5(\mlmem_reg[2] [1]),
        .O(mmo[8]));
  LUT6 #(
    .INIT(64'h0300030077004400)) 
    \wmo[24]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\wmo_reg[31] ),
        .I3(\malu_reg[19] ),
        .I4(douta[24]),
        .I5(\mlmem_reg[2] [1]),
        .O(mmo[9]));
  LUT6 #(
    .INIT(64'h0300030077004400)) 
    \wmo[25]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\wmo_reg[31] ),
        .I3(\malu_reg[19] ),
        .I4(douta[25]),
        .I5(\mlmem_reg[2] [1]),
        .O(mmo[10]));
  LUT6 #(
    .INIT(64'h0300030077004400)) 
    \wmo[26]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\wmo_reg[31] ),
        .I3(\malu_reg[19] ),
        .I4(douta[26]),
        .I5(\mlmem_reg[2] [1]),
        .O(mmo[11]));
  LUT6 #(
    .INIT(64'h0300030077004400)) 
    \wmo[27]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\wmo_reg[31] ),
        .I3(\malu_reg[19] ),
        .I4(douta[27]),
        .I5(\mlmem_reg[2] [1]),
        .O(mmo[12]));
  LUT6 #(
    .INIT(64'h0300030077004400)) 
    \wmo[28]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\wmo_reg[31] ),
        .I3(\malu_reg[19] ),
        .I4(douta[28]),
        .I5(\mlmem_reg[2] [1]),
        .O(mmo[13]));
  LUT6 #(
    .INIT(64'h0300030077004400)) 
    \wmo[29]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\wmo_reg[31] ),
        .I3(\malu_reg[19] ),
        .I4(douta[29]),
        .I5(\mlmem_reg[2] [1]),
        .O(mmo[14]));
  LUT6 #(
    .INIT(64'h0300030077004400)) 
    \wmo[30]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\wmo_reg[31] ),
        .I3(\malu_reg[19] ),
        .I4(douta[30]),
        .I5(\mlmem_reg[2] [1]),
        .O(mmo[15]));
  LUT6 #(
    .INIT(64'h0300030077004400)) 
    \wmo[31]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\wmo_reg[31] ),
        .I3(\malu_reg[19] ),
        .I4(d_4byte_1111),
        .I5(\mlmem_reg[2] [1]),
        .O(mmo[16]));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \wmo[31]_i_2 
       (.I0(d_4byte_1111),
        .I1(Q[1]),
        .I2(\mlmem_reg[2] [2]),
        .I3(douta[15]),
        .I4(Q[0]),
        .I5(\wmo[31]_i_4_n_0 ),
        .O(\wmo_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFF4744FFFF4777)) 
    \wmo[31]_i_3 
       (.I0(d_4byte_1111),
        .I1(Q[1]),
        .I2(douta[23]),
        .I3(Q[0]),
        .I4(\mlmem_reg[2] [2]),
        .I5(douta[15]),
        .O(\wmo_reg[31] ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \wmo[31]_i_4 
       (.I0(douta[23]),
        .I1(Q[1]),
        .I2(\mlmem_reg[2] [2]),
        .I3(douta[7]),
        .O(\wmo[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \wmo[7]_i_5 
       (.I0(d_4byte_1111),
        .I1(Q[1]),
        .I2(douta[15]),
        .I3(Q[0]),
        .I4(douta[23]),
        .O(\wmo_reg[7] ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \wmo[8]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\mlmem_reg[2] [1]),
        .I3(\wmo[8]_i_2_n_0 ),
        .I4(\malu_reg[19] ),
        .I5(\malu_reg[4] [0]),
        .O(mmo[0]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \wmo[8]_i_2 
       (.I0(douta[24]),
        .I1(Q[1]),
        .I2(douta[16]),
        .I3(douta[8]),
        .I4(\mlmem_reg[1] ),
        .I5(\mlmem_reg[2] [0]),
        .O(\wmo[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF040000)) 
    \wmo[9]_i_1 
       (.I0(\wmo_reg[15] ),
        .I1(\mlmem_reg[2] [0]),
        .I2(\mlmem_reg[2] [1]),
        .I3(\wmo[9]_i_2_n_0 ),
        .I4(\malu_reg[19] ),
        .I5(\malu_reg[4] [1]),
        .O(mmo[1]));
  LUT6 #(
    .INIT(64'h00000000B8B8FF00)) 
    \wmo[9]_i_2 
       (.I0(douta[25]),
        .I1(Q[1]),
        .I2(douta[17]),
        .I3(douta[9]),
        .I4(\mlmem_reg[1] ),
        .I5(\mlmem_reg[2] [0]),
        .O(\wmo[9]_i_2_n_0 ));
  (* CHECK_LICENSE_TYPE = "blk_mem_gen_0,blk_mem_gen_v8_3_3,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_3_3,Vivado 2016.2" *) 
  blk_mem_gen_0 your_instance_name
       (.addra(Q[15:2]),
        .clka(CLK),
        .dina(\mb_reg[31] ),
        .douta({d_4byte_1111,douta}),
        .ena(1'b1),
        .wea(wea));
endmodule

module pipemwreg
   (E,
    Q,
    \register_reg[2][0] ,
    \register_reg[3][0] ,
    \register_reg[4][0] ,
    \register_reg[5][0] ,
    \register_reg[6][0] ,
    \register_reg[7][0] ,
    \register_reg[8][0] ,
    \register_reg[9][0] ,
    \register_reg[10][0] ,
    \register_reg[11][0] ,
    \register_reg[12][0] ,
    \register_reg[13][0] ,
    \register_reg[14][0] ,
    \register_reg[15][0] ,
    \register_reg[16][0] ,
    \register_reg[17][0] ,
    \register_reg[18][0] ,
    \register_reg[19][0] ,
    \register_reg[20][0] ,
    \register_reg[21][0] ,
    \register_reg[22][0] ,
    \register_reg[23][0] ,
    \register_reg[24][0] ,
    \register_reg[25][0] ,
    \register_reg[26][0] ,
    \register_reg[27][0] ,
    \register_reg[28][0] ,
    \register_reg[29][0] ,
    \register_reg[30][0] ,
    \register_reg[31][0] ,
    wm2reg,
    \register_reg[30][31] ,
    \register_reg[30][31]_0 ,
    mwreg,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG,
    mm2reg,
    D,
    \malu_reg[31] ,
    \mrn_reg[4] );
  output [0:0]E;
  output [4:0]Q;
  output [0:0]\register_reg[2][0] ;
  output [0:0]\register_reg[3][0] ;
  output [0:0]\register_reg[4][0] ;
  output [0:0]\register_reg[5][0] ;
  output [0:0]\register_reg[6][0] ;
  output [0:0]\register_reg[7][0] ;
  output [0:0]\register_reg[8][0] ;
  output [0:0]\register_reg[9][0] ;
  output [0:0]\register_reg[10][0] ;
  output [0:0]\register_reg[11][0] ;
  output [0:0]\register_reg[12][0] ;
  output [0:0]\register_reg[13][0] ;
  output [0:0]\register_reg[14][0] ;
  output [0:0]\register_reg[15][0] ;
  output [0:0]\register_reg[16][0] ;
  output [0:0]\register_reg[17][0] ;
  output [0:0]\register_reg[18][0] ;
  output [0:0]\register_reg[19][0] ;
  output [0:0]\register_reg[20][0] ;
  output [0:0]\register_reg[21][0] ;
  output [0:0]\register_reg[22][0] ;
  output [0:0]\register_reg[23][0] ;
  output [0:0]\register_reg[24][0] ;
  output [0:0]\register_reg[25][0] ;
  output [0:0]\register_reg[26][0] ;
  output [0:0]\register_reg[27][0] ;
  output [0:0]\register_reg[28][0] ;
  output [0:0]\register_reg[29][0] ;
  output [0:0]\register_reg[30][0] ;
  output [0:0]\register_reg[31][0] ;
  output wm2reg;
  output [31:0]\register_reg[30][31] ;
  output [31:0]\register_reg[30][31]_0 ;
  input mwreg;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;
  input mm2reg;
  input [31:0]D;
  input [31:0]\malu_reg[31] ;
  input [4:0]\mrn_reg[4] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire clock_OBUF_BUFG;
  wire [31:0]\malu_reg[31] ;
  wire mm2reg;
  wire [4:0]\mrn_reg[4] ;
  wire mwreg;
  wire [0:0]\register_reg[10][0] ;
  wire [0:0]\register_reg[11][0] ;
  wire [0:0]\register_reg[12][0] ;
  wire [0:0]\register_reg[13][0] ;
  wire [0:0]\register_reg[14][0] ;
  wire [0:0]\register_reg[15][0] ;
  wire [0:0]\register_reg[16][0] ;
  wire [0:0]\register_reg[17][0] ;
  wire [0:0]\register_reg[18][0] ;
  wire [0:0]\register_reg[19][0] ;
  wire [0:0]\register_reg[20][0] ;
  wire [0:0]\register_reg[21][0] ;
  wire [0:0]\register_reg[22][0] ;
  wire [0:0]\register_reg[23][0] ;
  wire [0:0]\register_reg[24][0] ;
  wire [0:0]\register_reg[25][0] ;
  wire [0:0]\register_reg[26][0] ;
  wire [0:0]\register_reg[27][0] ;
  wire [0:0]\register_reg[28][0] ;
  wire [0:0]\register_reg[29][0] ;
  wire [0:0]\register_reg[2][0] ;
  wire [0:0]\register_reg[30][0] ;
  wire [31:0]\register_reg[30][31] ;
  wire [31:0]\register_reg[30][31]_0 ;
  wire [0:0]\register_reg[31][0] ;
  wire [0:0]\register_reg[3][0] ;
  wire [0:0]\register_reg[4][0] ;
  wire [0:0]\register_reg[5][0] ;
  wire [0:0]\register_reg[6][0] ;
  wire [0:0]\register_reg[7][0] ;
  wire [0:0]\register_reg[8][0] ;
  wire [0:0]\register_reg[9][0] ;
  wire reset_IBUF_BUFG;
  wire wm2reg;
  wire wwreg;

  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[10][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\register_reg[10][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[11][31]_i_1 
       (.I0(wwreg),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\register_reg[11][0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[12][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\register_reg[12][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[13][31]_i_1 
       (.I0(wwreg),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\register_reg[13][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[14][31]_i_1 
       (.I0(wwreg),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\register_reg[14][0] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \register[15][31]_i_1 
       (.I0(wwreg),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\register_reg[15][0] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \register[16][31]_i_1 
       (.I0(wwreg),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\register_reg[16][0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[17][31]_i_1 
       (.I0(wwreg),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\register_reg[17][0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[18][31]_i_1 
       (.I0(wwreg),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\register_reg[18][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[19][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\register_reg[19][0] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \register[1][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[20][31]_i_1 
       (.I0(wwreg),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\register_reg[20][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[21][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\register_reg[21][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[22][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\register_reg[22][0] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \register[23][31]_i_1 
       (.I0(wwreg),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\register_reg[23][0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[24][31]_i_1 
       (.I0(wwreg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\register_reg[24][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[25][31]_i_1 
       (.I0(wwreg),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\register_reg[25][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[26][31]_i_1 
       (.I0(wwreg),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\register_reg[26][0] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \register[27][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\register_reg[27][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[28][31]_i_1 
       (.I0(wwreg),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\register_reg[28][0] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \register[29][31]_i_1 
       (.I0(wwreg),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\register_reg[29][0] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \register[2][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\register_reg[2][0] ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \register[30][31]_i_1 
       (.I0(wwreg),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\register_reg[30][0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \register[31][31]_i_1 
       (.I0(wwreg),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\register_reg[31][0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[3][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\register_reg[3][0] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \register[4][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\register_reg[4][0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[5][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\register_reg[5][0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[6][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\register_reg[6][0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \register[7][31]_i_1 
       (.I0(wwreg),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\register_reg[7][0] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \register[8][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\register_reg[8][0] ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \register[9][31]_i_1 
       (.I0(wwreg),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\register_reg[9][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [0]),
        .Q(\register_reg[30][31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [10]),
        .Q(\register_reg[30][31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [11]),
        .Q(\register_reg[30][31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [12]),
        .Q(\register_reg[30][31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [13]),
        .Q(\register_reg[30][31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [14]),
        .Q(\register_reg[30][31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [15]),
        .Q(\register_reg[30][31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [16]),
        .Q(\register_reg[30][31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [17]),
        .Q(\register_reg[30][31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [18]),
        .Q(\register_reg[30][31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [19]),
        .Q(\register_reg[30][31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [1]),
        .Q(\register_reg[30][31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [20]),
        .Q(\register_reg[30][31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [21]),
        .Q(\register_reg[30][31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [22]),
        .Q(\register_reg[30][31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [23]),
        .Q(\register_reg[30][31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [24]),
        .Q(\register_reg[30][31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [25]),
        .Q(\register_reg[30][31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[26] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [26]),
        .Q(\register_reg[30][31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[27] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [27]),
        .Q(\register_reg[30][31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[28] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [28]),
        .Q(\register_reg[30][31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[29] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [29]),
        .Q(\register_reg[30][31]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [2]),
        .Q(\register_reg[30][31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[30] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [30]),
        .Q(\register_reg[30][31]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [31]),
        .Q(\register_reg[30][31]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [3]),
        .Q(\register_reg[30][31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [4]),
        .Q(\register_reg[30][31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [5]),
        .Q(\register_reg[30][31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [6]),
        .Q(\register_reg[30][31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [7]),
        .Q(\register_reg[30][31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [8]),
        .Q(\register_reg[30][31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \walu_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\malu_reg[31] [9]),
        .Q(\register_reg[30][31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    wm2reg_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(mm2reg),
        .Q(wm2reg));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[30][31] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[10] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[30][31] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[11] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[30][31] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[12] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[30][31] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[13] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[30][31] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[14] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[30][31] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[15] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[30][31] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[16] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[30][31] [16]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[17] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[30][31] [17]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[18] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[30][31] [18]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[19] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[30][31] [19]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[30][31] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[20] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[30][31] [20]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[21] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[30][31] [21]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[22] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[30][31] [22]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[23] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[30][31] [23]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[24] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[30][31] [24]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[25] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[30][31] [25]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[26] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[30][31] [26]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[27] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[30][31] [27]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[28] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[30][31] [28]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[29] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[30][31] [29]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[30][31] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[30] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[30][31] [30]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[31] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[30][31] [31]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[30][31] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[30][31] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[5] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[30][31] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[6] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[30][31] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[7] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[30][31] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[8] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[30][31] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \wmo_reg[9] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[30][31] [9]));
  FDCE #(
    .INIT(1'b0)) 
    \wrn_reg[0] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\mrn_reg[4] [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wrn_reg[1] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\mrn_reg[4] [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wrn_reg[2] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\mrn_reg[4] [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wrn_reg[3] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\mrn_reg[4] [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wrn_reg[4] 
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(\mrn_reg[4] [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    wwreg_reg
       (.C(clock_OBUF_BUFG),
        .CE(1'b1),
        .CLR(reset_IBUF_BUFG),
        .D(mwreg),
        .Q(wwreg));
endmodule

module pipepc
   (\q_reg[3] ,
    Q,
    \q_reg[4] ,
    \q_reg[5] ,
    \q_reg[6] ,
    \q_reg[8] ,
    \q_reg[9] ,
    \q_reg[10] ,
    \q_reg[13] ,
    \q_reg[14] ,
    \q_reg[16] ,
    \q_reg[17] ,
    \q_reg[18] ,
    \q_reg[21] ,
    \q_reg[22] ,
    \q_reg[24] ,
    \q_reg[25] ,
    \q_reg[26] ,
    \q_reg[29] ,
    \q_reg[30] ,
    pc4_OBUF,
    da_OBUF,
    pcsource,
    E,
    D,
    clock_OBUF_BUFG,
    reset_IBUF_BUFG);
  output \q_reg[3] ;
  output [31:0]Q;
  output \q_reg[4] ;
  output \q_reg[5] ;
  output \q_reg[6] ;
  output \q_reg[8] ;
  output \q_reg[9] ;
  output \q_reg[10] ;
  output \q_reg[13] ;
  output \q_reg[14] ;
  output \q_reg[16] ;
  output \q_reg[17] ;
  output \q_reg[18] ;
  output \q_reg[21] ;
  output \q_reg[22] ;
  output \q_reg[24] ;
  output \q_reg[25] ;
  output \q_reg[26] ;
  output \q_reg[29] ;
  output \q_reg[30] ;
  output [29:0]pc4_OBUF;
  input [18:0]da_OBUF;
  input [0:0]pcsource;
  input [0:0]E;
  input [31:0]D;
  input clock_OBUF_BUFG;
  input reset_IBUF_BUFG;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire clock_OBUF_BUFG;
  wire [18:0]da_OBUF;
  wire [29:0]pc4_OBUF;
  wire [0:0]pcsource;
  wire \q_reg[10] ;
  wire \q_reg[13] ;
  wire \q_reg[14] ;
  wire \q_reg[16] ;
  wire \q_reg[17] ;
  wire \q_reg[18] ;
  wire \q_reg[21] ;
  wire \q_reg[22] ;
  wire \q_reg[24] ;
  wire \q_reg[25] ;
  wire \q_reg[26] ;
  wire \q_reg[29] ;
  wire \q_reg[30] ;
  wire \q_reg[3] ;
  wire \q_reg[4] ;
  wire \q_reg[5] ;
  wire \q_reg[6] ;
  wire \q_reg[8] ;
  wire \q_reg[9] ;
  wire reset_IBUF_BUFG;

  dffe32 program_counter
       (.D(D),
        .E(E),
        .Q(Q),
        .clock_OBUF_BUFG(clock_OBUF_BUFG),
        .da_OBUF(da_OBUF),
        .pc4_OBUF(pc4_OBUF),
        .pcsource(pcsource),
        .\q_reg[10]_0 (\q_reg[10] ),
        .\q_reg[13]_0 (\q_reg[13] ),
        .\q_reg[14]_0 (\q_reg[14] ),
        .\q_reg[16]_0 (\q_reg[16] ),
        .\q_reg[17]_0 (\q_reg[17] ),
        .\q_reg[18]_0 (\q_reg[18] ),
        .\q_reg[21]_0 (\q_reg[21] ),
        .\q_reg[22]_0 (\q_reg[22] ),
        .\q_reg[24]_0 (\q_reg[24] ),
        .\q_reg[25]_0 (\q_reg[25] ),
        .\q_reg[26]_0 (\q_reg[26] ),
        .\q_reg[29]_0 (\q_reg[29] ),
        .\q_reg[30]_0 (\q_reg[30] ),
        .\q_reg[3]_0 (\q_reg[3] ),
        .\q_reg[4]_0 (\q_reg[4] ),
        .\q_reg[5]_0 (\q_reg[5] ),
        .\q_reg[6]_0 (\q_reg[6] ),
        .\q_reg[8]_0 (\q_reg[8] ),
        .\q_reg[9]_0 (\q_reg[9] ),
        .reset_IBUF_BUFG(reset_IBUF_BUFG));
endmodule

module regfile
   (\q_reg[1] ,
    \ea_reg[4] ,
    \ea_reg[5] ,
    \ea_reg[6] ,
    \ea_reg[7] ,
    \ea_reg[8] ,
    \ea_reg[11] ,
    \ea_reg[13] ,
    \ea_reg[14] ,
    \q_reg[1]_0 ,
    \q_reg[1]_1 ,
    \q_reg[1]_2 ,
    \q_reg[1]_3 ,
    \q_reg[1]_4 ,
    \eb_reg[4] ,
    \eb_reg[5] ,
    \eb_reg[6] ,
    \eb_reg[7] ,
    \eb_reg[13] ,
    \eb_reg[14] ,
    \q_reg[1]_5 ,
    qa,
    \q_reg[1]_6 ,
    \q_reg[1]_7 ,
    qb,
    \q_reg[1]_8 ,
    \q_reg[1]_9 ,
    \q_reg[1]_10 ,
    \q_reg[1]_11 ,
    Q,
    em2reg_reg,
    \q_reg[25] ,
    em2reg_reg_0,
    \q_reg[22]_rep__0 ,
    \q_reg[21]_rep__0 ,
    \q_reg[22]_rep ,
    \q_reg[21]_rep ,
    \q_reg[17]_rep ,
    \q_reg[16]_rep__0 ,
    \q_reg[16]_rep ,
    \q_reg[17]_rep__0 ,
    E,
    D,
    CLK,
    reset_IBUF_BUFG,
    wwreg_reg,
    wwreg_reg_0,
    wwreg_reg_1,
    wwreg_reg_2,
    wwreg_reg_3,
    wwreg_reg_4,
    wwreg_reg_5,
    wwreg_reg_6,
    wwreg_reg_7,
    wwreg_reg_8,
    wwreg_reg_9,
    wwreg_reg_10,
    wwreg_reg_11,
    wwreg_reg_12,
    wwreg_reg_13,
    wwreg_reg_14,
    wwreg_reg_15,
    wwreg_reg_16,
    wwreg_reg_17,
    wwreg_reg_18,
    wwreg_reg_19,
    wwreg_reg_20,
    wwreg_reg_21,
    wwreg_reg_22,
    wwreg_reg_23,
    wwreg_reg_24,
    wwreg_reg_25,
    wwreg_reg_26,
    wwreg_reg_27,
    wwreg_reg_28);
  output \q_reg[1] ;
  output \ea_reg[4] ;
  output \ea_reg[5] ;
  output \ea_reg[6] ;
  output \ea_reg[7] ;
  output \ea_reg[8] ;
  output \ea_reg[11] ;
  output \ea_reg[13] ;
  output \ea_reg[14] ;
  output \q_reg[1]_0 ;
  output \q_reg[1]_1 ;
  output \q_reg[1]_2 ;
  output \q_reg[1]_3 ;
  output \q_reg[1]_4 ;
  output \eb_reg[4] ;
  output \eb_reg[5] ;
  output \eb_reg[6] ;
  output \eb_reg[7] ;
  output \eb_reg[13] ;
  output \eb_reg[14] ;
  output \q_reg[1]_5 ;
  output [23:0]qa;
  output \q_reg[1]_6 ;
  output \q_reg[1]_7 ;
  output [25:0]qb;
  output \q_reg[1]_8 ;
  output \q_reg[1]_9 ;
  output \q_reg[1]_10 ;
  output \q_reg[1]_11 ;
  input [10:0]Q;
  input [0:0]em2reg_reg;
  input [9:0]\q_reg[25] ;
  input [0:0]em2reg_reg_0;
  input \q_reg[22]_rep__0 ;
  input \q_reg[21]_rep__0 ;
  input \q_reg[22]_rep ;
  input \q_reg[21]_rep ;
  input \q_reg[17]_rep ;
  input \q_reg[16]_rep__0 ;
  input \q_reg[16]_rep ;
  input \q_reg[17]_rep__0 ;
  input [0:0]E;
  input [31:0]D;
  input CLK;
  input reset_IBUF_BUFG;
  input [0:0]wwreg_reg;
  input [0:0]wwreg_reg_0;
  input [0:0]wwreg_reg_1;
  input [0:0]wwreg_reg_2;
  input [0:0]wwreg_reg_3;
  input [0:0]wwreg_reg_4;
  input [0:0]wwreg_reg_5;
  input [0:0]wwreg_reg_6;
  input [0:0]wwreg_reg_7;
  input [0:0]wwreg_reg_8;
  input [0:0]wwreg_reg_9;
  input [0:0]wwreg_reg_10;
  input [0:0]wwreg_reg_11;
  input [0:0]wwreg_reg_12;
  input [0:0]wwreg_reg_13;
  input [0:0]wwreg_reg_14;
  input [0:0]wwreg_reg_15;
  input [0:0]wwreg_reg_16;
  input [0:0]wwreg_reg_17;
  input [0:0]wwreg_reg_18;
  input [0:0]wwreg_reg_19;
  input [0:0]wwreg_reg_20;
  input [0:0]wwreg_reg_21;
  input [0:0]wwreg_reg_22;
  input [0:0]wwreg_reg_23;
  input [0:0]wwreg_reg_24;
  input [0:0]wwreg_reg_25;
  input [0:0]wwreg_reg_26;
  input [0:0]wwreg_reg_27;
  input [0:0]wwreg_reg_28;

  wire CLK;
  wire [31:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire \da_OBUF[0]_inst_i_10_n_0 ;
  wire \da_OBUF[0]_inst_i_11_n_0 ;
  wire \da_OBUF[0]_inst_i_12_n_0 ;
  wire \da_OBUF[0]_inst_i_13_n_0 ;
  wire \da_OBUF[0]_inst_i_14_n_0 ;
  wire \da_OBUF[0]_inst_i_3_n_0 ;
  wire \da_OBUF[0]_inst_i_4_n_0 ;
  wire \da_OBUF[0]_inst_i_5_n_0 ;
  wire \da_OBUF[0]_inst_i_6_n_0 ;
  wire \da_OBUF[0]_inst_i_7_n_0 ;
  wire \da_OBUF[0]_inst_i_8_n_0 ;
  wire \da_OBUF[0]_inst_i_9_n_0 ;
  wire \da_OBUF[10]_inst_i_10_n_0 ;
  wire \da_OBUF[10]_inst_i_11_n_0 ;
  wire \da_OBUF[10]_inst_i_12_n_0 ;
  wire \da_OBUF[10]_inst_i_13_n_0 ;
  wire \da_OBUF[10]_inst_i_14_n_0 ;
  wire \da_OBUF[10]_inst_i_3_n_0 ;
  wire \da_OBUF[10]_inst_i_4_n_0 ;
  wire \da_OBUF[10]_inst_i_5_n_0 ;
  wire \da_OBUF[10]_inst_i_6_n_0 ;
  wire \da_OBUF[10]_inst_i_7_n_0 ;
  wire \da_OBUF[10]_inst_i_8_n_0 ;
  wire \da_OBUF[10]_inst_i_9_n_0 ;
  wire \da_OBUF[11]_inst_i_11_n_0 ;
  wire \da_OBUF[11]_inst_i_12_n_0 ;
  wire \da_OBUF[11]_inst_i_13_n_0 ;
  wire \da_OBUF[11]_inst_i_14_n_0 ;
  wire \da_OBUF[11]_inst_i_16_n_0 ;
  wire \da_OBUF[11]_inst_i_17_n_0 ;
  wire \da_OBUF[11]_inst_i_18_n_0 ;
  wire \da_OBUF[11]_inst_i_19_n_0 ;
  wire \da_OBUF[11]_inst_i_20_n_0 ;
  wire \da_OBUF[11]_inst_i_21_n_0 ;
  wire \da_OBUF[11]_inst_i_22_n_0 ;
  wire \da_OBUF[11]_inst_i_23_n_0 ;
  wire \da_OBUF[11]_inst_i_7_n_0 ;
  wire \da_OBUF[11]_inst_i_8_n_0 ;
  wire \da_OBUF[12]_inst_i_10_n_0 ;
  wire \da_OBUF[12]_inst_i_11_n_0 ;
  wire \da_OBUF[12]_inst_i_12_n_0 ;
  wire \da_OBUF[12]_inst_i_13_n_0 ;
  wire \da_OBUF[12]_inst_i_14_n_0 ;
  wire \da_OBUF[12]_inst_i_3_n_0 ;
  wire \da_OBUF[12]_inst_i_4_n_0 ;
  wire \da_OBUF[12]_inst_i_5_n_0 ;
  wire \da_OBUF[12]_inst_i_6_n_0 ;
  wire \da_OBUF[12]_inst_i_7_n_0 ;
  wire \da_OBUF[12]_inst_i_8_n_0 ;
  wire \da_OBUF[12]_inst_i_9_n_0 ;
  wire \da_OBUF[13]_inst_i_10_n_0 ;
  wire \da_OBUF[13]_inst_i_11_n_0 ;
  wire \da_OBUF[13]_inst_i_12_n_0 ;
  wire \da_OBUF[13]_inst_i_13_n_0 ;
  wire \da_OBUF[13]_inst_i_14_n_0 ;
  wire \da_OBUF[13]_inst_i_15_n_0 ;
  wire \da_OBUF[13]_inst_i_16_n_0 ;
  wire \da_OBUF[13]_inst_i_17_n_0 ;
  wire \da_OBUF[13]_inst_i_18_n_0 ;
  wire \da_OBUF[13]_inst_i_5_n_0 ;
  wire \da_OBUF[13]_inst_i_6_n_0 ;
  wire \da_OBUF[13]_inst_i_7_n_0 ;
  wire \da_OBUF[13]_inst_i_8_n_0 ;
  wire \da_OBUF[13]_inst_i_9_n_0 ;
  wire \da_OBUF[14]_inst_i_10_n_0 ;
  wire \da_OBUF[14]_inst_i_11_n_0 ;
  wire \da_OBUF[14]_inst_i_12_n_0 ;
  wire \da_OBUF[14]_inst_i_13_n_0 ;
  wire \da_OBUF[14]_inst_i_14_n_0 ;
  wire \da_OBUF[14]_inst_i_15_n_0 ;
  wire \da_OBUF[14]_inst_i_16_n_0 ;
  wire \da_OBUF[14]_inst_i_17_n_0 ;
  wire \da_OBUF[14]_inst_i_18_n_0 ;
  wire \da_OBUF[14]_inst_i_5_n_0 ;
  wire \da_OBUF[14]_inst_i_6_n_0 ;
  wire \da_OBUF[14]_inst_i_7_n_0 ;
  wire \da_OBUF[14]_inst_i_8_n_0 ;
  wire \da_OBUF[14]_inst_i_9_n_0 ;
  wire \da_OBUF[15]_inst_i_10_n_0 ;
  wire \da_OBUF[15]_inst_i_11_n_0 ;
  wire \da_OBUF[15]_inst_i_12_n_0 ;
  wire \da_OBUF[15]_inst_i_13_n_0 ;
  wire \da_OBUF[15]_inst_i_14_n_0 ;
  wire \da_OBUF[15]_inst_i_3_n_0 ;
  wire \da_OBUF[15]_inst_i_4_n_0 ;
  wire \da_OBUF[15]_inst_i_5_n_0 ;
  wire \da_OBUF[15]_inst_i_6_n_0 ;
  wire \da_OBUF[15]_inst_i_7_n_0 ;
  wire \da_OBUF[15]_inst_i_8_n_0 ;
  wire \da_OBUF[15]_inst_i_9_n_0 ;
  wire \da_OBUF[16]_inst_i_10_n_0 ;
  wire \da_OBUF[16]_inst_i_11_n_0 ;
  wire \da_OBUF[16]_inst_i_12_n_0 ;
  wire \da_OBUF[16]_inst_i_13_n_0 ;
  wire \da_OBUF[16]_inst_i_14_n_0 ;
  wire \da_OBUF[16]_inst_i_3_n_0 ;
  wire \da_OBUF[16]_inst_i_4_n_0 ;
  wire \da_OBUF[16]_inst_i_5_n_0 ;
  wire \da_OBUF[16]_inst_i_6_n_0 ;
  wire \da_OBUF[16]_inst_i_7_n_0 ;
  wire \da_OBUF[16]_inst_i_8_n_0 ;
  wire \da_OBUF[16]_inst_i_9_n_0 ;
  wire \da_OBUF[17]_inst_i_10_n_0 ;
  wire \da_OBUF[17]_inst_i_11_n_0 ;
  wire \da_OBUF[17]_inst_i_12_n_0 ;
  wire \da_OBUF[17]_inst_i_13_n_0 ;
  wire \da_OBUF[17]_inst_i_14_n_0 ;
  wire \da_OBUF[17]_inst_i_3_n_0 ;
  wire \da_OBUF[17]_inst_i_4_n_0 ;
  wire \da_OBUF[17]_inst_i_5_n_0 ;
  wire \da_OBUF[17]_inst_i_6_n_0 ;
  wire \da_OBUF[17]_inst_i_7_n_0 ;
  wire \da_OBUF[17]_inst_i_8_n_0 ;
  wire \da_OBUF[17]_inst_i_9_n_0 ;
  wire \da_OBUF[18]_inst_i_10_n_0 ;
  wire \da_OBUF[18]_inst_i_11_n_0 ;
  wire \da_OBUF[18]_inst_i_12_n_0 ;
  wire \da_OBUF[18]_inst_i_13_n_0 ;
  wire \da_OBUF[18]_inst_i_14_n_0 ;
  wire \da_OBUF[18]_inst_i_3_n_0 ;
  wire \da_OBUF[18]_inst_i_4_n_0 ;
  wire \da_OBUF[18]_inst_i_5_n_0 ;
  wire \da_OBUF[18]_inst_i_6_n_0 ;
  wire \da_OBUF[18]_inst_i_7_n_0 ;
  wire \da_OBUF[18]_inst_i_8_n_0 ;
  wire \da_OBUF[18]_inst_i_9_n_0 ;
  wire \da_OBUF[19]_inst_i_10_n_0 ;
  wire \da_OBUF[19]_inst_i_11_n_0 ;
  wire \da_OBUF[19]_inst_i_12_n_0 ;
  wire \da_OBUF[19]_inst_i_13_n_0 ;
  wire \da_OBUF[19]_inst_i_14_n_0 ;
  wire \da_OBUF[19]_inst_i_3_n_0 ;
  wire \da_OBUF[19]_inst_i_4_n_0 ;
  wire \da_OBUF[19]_inst_i_5_n_0 ;
  wire \da_OBUF[19]_inst_i_6_n_0 ;
  wire \da_OBUF[19]_inst_i_7_n_0 ;
  wire \da_OBUF[19]_inst_i_8_n_0 ;
  wire \da_OBUF[19]_inst_i_9_n_0 ;
  wire \da_OBUF[1]_inst_i_10_n_0 ;
  wire \da_OBUF[1]_inst_i_11_n_0 ;
  wire \da_OBUF[1]_inst_i_12_n_0 ;
  wire \da_OBUF[1]_inst_i_13_n_0 ;
  wire \da_OBUF[1]_inst_i_14_n_0 ;
  wire \da_OBUF[1]_inst_i_3_n_0 ;
  wire \da_OBUF[1]_inst_i_4_n_0 ;
  wire \da_OBUF[1]_inst_i_5_n_0 ;
  wire \da_OBUF[1]_inst_i_6_n_0 ;
  wire \da_OBUF[1]_inst_i_7_n_0 ;
  wire \da_OBUF[1]_inst_i_8_n_0 ;
  wire \da_OBUF[1]_inst_i_9_n_0 ;
  wire \da_OBUF[20]_inst_i_10_n_0 ;
  wire \da_OBUF[20]_inst_i_11_n_0 ;
  wire \da_OBUF[20]_inst_i_12_n_0 ;
  wire \da_OBUF[20]_inst_i_13_n_0 ;
  wire \da_OBUF[20]_inst_i_14_n_0 ;
  wire \da_OBUF[20]_inst_i_3_n_0 ;
  wire \da_OBUF[20]_inst_i_4_n_0 ;
  wire \da_OBUF[20]_inst_i_5_n_0 ;
  wire \da_OBUF[20]_inst_i_6_n_0 ;
  wire \da_OBUF[20]_inst_i_7_n_0 ;
  wire \da_OBUF[20]_inst_i_8_n_0 ;
  wire \da_OBUF[20]_inst_i_9_n_0 ;
  wire \da_OBUF[21]_inst_i_10_n_0 ;
  wire \da_OBUF[21]_inst_i_11_n_0 ;
  wire \da_OBUF[21]_inst_i_12_n_0 ;
  wire \da_OBUF[21]_inst_i_13_n_0 ;
  wire \da_OBUF[21]_inst_i_14_n_0 ;
  wire \da_OBUF[21]_inst_i_3_n_0 ;
  wire \da_OBUF[21]_inst_i_4_n_0 ;
  wire \da_OBUF[21]_inst_i_5_n_0 ;
  wire \da_OBUF[21]_inst_i_6_n_0 ;
  wire \da_OBUF[21]_inst_i_7_n_0 ;
  wire \da_OBUF[21]_inst_i_8_n_0 ;
  wire \da_OBUF[21]_inst_i_9_n_0 ;
  wire \da_OBUF[22]_inst_i_10_n_0 ;
  wire \da_OBUF[22]_inst_i_11_n_0 ;
  wire \da_OBUF[22]_inst_i_12_n_0 ;
  wire \da_OBUF[22]_inst_i_13_n_0 ;
  wire \da_OBUF[22]_inst_i_14_n_0 ;
  wire \da_OBUF[22]_inst_i_3_n_0 ;
  wire \da_OBUF[22]_inst_i_4_n_0 ;
  wire \da_OBUF[22]_inst_i_5_n_0 ;
  wire \da_OBUF[22]_inst_i_6_n_0 ;
  wire \da_OBUF[22]_inst_i_7_n_0 ;
  wire \da_OBUF[22]_inst_i_8_n_0 ;
  wire \da_OBUF[22]_inst_i_9_n_0 ;
  wire \da_OBUF[23]_inst_i_10_n_0 ;
  wire \da_OBUF[23]_inst_i_11_n_0 ;
  wire \da_OBUF[23]_inst_i_12_n_0 ;
  wire \da_OBUF[23]_inst_i_13_n_0 ;
  wire \da_OBUF[23]_inst_i_14_n_0 ;
  wire \da_OBUF[23]_inst_i_3_n_0 ;
  wire \da_OBUF[23]_inst_i_4_n_0 ;
  wire \da_OBUF[23]_inst_i_5_n_0 ;
  wire \da_OBUF[23]_inst_i_6_n_0 ;
  wire \da_OBUF[23]_inst_i_7_n_0 ;
  wire \da_OBUF[23]_inst_i_8_n_0 ;
  wire \da_OBUF[23]_inst_i_9_n_0 ;
  wire \da_OBUF[24]_inst_i_10_n_0 ;
  wire \da_OBUF[24]_inst_i_11_n_0 ;
  wire \da_OBUF[24]_inst_i_12_n_0 ;
  wire \da_OBUF[24]_inst_i_13_n_0 ;
  wire \da_OBUF[24]_inst_i_14_n_0 ;
  wire \da_OBUF[24]_inst_i_3_n_0 ;
  wire \da_OBUF[24]_inst_i_4_n_0 ;
  wire \da_OBUF[24]_inst_i_5_n_0 ;
  wire \da_OBUF[24]_inst_i_6_n_0 ;
  wire \da_OBUF[24]_inst_i_7_n_0 ;
  wire \da_OBUF[24]_inst_i_8_n_0 ;
  wire \da_OBUF[24]_inst_i_9_n_0 ;
  wire \da_OBUF[25]_inst_i_10_n_0 ;
  wire \da_OBUF[25]_inst_i_11_n_0 ;
  wire \da_OBUF[25]_inst_i_12_n_0 ;
  wire \da_OBUF[25]_inst_i_13_n_0 ;
  wire \da_OBUF[25]_inst_i_14_n_0 ;
  wire \da_OBUF[25]_inst_i_3_n_0 ;
  wire \da_OBUF[25]_inst_i_4_n_0 ;
  wire \da_OBUF[25]_inst_i_5_n_0 ;
  wire \da_OBUF[25]_inst_i_6_n_0 ;
  wire \da_OBUF[25]_inst_i_7_n_0 ;
  wire \da_OBUF[25]_inst_i_8_n_0 ;
  wire \da_OBUF[25]_inst_i_9_n_0 ;
  wire \da_OBUF[26]_inst_i_10_n_0 ;
  wire \da_OBUF[26]_inst_i_11_n_0 ;
  wire \da_OBUF[26]_inst_i_12_n_0 ;
  wire \da_OBUF[26]_inst_i_13_n_0 ;
  wire \da_OBUF[26]_inst_i_14_n_0 ;
  wire \da_OBUF[26]_inst_i_3_n_0 ;
  wire \da_OBUF[26]_inst_i_4_n_0 ;
  wire \da_OBUF[26]_inst_i_5_n_0 ;
  wire \da_OBUF[26]_inst_i_6_n_0 ;
  wire \da_OBUF[26]_inst_i_7_n_0 ;
  wire \da_OBUF[26]_inst_i_8_n_0 ;
  wire \da_OBUF[26]_inst_i_9_n_0 ;
  wire \da_OBUF[27]_inst_i_10_n_0 ;
  wire \da_OBUF[27]_inst_i_11_n_0 ;
  wire \da_OBUF[27]_inst_i_12_n_0 ;
  wire \da_OBUF[27]_inst_i_13_n_0 ;
  wire \da_OBUF[27]_inst_i_14_n_0 ;
  wire \da_OBUF[27]_inst_i_3_n_0 ;
  wire \da_OBUF[27]_inst_i_4_n_0 ;
  wire \da_OBUF[27]_inst_i_5_n_0 ;
  wire \da_OBUF[27]_inst_i_6_n_0 ;
  wire \da_OBUF[27]_inst_i_7_n_0 ;
  wire \da_OBUF[27]_inst_i_8_n_0 ;
  wire \da_OBUF[27]_inst_i_9_n_0 ;
  wire \da_OBUF[28]_inst_i_10_n_0 ;
  wire \da_OBUF[28]_inst_i_11_n_0 ;
  wire \da_OBUF[28]_inst_i_12_n_0 ;
  wire \da_OBUF[28]_inst_i_13_n_0 ;
  wire \da_OBUF[28]_inst_i_14_n_0 ;
  wire \da_OBUF[28]_inst_i_3_n_0 ;
  wire \da_OBUF[28]_inst_i_4_n_0 ;
  wire \da_OBUF[28]_inst_i_5_n_0 ;
  wire \da_OBUF[28]_inst_i_6_n_0 ;
  wire \da_OBUF[28]_inst_i_7_n_0 ;
  wire \da_OBUF[28]_inst_i_8_n_0 ;
  wire \da_OBUF[28]_inst_i_9_n_0 ;
  wire \da_OBUF[29]_inst_i_10_n_0 ;
  wire \da_OBUF[29]_inst_i_11_n_0 ;
  wire \da_OBUF[29]_inst_i_12_n_0 ;
  wire \da_OBUF[29]_inst_i_13_n_0 ;
  wire \da_OBUF[29]_inst_i_14_n_0 ;
  wire \da_OBUF[29]_inst_i_3_n_0 ;
  wire \da_OBUF[29]_inst_i_4_n_0 ;
  wire \da_OBUF[29]_inst_i_5_n_0 ;
  wire \da_OBUF[29]_inst_i_6_n_0 ;
  wire \da_OBUF[29]_inst_i_7_n_0 ;
  wire \da_OBUF[29]_inst_i_8_n_0 ;
  wire \da_OBUF[29]_inst_i_9_n_0 ;
  wire \da_OBUF[2]_inst_i_10_n_0 ;
  wire \da_OBUF[2]_inst_i_11_n_0 ;
  wire \da_OBUF[2]_inst_i_12_n_0 ;
  wire \da_OBUF[2]_inst_i_13_n_0 ;
  wire \da_OBUF[2]_inst_i_14_n_0 ;
  wire \da_OBUF[2]_inst_i_3_n_0 ;
  wire \da_OBUF[2]_inst_i_4_n_0 ;
  wire \da_OBUF[2]_inst_i_5_n_0 ;
  wire \da_OBUF[2]_inst_i_6_n_0 ;
  wire \da_OBUF[2]_inst_i_7_n_0 ;
  wire \da_OBUF[2]_inst_i_8_n_0 ;
  wire \da_OBUF[2]_inst_i_9_n_0 ;
  wire \da_OBUF[30]_inst_i_10_n_0 ;
  wire \da_OBUF[30]_inst_i_11_n_0 ;
  wire \da_OBUF[30]_inst_i_12_n_0 ;
  wire \da_OBUF[30]_inst_i_13_n_0 ;
  wire \da_OBUF[30]_inst_i_14_n_0 ;
  wire \da_OBUF[30]_inst_i_3_n_0 ;
  wire \da_OBUF[30]_inst_i_4_n_0 ;
  wire \da_OBUF[30]_inst_i_5_n_0 ;
  wire \da_OBUF[30]_inst_i_6_n_0 ;
  wire \da_OBUF[30]_inst_i_7_n_0 ;
  wire \da_OBUF[30]_inst_i_8_n_0 ;
  wire \da_OBUF[30]_inst_i_9_n_0 ;
  wire \da_OBUF[31]_inst_i_12_n_0 ;
  wire \da_OBUF[31]_inst_i_13_n_0 ;
  wire \da_OBUF[31]_inst_i_14_n_0 ;
  wire \da_OBUF[31]_inst_i_15_n_0 ;
  wire \da_OBUF[31]_inst_i_16_n_0 ;
  wire \da_OBUF[31]_inst_i_17_n_0 ;
  wire \da_OBUF[31]_inst_i_18_n_0 ;
  wire \da_OBUF[31]_inst_i_19_n_0 ;
  wire \da_OBUF[31]_inst_i_6_n_0 ;
  wire \da_OBUF[31]_inst_i_7_n_0 ;
  wire \da_OBUF[31]_inst_i_8_n_0 ;
  wire \da_OBUF[31]_inst_i_9_n_0 ;
  wire \da_OBUF[3]_inst_i_10_n_0 ;
  wire \da_OBUF[3]_inst_i_11_n_0 ;
  wire \da_OBUF[3]_inst_i_12_n_0 ;
  wire \da_OBUF[3]_inst_i_13_n_0 ;
  wire \da_OBUF[3]_inst_i_14_n_0 ;
  wire \da_OBUF[3]_inst_i_3_n_0 ;
  wire \da_OBUF[3]_inst_i_4_n_0 ;
  wire \da_OBUF[3]_inst_i_5_n_0 ;
  wire \da_OBUF[3]_inst_i_6_n_0 ;
  wire \da_OBUF[3]_inst_i_7_n_0 ;
  wire \da_OBUF[3]_inst_i_8_n_0 ;
  wire \da_OBUF[3]_inst_i_9_n_0 ;
  wire \da_OBUF[4]_inst_i_10_n_0 ;
  wire \da_OBUF[4]_inst_i_11_n_0 ;
  wire \da_OBUF[4]_inst_i_12_n_0 ;
  wire \da_OBUF[4]_inst_i_13_n_0 ;
  wire \da_OBUF[4]_inst_i_14_n_0 ;
  wire \da_OBUF[4]_inst_i_15_n_0 ;
  wire \da_OBUF[4]_inst_i_16_n_0 ;
  wire \da_OBUF[4]_inst_i_17_n_0 ;
  wire \da_OBUF[4]_inst_i_4_n_0 ;
  wire \da_OBUF[4]_inst_i_5_n_0 ;
  wire \da_OBUF[4]_inst_i_6_n_0 ;
  wire \da_OBUF[4]_inst_i_7_n_0 ;
  wire \da_OBUF[4]_inst_i_8_n_0 ;
  wire \da_OBUF[4]_inst_i_9_n_0 ;
  wire \da_OBUF[5]_inst_i_10_n_0 ;
  wire \da_OBUF[5]_inst_i_11_n_0 ;
  wire \da_OBUF[5]_inst_i_12_n_0 ;
  wire \da_OBUF[5]_inst_i_13_n_0 ;
  wire \da_OBUF[5]_inst_i_14_n_0 ;
  wire \da_OBUF[5]_inst_i_15_n_0 ;
  wire \da_OBUF[5]_inst_i_16_n_0 ;
  wire \da_OBUF[5]_inst_i_17_n_0 ;
  wire \da_OBUF[5]_inst_i_18_n_0 ;
  wire \da_OBUF[5]_inst_i_5_n_0 ;
  wire \da_OBUF[5]_inst_i_6_n_0 ;
  wire \da_OBUF[5]_inst_i_7_n_0 ;
  wire \da_OBUF[5]_inst_i_8_n_0 ;
  wire \da_OBUF[5]_inst_i_9_n_0 ;
  wire \da_OBUF[6]_inst_i_10_n_0 ;
  wire \da_OBUF[6]_inst_i_11_n_0 ;
  wire \da_OBUF[6]_inst_i_12_n_0 ;
  wire \da_OBUF[6]_inst_i_13_n_0 ;
  wire \da_OBUF[6]_inst_i_14_n_0 ;
  wire \da_OBUF[6]_inst_i_15_n_0 ;
  wire \da_OBUF[6]_inst_i_16_n_0 ;
  wire \da_OBUF[6]_inst_i_17_n_0 ;
  wire \da_OBUF[6]_inst_i_18_n_0 ;
  wire \da_OBUF[6]_inst_i_5_n_0 ;
  wire \da_OBUF[6]_inst_i_6_n_0 ;
  wire \da_OBUF[6]_inst_i_7_n_0 ;
  wire \da_OBUF[6]_inst_i_8_n_0 ;
  wire \da_OBUF[6]_inst_i_9_n_0 ;
  wire \da_OBUF[7]_inst_i_10_n_0 ;
  wire \da_OBUF[7]_inst_i_11_n_0 ;
  wire \da_OBUF[7]_inst_i_12_n_0 ;
  wire \da_OBUF[7]_inst_i_13_n_0 ;
  wire \da_OBUF[7]_inst_i_14_n_0 ;
  wire \da_OBUF[7]_inst_i_15_n_0 ;
  wire \da_OBUF[7]_inst_i_16_n_0 ;
  wire \da_OBUF[7]_inst_i_17_n_0 ;
  wire \da_OBUF[7]_inst_i_18_n_0 ;
  wire \da_OBUF[7]_inst_i_5_n_0 ;
  wire \da_OBUF[7]_inst_i_6_n_0 ;
  wire \da_OBUF[7]_inst_i_7_n_0 ;
  wire \da_OBUF[7]_inst_i_8_n_0 ;
  wire \da_OBUF[7]_inst_i_9_n_0 ;
  wire \da_OBUF[8]_inst_i_10_n_0 ;
  wire \da_OBUF[8]_inst_i_11_n_0 ;
  wire \da_OBUF[8]_inst_i_12_n_0 ;
  wire \da_OBUF[8]_inst_i_13_n_0 ;
  wire \da_OBUF[8]_inst_i_14_n_0 ;
  wire \da_OBUF[8]_inst_i_15_n_0 ;
  wire \da_OBUF[8]_inst_i_16_n_0 ;
  wire \da_OBUF[8]_inst_i_17_n_0 ;
  wire \da_OBUF[8]_inst_i_18_n_0 ;
  wire \da_OBUF[8]_inst_i_5_n_0 ;
  wire \da_OBUF[8]_inst_i_6_n_0 ;
  wire \da_OBUF[8]_inst_i_7_n_0 ;
  wire \da_OBUF[8]_inst_i_8_n_0 ;
  wire \da_OBUF[8]_inst_i_9_n_0 ;
  wire \da_OBUF[9]_inst_i_10_n_0 ;
  wire \da_OBUF[9]_inst_i_11_n_0 ;
  wire \da_OBUF[9]_inst_i_12_n_0 ;
  wire \da_OBUF[9]_inst_i_13_n_0 ;
  wire \da_OBUF[9]_inst_i_14_n_0 ;
  wire \da_OBUF[9]_inst_i_3_n_0 ;
  wire \da_OBUF[9]_inst_i_4_n_0 ;
  wire \da_OBUF[9]_inst_i_5_n_0 ;
  wire \da_OBUF[9]_inst_i_6_n_0 ;
  wire \da_OBUF[9]_inst_i_7_n_0 ;
  wire \da_OBUF[9]_inst_i_8_n_0 ;
  wire \da_OBUF[9]_inst_i_9_n_0 ;
  wire \db_OBUF[0]_inst_i_10_n_0 ;
  wire \db_OBUF[0]_inst_i_11_n_0 ;
  wire \db_OBUF[0]_inst_i_12_n_0 ;
  wire \db_OBUF[0]_inst_i_13_n_0 ;
  wire \db_OBUF[0]_inst_i_14_n_0 ;
  wire \db_OBUF[0]_inst_i_3_n_0 ;
  wire \db_OBUF[0]_inst_i_4_n_0 ;
  wire \db_OBUF[0]_inst_i_5_n_0 ;
  wire \db_OBUF[0]_inst_i_6_n_0 ;
  wire \db_OBUF[0]_inst_i_7_n_0 ;
  wire \db_OBUF[0]_inst_i_8_n_0 ;
  wire \db_OBUF[0]_inst_i_9_n_0 ;
  wire \db_OBUF[10]_inst_i_10_n_0 ;
  wire \db_OBUF[10]_inst_i_11_n_0 ;
  wire \db_OBUF[10]_inst_i_12_n_0 ;
  wire \db_OBUF[10]_inst_i_13_n_0 ;
  wire \db_OBUF[10]_inst_i_14_n_0 ;
  wire \db_OBUF[10]_inst_i_3_n_0 ;
  wire \db_OBUF[10]_inst_i_4_n_0 ;
  wire \db_OBUF[10]_inst_i_5_n_0 ;
  wire \db_OBUF[10]_inst_i_6_n_0 ;
  wire \db_OBUF[10]_inst_i_7_n_0 ;
  wire \db_OBUF[10]_inst_i_8_n_0 ;
  wire \db_OBUF[10]_inst_i_9_n_0 ;
  wire \db_OBUF[11]_inst_i_10_n_0 ;
  wire \db_OBUF[11]_inst_i_11_n_0 ;
  wire \db_OBUF[11]_inst_i_12_n_0 ;
  wire \db_OBUF[11]_inst_i_13_n_0 ;
  wire \db_OBUF[11]_inst_i_14_n_0 ;
  wire \db_OBUF[11]_inst_i_3_n_0 ;
  wire \db_OBUF[11]_inst_i_4_n_0 ;
  wire \db_OBUF[11]_inst_i_5_n_0 ;
  wire \db_OBUF[11]_inst_i_6_n_0 ;
  wire \db_OBUF[11]_inst_i_7_n_0 ;
  wire \db_OBUF[11]_inst_i_8_n_0 ;
  wire \db_OBUF[11]_inst_i_9_n_0 ;
  wire \db_OBUF[12]_inst_i_10_n_0 ;
  wire \db_OBUF[12]_inst_i_11_n_0 ;
  wire \db_OBUF[12]_inst_i_12_n_0 ;
  wire \db_OBUF[12]_inst_i_13_n_0 ;
  wire \db_OBUF[12]_inst_i_14_n_0 ;
  wire \db_OBUF[12]_inst_i_3_n_0 ;
  wire \db_OBUF[12]_inst_i_4_n_0 ;
  wire \db_OBUF[12]_inst_i_5_n_0 ;
  wire \db_OBUF[12]_inst_i_6_n_0 ;
  wire \db_OBUF[12]_inst_i_7_n_0 ;
  wire \db_OBUF[12]_inst_i_8_n_0 ;
  wire \db_OBUF[12]_inst_i_9_n_0 ;
  wire \db_OBUF[13]_inst_i_10_n_0 ;
  wire \db_OBUF[13]_inst_i_11_n_0 ;
  wire \db_OBUF[13]_inst_i_12_n_0 ;
  wire \db_OBUF[13]_inst_i_13_n_0 ;
  wire \db_OBUF[13]_inst_i_14_n_0 ;
  wire \db_OBUF[13]_inst_i_15_n_0 ;
  wire \db_OBUF[13]_inst_i_16_n_0 ;
  wire \db_OBUF[13]_inst_i_3_n_0 ;
  wire \db_OBUF[13]_inst_i_4_n_0 ;
  wire \db_OBUF[13]_inst_i_5_n_0 ;
  wire \db_OBUF[13]_inst_i_6_n_0 ;
  wire \db_OBUF[13]_inst_i_7_n_0 ;
  wire \db_OBUF[13]_inst_i_8_n_0 ;
  wire \db_OBUF[13]_inst_i_9_n_0 ;
  wire \db_OBUF[14]_inst_i_10_n_0 ;
  wire \db_OBUF[14]_inst_i_11_n_0 ;
  wire \db_OBUF[14]_inst_i_12_n_0 ;
  wire \db_OBUF[14]_inst_i_13_n_0 ;
  wire \db_OBUF[14]_inst_i_14_n_0 ;
  wire \db_OBUF[14]_inst_i_15_n_0 ;
  wire \db_OBUF[14]_inst_i_16_n_0 ;
  wire \db_OBUF[14]_inst_i_3_n_0 ;
  wire \db_OBUF[14]_inst_i_4_n_0 ;
  wire \db_OBUF[14]_inst_i_5_n_0 ;
  wire \db_OBUF[14]_inst_i_6_n_0 ;
  wire \db_OBUF[14]_inst_i_7_n_0 ;
  wire \db_OBUF[14]_inst_i_8_n_0 ;
  wire \db_OBUF[14]_inst_i_9_n_0 ;
  wire \db_OBUF[15]_inst_i_10_n_0 ;
  wire \db_OBUF[15]_inst_i_11_n_0 ;
  wire \db_OBUF[15]_inst_i_12_n_0 ;
  wire \db_OBUF[15]_inst_i_13_n_0 ;
  wire \db_OBUF[15]_inst_i_14_n_0 ;
  wire \db_OBUF[15]_inst_i_3_n_0 ;
  wire \db_OBUF[15]_inst_i_4_n_0 ;
  wire \db_OBUF[15]_inst_i_5_n_0 ;
  wire \db_OBUF[15]_inst_i_6_n_0 ;
  wire \db_OBUF[15]_inst_i_7_n_0 ;
  wire \db_OBUF[15]_inst_i_8_n_0 ;
  wire \db_OBUF[15]_inst_i_9_n_0 ;
  wire \db_OBUF[16]_inst_i_10_n_0 ;
  wire \db_OBUF[16]_inst_i_11_n_0 ;
  wire \db_OBUF[16]_inst_i_12_n_0 ;
  wire \db_OBUF[16]_inst_i_13_n_0 ;
  wire \db_OBUF[16]_inst_i_14_n_0 ;
  wire \db_OBUF[16]_inst_i_3_n_0 ;
  wire \db_OBUF[16]_inst_i_4_n_0 ;
  wire \db_OBUF[16]_inst_i_5_n_0 ;
  wire \db_OBUF[16]_inst_i_6_n_0 ;
  wire \db_OBUF[16]_inst_i_7_n_0 ;
  wire \db_OBUF[16]_inst_i_8_n_0 ;
  wire \db_OBUF[16]_inst_i_9_n_0 ;
  wire \db_OBUF[17]_inst_i_10_n_0 ;
  wire \db_OBUF[17]_inst_i_11_n_0 ;
  wire \db_OBUF[17]_inst_i_12_n_0 ;
  wire \db_OBUF[17]_inst_i_13_n_0 ;
  wire \db_OBUF[17]_inst_i_14_n_0 ;
  wire \db_OBUF[17]_inst_i_3_n_0 ;
  wire \db_OBUF[17]_inst_i_4_n_0 ;
  wire \db_OBUF[17]_inst_i_5_n_0 ;
  wire \db_OBUF[17]_inst_i_6_n_0 ;
  wire \db_OBUF[17]_inst_i_7_n_0 ;
  wire \db_OBUF[17]_inst_i_8_n_0 ;
  wire \db_OBUF[17]_inst_i_9_n_0 ;
  wire \db_OBUF[18]_inst_i_10_n_0 ;
  wire \db_OBUF[18]_inst_i_11_n_0 ;
  wire \db_OBUF[18]_inst_i_12_n_0 ;
  wire \db_OBUF[18]_inst_i_13_n_0 ;
  wire \db_OBUF[18]_inst_i_14_n_0 ;
  wire \db_OBUF[18]_inst_i_3_n_0 ;
  wire \db_OBUF[18]_inst_i_4_n_0 ;
  wire \db_OBUF[18]_inst_i_5_n_0 ;
  wire \db_OBUF[18]_inst_i_6_n_0 ;
  wire \db_OBUF[18]_inst_i_7_n_0 ;
  wire \db_OBUF[18]_inst_i_8_n_0 ;
  wire \db_OBUF[18]_inst_i_9_n_0 ;
  wire \db_OBUF[19]_inst_i_10_n_0 ;
  wire \db_OBUF[19]_inst_i_11_n_0 ;
  wire \db_OBUF[19]_inst_i_12_n_0 ;
  wire \db_OBUF[19]_inst_i_13_n_0 ;
  wire \db_OBUF[19]_inst_i_14_n_0 ;
  wire \db_OBUF[19]_inst_i_3_n_0 ;
  wire \db_OBUF[19]_inst_i_4_n_0 ;
  wire \db_OBUF[19]_inst_i_5_n_0 ;
  wire \db_OBUF[19]_inst_i_6_n_0 ;
  wire \db_OBUF[19]_inst_i_7_n_0 ;
  wire \db_OBUF[19]_inst_i_8_n_0 ;
  wire \db_OBUF[19]_inst_i_9_n_0 ;
  wire \db_OBUF[1]_inst_i_10_n_0 ;
  wire \db_OBUF[1]_inst_i_11_n_0 ;
  wire \db_OBUF[1]_inst_i_12_n_0 ;
  wire \db_OBUF[1]_inst_i_13_n_0 ;
  wire \db_OBUF[1]_inst_i_14_n_0 ;
  wire \db_OBUF[1]_inst_i_3_n_0 ;
  wire \db_OBUF[1]_inst_i_4_n_0 ;
  wire \db_OBUF[1]_inst_i_5_n_0 ;
  wire \db_OBUF[1]_inst_i_6_n_0 ;
  wire \db_OBUF[1]_inst_i_7_n_0 ;
  wire \db_OBUF[1]_inst_i_8_n_0 ;
  wire \db_OBUF[1]_inst_i_9_n_0 ;
  wire \db_OBUF[20]_inst_i_10_n_0 ;
  wire \db_OBUF[20]_inst_i_11_n_0 ;
  wire \db_OBUF[20]_inst_i_12_n_0 ;
  wire \db_OBUF[20]_inst_i_13_n_0 ;
  wire \db_OBUF[20]_inst_i_14_n_0 ;
  wire \db_OBUF[20]_inst_i_3_n_0 ;
  wire \db_OBUF[20]_inst_i_4_n_0 ;
  wire \db_OBUF[20]_inst_i_5_n_0 ;
  wire \db_OBUF[20]_inst_i_6_n_0 ;
  wire \db_OBUF[20]_inst_i_7_n_0 ;
  wire \db_OBUF[20]_inst_i_8_n_0 ;
  wire \db_OBUF[20]_inst_i_9_n_0 ;
  wire \db_OBUF[21]_inst_i_10_n_0 ;
  wire \db_OBUF[21]_inst_i_11_n_0 ;
  wire \db_OBUF[21]_inst_i_12_n_0 ;
  wire \db_OBUF[21]_inst_i_13_n_0 ;
  wire \db_OBUF[21]_inst_i_14_n_0 ;
  wire \db_OBUF[21]_inst_i_3_n_0 ;
  wire \db_OBUF[21]_inst_i_4_n_0 ;
  wire \db_OBUF[21]_inst_i_5_n_0 ;
  wire \db_OBUF[21]_inst_i_6_n_0 ;
  wire \db_OBUF[21]_inst_i_7_n_0 ;
  wire \db_OBUF[21]_inst_i_8_n_0 ;
  wire \db_OBUF[21]_inst_i_9_n_0 ;
  wire \db_OBUF[22]_inst_i_10_n_0 ;
  wire \db_OBUF[22]_inst_i_11_n_0 ;
  wire \db_OBUF[22]_inst_i_12_n_0 ;
  wire \db_OBUF[22]_inst_i_13_n_0 ;
  wire \db_OBUF[22]_inst_i_14_n_0 ;
  wire \db_OBUF[22]_inst_i_3_n_0 ;
  wire \db_OBUF[22]_inst_i_4_n_0 ;
  wire \db_OBUF[22]_inst_i_5_n_0 ;
  wire \db_OBUF[22]_inst_i_6_n_0 ;
  wire \db_OBUF[22]_inst_i_7_n_0 ;
  wire \db_OBUF[22]_inst_i_8_n_0 ;
  wire \db_OBUF[22]_inst_i_9_n_0 ;
  wire \db_OBUF[23]_inst_i_10_n_0 ;
  wire \db_OBUF[23]_inst_i_11_n_0 ;
  wire \db_OBUF[23]_inst_i_12_n_0 ;
  wire \db_OBUF[23]_inst_i_13_n_0 ;
  wire \db_OBUF[23]_inst_i_14_n_0 ;
  wire \db_OBUF[23]_inst_i_3_n_0 ;
  wire \db_OBUF[23]_inst_i_4_n_0 ;
  wire \db_OBUF[23]_inst_i_5_n_0 ;
  wire \db_OBUF[23]_inst_i_6_n_0 ;
  wire \db_OBUF[23]_inst_i_7_n_0 ;
  wire \db_OBUF[23]_inst_i_8_n_0 ;
  wire \db_OBUF[23]_inst_i_9_n_0 ;
  wire \db_OBUF[24]_inst_i_10_n_0 ;
  wire \db_OBUF[24]_inst_i_11_n_0 ;
  wire \db_OBUF[24]_inst_i_12_n_0 ;
  wire \db_OBUF[24]_inst_i_13_n_0 ;
  wire \db_OBUF[24]_inst_i_14_n_0 ;
  wire \db_OBUF[24]_inst_i_3_n_0 ;
  wire \db_OBUF[24]_inst_i_4_n_0 ;
  wire \db_OBUF[24]_inst_i_5_n_0 ;
  wire \db_OBUF[24]_inst_i_6_n_0 ;
  wire \db_OBUF[24]_inst_i_7_n_0 ;
  wire \db_OBUF[24]_inst_i_8_n_0 ;
  wire \db_OBUF[24]_inst_i_9_n_0 ;
  wire \db_OBUF[25]_inst_i_10_n_0 ;
  wire \db_OBUF[25]_inst_i_11_n_0 ;
  wire \db_OBUF[25]_inst_i_12_n_0 ;
  wire \db_OBUF[25]_inst_i_13_n_0 ;
  wire \db_OBUF[25]_inst_i_14_n_0 ;
  wire \db_OBUF[25]_inst_i_3_n_0 ;
  wire \db_OBUF[25]_inst_i_4_n_0 ;
  wire \db_OBUF[25]_inst_i_5_n_0 ;
  wire \db_OBUF[25]_inst_i_6_n_0 ;
  wire \db_OBUF[25]_inst_i_7_n_0 ;
  wire \db_OBUF[25]_inst_i_8_n_0 ;
  wire \db_OBUF[25]_inst_i_9_n_0 ;
  wire \db_OBUF[26]_inst_i_10_n_0 ;
  wire \db_OBUF[26]_inst_i_11_n_0 ;
  wire \db_OBUF[26]_inst_i_12_n_0 ;
  wire \db_OBUF[26]_inst_i_13_n_0 ;
  wire \db_OBUF[26]_inst_i_14_n_0 ;
  wire \db_OBUF[26]_inst_i_3_n_0 ;
  wire \db_OBUF[26]_inst_i_4_n_0 ;
  wire \db_OBUF[26]_inst_i_5_n_0 ;
  wire \db_OBUF[26]_inst_i_6_n_0 ;
  wire \db_OBUF[26]_inst_i_7_n_0 ;
  wire \db_OBUF[26]_inst_i_8_n_0 ;
  wire \db_OBUF[26]_inst_i_9_n_0 ;
  wire \db_OBUF[27]_inst_i_10_n_0 ;
  wire \db_OBUF[27]_inst_i_11_n_0 ;
  wire \db_OBUF[27]_inst_i_12_n_0 ;
  wire \db_OBUF[27]_inst_i_13_n_0 ;
  wire \db_OBUF[27]_inst_i_14_n_0 ;
  wire \db_OBUF[27]_inst_i_3_n_0 ;
  wire \db_OBUF[27]_inst_i_4_n_0 ;
  wire \db_OBUF[27]_inst_i_5_n_0 ;
  wire \db_OBUF[27]_inst_i_6_n_0 ;
  wire \db_OBUF[27]_inst_i_7_n_0 ;
  wire \db_OBUF[27]_inst_i_8_n_0 ;
  wire \db_OBUF[27]_inst_i_9_n_0 ;
  wire \db_OBUF[28]_inst_i_10_n_0 ;
  wire \db_OBUF[28]_inst_i_11_n_0 ;
  wire \db_OBUF[28]_inst_i_12_n_0 ;
  wire \db_OBUF[28]_inst_i_13_n_0 ;
  wire \db_OBUF[28]_inst_i_14_n_0 ;
  wire \db_OBUF[28]_inst_i_3_n_0 ;
  wire \db_OBUF[28]_inst_i_4_n_0 ;
  wire \db_OBUF[28]_inst_i_5_n_0 ;
  wire \db_OBUF[28]_inst_i_6_n_0 ;
  wire \db_OBUF[28]_inst_i_7_n_0 ;
  wire \db_OBUF[28]_inst_i_8_n_0 ;
  wire \db_OBUF[28]_inst_i_9_n_0 ;
  wire \db_OBUF[29]_inst_i_10_n_0 ;
  wire \db_OBUF[29]_inst_i_11_n_0 ;
  wire \db_OBUF[29]_inst_i_12_n_0 ;
  wire \db_OBUF[29]_inst_i_13_n_0 ;
  wire \db_OBUF[29]_inst_i_14_n_0 ;
  wire \db_OBUF[29]_inst_i_3_n_0 ;
  wire \db_OBUF[29]_inst_i_4_n_0 ;
  wire \db_OBUF[29]_inst_i_5_n_0 ;
  wire \db_OBUF[29]_inst_i_6_n_0 ;
  wire \db_OBUF[29]_inst_i_7_n_0 ;
  wire \db_OBUF[29]_inst_i_8_n_0 ;
  wire \db_OBUF[29]_inst_i_9_n_0 ;
  wire \db_OBUF[2]_inst_i_10_n_0 ;
  wire \db_OBUF[2]_inst_i_11_n_0 ;
  wire \db_OBUF[2]_inst_i_12_n_0 ;
  wire \db_OBUF[2]_inst_i_13_n_0 ;
  wire \db_OBUF[2]_inst_i_14_n_0 ;
  wire \db_OBUF[2]_inst_i_3_n_0 ;
  wire \db_OBUF[2]_inst_i_4_n_0 ;
  wire \db_OBUF[2]_inst_i_5_n_0 ;
  wire \db_OBUF[2]_inst_i_6_n_0 ;
  wire \db_OBUF[2]_inst_i_7_n_0 ;
  wire \db_OBUF[2]_inst_i_8_n_0 ;
  wire \db_OBUF[2]_inst_i_9_n_0 ;
  wire \db_OBUF[30]_inst_i_10_n_0 ;
  wire \db_OBUF[30]_inst_i_11_n_0 ;
  wire \db_OBUF[30]_inst_i_12_n_0 ;
  wire \db_OBUF[30]_inst_i_13_n_0 ;
  wire \db_OBUF[30]_inst_i_14_n_0 ;
  wire \db_OBUF[30]_inst_i_3_n_0 ;
  wire \db_OBUF[30]_inst_i_4_n_0 ;
  wire \db_OBUF[30]_inst_i_5_n_0 ;
  wire \db_OBUF[30]_inst_i_6_n_0 ;
  wire \db_OBUF[30]_inst_i_7_n_0 ;
  wire \db_OBUF[30]_inst_i_8_n_0 ;
  wire \db_OBUF[30]_inst_i_9_n_0 ;
  wire \db_OBUF[31]_inst_i_11_n_0 ;
  wire \db_OBUF[31]_inst_i_12_n_0 ;
  wire \db_OBUF[31]_inst_i_13_n_0 ;
  wire \db_OBUF[31]_inst_i_14_n_0 ;
  wire \db_OBUF[31]_inst_i_15_n_0 ;
  wire \db_OBUF[31]_inst_i_16_n_0 ;
  wire \db_OBUF[31]_inst_i_17_n_0 ;
  wire \db_OBUF[31]_inst_i_18_n_0 ;
  wire \db_OBUF[31]_inst_i_6_n_0 ;
  wire \db_OBUF[31]_inst_i_7_n_0 ;
  wire \db_OBUF[31]_inst_i_8_n_0 ;
  wire \db_OBUF[31]_inst_i_9_n_0 ;
  wire \db_OBUF[3]_inst_i_10_n_0 ;
  wire \db_OBUF[3]_inst_i_11_n_0 ;
  wire \db_OBUF[3]_inst_i_12_n_0 ;
  wire \db_OBUF[3]_inst_i_13_n_0 ;
  wire \db_OBUF[3]_inst_i_14_n_0 ;
  wire \db_OBUF[3]_inst_i_3_n_0 ;
  wire \db_OBUF[3]_inst_i_4_n_0 ;
  wire \db_OBUF[3]_inst_i_5_n_0 ;
  wire \db_OBUF[3]_inst_i_6_n_0 ;
  wire \db_OBUF[3]_inst_i_7_n_0 ;
  wire \db_OBUF[3]_inst_i_8_n_0 ;
  wire \db_OBUF[3]_inst_i_9_n_0 ;
  wire \db_OBUF[4]_inst_i_10_n_0 ;
  wire \db_OBUF[4]_inst_i_11_n_0 ;
  wire \db_OBUF[4]_inst_i_12_n_0 ;
  wire \db_OBUF[4]_inst_i_13_n_0 ;
  wire \db_OBUF[4]_inst_i_14_n_0 ;
  wire \db_OBUF[4]_inst_i_15_n_0 ;
  wire \db_OBUF[4]_inst_i_16_n_0 ;
  wire \db_OBUF[4]_inst_i_3_n_0 ;
  wire \db_OBUF[4]_inst_i_4_n_0 ;
  wire \db_OBUF[4]_inst_i_5_n_0 ;
  wire \db_OBUF[4]_inst_i_6_n_0 ;
  wire \db_OBUF[4]_inst_i_7_n_0 ;
  wire \db_OBUF[4]_inst_i_8_n_0 ;
  wire \db_OBUF[4]_inst_i_9_n_0 ;
  wire \db_OBUF[5]_inst_i_10_n_0 ;
  wire \db_OBUF[5]_inst_i_11_n_0 ;
  wire \db_OBUF[5]_inst_i_12_n_0 ;
  wire \db_OBUF[5]_inst_i_13_n_0 ;
  wire \db_OBUF[5]_inst_i_14_n_0 ;
  wire \db_OBUF[5]_inst_i_15_n_0 ;
  wire \db_OBUF[5]_inst_i_16_n_0 ;
  wire \db_OBUF[5]_inst_i_3_n_0 ;
  wire \db_OBUF[5]_inst_i_4_n_0 ;
  wire \db_OBUF[5]_inst_i_5_n_0 ;
  wire \db_OBUF[5]_inst_i_6_n_0 ;
  wire \db_OBUF[5]_inst_i_7_n_0 ;
  wire \db_OBUF[5]_inst_i_8_n_0 ;
  wire \db_OBUF[5]_inst_i_9_n_0 ;
  wire \db_OBUF[6]_inst_i_10_n_0 ;
  wire \db_OBUF[6]_inst_i_11_n_0 ;
  wire \db_OBUF[6]_inst_i_12_n_0 ;
  wire \db_OBUF[6]_inst_i_13_n_0 ;
  wire \db_OBUF[6]_inst_i_14_n_0 ;
  wire \db_OBUF[6]_inst_i_15_n_0 ;
  wire \db_OBUF[6]_inst_i_16_n_0 ;
  wire \db_OBUF[6]_inst_i_3_n_0 ;
  wire \db_OBUF[6]_inst_i_4_n_0 ;
  wire \db_OBUF[6]_inst_i_5_n_0 ;
  wire \db_OBUF[6]_inst_i_6_n_0 ;
  wire \db_OBUF[6]_inst_i_7_n_0 ;
  wire \db_OBUF[6]_inst_i_8_n_0 ;
  wire \db_OBUF[6]_inst_i_9_n_0 ;
  wire \db_OBUF[7]_inst_i_10_n_0 ;
  wire \db_OBUF[7]_inst_i_11_n_0 ;
  wire \db_OBUF[7]_inst_i_12_n_0 ;
  wire \db_OBUF[7]_inst_i_13_n_0 ;
  wire \db_OBUF[7]_inst_i_14_n_0 ;
  wire \db_OBUF[7]_inst_i_15_n_0 ;
  wire \db_OBUF[7]_inst_i_16_n_0 ;
  wire \db_OBUF[7]_inst_i_3_n_0 ;
  wire \db_OBUF[7]_inst_i_4_n_0 ;
  wire \db_OBUF[7]_inst_i_5_n_0 ;
  wire \db_OBUF[7]_inst_i_6_n_0 ;
  wire \db_OBUF[7]_inst_i_7_n_0 ;
  wire \db_OBUF[7]_inst_i_8_n_0 ;
  wire \db_OBUF[7]_inst_i_9_n_0 ;
  wire \db_OBUF[8]_inst_i_10_n_0 ;
  wire \db_OBUF[8]_inst_i_11_n_0 ;
  wire \db_OBUF[8]_inst_i_12_n_0 ;
  wire \db_OBUF[8]_inst_i_13_n_0 ;
  wire \db_OBUF[8]_inst_i_14_n_0 ;
  wire \db_OBUF[8]_inst_i_3_n_0 ;
  wire \db_OBUF[8]_inst_i_4_n_0 ;
  wire \db_OBUF[8]_inst_i_5_n_0 ;
  wire \db_OBUF[8]_inst_i_6_n_0 ;
  wire \db_OBUF[8]_inst_i_7_n_0 ;
  wire \db_OBUF[8]_inst_i_8_n_0 ;
  wire \db_OBUF[8]_inst_i_9_n_0 ;
  wire \db_OBUF[9]_inst_i_10_n_0 ;
  wire \db_OBUF[9]_inst_i_11_n_0 ;
  wire \db_OBUF[9]_inst_i_12_n_0 ;
  wire \db_OBUF[9]_inst_i_13_n_0 ;
  wire \db_OBUF[9]_inst_i_14_n_0 ;
  wire \db_OBUF[9]_inst_i_3_n_0 ;
  wire \db_OBUF[9]_inst_i_4_n_0 ;
  wire \db_OBUF[9]_inst_i_5_n_0 ;
  wire \db_OBUF[9]_inst_i_6_n_0 ;
  wire \db_OBUF[9]_inst_i_7_n_0 ;
  wire \db_OBUF[9]_inst_i_8_n_0 ;
  wire \db_OBUF[9]_inst_i_9_n_0 ;
  wire \ea_reg[11] ;
  wire \ea_reg[13] ;
  wire \ea_reg[14] ;
  wire \ea_reg[4] ;
  wire \ea_reg[5] ;
  wire \ea_reg[6] ;
  wire \ea_reg[7] ;
  wire \ea_reg[8] ;
  wire \eb_reg[13] ;
  wire \eb_reg[14] ;
  wire \eb_reg[4] ;
  wire \eb_reg[5] ;
  wire \eb_reg[6] ;
  wire \eb_reg[7] ;
  wire [0:0]em2reg_reg;
  wire [0:0]em2reg_reg_0;
  wire \q_reg[16]_rep ;
  wire \q_reg[16]_rep__0 ;
  wire \q_reg[17]_rep ;
  wire \q_reg[17]_rep__0 ;
  wire \q_reg[1] ;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;
  wire \q_reg[1]_10 ;
  wire \q_reg[1]_11 ;
  wire \q_reg[1]_2 ;
  wire \q_reg[1]_3 ;
  wire \q_reg[1]_4 ;
  wire \q_reg[1]_5 ;
  wire \q_reg[1]_6 ;
  wire \q_reg[1]_7 ;
  wire \q_reg[1]_8 ;
  wire \q_reg[1]_9 ;
  wire \q_reg[21]_rep ;
  wire \q_reg[21]_rep__0 ;
  wire \q_reg[22]_rep ;
  wire \q_reg[22]_rep__0 ;
  wire [9:0]\q_reg[25] ;
  wire \q_reg[31]_i_75_n_0 ;
  wire \q_reg[31]_i_76_n_0 ;
  wire \q_reg[31]_i_79_n_0 ;
  wire \q_reg[31]_i_80_n_0 ;
  wire \q_reg[31]_i_86_n_0 ;
  wire \q_reg[31]_i_87_n_0 ;
  wire \q_reg[31]_i_89_n_0 ;
  wire \q_reg[31]_i_90_n_0 ;
  wire [23:0]qa;
  wire [25:0]qb;
  wire [31:0]\register_reg[10]_9 ;
  wire [31:0]\register_reg[11]_10 ;
  wire [31:0]\register_reg[12]_11 ;
  wire [31:0]\register_reg[13]_12 ;
  wire [31:0]\register_reg[14]_13 ;
  wire [31:0]\register_reg[15]_14 ;
  wire [31:0]\register_reg[16]_15 ;
  wire [31:0]\register_reg[17]_16 ;
  wire [31:0]\register_reg[18]_17 ;
  wire [31:0]\register_reg[19]_18 ;
  wire [31:0]\register_reg[1]_0 ;
  wire [31:0]\register_reg[20]_19 ;
  wire [31:0]\register_reg[21]_20 ;
  wire [31:0]\register_reg[22]_21 ;
  wire [31:0]\register_reg[23]_22 ;
  wire [31:0]\register_reg[24]_23 ;
  wire [31:0]\register_reg[25]_24 ;
  wire [31:0]\register_reg[26]_25 ;
  wire [31:0]\register_reg[27]_26 ;
  wire [31:0]\register_reg[28]_27 ;
  wire [31:0]\register_reg[29]_28 ;
  wire [31:0]\register_reg[2]_1 ;
  wire [31:0]\register_reg[30]_29 ;
  wire [31:0]\register_reg[31]_30 ;
  wire [31:0]\register_reg[3]_2 ;
  wire [31:0]\register_reg[4]_3 ;
  wire [31:0]\register_reg[5]_4 ;
  wire [31:0]\register_reg[6]_5 ;
  wire [31:0]\register_reg[7]_6 ;
  wire [31:0]\register_reg[8]_7 ;
  wire [31:0]\register_reg[9]_8 ;
  wire reset_IBUF_BUFG;
  wire [0:0]wwreg_reg;
  wire [0:0]wwreg_reg_0;
  wire [0:0]wwreg_reg_1;
  wire [0:0]wwreg_reg_10;
  wire [0:0]wwreg_reg_11;
  wire [0:0]wwreg_reg_12;
  wire [0:0]wwreg_reg_13;
  wire [0:0]wwreg_reg_14;
  wire [0:0]wwreg_reg_15;
  wire [0:0]wwreg_reg_16;
  wire [0:0]wwreg_reg_17;
  wire [0:0]wwreg_reg_18;
  wire [0:0]wwreg_reg_19;
  wire [0:0]wwreg_reg_2;
  wire [0:0]wwreg_reg_20;
  wire [0:0]wwreg_reg_21;
  wire [0:0]wwreg_reg_22;
  wire [0:0]wwreg_reg_23;
  wire [0:0]wwreg_reg_24;
  wire [0:0]wwreg_reg_25;
  wire [0:0]wwreg_reg_26;
  wire [0:0]wwreg_reg_27;
  wire [0:0]wwreg_reg_28;
  wire [0:0]wwreg_reg_3;
  wire [0:0]wwreg_reg_4;
  wire [0:0]wwreg_reg_5;
  wire [0:0]wwreg_reg_6;
  wire [0:0]wwreg_reg_7;
  wire [0:0]wwreg_reg_8;
  wire [0:0]wwreg_reg_9;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpdone_OBUF_inst_i_11
       (.I0(Q[9]),
        .I1(em2reg_reg),
        .I2(\q_reg[1]_1 ),
        .I3(\q_reg[25] [9]),
        .I4(\q_reg[1]_2 ),
        .O(\q_reg[1]_0 ));
  MUXF8 cpdone_OBUF_inst_i_13
       (.I0(\da_OBUF[27]_inst_i_4_n_0 ),
        .I1(\da_OBUF[27]_inst_i_3_n_0 ),
        .O(\q_reg[1]_1 ),
        .S(\q_reg[25] [8]));
  MUXF8 cpdone_OBUF_inst_i_14
       (.I0(\da_OBUF[27]_inst_i_6_n_0 ),
        .I1(\da_OBUF[27]_inst_i_5_n_0 ),
        .O(\q_reg[1]_2 ),
        .S(\q_reg[25] [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[0]_inst_i_10 
       (.I0(\register_reg[23]_22 [0]),
        .I1(\register_reg[22]_21 [0]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [0]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [0]),
        .O(\da_OBUF[0]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[0]_inst_i_11 
       (.I0(\register_reg[11]_10 [0]),
        .I1(\register_reg[10]_9 [0]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [0]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [0]),
        .O(\da_OBUF[0]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[0]_inst_i_12 
       (.I0(\register_reg[15]_14 [0]),
        .I1(\register_reg[14]_13 [0]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [0]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [0]),
        .O(\da_OBUF[0]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[0]_inst_i_13 
       (.I0(\register_reg[3]_2 [0]),
        .I1(\register_reg[2]_1 [0]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [0]),
        .O(\da_OBUF[0]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[0]_inst_i_14 
       (.I0(\register_reg[7]_6 [0]),
        .I1(\register_reg[6]_5 [0]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [0]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [0]),
        .O(\da_OBUF[0]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[0]_inst_i_2 
       (.I0(\da_OBUF[0]_inst_i_3_n_0 ),
        .I1(\da_OBUF[0]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[0]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[0]_inst_i_6_n_0 ),
        .O(qa[0]));
  MUXF7 \da_OBUF[0]_inst_i_3 
       (.I0(\da_OBUF[0]_inst_i_7_n_0 ),
        .I1(\da_OBUF[0]_inst_i_8_n_0 ),
        .O(\da_OBUF[0]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[0]_inst_i_4 
       (.I0(\da_OBUF[0]_inst_i_9_n_0 ),
        .I1(\da_OBUF[0]_inst_i_10_n_0 ),
        .O(\da_OBUF[0]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[0]_inst_i_5 
       (.I0(\da_OBUF[0]_inst_i_11_n_0 ),
        .I1(\da_OBUF[0]_inst_i_12_n_0 ),
        .O(\da_OBUF[0]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[0]_inst_i_6 
       (.I0(\da_OBUF[0]_inst_i_13_n_0 ),
        .I1(\da_OBUF[0]_inst_i_14_n_0 ),
        .O(\da_OBUF[0]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[0]_inst_i_7 
       (.I0(\register_reg[27]_26 [0]),
        .I1(\register_reg[26]_25 [0]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[25]_24 [0]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[24]_23 [0]),
        .O(\da_OBUF[0]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[0]_inst_i_8 
       (.I0(\register_reg[31]_30 [0]),
        .I1(\register_reg[30]_29 [0]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[29]_28 [0]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[28]_27 [0]),
        .O(\da_OBUF[0]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[0]_inst_i_9 
       (.I0(\register_reg[19]_18 [0]),
        .I1(\register_reg[18]_17 [0]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [0]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [0]),
        .O(\da_OBUF[0]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[10]_inst_i_10 
       (.I0(\register_reg[23]_22 [10]),
        .I1(\register_reg[22]_21 [10]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [10]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [10]),
        .O(\da_OBUF[10]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[10]_inst_i_11 
       (.I0(\register_reg[11]_10 [10]),
        .I1(\register_reg[10]_9 [10]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [10]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [10]),
        .O(\da_OBUF[10]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[10]_inst_i_12 
       (.I0(\register_reg[15]_14 [10]),
        .I1(\register_reg[14]_13 [10]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [10]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [10]),
        .O(\da_OBUF[10]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[10]_inst_i_13 
       (.I0(\register_reg[3]_2 [10]),
        .I1(\register_reg[2]_1 [10]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [10]),
        .O(\da_OBUF[10]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[10]_inst_i_14 
       (.I0(\register_reg[7]_6 [10]),
        .I1(\register_reg[6]_5 [10]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [10]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [10]),
        .O(\da_OBUF[10]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[10]_inst_i_2 
       (.I0(\da_OBUF[10]_inst_i_3_n_0 ),
        .I1(\da_OBUF[10]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[10]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[10]_inst_i_6_n_0 ),
        .O(qa[5]));
  MUXF7 \da_OBUF[10]_inst_i_3 
       (.I0(\da_OBUF[10]_inst_i_7_n_0 ),
        .I1(\da_OBUF[10]_inst_i_8_n_0 ),
        .O(\da_OBUF[10]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[10]_inst_i_4 
       (.I0(\da_OBUF[10]_inst_i_9_n_0 ),
        .I1(\da_OBUF[10]_inst_i_10_n_0 ),
        .O(\da_OBUF[10]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[10]_inst_i_5 
       (.I0(\da_OBUF[10]_inst_i_11_n_0 ),
        .I1(\da_OBUF[10]_inst_i_12_n_0 ),
        .O(\da_OBUF[10]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[10]_inst_i_6 
       (.I0(\da_OBUF[10]_inst_i_13_n_0 ),
        .I1(\da_OBUF[10]_inst_i_14_n_0 ),
        .O(\da_OBUF[10]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[10]_inst_i_7 
       (.I0(\register_reg[27]_26 [10]),
        .I1(\register_reg[26]_25 [10]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[25]_24 [10]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[24]_23 [10]),
        .O(\da_OBUF[10]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[10]_inst_i_8 
       (.I0(\register_reg[31]_30 [10]),
        .I1(\register_reg[30]_29 [10]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[29]_28 [10]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[28]_27 [10]),
        .O(\da_OBUF[10]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[10]_inst_i_9 
       (.I0(\register_reg[19]_18 [10]),
        .I1(\register_reg[18]_17 [10]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [10]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [10]),
        .O(\da_OBUF[10]_inst_i_9_n_0 ));
  MUXF7 \da_OBUF[11]_inst_i_11 
       (.I0(\da_OBUF[11]_inst_i_16_n_0 ),
        .I1(\da_OBUF[11]_inst_i_17_n_0 ),
        .O(\da_OBUF[11]_inst_i_11_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[11]_inst_i_12 
       (.I0(\da_OBUF[11]_inst_i_18_n_0 ),
        .I1(\da_OBUF[11]_inst_i_19_n_0 ),
        .O(\da_OBUF[11]_inst_i_12_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[11]_inst_i_13 
       (.I0(\da_OBUF[11]_inst_i_20_n_0 ),
        .I1(\da_OBUF[11]_inst_i_21_n_0 ),
        .O(\da_OBUF[11]_inst_i_13_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[11]_inst_i_14 
       (.I0(\da_OBUF[11]_inst_i_22_n_0 ),
        .I1(\da_OBUF[11]_inst_i_23_n_0 ),
        .O(\da_OBUF[11]_inst_i_14_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[11]_inst_i_16 
       (.I0(\register_reg[19]_18 [11]),
        .I1(\register_reg[18]_17 [11]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [11]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [11]),
        .O(\da_OBUF[11]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[11]_inst_i_17 
       (.I0(\register_reg[23]_22 [11]),
        .I1(\register_reg[22]_21 [11]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [11]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [11]),
        .O(\da_OBUF[11]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[11]_inst_i_18 
       (.I0(\register_reg[27]_26 [11]),
        .I1(\register_reg[26]_25 [11]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [11]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [11]),
        .O(\da_OBUF[11]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[11]_inst_i_19 
       (.I0(\register_reg[31]_30 [11]),
        .I1(\register_reg[30]_29 [11]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [11]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [11]),
        .O(\da_OBUF[11]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[11]_inst_i_20 
       (.I0(\register_reg[3]_2 [11]),
        .I1(\register_reg[2]_1 [11]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\q_reg[21]_rep__0 ),
        .I4(\register_reg[1]_0 [11]),
        .O(\da_OBUF[11]_inst_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[11]_inst_i_21 
       (.I0(\register_reg[7]_6 [11]),
        .I1(\register_reg[6]_5 [11]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[5]_4 [11]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[4]_3 [11]),
        .O(\da_OBUF[11]_inst_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[11]_inst_i_22 
       (.I0(\register_reg[11]_10 [11]),
        .I1(\register_reg[10]_9 [11]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[9]_8 [11]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[8]_7 [11]),
        .O(\da_OBUF[11]_inst_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[11]_inst_i_23 
       (.I0(\register_reg[15]_14 [11]),
        .I1(\register_reg[14]_13 [11]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[13]_12 [11]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[12]_11 [11]),
        .O(\da_OBUF[11]_inst_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \da_OBUF[11]_inst_i_4 
       (.I0(Q[6]),
        .I1(em2reg_reg),
        .I2(\da_OBUF[11]_inst_i_7_n_0 ),
        .I3(\q_reg[25] [9]),
        .I4(\da_OBUF[11]_inst_i_8_n_0 ),
        .O(\ea_reg[11] ));
  MUXF8 \da_OBUF[11]_inst_i_7 
       (.I0(\da_OBUF[11]_inst_i_11_n_0 ),
        .I1(\da_OBUF[11]_inst_i_12_n_0 ),
        .O(\da_OBUF[11]_inst_i_7_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \da_OBUF[11]_inst_i_8 
       (.I0(\da_OBUF[11]_inst_i_13_n_0 ),
        .I1(\da_OBUF[11]_inst_i_14_n_0 ),
        .O(\da_OBUF[11]_inst_i_8_n_0 ),
        .S(\q_reg[25] [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[12]_inst_i_10 
       (.I0(\register_reg[23]_22 [12]),
        .I1(\register_reg[22]_21 [12]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [12]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [12]),
        .O(\da_OBUF[12]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[12]_inst_i_11 
       (.I0(\register_reg[11]_10 [12]),
        .I1(\register_reg[10]_9 [12]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [12]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [12]),
        .O(\da_OBUF[12]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[12]_inst_i_12 
       (.I0(\register_reg[15]_14 [12]),
        .I1(\register_reg[14]_13 [12]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [12]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [12]),
        .O(\da_OBUF[12]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[12]_inst_i_13 
       (.I0(\register_reg[3]_2 [12]),
        .I1(\register_reg[2]_1 [12]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [12]),
        .O(\da_OBUF[12]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[12]_inst_i_14 
       (.I0(\register_reg[7]_6 [12]),
        .I1(\register_reg[6]_5 [12]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [12]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [12]),
        .O(\da_OBUF[12]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[12]_inst_i_2 
       (.I0(\da_OBUF[12]_inst_i_3_n_0 ),
        .I1(\da_OBUF[12]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[12]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[12]_inst_i_6_n_0 ),
        .O(qa[6]));
  MUXF7 \da_OBUF[12]_inst_i_3 
       (.I0(\da_OBUF[12]_inst_i_7_n_0 ),
        .I1(\da_OBUF[12]_inst_i_8_n_0 ),
        .O(\da_OBUF[12]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[12]_inst_i_4 
       (.I0(\da_OBUF[12]_inst_i_9_n_0 ),
        .I1(\da_OBUF[12]_inst_i_10_n_0 ),
        .O(\da_OBUF[12]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[12]_inst_i_5 
       (.I0(\da_OBUF[12]_inst_i_11_n_0 ),
        .I1(\da_OBUF[12]_inst_i_12_n_0 ),
        .O(\da_OBUF[12]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[12]_inst_i_6 
       (.I0(\da_OBUF[12]_inst_i_13_n_0 ),
        .I1(\da_OBUF[12]_inst_i_14_n_0 ),
        .O(\da_OBUF[12]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[12]_inst_i_7 
       (.I0(\register_reg[27]_26 [12]),
        .I1(\register_reg[26]_25 [12]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[25]_24 [12]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[24]_23 [12]),
        .O(\da_OBUF[12]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[12]_inst_i_8 
       (.I0(\register_reg[31]_30 [12]),
        .I1(\register_reg[30]_29 [12]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[29]_28 [12]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[28]_27 [12]),
        .O(\da_OBUF[12]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[12]_inst_i_9 
       (.I0(\register_reg[19]_18 [12]),
        .I1(\register_reg[18]_17 [12]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [12]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [12]),
        .O(\da_OBUF[12]_inst_i_9_n_0 ));
  MUXF7 \da_OBUF[13]_inst_i_10 
       (.I0(\da_OBUF[13]_inst_i_17_n_0 ),
        .I1(\da_OBUF[13]_inst_i_18_n_0 ),
        .O(\da_OBUF[13]_inst_i_10_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[13]_inst_i_11 
       (.I0(\register_reg[19]_18 [13]),
        .I1(\register_reg[18]_17 [13]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [13]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [13]),
        .O(\da_OBUF[13]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[13]_inst_i_12 
       (.I0(\register_reg[23]_22 [13]),
        .I1(\register_reg[22]_21 [13]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [13]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [13]),
        .O(\da_OBUF[13]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[13]_inst_i_13 
       (.I0(\register_reg[27]_26 [13]),
        .I1(\register_reg[26]_25 [13]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [13]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [13]),
        .O(\da_OBUF[13]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[13]_inst_i_14 
       (.I0(\register_reg[31]_30 [13]),
        .I1(\register_reg[30]_29 [13]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [13]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [13]),
        .O(\da_OBUF[13]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[13]_inst_i_15 
       (.I0(\register_reg[3]_2 [13]),
        .I1(\register_reg[2]_1 [13]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\q_reg[21]_rep__0 ),
        .I4(\register_reg[1]_0 [13]),
        .O(\da_OBUF[13]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[13]_inst_i_16 
       (.I0(\register_reg[7]_6 [13]),
        .I1(\register_reg[6]_5 [13]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[5]_4 [13]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[4]_3 [13]),
        .O(\da_OBUF[13]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[13]_inst_i_17 
       (.I0(\register_reg[11]_10 [13]),
        .I1(\register_reg[10]_9 [13]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[9]_8 [13]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[8]_7 [13]),
        .O(\da_OBUF[13]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[13]_inst_i_18 
       (.I0(\register_reg[15]_14 [13]),
        .I1(\register_reg[14]_13 [13]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[13]_12 [13]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[12]_11 [13]),
        .O(\da_OBUF[13]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \da_OBUF[13]_inst_i_4 
       (.I0(Q[7]),
        .I1(em2reg_reg),
        .I2(\da_OBUF[13]_inst_i_5_n_0 ),
        .I3(\q_reg[25] [9]),
        .I4(\da_OBUF[13]_inst_i_6_n_0 ),
        .O(\ea_reg[13] ));
  MUXF8 \da_OBUF[13]_inst_i_5 
       (.I0(\da_OBUF[13]_inst_i_7_n_0 ),
        .I1(\da_OBUF[13]_inst_i_8_n_0 ),
        .O(\da_OBUF[13]_inst_i_5_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \da_OBUF[13]_inst_i_6 
       (.I0(\da_OBUF[13]_inst_i_9_n_0 ),
        .I1(\da_OBUF[13]_inst_i_10_n_0 ),
        .O(\da_OBUF[13]_inst_i_6_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF7 \da_OBUF[13]_inst_i_7 
       (.I0(\da_OBUF[13]_inst_i_11_n_0 ),
        .I1(\da_OBUF[13]_inst_i_12_n_0 ),
        .O(\da_OBUF[13]_inst_i_7_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[13]_inst_i_8 
       (.I0(\da_OBUF[13]_inst_i_13_n_0 ),
        .I1(\da_OBUF[13]_inst_i_14_n_0 ),
        .O(\da_OBUF[13]_inst_i_8_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[13]_inst_i_9 
       (.I0(\da_OBUF[13]_inst_i_15_n_0 ),
        .I1(\da_OBUF[13]_inst_i_16_n_0 ),
        .O(\da_OBUF[13]_inst_i_9_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[14]_inst_i_10 
       (.I0(\da_OBUF[14]_inst_i_17_n_0 ),
        .I1(\da_OBUF[14]_inst_i_18_n_0 ),
        .O(\da_OBUF[14]_inst_i_10_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[14]_inst_i_11 
       (.I0(\register_reg[19]_18 [14]),
        .I1(\register_reg[18]_17 [14]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [14]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [14]),
        .O(\da_OBUF[14]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[14]_inst_i_12 
       (.I0(\register_reg[23]_22 [14]),
        .I1(\register_reg[22]_21 [14]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [14]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [14]),
        .O(\da_OBUF[14]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[14]_inst_i_13 
       (.I0(\register_reg[27]_26 [14]),
        .I1(\register_reg[26]_25 [14]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [14]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [14]),
        .O(\da_OBUF[14]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[14]_inst_i_14 
       (.I0(\register_reg[31]_30 [14]),
        .I1(\register_reg[30]_29 [14]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [14]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [14]),
        .O(\da_OBUF[14]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[14]_inst_i_15 
       (.I0(\register_reg[3]_2 [14]),
        .I1(\register_reg[2]_1 [14]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\q_reg[21]_rep__0 ),
        .I4(\register_reg[1]_0 [14]),
        .O(\da_OBUF[14]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[14]_inst_i_16 
       (.I0(\register_reg[7]_6 [14]),
        .I1(\register_reg[6]_5 [14]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[5]_4 [14]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[4]_3 [14]),
        .O(\da_OBUF[14]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[14]_inst_i_17 
       (.I0(\register_reg[11]_10 [14]),
        .I1(\register_reg[10]_9 [14]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[9]_8 [14]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[8]_7 [14]),
        .O(\da_OBUF[14]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[14]_inst_i_18 
       (.I0(\register_reg[15]_14 [14]),
        .I1(\register_reg[14]_13 [14]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[13]_12 [14]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[12]_11 [14]),
        .O(\da_OBUF[14]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \da_OBUF[14]_inst_i_4 
       (.I0(Q[8]),
        .I1(em2reg_reg),
        .I2(\da_OBUF[14]_inst_i_5_n_0 ),
        .I3(\q_reg[25] [9]),
        .I4(\da_OBUF[14]_inst_i_6_n_0 ),
        .O(\ea_reg[14] ));
  MUXF8 \da_OBUF[14]_inst_i_5 
       (.I0(\da_OBUF[14]_inst_i_7_n_0 ),
        .I1(\da_OBUF[14]_inst_i_8_n_0 ),
        .O(\da_OBUF[14]_inst_i_5_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \da_OBUF[14]_inst_i_6 
       (.I0(\da_OBUF[14]_inst_i_9_n_0 ),
        .I1(\da_OBUF[14]_inst_i_10_n_0 ),
        .O(\da_OBUF[14]_inst_i_6_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF7 \da_OBUF[14]_inst_i_7 
       (.I0(\da_OBUF[14]_inst_i_11_n_0 ),
        .I1(\da_OBUF[14]_inst_i_12_n_0 ),
        .O(\da_OBUF[14]_inst_i_7_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[14]_inst_i_8 
       (.I0(\da_OBUF[14]_inst_i_13_n_0 ),
        .I1(\da_OBUF[14]_inst_i_14_n_0 ),
        .O(\da_OBUF[14]_inst_i_8_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[14]_inst_i_9 
       (.I0(\da_OBUF[14]_inst_i_15_n_0 ),
        .I1(\da_OBUF[14]_inst_i_16_n_0 ),
        .O(\da_OBUF[14]_inst_i_9_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[15]_inst_i_10 
       (.I0(\register_reg[23]_22 [15]),
        .I1(\register_reg[22]_21 [15]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [15]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [15]),
        .O(\da_OBUF[15]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[15]_inst_i_11 
       (.I0(\register_reg[11]_10 [15]),
        .I1(\register_reg[10]_9 [15]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [15]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [15]),
        .O(\da_OBUF[15]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[15]_inst_i_12 
       (.I0(\register_reg[15]_14 [15]),
        .I1(\register_reg[14]_13 [15]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [15]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [15]),
        .O(\da_OBUF[15]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[15]_inst_i_13 
       (.I0(\register_reg[3]_2 [15]),
        .I1(\register_reg[2]_1 [15]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [15]),
        .O(\da_OBUF[15]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[15]_inst_i_14 
       (.I0(\register_reg[7]_6 [15]),
        .I1(\register_reg[6]_5 [15]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [15]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [15]),
        .O(\da_OBUF[15]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[15]_inst_i_2 
       (.I0(\da_OBUF[15]_inst_i_3_n_0 ),
        .I1(\da_OBUF[15]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[15]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[15]_inst_i_6_n_0 ),
        .O(qa[7]));
  MUXF7 \da_OBUF[15]_inst_i_3 
       (.I0(\da_OBUF[15]_inst_i_7_n_0 ),
        .I1(\da_OBUF[15]_inst_i_8_n_0 ),
        .O(\da_OBUF[15]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[15]_inst_i_4 
       (.I0(\da_OBUF[15]_inst_i_9_n_0 ),
        .I1(\da_OBUF[15]_inst_i_10_n_0 ),
        .O(\da_OBUF[15]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[15]_inst_i_5 
       (.I0(\da_OBUF[15]_inst_i_11_n_0 ),
        .I1(\da_OBUF[15]_inst_i_12_n_0 ),
        .O(\da_OBUF[15]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[15]_inst_i_6 
       (.I0(\da_OBUF[15]_inst_i_13_n_0 ),
        .I1(\da_OBUF[15]_inst_i_14_n_0 ),
        .O(\da_OBUF[15]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[15]_inst_i_7 
       (.I0(\register_reg[27]_26 [15]),
        .I1(\register_reg[26]_25 [15]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[25]_24 [15]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[24]_23 [15]),
        .O(\da_OBUF[15]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[15]_inst_i_8 
       (.I0(\register_reg[31]_30 [15]),
        .I1(\register_reg[30]_29 [15]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[29]_28 [15]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[28]_27 [15]),
        .O(\da_OBUF[15]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[15]_inst_i_9 
       (.I0(\register_reg[19]_18 [15]),
        .I1(\register_reg[18]_17 [15]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [15]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [15]),
        .O(\da_OBUF[15]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[16]_inst_i_10 
       (.I0(\register_reg[23]_22 [16]),
        .I1(\register_reg[22]_21 [16]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [16]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [16]),
        .O(\da_OBUF[16]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[16]_inst_i_11 
       (.I0(\register_reg[11]_10 [16]),
        .I1(\register_reg[10]_9 [16]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [16]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [16]),
        .O(\da_OBUF[16]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[16]_inst_i_12 
       (.I0(\register_reg[15]_14 [16]),
        .I1(\register_reg[14]_13 [16]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [16]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [16]),
        .O(\da_OBUF[16]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[16]_inst_i_13 
       (.I0(\register_reg[3]_2 [16]),
        .I1(\register_reg[2]_1 [16]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [16]),
        .O(\da_OBUF[16]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[16]_inst_i_14 
       (.I0(\register_reg[7]_6 [16]),
        .I1(\register_reg[6]_5 [16]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [16]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [16]),
        .O(\da_OBUF[16]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[16]_inst_i_2 
       (.I0(\da_OBUF[16]_inst_i_3_n_0 ),
        .I1(\da_OBUF[16]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[16]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[16]_inst_i_6_n_0 ),
        .O(qa[8]));
  MUXF7 \da_OBUF[16]_inst_i_3 
       (.I0(\da_OBUF[16]_inst_i_7_n_0 ),
        .I1(\da_OBUF[16]_inst_i_8_n_0 ),
        .O(\da_OBUF[16]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[16]_inst_i_4 
       (.I0(\da_OBUF[16]_inst_i_9_n_0 ),
        .I1(\da_OBUF[16]_inst_i_10_n_0 ),
        .O(\da_OBUF[16]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[16]_inst_i_5 
       (.I0(\da_OBUF[16]_inst_i_11_n_0 ),
        .I1(\da_OBUF[16]_inst_i_12_n_0 ),
        .O(\da_OBUF[16]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[16]_inst_i_6 
       (.I0(\da_OBUF[16]_inst_i_13_n_0 ),
        .I1(\da_OBUF[16]_inst_i_14_n_0 ),
        .O(\da_OBUF[16]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[16]_inst_i_7 
       (.I0(\register_reg[27]_26 [16]),
        .I1(\register_reg[26]_25 [16]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[25]_24 [16]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[24]_23 [16]),
        .O(\da_OBUF[16]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[16]_inst_i_8 
       (.I0(\register_reg[31]_30 [16]),
        .I1(\register_reg[30]_29 [16]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[29]_28 [16]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[28]_27 [16]),
        .O(\da_OBUF[16]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[16]_inst_i_9 
       (.I0(\register_reg[19]_18 [16]),
        .I1(\register_reg[18]_17 [16]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [16]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [16]),
        .O(\da_OBUF[16]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[17]_inst_i_10 
       (.I0(\register_reg[23]_22 [17]),
        .I1(\register_reg[22]_21 [17]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [17]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [17]),
        .O(\da_OBUF[17]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[17]_inst_i_11 
       (.I0(\register_reg[11]_10 [17]),
        .I1(\register_reg[10]_9 [17]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [17]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [17]),
        .O(\da_OBUF[17]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[17]_inst_i_12 
       (.I0(\register_reg[15]_14 [17]),
        .I1(\register_reg[14]_13 [17]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [17]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [17]),
        .O(\da_OBUF[17]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[17]_inst_i_13 
       (.I0(\register_reg[3]_2 [17]),
        .I1(\register_reg[2]_1 [17]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [17]),
        .O(\da_OBUF[17]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[17]_inst_i_14 
       (.I0(\register_reg[7]_6 [17]),
        .I1(\register_reg[6]_5 [17]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [17]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [17]),
        .O(\da_OBUF[17]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[17]_inst_i_2 
       (.I0(\da_OBUF[17]_inst_i_3_n_0 ),
        .I1(\da_OBUF[17]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[17]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[17]_inst_i_6_n_0 ),
        .O(qa[9]));
  MUXF7 \da_OBUF[17]_inst_i_3 
       (.I0(\da_OBUF[17]_inst_i_7_n_0 ),
        .I1(\da_OBUF[17]_inst_i_8_n_0 ),
        .O(\da_OBUF[17]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[17]_inst_i_4 
       (.I0(\da_OBUF[17]_inst_i_9_n_0 ),
        .I1(\da_OBUF[17]_inst_i_10_n_0 ),
        .O(\da_OBUF[17]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[17]_inst_i_5 
       (.I0(\da_OBUF[17]_inst_i_11_n_0 ),
        .I1(\da_OBUF[17]_inst_i_12_n_0 ),
        .O(\da_OBUF[17]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[17]_inst_i_6 
       (.I0(\da_OBUF[17]_inst_i_13_n_0 ),
        .I1(\da_OBUF[17]_inst_i_14_n_0 ),
        .O(\da_OBUF[17]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[17]_inst_i_7 
       (.I0(\register_reg[27]_26 [17]),
        .I1(\register_reg[26]_25 [17]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[25]_24 [17]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[24]_23 [17]),
        .O(\da_OBUF[17]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[17]_inst_i_8 
       (.I0(\register_reg[31]_30 [17]),
        .I1(\register_reg[30]_29 [17]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[29]_28 [17]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[28]_27 [17]),
        .O(\da_OBUF[17]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[17]_inst_i_9 
       (.I0(\register_reg[19]_18 [17]),
        .I1(\register_reg[18]_17 [17]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [17]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [17]),
        .O(\da_OBUF[17]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[18]_inst_i_10 
       (.I0(\register_reg[23]_22 [18]),
        .I1(\register_reg[22]_21 [18]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [18]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [18]),
        .O(\da_OBUF[18]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[18]_inst_i_11 
       (.I0(\register_reg[11]_10 [18]),
        .I1(\register_reg[10]_9 [18]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [18]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [18]),
        .O(\da_OBUF[18]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[18]_inst_i_12 
       (.I0(\register_reg[15]_14 [18]),
        .I1(\register_reg[14]_13 [18]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [18]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [18]),
        .O(\da_OBUF[18]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[18]_inst_i_13 
       (.I0(\register_reg[3]_2 [18]),
        .I1(\register_reg[2]_1 [18]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [18]),
        .O(\da_OBUF[18]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[18]_inst_i_14 
       (.I0(\register_reg[7]_6 [18]),
        .I1(\register_reg[6]_5 [18]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [18]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [18]),
        .O(\da_OBUF[18]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[18]_inst_i_2 
       (.I0(\da_OBUF[18]_inst_i_3_n_0 ),
        .I1(\da_OBUF[18]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[18]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[18]_inst_i_6_n_0 ),
        .O(qa[10]));
  MUXF7 \da_OBUF[18]_inst_i_3 
       (.I0(\da_OBUF[18]_inst_i_7_n_0 ),
        .I1(\da_OBUF[18]_inst_i_8_n_0 ),
        .O(\da_OBUF[18]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[18]_inst_i_4 
       (.I0(\da_OBUF[18]_inst_i_9_n_0 ),
        .I1(\da_OBUF[18]_inst_i_10_n_0 ),
        .O(\da_OBUF[18]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[18]_inst_i_5 
       (.I0(\da_OBUF[18]_inst_i_11_n_0 ),
        .I1(\da_OBUF[18]_inst_i_12_n_0 ),
        .O(\da_OBUF[18]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[18]_inst_i_6 
       (.I0(\da_OBUF[18]_inst_i_13_n_0 ),
        .I1(\da_OBUF[18]_inst_i_14_n_0 ),
        .O(\da_OBUF[18]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[18]_inst_i_7 
       (.I0(\register_reg[27]_26 [18]),
        .I1(\register_reg[26]_25 [18]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [18]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [18]),
        .O(\da_OBUF[18]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[18]_inst_i_8 
       (.I0(\register_reg[31]_30 [18]),
        .I1(\register_reg[30]_29 [18]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [18]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [18]),
        .O(\da_OBUF[18]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[18]_inst_i_9 
       (.I0(\register_reg[19]_18 [18]),
        .I1(\register_reg[18]_17 [18]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [18]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [18]),
        .O(\da_OBUF[18]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[19]_inst_i_10 
       (.I0(\register_reg[23]_22 [19]),
        .I1(\register_reg[22]_21 [19]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[21]_20 [19]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[20]_19 [19]),
        .O(\da_OBUF[19]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[19]_inst_i_11 
       (.I0(\register_reg[11]_10 [19]),
        .I1(\register_reg[10]_9 [19]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [19]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [19]),
        .O(\da_OBUF[19]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[19]_inst_i_12 
       (.I0(\register_reg[15]_14 [19]),
        .I1(\register_reg[14]_13 [19]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [19]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [19]),
        .O(\da_OBUF[19]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[19]_inst_i_13 
       (.I0(\register_reg[3]_2 [19]),
        .I1(\register_reg[2]_1 [19]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [19]),
        .O(\da_OBUF[19]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[19]_inst_i_14 
       (.I0(\register_reg[7]_6 [19]),
        .I1(\register_reg[6]_5 [19]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [19]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [19]),
        .O(\da_OBUF[19]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[19]_inst_i_2 
       (.I0(\da_OBUF[19]_inst_i_3_n_0 ),
        .I1(\da_OBUF[19]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[19]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[19]_inst_i_6_n_0 ),
        .O(qa[11]));
  MUXF7 \da_OBUF[19]_inst_i_3 
       (.I0(\da_OBUF[19]_inst_i_7_n_0 ),
        .I1(\da_OBUF[19]_inst_i_8_n_0 ),
        .O(\da_OBUF[19]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[19]_inst_i_4 
       (.I0(\da_OBUF[19]_inst_i_9_n_0 ),
        .I1(\da_OBUF[19]_inst_i_10_n_0 ),
        .O(\da_OBUF[19]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[19]_inst_i_5 
       (.I0(\da_OBUF[19]_inst_i_11_n_0 ),
        .I1(\da_OBUF[19]_inst_i_12_n_0 ),
        .O(\da_OBUF[19]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[19]_inst_i_6 
       (.I0(\da_OBUF[19]_inst_i_13_n_0 ),
        .I1(\da_OBUF[19]_inst_i_14_n_0 ),
        .O(\da_OBUF[19]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[19]_inst_i_7 
       (.I0(\register_reg[27]_26 [19]),
        .I1(\register_reg[26]_25 [19]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [19]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [19]),
        .O(\da_OBUF[19]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[19]_inst_i_8 
       (.I0(\register_reg[31]_30 [19]),
        .I1(\register_reg[30]_29 [19]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [19]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [19]),
        .O(\da_OBUF[19]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[19]_inst_i_9 
       (.I0(\register_reg[19]_18 [19]),
        .I1(\register_reg[18]_17 [19]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[17]_16 [19]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[16]_15 [19]),
        .O(\da_OBUF[19]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[1]_inst_i_10 
       (.I0(\register_reg[23]_22 [1]),
        .I1(\register_reg[22]_21 [1]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [1]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [1]),
        .O(\da_OBUF[1]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[1]_inst_i_11 
       (.I0(\register_reg[11]_10 [1]),
        .I1(\register_reg[10]_9 [1]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [1]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [1]),
        .O(\da_OBUF[1]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[1]_inst_i_12 
       (.I0(\register_reg[15]_14 [1]),
        .I1(\register_reg[14]_13 [1]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [1]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [1]),
        .O(\da_OBUF[1]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[1]_inst_i_13 
       (.I0(\register_reg[3]_2 [1]),
        .I1(\register_reg[2]_1 [1]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [1]),
        .O(\da_OBUF[1]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[1]_inst_i_14 
       (.I0(\register_reg[7]_6 [1]),
        .I1(\register_reg[6]_5 [1]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [1]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [1]),
        .O(\da_OBUF[1]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[1]_inst_i_2 
       (.I0(\da_OBUF[1]_inst_i_3_n_0 ),
        .I1(\da_OBUF[1]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[1]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[1]_inst_i_6_n_0 ),
        .O(qa[1]));
  MUXF7 \da_OBUF[1]_inst_i_3 
       (.I0(\da_OBUF[1]_inst_i_7_n_0 ),
        .I1(\da_OBUF[1]_inst_i_8_n_0 ),
        .O(\da_OBUF[1]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[1]_inst_i_4 
       (.I0(\da_OBUF[1]_inst_i_9_n_0 ),
        .I1(\da_OBUF[1]_inst_i_10_n_0 ),
        .O(\da_OBUF[1]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[1]_inst_i_5 
       (.I0(\da_OBUF[1]_inst_i_11_n_0 ),
        .I1(\da_OBUF[1]_inst_i_12_n_0 ),
        .O(\da_OBUF[1]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[1]_inst_i_6 
       (.I0(\da_OBUF[1]_inst_i_13_n_0 ),
        .I1(\da_OBUF[1]_inst_i_14_n_0 ),
        .O(\da_OBUF[1]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[1]_inst_i_7 
       (.I0(\register_reg[27]_26 [1]),
        .I1(\register_reg[26]_25 [1]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[25]_24 [1]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[24]_23 [1]),
        .O(\da_OBUF[1]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[1]_inst_i_8 
       (.I0(\register_reg[31]_30 [1]),
        .I1(\register_reg[30]_29 [1]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[29]_28 [1]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[28]_27 [1]),
        .O(\da_OBUF[1]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[1]_inst_i_9 
       (.I0(\register_reg[19]_18 [1]),
        .I1(\register_reg[18]_17 [1]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [1]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [1]),
        .O(\da_OBUF[1]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[20]_inst_i_10 
       (.I0(\register_reg[23]_22 [20]),
        .I1(\register_reg[22]_21 [20]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[21]_20 [20]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[20]_19 [20]),
        .O(\da_OBUF[20]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[20]_inst_i_11 
       (.I0(\register_reg[11]_10 [20]),
        .I1(\register_reg[10]_9 [20]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [20]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [20]),
        .O(\da_OBUF[20]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[20]_inst_i_12 
       (.I0(\register_reg[15]_14 [20]),
        .I1(\register_reg[14]_13 [20]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [20]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [20]),
        .O(\da_OBUF[20]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[20]_inst_i_13 
       (.I0(\register_reg[3]_2 [20]),
        .I1(\register_reg[2]_1 [20]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [20]),
        .O(\da_OBUF[20]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[20]_inst_i_14 
       (.I0(\register_reg[7]_6 [20]),
        .I1(\register_reg[6]_5 [20]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [20]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [20]),
        .O(\da_OBUF[20]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[20]_inst_i_2 
       (.I0(\da_OBUF[20]_inst_i_3_n_0 ),
        .I1(\da_OBUF[20]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[20]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[20]_inst_i_6_n_0 ),
        .O(qa[12]));
  MUXF7 \da_OBUF[20]_inst_i_3 
       (.I0(\da_OBUF[20]_inst_i_7_n_0 ),
        .I1(\da_OBUF[20]_inst_i_8_n_0 ),
        .O(\da_OBUF[20]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[20]_inst_i_4 
       (.I0(\da_OBUF[20]_inst_i_9_n_0 ),
        .I1(\da_OBUF[20]_inst_i_10_n_0 ),
        .O(\da_OBUF[20]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[20]_inst_i_5 
       (.I0(\da_OBUF[20]_inst_i_11_n_0 ),
        .I1(\da_OBUF[20]_inst_i_12_n_0 ),
        .O(\da_OBUF[20]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[20]_inst_i_6 
       (.I0(\da_OBUF[20]_inst_i_13_n_0 ),
        .I1(\da_OBUF[20]_inst_i_14_n_0 ),
        .O(\da_OBUF[20]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[20]_inst_i_7 
       (.I0(\register_reg[27]_26 [20]),
        .I1(\register_reg[26]_25 [20]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [20]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [20]),
        .O(\da_OBUF[20]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[20]_inst_i_8 
       (.I0(\register_reg[31]_30 [20]),
        .I1(\register_reg[30]_29 [20]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [20]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [20]),
        .O(\da_OBUF[20]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[20]_inst_i_9 
       (.I0(\register_reg[19]_18 [20]),
        .I1(\register_reg[18]_17 [20]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[17]_16 [20]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[16]_15 [20]),
        .O(\da_OBUF[20]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[21]_inst_i_10 
       (.I0(\register_reg[23]_22 [21]),
        .I1(\register_reg[22]_21 [21]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[21]_20 [21]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[20]_19 [21]),
        .O(\da_OBUF[21]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[21]_inst_i_11 
       (.I0(\register_reg[11]_10 [21]),
        .I1(\register_reg[10]_9 [21]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [21]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [21]),
        .O(\da_OBUF[21]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[21]_inst_i_12 
       (.I0(\register_reg[15]_14 [21]),
        .I1(\register_reg[14]_13 [21]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [21]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [21]),
        .O(\da_OBUF[21]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[21]_inst_i_13 
       (.I0(\register_reg[3]_2 [21]),
        .I1(\register_reg[2]_1 [21]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [21]),
        .O(\da_OBUF[21]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[21]_inst_i_14 
       (.I0(\register_reg[7]_6 [21]),
        .I1(\register_reg[6]_5 [21]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [21]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [21]),
        .O(\da_OBUF[21]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[21]_inst_i_2 
       (.I0(\da_OBUF[21]_inst_i_3_n_0 ),
        .I1(\da_OBUF[21]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[21]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[21]_inst_i_6_n_0 ),
        .O(qa[13]));
  MUXF7 \da_OBUF[21]_inst_i_3 
       (.I0(\da_OBUF[21]_inst_i_7_n_0 ),
        .I1(\da_OBUF[21]_inst_i_8_n_0 ),
        .O(\da_OBUF[21]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[21]_inst_i_4 
       (.I0(\da_OBUF[21]_inst_i_9_n_0 ),
        .I1(\da_OBUF[21]_inst_i_10_n_0 ),
        .O(\da_OBUF[21]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[21]_inst_i_5 
       (.I0(\da_OBUF[21]_inst_i_11_n_0 ),
        .I1(\da_OBUF[21]_inst_i_12_n_0 ),
        .O(\da_OBUF[21]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[21]_inst_i_6 
       (.I0(\da_OBUF[21]_inst_i_13_n_0 ),
        .I1(\da_OBUF[21]_inst_i_14_n_0 ),
        .O(\da_OBUF[21]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[21]_inst_i_7 
       (.I0(\register_reg[27]_26 [21]),
        .I1(\register_reg[26]_25 [21]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [21]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [21]),
        .O(\da_OBUF[21]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[21]_inst_i_8 
       (.I0(\register_reg[31]_30 [21]),
        .I1(\register_reg[30]_29 [21]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [21]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [21]),
        .O(\da_OBUF[21]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[21]_inst_i_9 
       (.I0(\register_reg[19]_18 [21]),
        .I1(\register_reg[18]_17 [21]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[17]_16 [21]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[16]_15 [21]),
        .O(\da_OBUF[21]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[22]_inst_i_10 
       (.I0(\register_reg[23]_22 [22]),
        .I1(\register_reg[22]_21 [22]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[21]_20 [22]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[20]_19 [22]),
        .O(\da_OBUF[22]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[22]_inst_i_11 
       (.I0(\register_reg[11]_10 [22]),
        .I1(\register_reg[10]_9 [22]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [22]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [22]),
        .O(\da_OBUF[22]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[22]_inst_i_12 
       (.I0(\register_reg[15]_14 [22]),
        .I1(\register_reg[14]_13 [22]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [22]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [22]),
        .O(\da_OBUF[22]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[22]_inst_i_13 
       (.I0(\register_reg[3]_2 [22]),
        .I1(\register_reg[2]_1 [22]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [22]),
        .O(\da_OBUF[22]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[22]_inst_i_14 
       (.I0(\register_reg[7]_6 [22]),
        .I1(\register_reg[6]_5 [22]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [22]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [22]),
        .O(\da_OBUF[22]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[22]_inst_i_2 
       (.I0(\da_OBUF[22]_inst_i_3_n_0 ),
        .I1(\da_OBUF[22]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[22]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[22]_inst_i_6_n_0 ),
        .O(qa[14]));
  MUXF7 \da_OBUF[22]_inst_i_3 
       (.I0(\da_OBUF[22]_inst_i_7_n_0 ),
        .I1(\da_OBUF[22]_inst_i_8_n_0 ),
        .O(\da_OBUF[22]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[22]_inst_i_4 
       (.I0(\da_OBUF[22]_inst_i_9_n_0 ),
        .I1(\da_OBUF[22]_inst_i_10_n_0 ),
        .O(\da_OBUF[22]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[22]_inst_i_5 
       (.I0(\da_OBUF[22]_inst_i_11_n_0 ),
        .I1(\da_OBUF[22]_inst_i_12_n_0 ),
        .O(\da_OBUF[22]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[22]_inst_i_6 
       (.I0(\da_OBUF[22]_inst_i_13_n_0 ),
        .I1(\da_OBUF[22]_inst_i_14_n_0 ),
        .O(\da_OBUF[22]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[22]_inst_i_7 
       (.I0(\register_reg[27]_26 [22]),
        .I1(\register_reg[26]_25 [22]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [22]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [22]),
        .O(\da_OBUF[22]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[22]_inst_i_8 
       (.I0(\register_reg[31]_30 [22]),
        .I1(\register_reg[30]_29 [22]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [22]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [22]),
        .O(\da_OBUF[22]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[22]_inst_i_9 
       (.I0(\register_reg[19]_18 [22]),
        .I1(\register_reg[18]_17 [22]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[17]_16 [22]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[16]_15 [22]),
        .O(\da_OBUF[22]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[23]_inst_i_10 
       (.I0(\register_reg[23]_22 [23]),
        .I1(\register_reg[22]_21 [23]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[21]_20 [23]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[20]_19 [23]),
        .O(\da_OBUF[23]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[23]_inst_i_11 
       (.I0(\register_reg[11]_10 [23]),
        .I1(\register_reg[10]_9 [23]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [23]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [23]),
        .O(\da_OBUF[23]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[23]_inst_i_12 
       (.I0(\register_reg[15]_14 [23]),
        .I1(\register_reg[14]_13 [23]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [23]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [23]),
        .O(\da_OBUF[23]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[23]_inst_i_13 
       (.I0(\register_reg[3]_2 [23]),
        .I1(\register_reg[2]_1 [23]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [23]),
        .O(\da_OBUF[23]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[23]_inst_i_14 
       (.I0(\register_reg[7]_6 [23]),
        .I1(\register_reg[6]_5 [23]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [23]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [23]),
        .O(\da_OBUF[23]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[23]_inst_i_2 
       (.I0(\da_OBUF[23]_inst_i_3_n_0 ),
        .I1(\da_OBUF[23]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[23]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[23]_inst_i_6_n_0 ),
        .O(qa[15]));
  MUXF7 \da_OBUF[23]_inst_i_3 
       (.I0(\da_OBUF[23]_inst_i_7_n_0 ),
        .I1(\da_OBUF[23]_inst_i_8_n_0 ),
        .O(\da_OBUF[23]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[23]_inst_i_4 
       (.I0(\da_OBUF[23]_inst_i_9_n_0 ),
        .I1(\da_OBUF[23]_inst_i_10_n_0 ),
        .O(\da_OBUF[23]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[23]_inst_i_5 
       (.I0(\da_OBUF[23]_inst_i_11_n_0 ),
        .I1(\da_OBUF[23]_inst_i_12_n_0 ),
        .O(\da_OBUF[23]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[23]_inst_i_6 
       (.I0(\da_OBUF[23]_inst_i_13_n_0 ),
        .I1(\da_OBUF[23]_inst_i_14_n_0 ),
        .O(\da_OBUF[23]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[23]_inst_i_7 
       (.I0(\register_reg[27]_26 [23]),
        .I1(\register_reg[26]_25 [23]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [23]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [23]),
        .O(\da_OBUF[23]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[23]_inst_i_8 
       (.I0(\register_reg[31]_30 [23]),
        .I1(\register_reg[30]_29 [23]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [23]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [23]),
        .O(\da_OBUF[23]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[23]_inst_i_9 
       (.I0(\register_reg[19]_18 [23]),
        .I1(\register_reg[18]_17 [23]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[17]_16 [23]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[16]_15 [23]),
        .O(\da_OBUF[23]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[24]_inst_i_10 
       (.I0(\register_reg[23]_22 [24]),
        .I1(\register_reg[22]_21 [24]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[21]_20 [24]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[20]_19 [24]),
        .O(\da_OBUF[24]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[24]_inst_i_11 
       (.I0(\register_reg[11]_10 [24]),
        .I1(\register_reg[10]_9 [24]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [24]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [24]),
        .O(\da_OBUF[24]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[24]_inst_i_12 
       (.I0(\register_reg[15]_14 [24]),
        .I1(\register_reg[14]_13 [24]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [24]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [24]),
        .O(\da_OBUF[24]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[24]_inst_i_13 
       (.I0(\register_reg[3]_2 [24]),
        .I1(\register_reg[2]_1 [24]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [24]),
        .O(\da_OBUF[24]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[24]_inst_i_14 
       (.I0(\register_reg[7]_6 [24]),
        .I1(\register_reg[6]_5 [24]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [24]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [24]),
        .O(\da_OBUF[24]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[24]_inst_i_2 
       (.I0(\da_OBUF[24]_inst_i_3_n_0 ),
        .I1(\da_OBUF[24]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[24]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[24]_inst_i_6_n_0 ),
        .O(qa[16]));
  MUXF7 \da_OBUF[24]_inst_i_3 
       (.I0(\da_OBUF[24]_inst_i_7_n_0 ),
        .I1(\da_OBUF[24]_inst_i_8_n_0 ),
        .O(\da_OBUF[24]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[24]_inst_i_4 
       (.I0(\da_OBUF[24]_inst_i_9_n_0 ),
        .I1(\da_OBUF[24]_inst_i_10_n_0 ),
        .O(\da_OBUF[24]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[24]_inst_i_5 
       (.I0(\da_OBUF[24]_inst_i_11_n_0 ),
        .I1(\da_OBUF[24]_inst_i_12_n_0 ),
        .O(\da_OBUF[24]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[24]_inst_i_6 
       (.I0(\da_OBUF[24]_inst_i_13_n_0 ),
        .I1(\da_OBUF[24]_inst_i_14_n_0 ),
        .O(\da_OBUF[24]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[24]_inst_i_7 
       (.I0(\register_reg[27]_26 [24]),
        .I1(\register_reg[26]_25 [24]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [24]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [24]),
        .O(\da_OBUF[24]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[24]_inst_i_8 
       (.I0(\register_reg[31]_30 [24]),
        .I1(\register_reg[30]_29 [24]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [24]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [24]),
        .O(\da_OBUF[24]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[24]_inst_i_9 
       (.I0(\register_reg[19]_18 [24]),
        .I1(\register_reg[18]_17 [24]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[17]_16 [24]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[16]_15 [24]),
        .O(\da_OBUF[24]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[25]_inst_i_10 
       (.I0(\register_reg[23]_22 [25]),
        .I1(\register_reg[22]_21 [25]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[21]_20 [25]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[20]_19 [25]),
        .O(\da_OBUF[25]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[25]_inst_i_11 
       (.I0(\register_reg[11]_10 [25]),
        .I1(\register_reg[10]_9 [25]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [25]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [25]),
        .O(\da_OBUF[25]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[25]_inst_i_12 
       (.I0(\register_reg[15]_14 [25]),
        .I1(\register_reg[14]_13 [25]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [25]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [25]),
        .O(\da_OBUF[25]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[25]_inst_i_13 
       (.I0(\register_reg[3]_2 [25]),
        .I1(\register_reg[2]_1 [25]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [25]),
        .O(\da_OBUF[25]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[25]_inst_i_14 
       (.I0(\register_reg[7]_6 [25]),
        .I1(\register_reg[6]_5 [25]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [25]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [25]),
        .O(\da_OBUF[25]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[25]_inst_i_2 
       (.I0(\da_OBUF[25]_inst_i_3_n_0 ),
        .I1(\da_OBUF[25]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[25]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[25]_inst_i_6_n_0 ),
        .O(qa[17]));
  MUXF7 \da_OBUF[25]_inst_i_3 
       (.I0(\da_OBUF[25]_inst_i_7_n_0 ),
        .I1(\da_OBUF[25]_inst_i_8_n_0 ),
        .O(\da_OBUF[25]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[25]_inst_i_4 
       (.I0(\da_OBUF[25]_inst_i_9_n_0 ),
        .I1(\da_OBUF[25]_inst_i_10_n_0 ),
        .O(\da_OBUF[25]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[25]_inst_i_5 
       (.I0(\da_OBUF[25]_inst_i_11_n_0 ),
        .I1(\da_OBUF[25]_inst_i_12_n_0 ),
        .O(\da_OBUF[25]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[25]_inst_i_6 
       (.I0(\da_OBUF[25]_inst_i_13_n_0 ),
        .I1(\da_OBUF[25]_inst_i_14_n_0 ),
        .O(\da_OBUF[25]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[25]_inst_i_7 
       (.I0(\register_reg[27]_26 [25]),
        .I1(\register_reg[26]_25 [25]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [25]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [25]),
        .O(\da_OBUF[25]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[25]_inst_i_8 
       (.I0(\register_reg[31]_30 [25]),
        .I1(\register_reg[30]_29 [25]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [25]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [25]),
        .O(\da_OBUF[25]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[25]_inst_i_9 
       (.I0(\register_reg[19]_18 [25]),
        .I1(\register_reg[18]_17 [25]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[17]_16 [25]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[16]_15 [25]),
        .O(\da_OBUF[25]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[26]_inst_i_10 
       (.I0(\register_reg[23]_22 [26]),
        .I1(\register_reg[22]_21 [26]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[21]_20 [26]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[20]_19 [26]),
        .O(\da_OBUF[26]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[26]_inst_i_11 
       (.I0(\register_reg[11]_10 [26]),
        .I1(\register_reg[10]_9 [26]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [26]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [26]),
        .O(\da_OBUF[26]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[26]_inst_i_12 
       (.I0(\register_reg[15]_14 [26]),
        .I1(\register_reg[14]_13 [26]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [26]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [26]),
        .O(\da_OBUF[26]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[26]_inst_i_13 
       (.I0(\register_reg[3]_2 [26]),
        .I1(\register_reg[2]_1 [26]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [26]),
        .O(\da_OBUF[26]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[26]_inst_i_14 
       (.I0(\register_reg[7]_6 [26]),
        .I1(\register_reg[6]_5 [26]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [26]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [26]),
        .O(\da_OBUF[26]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[26]_inst_i_2 
       (.I0(\da_OBUF[26]_inst_i_3_n_0 ),
        .I1(\da_OBUF[26]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[26]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[26]_inst_i_6_n_0 ),
        .O(qa[18]));
  MUXF7 \da_OBUF[26]_inst_i_3 
       (.I0(\da_OBUF[26]_inst_i_7_n_0 ),
        .I1(\da_OBUF[26]_inst_i_8_n_0 ),
        .O(\da_OBUF[26]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[26]_inst_i_4 
       (.I0(\da_OBUF[26]_inst_i_9_n_0 ),
        .I1(\da_OBUF[26]_inst_i_10_n_0 ),
        .O(\da_OBUF[26]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[26]_inst_i_5 
       (.I0(\da_OBUF[26]_inst_i_11_n_0 ),
        .I1(\da_OBUF[26]_inst_i_12_n_0 ),
        .O(\da_OBUF[26]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[26]_inst_i_6 
       (.I0(\da_OBUF[26]_inst_i_13_n_0 ),
        .I1(\da_OBUF[26]_inst_i_14_n_0 ),
        .O(\da_OBUF[26]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[26]_inst_i_7 
       (.I0(\register_reg[27]_26 [26]),
        .I1(\register_reg[26]_25 [26]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [26]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [26]),
        .O(\da_OBUF[26]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[26]_inst_i_8 
       (.I0(\register_reg[31]_30 [26]),
        .I1(\register_reg[30]_29 [26]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [26]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [26]),
        .O(\da_OBUF[26]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[26]_inst_i_9 
       (.I0(\register_reg[19]_18 [26]),
        .I1(\register_reg[18]_17 [26]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[17]_16 [26]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[16]_15 [26]),
        .O(\da_OBUF[26]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[27]_inst_i_10 
       (.I0(\register_reg[23]_22 [27]),
        .I1(\register_reg[22]_21 [27]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[21]_20 [27]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[20]_19 [27]),
        .O(\da_OBUF[27]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[27]_inst_i_11 
       (.I0(\register_reg[11]_10 [27]),
        .I1(\register_reg[10]_9 [27]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [27]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [27]),
        .O(\da_OBUF[27]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[27]_inst_i_12 
       (.I0(\register_reg[15]_14 [27]),
        .I1(\register_reg[14]_13 [27]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [27]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [27]),
        .O(\da_OBUF[27]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[27]_inst_i_13 
       (.I0(\register_reg[3]_2 [27]),
        .I1(\register_reg[2]_1 [27]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [27]),
        .O(\da_OBUF[27]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[27]_inst_i_14 
       (.I0(\register_reg[7]_6 [27]),
        .I1(\register_reg[6]_5 [27]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [27]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [27]),
        .O(\da_OBUF[27]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[27]_inst_i_2 
       (.I0(\da_OBUF[27]_inst_i_3_n_0 ),
        .I1(\da_OBUF[27]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[27]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[27]_inst_i_6_n_0 ),
        .O(qa[19]));
  MUXF7 \da_OBUF[27]_inst_i_3 
       (.I0(\da_OBUF[27]_inst_i_7_n_0 ),
        .I1(\da_OBUF[27]_inst_i_8_n_0 ),
        .O(\da_OBUF[27]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[27]_inst_i_4 
       (.I0(\da_OBUF[27]_inst_i_9_n_0 ),
        .I1(\da_OBUF[27]_inst_i_10_n_0 ),
        .O(\da_OBUF[27]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[27]_inst_i_5 
       (.I0(\da_OBUF[27]_inst_i_11_n_0 ),
        .I1(\da_OBUF[27]_inst_i_12_n_0 ),
        .O(\da_OBUF[27]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[27]_inst_i_6 
       (.I0(\da_OBUF[27]_inst_i_13_n_0 ),
        .I1(\da_OBUF[27]_inst_i_14_n_0 ),
        .O(\da_OBUF[27]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[27]_inst_i_7 
       (.I0(\register_reg[27]_26 [27]),
        .I1(\register_reg[26]_25 [27]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [27]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [27]),
        .O(\da_OBUF[27]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[27]_inst_i_8 
       (.I0(\register_reg[31]_30 [27]),
        .I1(\register_reg[30]_29 [27]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [27]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [27]),
        .O(\da_OBUF[27]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[27]_inst_i_9 
       (.I0(\register_reg[19]_18 [27]),
        .I1(\register_reg[18]_17 [27]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[17]_16 [27]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[16]_15 [27]),
        .O(\da_OBUF[27]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[28]_inst_i_10 
       (.I0(\register_reg[23]_22 [28]),
        .I1(\register_reg[22]_21 [28]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[21]_20 [28]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[20]_19 [28]),
        .O(\da_OBUF[28]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[28]_inst_i_11 
       (.I0(\register_reg[11]_10 [28]),
        .I1(\register_reg[10]_9 [28]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [28]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [28]),
        .O(\da_OBUF[28]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[28]_inst_i_12 
       (.I0(\register_reg[15]_14 [28]),
        .I1(\register_reg[14]_13 [28]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [28]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [28]),
        .O(\da_OBUF[28]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[28]_inst_i_13 
       (.I0(\register_reg[3]_2 [28]),
        .I1(\register_reg[2]_1 [28]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [28]),
        .O(\da_OBUF[28]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[28]_inst_i_14 
       (.I0(\register_reg[7]_6 [28]),
        .I1(\register_reg[6]_5 [28]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [28]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [28]),
        .O(\da_OBUF[28]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[28]_inst_i_2 
       (.I0(\da_OBUF[28]_inst_i_3_n_0 ),
        .I1(\da_OBUF[28]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[28]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[28]_inst_i_6_n_0 ),
        .O(qa[20]));
  MUXF7 \da_OBUF[28]_inst_i_3 
       (.I0(\da_OBUF[28]_inst_i_7_n_0 ),
        .I1(\da_OBUF[28]_inst_i_8_n_0 ),
        .O(\da_OBUF[28]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[28]_inst_i_4 
       (.I0(\da_OBUF[28]_inst_i_9_n_0 ),
        .I1(\da_OBUF[28]_inst_i_10_n_0 ),
        .O(\da_OBUF[28]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[28]_inst_i_5 
       (.I0(\da_OBUF[28]_inst_i_11_n_0 ),
        .I1(\da_OBUF[28]_inst_i_12_n_0 ),
        .O(\da_OBUF[28]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[28]_inst_i_6 
       (.I0(\da_OBUF[28]_inst_i_13_n_0 ),
        .I1(\da_OBUF[28]_inst_i_14_n_0 ),
        .O(\da_OBUF[28]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[28]_inst_i_7 
       (.I0(\register_reg[27]_26 [28]),
        .I1(\register_reg[26]_25 [28]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[25]_24 [28]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[24]_23 [28]),
        .O(\da_OBUF[28]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[28]_inst_i_8 
       (.I0(\register_reg[31]_30 [28]),
        .I1(\register_reg[30]_29 [28]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[29]_28 [28]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[28]_27 [28]),
        .O(\da_OBUF[28]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[28]_inst_i_9 
       (.I0(\register_reg[19]_18 [28]),
        .I1(\register_reg[18]_17 [28]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[17]_16 [28]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[16]_15 [28]),
        .O(\da_OBUF[28]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[29]_inst_i_10 
       (.I0(\register_reg[23]_22 [29]),
        .I1(\register_reg[22]_21 [29]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [29]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [29]),
        .O(\da_OBUF[29]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[29]_inst_i_11 
       (.I0(\register_reg[11]_10 [29]),
        .I1(\register_reg[10]_9 [29]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[9]_8 [29]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[8]_7 [29]),
        .O(\da_OBUF[29]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[29]_inst_i_12 
       (.I0(\register_reg[15]_14 [29]),
        .I1(\register_reg[14]_13 [29]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[13]_12 [29]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[12]_11 [29]),
        .O(\da_OBUF[29]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[29]_inst_i_13 
       (.I0(\register_reg[3]_2 [29]),
        .I1(\register_reg[2]_1 [29]),
        .I2(\q_reg[22]_rep ),
        .I3(\q_reg[21]_rep ),
        .I4(\register_reg[1]_0 [29]),
        .O(\da_OBUF[29]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[29]_inst_i_14 
       (.I0(\register_reg[7]_6 [29]),
        .I1(\register_reg[6]_5 [29]),
        .I2(\q_reg[22]_rep ),
        .I3(\register_reg[5]_4 [29]),
        .I4(\q_reg[21]_rep ),
        .I5(\register_reg[4]_3 [29]),
        .O(\da_OBUF[29]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[29]_inst_i_2 
       (.I0(\da_OBUF[29]_inst_i_3_n_0 ),
        .I1(\da_OBUF[29]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[29]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[29]_inst_i_6_n_0 ),
        .O(qa[21]));
  MUXF7 \da_OBUF[29]_inst_i_3 
       (.I0(\da_OBUF[29]_inst_i_7_n_0 ),
        .I1(\da_OBUF[29]_inst_i_8_n_0 ),
        .O(\da_OBUF[29]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[29]_inst_i_4 
       (.I0(\da_OBUF[29]_inst_i_9_n_0 ),
        .I1(\da_OBUF[29]_inst_i_10_n_0 ),
        .O(\da_OBUF[29]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[29]_inst_i_5 
       (.I0(\da_OBUF[29]_inst_i_11_n_0 ),
        .I1(\da_OBUF[29]_inst_i_12_n_0 ),
        .O(\da_OBUF[29]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[29]_inst_i_6 
       (.I0(\da_OBUF[29]_inst_i_13_n_0 ),
        .I1(\da_OBUF[29]_inst_i_14_n_0 ),
        .O(\da_OBUF[29]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[29]_inst_i_7 
       (.I0(\register_reg[27]_26 [29]),
        .I1(\register_reg[26]_25 [29]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [29]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [29]),
        .O(\da_OBUF[29]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[29]_inst_i_8 
       (.I0(\register_reg[31]_30 [29]),
        .I1(\register_reg[30]_29 [29]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [29]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [29]),
        .O(\da_OBUF[29]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[29]_inst_i_9 
       (.I0(\register_reg[19]_18 [29]),
        .I1(\register_reg[18]_17 [29]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [29]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [29]),
        .O(\da_OBUF[29]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[2]_inst_i_10 
       (.I0(\register_reg[23]_22 [2]),
        .I1(\register_reg[22]_21 [2]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [2]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [2]),
        .O(\da_OBUF[2]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[2]_inst_i_11 
       (.I0(\register_reg[11]_10 [2]),
        .I1(\register_reg[10]_9 [2]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [2]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [2]),
        .O(\da_OBUF[2]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[2]_inst_i_12 
       (.I0(\register_reg[15]_14 [2]),
        .I1(\register_reg[14]_13 [2]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [2]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [2]),
        .O(\da_OBUF[2]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[2]_inst_i_13 
       (.I0(\register_reg[3]_2 [2]),
        .I1(\register_reg[2]_1 [2]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [2]),
        .O(\da_OBUF[2]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[2]_inst_i_14 
       (.I0(\register_reg[7]_6 [2]),
        .I1(\register_reg[6]_5 [2]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [2]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [2]),
        .O(\da_OBUF[2]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[2]_inst_i_2 
       (.I0(\da_OBUF[2]_inst_i_3_n_0 ),
        .I1(\da_OBUF[2]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[2]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[2]_inst_i_6_n_0 ),
        .O(qa[2]));
  MUXF7 \da_OBUF[2]_inst_i_3 
       (.I0(\da_OBUF[2]_inst_i_7_n_0 ),
        .I1(\da_OBUF[2]_inst_i_8_n_0 ),
        .O(\da_OBUF[2]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[2]_inst_i_4 
       (.I0(\da_OBUF[2]_inst_i_9_n_0 ),
        .I1(\da_OBUF[2]_inst_i_10_n_0 ),
        .O(\da_OBUF[2]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[2]_inst_i_5 
       (.I0(\da_OBUF[2]_inst_i_11_n_0 ),
        .I1(\da_OBUF[2]_inst_i_12_n_0 ),
        .O(\da_OBUF[2]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[2]_inst_i_6 
       (.I0(\da_OBUF[2]_inst_i_13_n_0 ),
        .I1(\da_OBUF[2]_inst_i_14_n_0 ),
        .O(\da_OBUF[2]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[2]_inst_i_7 
       (.I0(\register_reg[27]_26 [2]),
        .I1(\register_reg[26]_25 [2]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[25]_24 [2]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[24]_23 [2]),
        .O(\da_OBUF[2]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[2]_inst_i_8 
       (.I0(\register_reg[31]_30 [2]),
        .I1(\register_reg[30]_29 [2]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[29]_28 [2]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[28]_27 [2]),
        .O(\da_OBUF[2]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[2]_inst_i_9 
       (.I0(\register_reg[19]_18 [2]),
        .I1(\register_reg[18]_17 [2]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [2]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [2]),
        .O(\da_OBUF[2]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[30]_inst_i_10 
       (.I0(\register_reg[23]_22 [30]),
        .I1(\register_reg[22]_21 [30]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [30]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [30]),
        .O(\da_OBUF[30]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[30]_inst_i_11 
       (.I0(\register_reg[11]_10 [30]),
        .I1(\register_reg[10]_9 [30]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[9]_8 [30]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[8]_7 [30]),
        .O(\da_OBUF[30]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[30]_inst_i_12 
       (.I0(\register_reg[15]_14 [30]),
        .I1(\register_reg[14]_13 [30]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[13]_12 [30]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[12]_11 [30]),
        .O(\da_OBUF[30]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[30]_inst_i_13 
       (.I0(\register_reg[3]_2 [30]),
        .I1(\register_reg[2]_1 [30]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\q_reg[21]_rep__0 ),
        .I4(\register_reg[1]_0 [30]),
        .O(\da_OBUF[30]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[30]_inst_i_14 
       (.I0(\register_reg[7]_6 [30]),
        .I1(\register_reg[6]_5 [30]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[5]_4 [30]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[4]_3 [30]),
        .O(\da_OBUF[30]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[30]_inst_i_2 
       (.I0(\da_OBUF[30]_inst_i_3_n_0 ),
        .I1(\da_OBUF[30]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[30]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[30]_inst_i_6_n_0 ),
        .O(qa[22]));
  MUXF7 \da_OBUF[30]_inst_i_3 
       (.I0(\da_OBUF[30]_inst_i_7_n_0 ),
        .I1(\da_OBUF[30]_inst_i_8_n_0 ),
        .O(\da_OBUF[30]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[30]_inst_i_4 
       (.I0(\da_OBUF[30]_inst_i_9_n_0 ),
        .I1(\da_OBUF[30]_inst_i_10_n_0 ),
        .O(\da_OBUF[30]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[30]_inst_i_5 
       (.I0(\da_OBUF[30]_inst_i_11_n_0 ),
        .I1(\da_OBUF[30]_inst_i_12_n_0 ),
        .O(\da_OBUF[30]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[30]_inst_i_6 
       (.I0(\da_OBUF[30]_inst_i_13_n_0 ),
        .I1(\da_OBUF[30]_inst_i_14_n_0 ),
        .O(\da_OBUF[30]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[30]_inst_i_7 
       (.I0(\register_reg[27]_26 [30]),
        .I1(\register_reg[26]_25 [30]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [30]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [30]),
        .O(\da_OBUF[30]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[30]_inst_i_8 
       (.I0(\register_reg[31]_30 [30]),
        .I1(\register_reg[30]_29 [30]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [30]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [30]),
        .O(\da_OBUF[30]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[30]_inst_i_9 
       (.I0(\register_reg[19]_18 [30]),
        .I1(\register_reg[18]_17 [30]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [30]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [30]),
        .O(\da_OBUF[30]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[31]_inst_i_12 
       (.I0(\register_reg[27]_26 [31]),
        .I1(\register_reg[26]_25 [31]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [31]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [31]),
        .O(\da_OBUF[31]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[31]_inst_i_13 
       (.I0(\register_reg[31]_30 [31]),
        .I1(\register_reg[30]_29 [31]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [31]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [31]),
        .O(\da_OBUF[31]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[31]_inst_i_14 
       (.I0(\register_reg[19]_18 [31]),
        .I1(\register_reg[18]_17 [31]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [31]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [31]),
        .O(\da_OBUF[31]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[31]_inst_i_15 
       (.I0(\register_reg[23]_22 [31]),
        .I1(\register_reg[22]_21 [31]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [31]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [31]),
        .O(\da_OBUF[31]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[31]_inst_i_16 
       (.I0(\register_reg[11]_10 [31]),
        .I1(\register_reg[10]_9 [31]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[9]_8 [31]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[8]_7 [31]),
        .O(\da_OBUF[31]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[31]_inst_i_17 
       (.I0(\register_reg[15]_14 [31]),
        .I1(\register_reg[14]_13 [31]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[13]_12 [31]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[12]_11 [31]),
        .O(\da_OBUF[31]_inst_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[31]_inst_i_18 
       (.I0(\register_reg[3]_2 [31]),
        .I1(\register_reg[2]_1 [31]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\q_reg[21]_rep__0 ),
        .I4(\register_reg[1]_0 [31]),
        .O(\da_OBUF[31]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[31]_inst_i_19 
       (.I0(\register_reg[7]_6 [31]),
        .I1(\register_reg[6]_5 [31]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[5]_4 [31]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[4]_3 [31]),
        .O(\da_OBUF[31]_inst_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[31]_inst_i_3 
       (.I0(\da_OBUF[31]_inst_i_6_n_0 ),
        .I1(\da_OBUF[31]_inst_i_7_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[31]_inst_i_8_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[31]_inst_i_9_n_0 ),
        .O(qa[23]));
  MUXF7 \da_OBUF[31]_inst_i_6 
       (.I0(\da_OBUF[31]_inst_i_12_n_0 ),
        .I1(\da_OBUF[31]_inst_i_13_n_0 ),
        .O(\da_OBUF[31]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[31]_inst_i_7 
       (.I0(\da_OBUF[31]_inst_i_14_n_0 ),
        .I1(\da_OBUF[31]_inst_i_15_n_0 ),
        .O(\da_OBUF[31]_inst_i_7_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[31]_inst_i_8 
       (.I0(\da_OBUF[31]_inst_i_16_n_0 ),
        .I1(\da_OBUF[31]_inst_i_17_n_0 ),
        .O(\da_OBUF[31]_inst_i_8_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[31]_inst_i_9 
       (.I0(\da_OBUF[31]_inst_i_18_n_0 ),
        .I1(\da_OBUF[31]_inst_i_19_n_0 ),
        .O(\da_OBUF[31]_inst_i_9_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[3]_inst_i_10 
       (.I0(\register_reg[23]_22 [3]),
        .I1(\register_reg[22]_21 [3]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [3]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [3]),
        .O(\da_OBUF[3]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[3]_inst_i_11 
       (.I0(\register_reg[11]_10 [3]),
        .I1(\register_reg[10]_9 [3]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [3]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [3]),
        .O(\da_OBUF[3]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[3]_inst_i_12 
       (.I0(\register_reg[15]_14 [3]),
        .I1(\register_reg[14]_13 [3]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [3]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [3]),
        .O(\da_OBUF[3]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[3]_inst_i_13 
       (.I0(\register_reg[3]_2 [3]),
        .I1(\register_reg[2]_1 [3]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [3]),
        .O(\da_OBUF[3]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[3]_inst_i_14 
       (.I0(\register_reg[7]_6 [3]),
        .I1(\register_reg[6]_5 [3]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [3]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [3]),
        .O(\da_OBUF[3]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[3]_inst_i_2 
       (.I0(\da_OBUF[3]_inst_i_3_n_0 ),
        .I1(\da_OBUF[3]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[3]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[3]_inst_i_6_n_0 ),
        .O(qa[3]));
  MUXF7 \da_OBUF[3]_inst_i_3 
       (.I0(\da_OBUF[3]_inst_i_7_n_0 ),
        .I1(\da_OBUF[3]_inst_i_8_n_0 ),
        .O(\da_OBUF[3]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[3]_inst_i_4 
       (.I0(\da_OBUF[3]_inst_i_9_n_0 ),
        .I1(\da_OBUF[3]_inst_i_10_n_0 ),
        .O(\da_OBUF[3]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[3]_inst_i_5 
       (.I0(\da_OBUF[3]_inst_i_11_n_0 ),
        .I1(\da_OBUF[3]_inst_i_12_n_0 ),
        .O(\da_OBUF[3]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[3]_inst_i_6 
       (.I0(\da_OBUF[3]_inst_i_13_n_0 ),
        .I1(\da_OBUF[3]_inst_i_14_n_0 ),
        .O(\da_OBUF[3]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[3]_inst_i_7 
       (.I0(\register_reg[27]_26 [3]),
        .I1(\register_reg[26]_25 [3]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[25]_24 [3]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[24]_23 [3]),
        .O(\da_OBUF[3]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[3]_inst_i_8 
       (.I0(\register_reg[31]_30 [3]),
        .I1(\register_reg[30]_29 [3]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[29]_28 [3]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[28]_27 [3]),
        .O(\da_OBUF[3]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[3]_inst_i_9 
       (.I0(\register_reg[19]_18 [3]),
        .I1(\register_reg[18]_17 [3]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [3]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [3]),
        .O(\da_OBUF[3]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[4]_inst_i_10 
       (.I0(\register_reg[19]_18 [4]),
        .I1(\register_reg[18]_17 [4]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [4]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [4]),
        .O(\da_OBUF[4]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[4]_inst_i_11 
       (.I0(\register_reg[23]_22 [4]),
        .I1(\register_reg[22]_21 [4]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [4]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [4]),
        .O(\da_OBUF[4]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[4]_inst_i_12 
       (.I0(\register_reg[27]_26 [4]),
        .I1(\register_reg[26]_25 [4]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [4]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [4]),
        .O(\da_OBUF[4]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[4]_inst_i_13 
       (.I0(\register_reg[31]_30 [4]),
        .I1(\register_reg[30]_29 [4]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [4]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [4]),
        .O(\da_OBUF[4]_inst_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[4]_inst_i_14 
       (.I0(\register_reg[3]_2 [4]),
        .I1(\register_reg[2]_1 [4]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\q_reg[21]_rep__0 ),
        .I4(\register_reg[1]_0 [4]),
        .O(\da_OBUF[4]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[4]_inst_i_15 
       (.I0(\register_reg[7]_6 [4]),
        .I1(\register_reg[6]_5 [4]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[5]_4 [4]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[4]_3 [4]),
        .O(\da_OBUF[4]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[4]_inst_i_16 
       (.I0(\register_reg[11]_10 [4]),
        .I1(\register_reg[10]_9 [4]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[9]_8 [4]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[8]_7 [4]),
        .O(\da_OBUF[4]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[4]_inst_i_17 
       (.I0(\register_reg[15]_14 [4]),
        .I1(\register_reg[14]_13 [4]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[13]_12 [4]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[12]_11 [4]),
        .O(\da_OBUF[4]_inst_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \da_OBUF[4]_inst_i_3 
       (.I0(Q[1]),
        .I1(em2reg_reg),
        .I2(\da_OBUF[4]_inst_i_4_n_0 ),
        .I3(\q_reg[25] [9]),
        .I4(\da_OBUF[4]_inst_i_5_n_0 ),
        .O(\ea_reg[4] ));
  MUXF8 \da_OBUF[4]_inst_i_4 
       (.I0(\da_OBUF[4]_inst_i_6_n_0 ),
        .I1(\da_OBUF[4]_inst_i_7_n_0 ),
        .O(\da_OBUF[4]_inst_i_4_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \da_OBUF[4]_inst_i_5 
       (.I0(\da_OBUF[4]_inst_i_8_n_0 ),
        .I1(\da_OBUF[4]_inst_i_9_n_0 ),
        .O(\da_OBUF[4]_inst_i_5_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF7 \da_OBUF[4]_inst_i_6 
       (.I0(\da_OBUF[4]_inst_i_10_n_0 ),
        .I1(\da_OBUF[4]_inst_i_11_n_0 ),
        .O(\da_OBUF[4]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[4]_inst_i_7 
       (.I0(\da_OBUF[4]_inst_i_12_n_0 ),
        .I1(\da_OBUF[4]_inst_i_13_n_0 ),
        .O(\da_OBUF[4]_inst_i_7_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[4]_inst_i_8 
       (.I0(\da_OBUF[4]_inst_i_14_n_0 ),
        .I1(\da_OBUF[4]_inst_i_15_n_0 ),
        .O(\da_OBUF[4]_inst_i_8_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[4]_inst_i_9 
       (.I0(\da_OBUF[4]_inst_i_16_n_0 ),
        .I1(\da_OBUF[4]_inst_i_17_n_0 ),
        .O(\da_OBUF[4]_inst_i_9_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[5]_inst_i_10 
       (.I0(\da_OBUF[5]_inst_i_17_n_0 ),
        .I1(\da_OBUF[5]_inst_i_18_n_0 ),
        .O(\da_OBUF[5]_inst_i_10_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[5]_inst_i_11 
       (.I0(\register_reg[19]_18 [5]),
        .I1(\register_reg[18]_17 [5]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [5]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [5]),
        .O(\da_OBUF[5]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[5]_inst_i_12 
       (.I0(\register_reg[23]_22 [5]),
        .I1(\register_reg[22]_21 [5]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [5]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [5]),
        .O(\da_OBUF[5]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[5]_inst_i_13 
       (.I0(\register_reg[27]_26 [5]),
        .I1(\register_reg[26]_25 [5]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [5]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [5]),
        .O(\da_OBUF[5]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[5]_inst_i_14 
       (.I0(\register_reg[31]_30 [5]),
        .I1(\register_reg[30]_29 [5]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [5]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [5]),
        .O(\da_OBUF[5]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[5]_inst_i_15 
       (.I0(\register_reg[3]_2 [5]),
        .I1(\register_reg[2]_1 [5]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\q_reg[21]_rep__0 ),
        .I4(\register_reg[1]_0 [5]),
        .O(\da_OBUF[5]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[5]_inst_i_16 
       (.I0(\register_reg[7]_6 [5]),
        .I1(\register_reg[6]_5 [5]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[5]_4 [5]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[4]_3 [5]),
        .O(\da_OBUF[5]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[5]_inst_i_17 
       (.I0(\register_reg[11]_10 [5]),
        .I1(\register_reg[10]_9 [5]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[9]_8 [5]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[8]_7 [5]),
        .O(\da_OBUF[5]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[5]_inst_i_18 
       (.I0(\register_reg[15]_14 [5]),
        .I1(\register_reg[14]_13 [5]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[13]_12 [5]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[12]_11 [5]),
        .O(\da_OBUF[5]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \da_OBUF[5]_inst_i_4 
       (.I0(Q[2]),
        .I1(em2reg_reg),
        .I2(\da_OBUF[5]_inst_i_5_n_0 ),
        .I3(\q_reg[25] [9]),
        .I4(\da_OBUF[5]_inst_i_6_n_0 ),
        .O(\ea_reg[5] ));
  MUXF8 \da_OBUF[5]_inst_i_5 
       (.I0(\da_OBUF[5]_inst_i_7_n_0 ),
        .I1(\da_OBUF[5]_inst_i_8_n_0 ),
        .O(\da_OBUF[5]_inst_i_5_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \da_OBUF[5]_inst_i_6 
       (.I0(\da_OBUF[5]_inst_i_9_n_0 ),
        .I1(\da_OBUF[5]_inst_i_10_n_0 ),
        .O(\da_OBUF[5]_inst_i_6_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF7 \da_OBUF[5]_inst_i_7 
       (.I0(\da_OBUF[5]_inst_i_11_n_0 ),
        .I1(\da_OBUF[5]_inst_i_12_n_0 ),
        .O(\da_OBUF[5]_inst_i_7_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[5]_inst_i_8 
       (.I0(\da_OBUF[5]_inst_i_13_n_0 ),
        .I1(\da_OBUF[5]_inst_i_14_n_0 ),
        .O(\da_OBUF[5]_inst_i_8_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[5]_inst_i_9 
       (.I0(\da_OBUF[5]_inst_i_15_n_0 ),
        .I1(\da_OBUF[5]_inst_i_16_n_0 ),
        .O(\da_OBUF[5]_inst_i_9_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[6]_inst_i_10 
       (.I0(\da_OBUF[6]_inst_i_17_n_0 ),
        .I1(\da_OBUF[6]_inst_i_18_n_0 ),
        .O(\da_OBUF[6]_inst_i_10_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[6]_inst_i_11 
       (.I0(\register_reg[19]_18 [6]),
        .I1(\register_reg[18]_17 [6]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [6]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [6]),
        .O(\da_OBUF[6]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[6]_inst_i_12 
       (.I0(\register_reg[23]_22 [6]),
        .I1(\register_reg[22]_21 [6]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [6]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [6]),
        .O(\da_OBUF[6]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[6]_inst_i_13 
       (.I0(\register_reg[27]_26 [6]),
        .I1(\register_reg[26]_25 [6]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [6]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [6]),
        .O(\da_OBUF[6]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[6]_inst_i_14 
       (.I0(\register_reg[31]_30 [6]),
        .I1(\register_reg[30]_29 [6]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [6]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [6]),
        .O(\da_OBUF[6]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[6]_inst_i_15 
       (.I0(\register_reg[3]_2 [6]),
        .I1(\register_reg[2]_1 [6]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\q_reg[21]_rep__0 ),
        .I4(\register_reg[1]_0 [6]),
        .O(\da_OBUF[6]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[6]_inst_i_16 
       (.I0(\register_reg[7]_6 [6]),
        .I1(\register_reg[6]_5 [6]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[5]_4 [6]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[4]_3 [6]),
        .O(\da_OBUF[6]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[6]_inst_i_17 
       (.I0(\register_reg[11]_10 [6]),
        .I1(\register_reg[10]_9 [6]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[9]_8 [6]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[8]_7 [6]),
        .O(\da_OBUF[6]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[6]_inst_i_18 
       (.I0(\register_reg[15]_14 [6]),
        .I1(\register_reg[14]_13 [6]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[13]_12 [6]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[12]_11 [6]),
        .O(\da_OBUF[6]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \da_OBUF[6]_inst_i_4 
       (.I0(Q[3]),
        .I1(em2reg_reg),
        .I2(\da_OBUF[6]_inst_i_5_n_0 ),
        .I3(\q_reg[25] [9]),
        .I4(\da_OBUF[6]_inst_i_6_n_0 ),
        .O(\ea_reg[6] ));
  MUXF8 \da_OBUF[6]_inst_i_5 
       (.I0(\da_OBUF[6]_inst_i_7_n_0 ),
        .I1(\da_OBUF[6]_inst_i_8_n_0 ),
        .O(\da_OBUF[6]_inst_i_5_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \da_OBUF[6]_inst_i_6 
       (.I0(\da_OBUF[6]_inst_i_9_n_0 ),
        .I1(\da_OBUF[6]_inst_i_10_n_0 ),
        .O(\da_OBUF[6]_inst_i_6_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF7 \da_OBUF[6]_inst_i_7 
       (.I0(\da_OBUF[6]_inst_i_11_n_0 ),
        .I1(\da_OBUF[6]_inst_i_12_n_0 ),
        .O(\da_OBUF[6]_inst_i_7_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[6]_inst_i_8 
       (.I0(\da_OBUF[6]_inst_i_13_n_0 ),
        .I1(\da_OBUF[6]_inst_i_14_n_0 ),
        .O(\da_OBUF[6]_inst_i_8_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[6]_inst_i_9 
       (.I0(\da_OBUF[6]_inst_i_15_n_0 ),
        .I1(\da_OBUF[6]_inst_i_16_n_0 ),
        .O(\da_OBUF[6]_inst_i_9_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[7]_inst_i_10 
       (.I0(\da_OBUF[7]_inst_i_17_n_0 ),
        .I1(\da_OBUF[7]_inst_i_18_n_0 ),
        .O(\da_OBUF[7]_inst_i_10_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[7]_inst_i_11 
       (.I0(\register_reg[19]_18 [7]),
        .I1(\register_reg[18]_17 [7]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [7]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [7]),
        .O(\da_OBUF[7]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[7]_inst_i_12 
       (.I0(\register_reg[23]_22 [7]),
        .I1(\register_reg[22]_21 [7]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [7]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [7]),
        .O(\da_OBUF[7]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[7]_inst_i_13 
       (.I0(\register_reg[27]_26 [7]),
        .I1(\register_reg[26]_25 [7]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [7]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [7]),
        .O(\da_OBUF[7]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[7]_inst_i_14 
       (.I0(\register_reg[31]_30 [7]),
        .I1(\register_reg[30]_29 [7]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [7]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [7]),
        .O(\da_OBUF[7]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[7]_inst_i_15 
       (.I0(\register_reg[3]_2 [7]),
        .I1(\register_reg[2]_1 [7]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\q_reg[21]_rep__0 ),
        .I4(\register_reg[1]_0 [7]),
        .O(\da_OBUF[7]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[7]_inst_i_16 
       (.I0(\register_reg[7]_6 [7]),
        .I1(\register_reg[6]_5 [7]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[5]_4 [7]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[4]_3 [7]),
        .O(\da_OBUF[7]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[7]_inst_i_17 
       (.I0(\register_reg[11]_10 [7]),
        .I1(\register_reg[10]_9 [7]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[9]_8 [7]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[8]_7 [7]),
        .O(\da_OBUF[7]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[7]_inst_i_18 
       (.I0(\register_reg[15]_14 [7]),
        .I1(\register_reg[14]_13 [7]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[13]_12 [7]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[12]_11 [7]),
        .O(\da_OBUF[7]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \da_OBUF[7]_inst_i_4 
       (.I0(Q[4]),
        .I1(em2reg_reg),
        .I2(\da_OBUF[7]_inst_i_5_n_0 ),
        .I3(\q_reg[25] [9]),
        .I4(\da_OBUF[7]_inst_i_6_n_0 ),
        .O(\ea_reg[7] ));
  MUXF8 \da_OBUF[7]_inst_i_5 
       (.I0(\da_OBUF[7]_inst_i_7_n_0 ),
        .I1(\da_OBUF[7]_inst_i_8_n_0 ),
        .O(\da_OBUF[7]_inst_i_5_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \da_OBUF[7]_inst_i_6 
       (.I0(\da_OBUF[7]_inst_i_9_n_0 ),
        .I1(\da_OBUF[7]_inst_i_10_n_0 ),
        .O(\da_OBUF[7]_inst_i_6_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF7 \da_OBUF[7]_inst_i_7 
       (.I0(\da_OBUF[7]_inst_i_11_n_0 ),
        .I1(\da_OBUF[7]_inst_i_12_n_0 ),
        .O(\da_OBUF[7]_inst_i_7_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[7]_inst_i_8 
       (.I0(\da_OBUF[7]_inst_i_13_n_0 ),
        .I1(\da_OBUF[7]_inst_i_14_n_0 ),
        .O(\da_OBUF[7]_inst_i_8_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[7]_inst_i_9 
       (.I0(\da_OBUF[7]_inst_i_15_n_0 ),
        .I1(\da_OBUF[7]_inst_i_16_n_0 ),
        .O(\da_OBUF[7]_inst_i_9_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[8]_inst_i_10 
       (.I0(\da_OBUF[8]_inst_i_17_n_0 ),
        .I1(\da_OBUF[8]_inst_i_18_n_0 ),
        .O(\da_OBUF[8]_inst_i_10_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[8]_inst_i_11 
       (.I0(\register_reg[19]_18 [8]),
        .I1(\register_reg[18]_17 [8]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[17]_16 [8]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[16]_15 [8]),
        .O(\da_OBUF[8]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[8]_inst_i_12 
       (.I0(\register_reg[23]_22 [8]),
        .I1(\register_reg[22]_21 [8]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[21]_20 [8]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[20]_19 [8]),
        .O(\da_OBUF[8]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[8]_inst_i_13 
       (.I0(\register_reg[27]_26 [8]),
        .I1(\register_reg[26]_25 [8]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[25]_24 [8]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[24]_23 [8]),
        .O(\da_OBUF[8]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[8]_inst_i_14 
       (.I0(\register_reg[31]_30 [8]),
        .I1(\register_reg[30]_29 [8]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[29]_28 [8]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[28]_27 [8]),
        .O(\da_OBUF[8]_inst_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[8]_inst_i_15 
       (.I0(\register_reg[3]_2 [8]),
        .I1(\register_reg[2]_1 [8]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\q_reg[21]_rep__0 ),
        .I4(\register_reg[1]_0 [8]),
        .O(\da_OBUF[8]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[8]_inst_i_16 
       (.I0(\register_reg[7]_6 [8]),
        .I1(\register_reg[6]_5 [8]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[5]_4 [8]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[4]_3 [8]),
        .O(\da_OBUF[8]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[8]_inst_i_17 
       (.I0(\register_reg[11]_10 [8]),
        .I1(\register_reg[10]_9 [8]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[9]_8 [8]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[8]_7 [8]),
        .O(\da_OBUF[8]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[8]_inst_i_18 
       (.I0(\register_reg[15]_14 [8]),
        .I1(\register_reg[14]_13 [8]),
        .I2(\q_reg[22]_rep__0 ),
        .I3(\register_reg[13]_12 [8]),
        .I4(\q_reg[21]_rep__0 ),
        .I5(\register_reg[12]_11 [8]),
        .O(\da_OBUF[8]_inst_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \da_OBUF[8]_inst_i_4 
       (.I0(Q[5]),
        .I1(em2reg_reg),
        .I2(\da_OBUF[8]_inst_i_5_n_0 ),
        .I3(\q_reg[25] [9]),
        .I4(\da_OBUF[8]_inst_i_6_n_0 ),
        .O(\ea_reg[8] ));
  MUXF8 \da_OBUF[8]_inst_i_5 
       (.I0(\da_OBUF[8]_inst_i_7_n_0 ),
        .I1(\da_OBUF[8]_inst_i_8_n_0 ),
        .O(\da_OBUF[8]_inst_i_5_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \da_OBUF[8]_inst_i_6 
       (.I0(\da_OBUF[8]_inst_i_9_n_0 ),
        .I1(\da_OBUF[8]_inst_i_10_n_0 ),
        .O(\da_OBUF[8]_inst_i_6_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF7 \da_OBUF[8]_inst_i_7 
       (.I0(\da_OBUF[8]_inst_i_11_n_0 ),
        .I1(\da_OBUF[8]_inst_i_12_n_0 ),
        .O(\da_OBUF[8]_inst_i_7_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[8]_inst_i_8 
       (.I0(\da_OBUF[8]_inst_i_13_n_0 ),
        .I1(\da_OBUF[8]_inst_i_14_n_0 ),
        .O(\da_OBUF[8]_inst_i_8_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[8]_inst_i_9 
       (.I0(\da_OBUF[8]_inst_i_15_n_0 ),
        .I1(\da_OBUF[8]_inst_i_16_n_0 ),
        .O(\da_OBUF[8]_inst_i_9_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[9]_inst_i_10 
       (.I0(\register_reg[23]_22 [9]),
        .I1(\register_reg[22]_21 [9]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[21]_20 [9]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[20]_19 [9]),
        .O(\da_OBUF[9]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[9]_inst_i_11 
       (.I0(\register_reg[11]_10 [9]),
        .I1(\register_reg[10]_9 [9]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[9]_8 [9]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[8]_7 [9]),
        .O(\da_OBUF[9]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[9]_inst_i_12 
       (.I0(\register_reg[15]_14 [9]),
        .I1(\register_reg[14]_13 [9]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[13]_12 [9]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[12]_11 [9]),
        .O(\da_OBUF[9]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \da_OBUF[9]_inst_i_13 
       (.I0(\register_reg[3]_2 [9]),
        .I1(\register_reg[2]_1 [9]),
        .I2(\q_reg[25] [6]),
        .I3(\q_reg[25] [5]),
        .I4(\register_reg[1]_0 [9]),
        .O(\da_OBUF[9]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[9]_inst_i_14 
       (.I0(\register_reg[7]_6 [9]),
        .I1(\register_reg[6]_5 [9]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[5]_4 [9]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[4]_3 [9]),
        .O(\da_OBUF[9]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[9]_inst_i_2 
       (.I0(\da_OBUF[9]_inst_i_3_n_0 ),
        .I1(\da_OBUF[9]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [9]),
        .I3(\da_OBUF[9]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [8]),
        .I5(\da_OBUF[9]_inst_i_6_n_0 ),
        .O(qa[4]));
  MUXF7 \da_OBUF[9]_inst_i_3 
       (.I0(\da_OBUF[9]_inst_i_7_n_0 ),
        .I1(\da_OBUF[9]_inst_i_8_n_0 ),
        .O(\da_OBUF[9]_inst_i_3_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[9]_inst_i_4 
       (.I0(\da_OBUF[9]_inst_i_9_n_0 ),
        .I1(\da_OBUF[9]_inst_i_10_n_0 ),
        .O(\da_OBUF[9]_inst_i_4_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[9]_inst_i_5 
       (.I0(\da_OBUF[9]_inst_i_11_n_0 ),
        .I1(\da_OBUF[9]_inst_i_12_n_0 ),
        .O(\da_OBUF[9]_inst_i_5_n_0 ),
        .S(\q_reg[25] [7]));
  MUXF7 \da_OBUF[9]_inst_i_6 
       (.I0(\da_OBUF[9]_inst_i_13_n_0 ),
        .I1(\da_OBUF[9]_inst_i_14_n_0 ),
        .O(\da_OBUF[9]_inst_i_6_n_0 ),
        .S(\q_reg[25] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[9]_inst_i_7 
       (.I0(\register_reg[27]_26 [9]),
        .I1(\register_reg[26]_25 [9]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[25]_24 [9]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[24]_23 [9]),
        .O(\da_OBUF[9]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[9]_inst_i_8 
       (.I0(\register_reg[31]_30 [9]),
        .I1(\register_reg[30]_29 [9]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[29]_28 [9]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[28]_27 [9]),
        .O(\da_OBUF[9]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \da_OBUF[9]_inst_i_9 
       (.I0(\register_reg[19]_18 [9]),
        .I1(\register_reg[18]_17 [9]),
        .I2(\q_reg[25] [6]),
        .I3(\register_reg[17]_16 [9]),
        .I4(\q_reg[25] [5]),
        .I5(\register_reg[16]_15 [9]),
        .O(\da_OBUF[9]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[0]_inst_i_10 
       (.I0(\register_reg[23]_22 [0]),
        .I1(\register_reg[22]_21 [0]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [0]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [0]),
        .O(\db_OBUF[0]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[0]_inst_i_11 
       (.I0(\register_reg[11]_10 [0]),
        .I1(\register_reg[10]_9 [0]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [0]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [0]),
        .O(\db_OBUF[0]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[0]_inst_i_12 
       (.I0(\register_reg[15]_14 [0]),
        .I1(\register_reg[14]_13 [0]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [0]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [0]),
        .O(\db_OBUF[0]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[0]_inst_i_13 
       (.I0(\register_reg[3]_2 [0]),
        .I1(\register_reg[2]_1 [0]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [0]),
        .O(\db_OBUF[0]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[0]_inst_i_14 
       (.I0(\register_reg[7]_6 [0]),
        .I1(\register_reg[6]_5 [0]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [0]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [0]),
        .O(\db_OBUF[0]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[0]_inst_i_2 
       (.I0(\db_OBUF[0]_inst_i_3_n_0 ),
        .I1(\db_OBUF[0]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[0]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[0]_inst_i_6_n_0 ),
        .O(qb[0]));
  MUXF7 \db_OBUF[0]_inst_i_3 
       (.I0(\db_OBUF[0]_inst_i_7_n_0 ),
        .I1(\db_OBUF[0]_inst_i_8_n_0 ),
        .O(\db_OBUF[0]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[0]_inst_i_4 
       (.I0(\db_OBUF[0]_inst_i_9_n_0 ),
        .I1(\db_OBUF[0]_inst_i_10_n_0 ),
        .O(\db_OBUF[0]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[0]_inst_i_5 
       (.I0(\db_OBUF[0]_inst_i_11_n_0 ),
        .I1(\db_OBUF[0]_inst_i_12_n_0 ),
        .O(\db_OBUF[0]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[0]_inst_i_6 
       (.I0(\db_OBUF[0]_inst_i_13_n_0 ),
        .I1(\db_OBUF[0]_inst_i_14_n_0 ),
        .O(\db_OBUF[0]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[0]_inst_i_7 
       (.I0(\register_reg[27]_26 [0]),
        .I1(\register_reg[26]_25 [0]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [0]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [0]),
        .O(\db_OBUF[0]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[0]_inst_i_8 
       (.I0(\register_reg[31]_30 [0]),
        .I1(\register_reg[30]_29 [0]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [0]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [0]),
        .O(\db_OBUF[0]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[0]_inst_i_9 
       (.I0(\register_reg[19]_18 [0]),
        .I1(\register_reg[18]_17 [0]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [0]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [0]),
        .O(\db_OBUF[0]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[10]_inst_i_10 
       (.I0(\register_reg[23]_22 [10]),
        .I1(\register_reg[22]_21 [10]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [10]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [10]),
        .O(\db_OBUF[10]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[10]_inst_i_11 
       (.I0(\register_reg[11]_10 [10]),
        .I1(\register_reg[10]_9 [10]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [10]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [10]),
        .O(\db_OBUF[10]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[10]_inst_i_12 
       (.I0(\register_reg[15]_14 [10]),
        .I1(\register_reg[14]_13 [10]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [10]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [10]),
        .O(\db_OBUF[10]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[10]_inst_i_13 
       (.I0(\register_reg[3]_2 [10]),
        .I1(\register_reg[2]_1 [10]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [10]),
        .O(\db_OBUF[10]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[10]_inst_i_14 
       (.I0(\register_reg[7]_6 [10]),
        .I1(\register_reg[6]_5 [10]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [10]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [10]),
        .O(\db_OBUF[10]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[10]_inst_i_2 
       (.I0(\db_OBUF[10]_inst_i_3_n_0 ),
        .I1(\db_OBUF[10]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[10]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[10]_inst_i_6_n_0 ),
        .O(qb[6]));
  MUXF7 \db_OBUF[10]_inst_i_3 
       (.I0(\db_OBUF[10]_inst_i_7_n_0 ),
        .I1(\db_OBUF[10]_inst_i_8_n_0 ),
        .O(\db_OBUF[10]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[10]_inst_i_4 
       (.I0(\db_OBUF[10]_inst_i_9_n_0 ),
        .I1(\db_OBUF[10]_inst_i_10_n_0 ),
        .O(\db_OBUF[10]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[10]_inst_i_5 
       (.I0(\db_OBUF[10]_inst_i_11_n_0 ),
        .I1(\db_OBUF[10]_inst_i_12_n_0 ),
        .O(\db_OBUF[10]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[10]_inst_i_6 
       (.I0(\db_OBUF[10]_inst_i_13_n_0 ),
        .I1(\db_OBUF[10]_inst_i_14_n_0 ),
        .O(\db_OBUF[10]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[10]_inst_i_7 
       (.I0(\register_reg[27]_26 [10]),
        .I1(\register_reg[26]_25 [10]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [10]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [10]),
        .O(\db_OBUF[10]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[10]_inst_i_8 
       (.I0(\register_reg[31]_30 [10]),
        .I1(\register_reg[30]_29 [10]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [10]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [10]),
        .O(\db_OBUF[10]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[10]_inst_i_9 
       (.I0(\register_reg[19]_18 [10]),
        .I1(\register_reg[18]_17 [10]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [10]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [10]),
        .O(\db_OBUF[10]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[11]_inst_i_10 
       (.I0(\register_reg[23]_22 [11]),
        .I1(\register_reg[22]_21 [11]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [11]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [11]),
        .O(\db_OBUF[11]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[11]_inst_i_11 
       (.I0(\register_reg[11]_10 [11]),
        .I1(\register_reg[10]_9 [11]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [11]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [11]),
        .O(\db_OBUF[11]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[11]_inst_i_12 
       (.I0(\register_reg[15]_14 [11]),
        .I1(\register_reg[14]_13 [11]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [11]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [11]),
        .O(\db_OBUF[11]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[11]_inst_i_13 
       (.I0(\register_reg[3]_2 [11]),
        .I1(\register_reg[2]_1 [11]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [11]),
        .O(\db_OBUF[11]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[11]_inst_i_14 
       (.I0(\register_reg[7]_6 [11]),
        .I1(\register_reg[6]_5 [11]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [11]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [11]),
        .O(\db_OBUF[11]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[11]_inst_i_2 
       (.I0(\db_OBUF[11]_inst_i_3_n_0 ),
        .I1(\db_OBUF[11]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[11]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[11]_inst_i_6_n_0 ),
        .O(qb[7]));
  MUXF7 \db_OBUF[11]_inst_i_3 
       (.I0(\db_OBUF[11]_inst_i_7_n_0 ),
        .I1(\db_OBUF[11]_inst_i_8_n_0 ),
        .O(\db_OBUF[11]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[11]_inst_i_4 
       (.I0(\db_OBUF[11]_inst_i_9_n_0 ),
        .I1(\db_OBUF[11]_inst_i_10_n_0 ),
        .O(\db_OBUF[11]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[11]_inst_i_5 
       (.I0(\db_OBUF[11]_inst_i_11_n_0 ),
        .I1(\db_OBUF[11]_inst_i_12_n_0 ),
        .O(\db_OBUF[11]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[11]_inst_i_6 
       (.I0(\db_OBUF[11]_inst_i_13_n_0 ),
        .I1(\db_OBUF[11]_inst_i_14_n_0 ),
        .O(\db_OBUF[11]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[11]_inst_i_7 
       (.I0(\register_reg[27]_26 [11]),
        .I1(\register_reg[26]_25 [11]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [11]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [11]),
        .O(\db_OBUF[11]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[11]_inst_i_8 
       (.I0(\register_reg[31]_30 [11]),
        .I1(\register_reg[30]_29 [11]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [11]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [11]),
        .O(\db_OBUF[11]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[11]_inst_i_9 
       (.I0(\register_reg[19]_18 [11]),
        .I1(\register_reg[18]_17 [11]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [11]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [11]),
        .O(\db_OBUF[11]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[12]_inst_i_10 
       (.I0(\register_reg[23]_22 [12]),
        .I1(\register_reg[22]_21 [12]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [12]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[20]_19 [12]),
        .O(\db_OBUF[12]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[12]_inst_i_11 
       (.I0(\register_reg[11]_10 [12]),
        .I1(\register_reg[10]_9 [12]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [12]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[8]_7 [12]),
        .O(\db_OBUF[12]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[12]_inst_i_12 
       (.I0(\register_reg[15]_14 [12]),
        .I1(\register_reg[14]_13 [12]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [12]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[12]_11 [12]),
        .O(\db_OBUF[12]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[12]_inst_i_13 
       (.I0(\register_reg[3]_2 [12]),
        .I1(\register_reg[2]_1 [12]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[16]_rep ),
        .I4(\register_reg[1]_0 [12]),
        .O(\db_OBUF[12]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[12]_inst_i_14 
       (.I0(\register_reg[7]_6 [12]),
        .I1(\register_reg[6]_5 [12]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [12]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[4]_3 [12]),
        .O(\db_OBUF[12]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[12]_inst_i_2 
       (.I0(\db_OBUF[12]_inst_i_3_n_0 ),
        .I1(\db_OBUF[12]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[12]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[12]_inst_i_6_n_0 ),
        .O(qb[8]));
  MUXF7 \db_OBUF[12]_inst_i_3 
       (.I0(\db_OBUF[12]_inst_i_7_n_0 ),
        .I1(\db_OBUF[12]_inst_i_8_n_0 ),
        .O(\db_OBUF[12]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[12]_inst_i_4 
       (.I0(\db_OBUF[12]_inst_i_9_n_0 ),
        .I1(\db_OBUF[12]_inst_i_10_n_0 ),
        .O(\db_OBUF[12]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[12]_inst_i_5 
       (.I0(\db_OBUF[12]_inst_i_11_n_0 ),
        .I1(\db_OBUF[12]_inst_i_12_n_0 ),
        .O(\db_OBUF[12]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[12]_inst_i_6 
       (.I0(\db_OBUF[12]_inst_i_13_n_0 ),
        .I1(\db_OBUF[12]_inst_i_14_n_0 ),
        .O(\db_OBUF[12]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[12]_inst_i_7 
       (.I0(\register_reg[27]_26 [12]),
        .I1(\register_reg[26]_25 [12]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [12]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[24]_23 [12]),
        .O(\db_OBUF[12]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[12]_inst_i_8 
       (.I0(\register_reg[31]_30 [12]),
        .I1(\register_reg[30]_29 [12]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [12]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[28]_27 [12]),
        .O(\db_OBUF[12]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[12]_inst_i_9 
       (.I0(\register_reg[19]_18 [12]),
        .I1(\register_reg[18]_17 [12]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [12]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[16]_15 [12]),
        .O(\db_OBUF[12]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[13]_inst_i_10 
       (.I0(\register_reg[23]_22 [13]),
        .I1(\register_reg[22]_21 [13]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [13]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[20]_19 [13]),
        .O(\db_OBUF[13]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[13]_inst_i_11 
       (.I0(\register_reg[27]_26 [13]),
        .I1(\register_reg[26]_25 [13]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [13]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[24]_23 [13]),
        .O(\db_OBUF[13]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[13]_inst_i_12 
       (.I0(\register_reg[31]_30 [13]),
        .I1(\register_reg[30]_29 [13]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [13]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[28]_27 [13]),
        .O(\db_OBUF[13]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[13]_inst_i_13 
       (.I0(\register_reg[3]_2 [13]),
        .I1(\register_reg[2]_1 [13]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[16]_rep ),
        .I4(\register_reg[1]_0 [13]),
        .O(\db_OBUF[13]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[13]_inst_i_14 
       (.I0(\register_reg[7]_6 [13]),
        .I1(\register_reg[6]_5 [13]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [13]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[4]_3 [13]),
        .O(\db_OBUF[13]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[13]_inst_i_15 
       (.I0(\register_reg[11]_10 [13]),
        .I1(\register_reg[10]_9 [13]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [13]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[8]_7 [13]),
        .O(\db_OBUF[13]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[13]_inst_i_16 
       (.I0(\register_reg[15]_14 [13]),
        .I1(\register_reg[14]_13 [13]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [13]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[12]_11 [13]),
        .O(\db_OBUF[13]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \db_OBUF[13]_inst_i_2 
       (.I0(Q[7]),
        .I1(em2reg_reg_0),
        .I2(\db_OBUF[13]_inst_i_3_n_0 ),
        .I3(\q_reg[25] [4]),
        .I4(\db_OBUF[13]_inst_i_4_n_0 ),
        .O(\eb_reg[13] ));
  MUXF8 \db_OBUF[13]_inst_i_3 
       (.I0(\db_OBUF[13]_inst_i_5_n_0 ),
        .I1(\db_OBUF[13]_inst_i_6_n_0 ),
        .O(\db_OBUF[13]_inst_i_3_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF8 \db_OBUF[13]_inst_i_4 
       (.I0(\db_OBUF[13]_inst_i_7_n_0 ),
        .I1(\db_OBUF[13]_inst_i_8_n_0 ),
        .O(\db_OBUF[13]_inst_i_4_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF7 \db_OBUF[13]_inst_i_5 
       (.I0(\db_OBUF[13]_inst_i_9_n_0 ),
        .I1(\db_OBUF[13]_inst_i_10_n_0 ),
        .O(\db_OBUF[13]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[13]_inst_i_6 
       (.I0(\db_OBUF[13]_inst_i_11_n_0 ),
        .I1(\db_OBUF[13]_inst_i_12_n_0 ),
        .O(\db_OBUF[13]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[13]_inst_i_7 
       (.I0(\db_OBUF[13]_inst_i_13_n_0 ),
        .I1(\db_OBUF[13]_inst_i_14_n_0 ),
        .O(\db_OBUF[13]_inst_i_7_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[13]_inst_i_8 
       (.I0(\db_OBUF[13]_inst_i_15_n_0 ),
        .I1(\db_OBUF[13]_inst_i_16_n_0 ),
        .O(\db_OBUF[13]_inst_i_8_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[13]_inst_i_9 
       (.I0(\register_reg[19]_18 [13]),
        .I1(\register_reg[18]_17 [13]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [13]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[16]_15 [13]),
        .O(\db_OBUF[13]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[14]_inst_i_10 
       (.I0(\register_reg[23]_22 [14]),
        .I1(\register_reg[22]_21 [14]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [14]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[20]_19 [14]),
        .O(\db_OBUF[14]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[14]_inst_i_11 
       (.I0(\register_reg[27]_26 [14]),
        .I1(\register_reg[26]_25 [14]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [14]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[24]_23 [14]),
        .O(\db_OBUF[14]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[14]_inst_i_12 
       (.I0(\register_reg[31]_30 [14]),
        .I1(\register_reg[30]_29 [14]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [14]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[28]_27 [14]),
        .O(\db_OBUF[14]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[14]_inst_i_13 
       (.I0(\register_reg[3]_2 [14]),
        .I1(\register_reg[2]_1 [14]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[16]_rep ),
        .I4(\register_reg[1]_0 [14]),
        .O(\db_OBUF[14]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[14]_inst_i_14 
       (.I0(\register_reg[7]_6 [14]),
        .I1(\register_reg[6]_5 [14]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [14]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[4]_3 [14]),
        .O(\db_OBUF[14]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[14]_inst_i_15 
       (.I0(\register_reg[11]_10 [14]),
        .I1(\register_reg[10]_9 [14]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [14]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[8]_7 [14]),
        .O(\db_OBUF[14]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[14]_inst_i_16 
       (.I0(\register_reg[15]_14 [14]),
        .I1(\register_reg[14]_13 [14]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [14]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[12]_11 [14]),
        .O(\db_OBUF[14]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \db_OBUF[14]_inst_i_2 
       (.I0(Q[8]),
        .I1(em2reg_reg_0),
        .I2(\db_OBUF[14]_inst_i_3_n_0 ),
        .I3(\q_reg[25] [4]),
        .I4(\db_OBUF[14]_inst_i_4_n_0 ),
        .O(\eb_reg[14] ));
  MUXF8 \db_OBUF[14]_inst_i_3 
       (.I0(\db_OBUF[14]_inst_i_5_n_0 ),
        .I1(\db_OBUF[14]_inst_i_6_n_0 ),
        .O(\db_OBUF[14]_inst_i_3_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF8 \db_OBUF[14]_inst_i_4 
       (.I0(\db_OBUF[14]_inst_i_7_n_0 ),
        .I1(\db_OBUF[14]_inst_i_8_n_0 ),
        .O(\db_OBUF[14]_inst_i_4_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF7 \db_OBUF[14]_inst_i_5 
       (.I0(\db_OBUF[14]_inst_i_9_n_0 ),
        .I1(\db_OBUF[14]_inst_i_10_n_0 ),
        .O(\db_OBUF[14]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[14]_inst_i_6 
       (.I0(\db_OBUF[14]_inst_i_11_n_0 ),
        .I1(\db_OBUF[14]_inst_i_12_n_0 ),
        .O(\db_OBUF[14]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[14]_inst_i_7 
       (.I0(\db_OBUF[14]_inst_i_13_n_0 ),
        .I1(\db_OBUF[14]_inst_i_14_n_0 ),
        .O(\db_OBUF[14]_inst_i_7_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[14]_inst_i_8 
       (.I0(\db_OBUF[14]_inst_i_15_n_0 ),
        .I1(\db_OBUF[14]_inst_i_16_n_0 ),
        .O(\db_OBUF[14]_inst_i_8_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[14]_inst_i_9 
       (.I0(\register_reg[19]_18 [14]),
        .I1(\register_reg[18]_17 [14]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [14]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[16]_15 [14]),
        .O(\db_OBUF[14]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[15]_inst_i_10 
       (.I0(\register_reg[23]_22 [15]),
        .I1(\register_reg[22]_21 [15]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [15]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[20]_19 [15]),
        .O(\db_OBUF[15]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[15]_inst_i_11 
       (.I0(\register_reg[11]_10 [15]),
        .I1(\register_reg[10]_9 [15]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [15]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[8]_7 [15]),
        .O(\db_OBUF[15]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[15]_inst_i_12 
       (.I0(\register_reg[15]_14 [15]),
        .I1(\register_reg[14]_13 [15]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [15]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[12]_11 [15]),
        .O(\db_OBUF[15]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[15]_inst_i_13 
       (.I0(\register_reg[3]_2 [15]),
        .I1(\register_reg[2]_1 [15]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[16]_rep ),
        .I4(\register_reg[1]_0 [15]),
        .O(\db_OBUF[15]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[15]_inst_i_14 
       (.I0(\register_reg[7]_6 [15]),
        .I1(\register_reg[6]_5 [15]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [15]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[4]_3 [15]),
        .O(\db_OBUF[15]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[15]_inst_i_2 
       (.I0(\db_OBUF[15]_inst_i_3_n_0 ),
        .I1(\db_OBUF[15]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[15]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[15]_inst_i_6_n_0 ),
        .O(qb[9]));
  MUXF7 \db_OBUF[15]_inst_i_3 
       (.I0(\db_OBUF[15]_inst_i_7_n_0 ),
        .I1(\db_OBUF[15]_inst_i_8_n_0 ),
        .O(\db_OBUF[15]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[15]_inst_i_4 
       (.I0(\db_OBUF[15]_inst_i_9_n_0 ),
        .I1(\db_OBUF[15]_inst_i_10_n_0 ),
        .O(\db_OBUF[15]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[15]_inst_i_5 
       (.I0(\db_OBUF[15]_inst_i_11_n_0 ),
        .I1(\db_OBUF[15]_inst_i_12_n_0 ),
        .O(\db_OBUF[15]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[15]_inst_i_6 
       (.I0(\db_OBUF[15]_inst_i_13_n_0 ),
        .I1(\db_OBUF[15]_inst_i_14_n_0 ),
        .O(\db_OBUF[15]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[15]_inst_i_7 
       (.I0(\register_reg[27]_26 [15]),
        .I1(\register_reg[26]_25 [15]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [15]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[24]_23 [15]),
        .O(\db_OBUF[15]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[15]_inst_i_8 
       (.I0(\register_reg[31]_30 [15]),
        .I1(\register_reg[30]_29 [15]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [15]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[28]_27 [15]),
        .O(\db_OBUF[15]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[15]_inst_i_9 
       (.I0(\register_reg[19]_18 [15]),
        .I1(\register_reg[18]_17 [15]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [15]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[16]_15 [15]),
        .O(\db_OBUF[15]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[16]_inst_i_10 
       (.I0(\register_reg[23]_22 [16]),
        .I1(\register_reg[22]_21 [16]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [16]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [16]),
        .O(\db_OBUF[16]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[16]_inst_i_11 
       (.I0(\register_reg[11]_10 [16]),
        .I1(\register_reg[10]_9 [16]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [16]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [16]),
        .O(\db_OBUF[16]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[16]_inst_i_12 
       (.I0(\register_reg[15]_14 [16]),
        .I1(\register_reg[14]_13 [16]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [16]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [16]),
        .O(\db_OBUF[16]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[16]_inst_i_13 
       (.I0(\register_reg[3]_2 [16]),
        .I1(\register_reg[2]_1 [16]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [16]),
        .O(\db_OBUF[16]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[16]_inst_i_14 
       (.I0(\register_reg[7]_6 [16]),
        .I1(\register_reg[6]_5 [16]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [16]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [16]),
        .O(\db_OBUF[16]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[16]_inst_i_2 
       (.I0(\db_OBUF[16]_inst_i_3_n_0 ),
        .I1(\db_OBUF[16]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[16]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[16]_inst_i_6_n_0 ),
        .O(qb[10]));
  MUXF7 \db_OBUF[16]_inst_i_3 
       (.I0(\db_OBUF[16]_inst_i_7_n_0 ),
        .I1(\db_OBUF[16]_inst_i_8_n_0 ),
        .O(\db_OBUF[16]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[16]_inst_i_4 
       (.I0(\db_OBUF[16]_inst_i_9_n_0 ),
        .I1(\db_OBUF[16]_inst_i_10_n_0 ),
        .O(\db_OBUF[16]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[16]_inst_i_5 
       (.I0(\db_OBUF[16]_inst_i_11_n_0 ),
        .I1(\db_OBUF[16]_inst_i_12_n_0 ),
        .O(\db_OBUF[16]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[16]_inst_i_6 
       (.I0(\db_OBUF[16]_inst_i_13_n_0 ),
        .I1(\db_OBUF[16]_inst_i_14_n_0 ),
        .O(\db_OBUF[16]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[16]_inst_i_7 
       (.I0(\register_reg[27]_26 [16]),
        .I1(\register_reg[26]_25 [16]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [16]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [16]),
        .O(\db_OBUF[16]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[16]_inst_i_8 
       (.I0(\register_reg[31]_30 [16]),
        .I1(\register_reg[30]_29 [16]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [16]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [16]),
        .O(\db_OBUF[16]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[16]_inst_i_9 
       (.I0(\register_reg[19]_18 [16]),
        .I1(\register_reg[18]_17 [16]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [16]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [16]),
        .O(\db_OBUF[16]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[17]_inst_i_10 
       (.I0(\register_reg[23]_22 [17]),
        .I1(\register_reg[22]_21 [17]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [17]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [17]),
        .O(\db_OBUF[17]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[17]_inst_i_11 
       (.I0(\register_reg[11]_10 [17]),
        .I1(\register_reg[10]_9 [17]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [17]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [17]),
        .O(\db_OBUF[17]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[17]_inst_i_12 
       (.I0(\register_reg[15]_14 [17]),
        .I1(\register_reg[14]_13 [17]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [17]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [17]),
        .O(\db_OBUF[17]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[17]_inst_i_13 
       (.I0(\register_reg[3]_2 [17]),
        .I1(\register_reg[2]_1 [17]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [17]),
        .O(\db_OBUF[17]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[17]_inst_i_14 
       (.I0(\register_reg[7]_6 [17]),
        .I1(\register_reg[6]_5 [17]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [17]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [17]),
        .O(\db_OBUF[17]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[17]_inst_i_2 
       (.I0(\db_OBUF[17]_inst_i_3_n_0 ),
        .I1(\db_OBUF[17]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[17]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[17]_inst_i_6_n_0 ),
        .O(qb[11]));
  MUXF7 \db_OBUF[17]_inst_i_3 
       (.I0(\db_OBUF[17]_inst_i_7_n_0 ),
        .I1(\db_OBUF[17]_inst_i_8_n_0 ),
        .O(\db_OBUF[17]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[17]_inst_i_4 
       (.I0(\db_OBUF[17]_inst_i_9_n_0 ),
        .I1(\db_OBUF[17]_inst_i_10_n_0 ),
        .O(\db_OBUF[17]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[17]_inst_i_5 
       (.I0(\db_OBUF[17]_inst_i_11_n_0 ),
        .I1(\db_OBUF[17]_inst_i_12_n_0 ),
        .O(\db_OBUF[17]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[17]_inst_i_6 
       (.I0(\db_OBUF[17]_inst_i_13_n_0 ),
        .I1(\db_OBUF[17]_inst_i_14_n_0 ),
        .O(\db_OBUF[17]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[17]_inst_i_7 
       (.I0(\register_reg[27]_26 [17]),
        .I1(\register_reg[26]_25 [17]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [17]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [17]),
        .O(\db_OBUF[17]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[17]_inst_i_8 
       (.I0(\register_reg[31]_30 [17]),
        .I1(\register_reg[30]_29 [17]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [17]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [17]),
        .O(\db_OBUF[17]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[17]_inst_i_9 
       (.I0(\register_reg[19]_18 [17]),
        .I1(\register_reg[18]_17 [17]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [17]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [17]),
        .O(\db_OBUF[17]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[18]_inst_i_10 
       (.I0(\register_reg[23]_22 [18]),
        .I1(\register_reg[22]_21 [18]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [18]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [18]),
        .O(\db_OBUF[18]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[18]_inst_i_11 
       (.I0(\register_reg[11]_10 [18]),
        .I1(\register_reg[10]_9 [18]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [18]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [18]),
        .O(\db_OBUF[18]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[18]_inst_i_12 
       (.I0(\register_reg[15]_14 [18]),
        .I1(\register_reg[14]_13 [18]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [18]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [18]),
        .O(\db_OBUF[18]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[18]_inst_i_13 
       (.I0(\register_reg[3]_2 [18]),
        .I1(\register_reg[2]_1 [18]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [18]),
        .O(\db_OBUF[18]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[18]_inst_i_14 
       (.I0(\register_reg[7]_6 [18]),
        .I1(\register_reg[6]_5 [18]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [18]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [18]),
        .O(\db_OBUF[18]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[18]_inst_i_2 
       (.I0(\db_OBUF[18]_inst_i_3_n_0 ),
        .I1(\db_OBUF[18]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[18]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[18]_inst_i_6_n_0 ),
        .O(qb[12]));
  MUXF7 \db_OBUF[18]_inst_i_3 
       (.I0(\db_OBUF[18]_inst_i_7_n_0 ),
        .I1(\db_OBUF[18]_inst_i_8_n_0 ),
        .O(\db_OBUF[18]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[18]_inst_i_4 
       (.I0(\db_OBUF[18]_inst_i_9_n_0 ),
        .I1(\db_OBUF[18]_inst_i_10_n_0 ),
        .O(\db_OBUF[18]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[18]_inst_i_5 
       (.I0(\db_OBUF[18]_inst_i_11_n_0 ),
        .I1(\db_OBUF[18]_inst_i_12_n_0 ),
        .O(\db_OBUF[18]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[18]_inst_i_6 
       (.I0(\db_OBUF[18]_inst_i_13_n_0 ),
        .I1(\db_OBUF[18]_inst_i_14_n_0 ),
        .O(\db_OBUF[18]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[18]_inst_i_7 
       (.I0(\register_reg[27]_26 [18]),
        .I1(\register_reg[26]_25 [18]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [18]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [18]),
        .O(\db_OBUF[18]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[18]_inst_i_8 
       (.I0(\register_reg[31]_30 [18]),
        .I1(\register_reg[30]_29 [18]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [18]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [18]),
        .O(\db_OBUF[18]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[18]_inst_i_9 
       (.I0(\register_reg[19]_18 [18]),
        .I1(\register_reg[18]_17 [18]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [18]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [18]),
        .O(\db_OBUF[18]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[19]_inst_i_10 
       (.I0(\register_reg[23]_22 [19]),
        .I1(\register_reg[22]_21 [19]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [19]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [19]),
        .O(\db_OBUF[19]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[19]_inst_i_11 
       (.I0(\register_reg[11]_10 [19]),
        .I1(\register_reg[10]_9 [19]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [19]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [19]),
        .O(\db_OBUF[19]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[19]_inst_i_12 
       (.I0(\register_reg[15]_14 [19]),
        .I1(\register_reg[14]_13 [19]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [19]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [19]),
        .O(\db_OBUF[19]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[19]_inst_i_13 
       (.I0(\register_reg[3]_2 [19]),
        .I1(\register_reg[2]_1 [19]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [19]),
        .O(\db_OBUF[19]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[19]_inst_i_14 
       (.I0(\register_reg[7]_6 [19]),
        .I1(\register_reg[6]_5 [19]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [19]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [19]),
        .O(\db_OBUF[19]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[19]_inst_i_2 
       (.I0(\db_OBUF[19]_inst_i_3_n_0 ),
        .I1(\db_OBUF[19]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[19]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[19]_inst_i_6_n_0 ),
        .O(qb[13]));
  MUXF7 \db_OBUF[19]_inst_i_3 
       (.I0(\db_OBUF[19]_inst_i_7_n_0 ),
        .I1(\db_OBUF[19]_inst_i_8_n_0 ),
        .O(\db_OBUF[19]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[19]_inst_i_4 
       (.I0(\db_OBUF[19]_inst_i_9_n_0 ),
        .I1(\db_OBUF[19]_inst_i_10_n_0 ),
        .O(\db_OBUF[19]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[19]_inst_i_5 
       (.I0(\db_OBUF[19]_inst_i_11_n_0 ),
        .I1(\db_OBUF[19]_inst_i_12_n_0 ),
        .O(\db_OBUF[19]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[19]_inst_i_6 
       (.I0(\db_OBUF[19]_inst_i_13_n_0 ),
        .I1(\db_OBUF[19]_inst_i_14_n_0 ),
        .O(\db_OBUF[19]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[19]_inst_i_7 
       (.I0(\register_reg[27]_26 [19]),
        .I1(\register_reg[26]_25 [19]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [19]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [19]),
        .O(\db_OBUF[19]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[19]_inst_i_8 
       (.I0(\register_reg[31]_30 [19]),
        .I1(\register_reg[30]_29 [19]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [19]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [19]),
        .O(\db_OBUF[19]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[19]_inst_i_9 
       (.I0(\register_reg[19]_18 [19]),
        .I1(\register_reg[18]_17 [19]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [19]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [19]),
        .O(\db_OBUF[19]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[1]_inst_i_10 
       (.I0(\register_reg[23]_22 [1]),
        .I1(\register_reg[22]_21 [1]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[21]_20 [1]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [1]),
        .O(\db_OBUF[1]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[1]_inst_i_11 
       (.I0(\register_reg[11]_10 [1]),
        .I1(\register_reg[10]_9 [1]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[9]_8 [1]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [1]),
        .O(\db_OBUF[1]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[1]_inst_i_12 
       (.I0(\register_reg[15]_14 [1]),
        .I1(\register_reg[14]_13 [1]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[13]_12 [1]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [1]),
        .O(\db_OBUF[1]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[1]_inst_i_13 
       (.I0(\register_reg[3]_2 [1]),
        .I1(\register_reg[2]_1 [1]),
        .I2(\q_reg[25] [1]),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [1]),
        .O(\db_OBUF[1]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[1]_inst_i_14 
       (.I0(\register_reg[7]_6 [1]),
        .I1(\register_reg[6]_5 [1]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[5]_4 [1]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [1]),
        .O(\db_OBUF[1]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[1]_inst_i_2 
       (.I0(\db_OBUF[1]_inst_i_3_n_0 ),
        .I1(\db_OBUF[1]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[1]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[1]_inst_i_6_n_0 ),
        .O(qb[1]));
  MUXF7 \db_OBUF[1]_inst_i_3 
       (.I0(\db_OBUF[1]_inst_i_7_n_0 ),
        .I1(\db_OBUF[1]_inst_i_8_n_0 ),
        .O(\db_OBUF[1]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[1]_inst_i_4 
       (.I0(\db_OBUF[1]_inst_i_9_n_0 ),
        .I1(\db_OBUF[1]_inst_i_10_n_0 ),
        .O(\db_OBUF[1]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[1]_inst_i_5 
       (.I0(\db_OBUF[1]_inst_i_11_n_0 ),
        .I1(\db_OBUF[1]_inst_i_12_n_0 ),
        .O(\db_OBUF[1]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[1]_inst_i_6 
       (.I0(\db_OBUF[1]_inst_i_13_n_0 ),
        .I1(\db_OBUF[1]_inst_i_14_n_0 ),
        .O(\db_OBUF[1]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[1]_inst_i_7 
       (.I0(\register_reg[27]_26 [1]),
        .I1(\register_reg[26]_25 [1]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[25]_24 [1]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [1]),
        .O(\db_OBUF[1]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[1]_inst_i_8 
       (.I0(\register_reg[31]_30 [1]),
        .I1(\register_reg[30]_29 [1]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[29]_28 [1]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [1]),
        .O(\db_OBUF[1]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[1]_inst_i_9 
       (.I0(\register_reg[19]_18 [1]),
        .I1(\register_reg[18]_17 [1]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[17]_16 [1]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [1]),
        .O(\db_OBUF[1]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[20]_inst_i_10 
       (.I0(\register_reg[23]_22 [20]),
        .I1(\register_reg[22]_21 [20]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [20]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [20]),
        .O(\db_OBUF[20]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[20]_inst_i_11 
       (.I0(\register_reg[11]_10 [20]),
        .I1(\register_reg[10]_9 [20]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [20]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [20]),
        .O(\db_OBUF[20]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[20]_inst_i_12 
       (.I0(\register_reg[15]_14 [20]),
        .I1(\register_reg[14]_13 [20]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [20]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [20]),
        .O(\db_OBUF[20]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[20]_inst_i_13 
       (.I0(\register_reg[3]_2 [20]),
        .I1(\register_reg[2]_1 [20]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [20]),
        .O(\db_OBUF[20]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[20]_inst_i_14 
       (.I0(\register_reg[7]_6 [20]),
        .I1(\register_reg[6]_5 [20]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [20]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [20]),
        .O(\db_OBUF[20]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[20]_inst_i_2 
       (.I0(\db_OBUF[20]_inst_i_3_n_0 ),
        .I1(\db_OBUF[20]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[20]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[20]_inst_i_6_n_0 ),
        .O(qb[14]));
  MUXF7 \db_OBUF[20]_inst_i_3 
       (.I0(\db_OBUF[20]_inst_i_7_n_0 ),
        .I1(\db_OBUF[20]_inst_i_8_n_0 ),
        .O(\db_OBUF[20]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[20]_inst_i_4 
       (.I0(\db_OBUF[20]_inst_i_9_n_0 ),
        .I1(\db_OBUF[20]_inst_i_10_n_0 ),
        .O(\db_OBUF[20]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[20]_inst_i_5 
       (.I0(\db_OBUF[20]_inst_i_11_n_0 ),
        .I1(\db_OBUF[20]_inst_i_12_n_0 ),
        .O(\db_OBUF[20]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[20]_inst_i_6 
       (.I0(\db_OBUF[20]_inst_i_13_n_0 ),
        .I1(\db_OBUF[20]_inst_i_14_n_0 ),
        .O(\db_OBUF[20]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[20]_inst_i_7 
       (.I0(\register_reg[27]_26 [20]),
        .I1(\register_reg[26]_25 [20]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [20]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [20]),
        .O(\db_OBUF[20]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[20]_inst_i_8 
       (.I0(\register_reg[31]_30 [20]),
        .I1(\register_reg[30]_29 [20]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [20]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [20]),
        .O(\db_OBUF[20]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[20]_inst_i_9 
       (.I0(\register_reg[19]_18 [20]),
        .I1(\register_reg[18]_17 [20]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [20]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [20]),
        .O(\db_OBUF[20]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[21]_inst_i_10 
       (.I0(\register_reg[23]_22 [21]),
        .I1(\register_reg[22]_21 [21]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [21]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [21]),
        .O(\db_OBUF[21]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[21]_inst_i_11 
       (.I0(\register_reg[11]_10 [21]),
        .I1(\register_reg[10]_9 [21]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [21]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [21]),
        .O(\db_OBUF[21]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[21]_inst_i_12 
       (.I0(\register_reg[15]_14 [21]),
        .I1(\register_reg[14]_13 [21]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [21]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [21]),
        .O(\db_OBUF[21]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[21]_inst_i_13 
       (.I0(\register_reg[3]_2 [21]),
        .I1(\register_reg[2]_1 [21]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [21]),
        .O(\db_OBUF[21]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[21]_inst_i_14 
       (.I0(\register_reg[7]_6 [21]),
        .I1(\register_reg[6]_5 [21]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [21]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [21]),
        .O(\db_OBUF[21]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[21]_inst_i_2 
       (.I0(\db_OBUF[21]_inst_i_3_n_0 ),
        .I1(\db_OBUF[21]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[21]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[21]_inst_i_6_n_0 ),
        .O(qb[15]));
  MUXF7 \db_OBUF[21]_inst_i_3 
       (.I0(\db_OBUF[21]_inst_i_7_n_0 ),
        .I1(\db_OBUF[21]_inst_i_8_n_0 ),
        .O(\db_OBUF[21]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[21]_inst_i_4 
       (.I0(\db_OBUF[21]_inst_i_9_n_0 ),
        .I1(\db_OBUF[21]_inst_i_10_n_0 ),
        .O(\db_OBUF[21]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[21]_inst_i_5 
       (.I0(\db_OBUF[21]_inst_i_11_n_0 ),
        .I1(\db_OBUF[21]_inst_i_12_n_0 ),
        .O(\db_OBUF[21]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[21]_inst_i_6 
       (.I0(\db_OBUF[21]_inst_i_13_n_0 ),
        .I1(\db_OBUF[21]_inst_i_14_n_0 ),
        .O(\db_OBUF[21]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[21]_inst_i_7 
       (.I0(\register_reg[27]_26 [21]),
        .I1(\register_reg[26]_25 [21]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [21]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [21]),
        .O(\db_OBUF[21]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[21]_inst_i_8 
       (.I0(\register_reg[31]_30 [21]),
        .I1(\register_reg[30]_29 [21]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [21]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [21]),
        .O(\db_OBUF[21]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[21]_inst_i_9 
       (.I0(\register_reg[19]_18 [21]),
        .I1(\register_reg[18]_17 [21]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [21]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [21]),
        .O(\db_OBUF[21]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[22]_inst_i_10 
       (.I0(\register_reg[23]_22 [22]),
        .I1(\register_reg[22]_21 [22]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [22]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [22]),
        .O(\db_OBUF[22]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[22]_inst_i_11 
       (.I0(\register_reg[11]_10 [22]),
        .I1(\register_reg[10]_9 [22]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [22]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [22]),
        .O(\db_OBUF[22]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[22]_inst_i_12 
       (.I0(\register_reg[15]_14 [22]),
        .I1(\register_reg[14]_13 [22]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [22]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [22]),
        .O(\db_OBUF[22]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[22]_inst_i_13 
       (.I0(\register_reg[3]_2 [22]),
        .I1(\register_reg[2]_1 [22]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [22]),
        .O(\db_OBUF[22]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[22]_inst_i_14 
       (.I0(\register_reg[7]_6 [22]),
        .I1(\register_reg[6]_5 [22]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [22]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [22]),
        .O(\db_OBUF[22]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[22]_inst_i_2 
       (.I0(\db_OBUF[22]_inst_i_3_n_0 ),
        .I1(\db_OBUF[22]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[22]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[22]_inst_i_6_n_0 ),
        .O(qb[16]));
  MUXF7 \db_OBUF[22]_inst_i_3 
       (.I0(\db_OBUF[22]_inst_i_7_n_0 ),
        .I1(\db_OBUF[22]_inst_i_8_n_0 ),
        .O(\db_OBUF[22]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[22]_inst_i_4 
       (.I0(\db_OBUF[22]_inst_i_9_n_0 ),
        .I1(\db_OBUF[22]_inst_i_10_n_0 ),
        .O(\db_OBUF[22]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[22]_inst_i_5 
       (.I0(\db_OBUF[22]_inst_i_11_n_0 ),
        .I1(\db_OBUF[22]_inst_i_12_n_0 ),
        .O(\db_OBUF[22]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[22]_inst_i_6 
       (.I0(\db_OBUF[22]_inst_i_13_n_0 ),
        .I1(\db_OBUF[22]_inst_i_14_n_0 ),
        .O(\db_OBUF[22]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[22]_inst_i_7 
       (.I0(\register_reg[27]_26 [22]),
        .I1(\register_reg[26]_25 [22]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [22]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [22]),
        .O(\db_OBUF[22]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[22]_inst_i_8 
       (.I0(\register_reg[31]_30 [22]),
        .I1(\register_reg[30]_29 [22]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [22]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [22]),
        .O(\db_OBUF[22]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[22]_inst_i_9 
       (.I0(\register_reg[19]_18 [22]),
        .I1(\register_reg[18]_17 [22]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [22]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [22]),
        .O(\db_OBUF[22]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[23]_inst_i_10 
       (.I0(\register_reg[23]_22 [23]),
        .I1(\register_reg[22]_21 [23]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [23]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [23]),
        .O(\db_OBUF[23]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[23]_inst_i_11 
       (.I0(\register_reg[11]_10 [23]),
        .I1(\register_reg[10]_9 [23]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [23]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [23]),
        .O(\db_OBUF[23]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[23]_inst_i_12 
       (.I0(\register_reg[15]_14 [23]),
        .I1(\register_reg[14]_13 [23]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [23]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [23]),
        .O(\db_OBUF[23]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[23]_inst_i_13 
       (.I0(\register_reg[3]_2 [23]),
        .I1(\register_reg[2]_1 [23]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [23]),
        .O(\db_OBUF[23]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[23]_inst_i_14 
       (.I0(\register_reg[7]_6 [23]),
        .I1(\register_reg[6]_5 [23]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [23]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [23]),
        .O(\db_OBUF[23]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[23]_inst_i_2 
       (.I0(\db_OBUF[23]_inst_i_3_n_0 ),
        .I1(\db_OBUF[23]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[23]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[23]_inst_i_6_n_0 ),
        .O(qb[17]));
  MUXF7 \db_OBUF[23]_inst_i_3 
       (.I0(\db_OBUF[23]_inst_i_7_n_0 ),
        .I1(\db_OBUF[23]_inst_i_8_n_0 ),
        .O(\db_OBUF[23]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[23]_inst_i_4 
       (.I0(\db_OBUF[23]_inst_i_9_n_0 ),
        .I1(\db_OBUF[23]_inst_i_10_n_0 ),
        .O(\db_OBUF[23]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[23]_inst_i_5 
       (.I0(\db_OBUF[23]_inst_i_11_n_0 ),
        .I1(\db_OBUF[23]_inst_i_12_n_0 ),
        .O(\db_OBUF[23]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[23]_inst_i_6 
       (.I0(\db_OBUF[23]_inst_i_13_n_0 ),
        .I1(\db_OBUF[23]_inst_i_14_n_0 ),
        .O(\db_OBUF[23]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[23]_inst_i_7 
       (.I0(\register_reg[27]_26 [23]),
        .I1(\register_reg[26]_25 [23]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [23]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [23]),
        .O(\db_OBUF[23]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[23]_inst_i_8 
       (.I0(\register_reg[31]_30 [23]),
        .I1(\register_reg[30]_29 [23]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [23]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [23]),
        .O(\db_OBUF[23]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[23]_inst_i_9 
       (.I0(\register_reg[19]_18 [23]),
        .I1(\register_reg[18]_17 [23]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [23]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [23]),
        .O(\db_OBUF[23]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[24]_inst_i_10 
       (.I0(\register_reg[23]_22 [24]),
        .I1(\register_reg[22]_21 [24]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [24]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[20]_19 [24]),
        .O(\db_OBUF[24]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[24]_inst_i_11 
       (.I0(\register_reg[11]_10 [24]),
        .I1(\register_reg[10]_9 [24]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [24]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[8]_7 [24]),
        .O(\db_OBUF[24]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[24]_inst_i_12 
       (.I0(\register_reg[15]_14 [24]),
        .I1(\register_reg[14]_13 [24]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [24]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[12]_11 [24]),
        .O(\db_OBUF[24]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[24]_inst_i_13 
       (.I0(\register_reg[3]_2 [24]),
        .I1(\register_reg[2]_1 [24]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep ),
        .I4(\register_reg[1]_0 [24]),
        .O(\db_OBUF[24]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[24]_inst_i_14 
       (.I0(\register_reg[7]_6 [24]),
        .I1(\register_reg[6]_5 [24]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [24]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[4]_3 [24]),
        .O(\db_OBUF[24]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[24]_inst_i_2 
       (.I0(\db_OBUF[24]_inst_i_3_n_0 ),
        .I1(\db_OBUF[24]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[24]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[24]_inst_i_6_n_0 ),
        .O(qb[18]));
  MUXF7 \db_OBUF[24]_inst_i_3 
       (.I0(\db_OBUF[24]_inst_i_7_n_0 ),
        .I1(\db_OBUF[24]_inst_i_8_n_0 ),
        .O(\db_OBUF[24]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[24]_inst_i_4 
       (.I0(\db_OBUF[24]_inst_i_9_n_0 ),
        .I1(\db_OBUF[24]_inst_i_10_n_0 ),
        .O(\db_OBUF[24]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[24]_inst_i_5 
       (.I0(\db_OBUF[24]_inst_i_11_n_0 ),
        .I1(\db_OBUF[24]_inst_i_12_n_0 ),
        .O(\db_OBUF[24]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[24]_inst_i_6 
       (.I0(\db_OBUF[24]_inst_i_13_n_0 ),
        .I1(\db_OBUF[24]_inst_i_14_n_0 ),
        .O(\db_OBUF[24]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[24]_inst_i_7 
       (.I0(\register_reg[27]_26 [24]),
        .I1(\register_reg[26]_25 [24]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [24]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [24]),
        .O(\db_OBUF[24]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[24]_inst_i_8 
       (.I0(\register_reg[31]_30 [24]),
        .I1(\register_reg[30]_29 [24]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [24]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [24]),
        .O(\db_OBUF[24]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[24]_inst_i_9 
       (.I0(\register_reg[19]_18 [24]),
        .I1(\register_reg[18]_17 [24]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [24]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[16]_15 [24]),
        .O(\db_OBUF[24]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[25]_inst_i_10 
       (.I0(\register_reg[23]_22 [25]),
        .I1(\register_reg[22]_21 [25]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [25]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [25]),
        .O(\db_OBUF[25]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[25]_inst_i_11 
       (.I0(\register_reg[11]_10 [25]),
        .I1(\register_reg[10]_9 [25]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [25]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [25]),
        .O(\db_OBUF[25]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[25]_inst_i_12 
       (.I0(\register_reg[15]_14 [25]),
        .I1(\register_reg[14]_13 [25]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [25]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [25]),
        .O(\db_OBUF[25]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[25]_inst_i_13 
       (.I0(\register_reg[3]_2 [25]),
        .I1(\register_reg[2]_1 [25]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [25]),
        .O(\db_OBUF[25]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[25]_inst_i_14 
       (.I0(\register_reg[7]_6 [25]),
        .I1(\register_reg[6]_5 [25]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [25]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [25]),
        .O(\db_OBUF[25]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[25]_inst_i_2 
       (.I0(\db_OBUF[25]_inst_i_3_n_0 ),
        .I1(\db_OBUF[25]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[25]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[25]_inst_i_6_n_0 ),
        .O(qb[19]));
  MUXF7 \db_OBUF[25]_inst_i_3 
       (.I0(\db_OBUF[25]_inst_i_7_n_0 ),
        .I1(\db_OBUF[25]_inst_i_8_n_0 ),
        .O(\db_OBUF[25]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[25]_inst_i_4 
       (.I0(\db_OBUF[25]_inst_i_9_n_0 ),
        .I1(\db_OBUF[25]_inst_i_10_n_0 ),
        .O(\db_OBUF[25]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[25]_inst_i_5 
       (.I0(\db_OBUF[25]_inst_i_11_n_0 ),
        .I1(\db_OBUF[25]_inst_i_12_n_0 ),
        .O(\db_OBUF[25]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[25]_inst_i_6 
       (.I0(\db_OBUF[25]_inst_i_13_n_0 ),
        .I1(\db_OBUF[25]_inst_i_14_n_0 ),
        .O(\db_OBUF[25]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[25]_inst_i_7 
       (.I0(\register_reg[27]_26 [25]),
        .I1(\register_reg[26]_25 [25]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [25]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [25]),
        .O(\db_OBUF[25]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[25]_inst_i_8 
       (.I0(\register_reg[31]_30 [25]),
        .I1(\register_reg[30]_29 [25]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [25]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [25]),
        .O(\db_OBUF[25]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[25]_inst_i_9 
       (.I0(\register_reg[19]_18 [25]),
        .I1(\register_reg[18]_17 [25]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [25]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [25]),
        .O(\db_OBUF[25]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[26]_inst_i_10 
       (.I0(\register_reg[23]_22 [26]),
        .I1(\register_reg[22]_21 [26]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [26]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[20]_19 [26]),
        .O(\db_OBUF[26]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[26]_inst_i_11 
       (.I0(\register_reg[11]_10 [26]),
        .I1(\register_reg[10]_9 [26]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [26]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[8]_7 [26]),
        .O(\db_OBUF[26]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[26]_inst_i_12 
       (.I0(\register_reg[15]_14 [26]),
        .I1(\register_reg[14]_13 [26]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [26]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[12]_11 [26]),
        .O(\db_OBUF[26]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[26]_inst_i_13 
       (.I0(\register_reg[3]_2 [26]),
        .I1(\register_reg[2]_1 [26]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep ),
        .I4(\register_reg[1]_0 [26]),
        .O(\db_OBUF[26]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[26]_inst_i_14 
       (.I0(\register_reg[7]_6 [26]),
        .I1(\register_reg[6]_5 [26]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [26]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[4]_3 [26]),
        .O(\db_OBUF[26]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[26]_inst_i_2 
       (.I0(\db_OBUF[26]_inst_i_3_n_0 ),
        .I1(\db_OBUF[26]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[26]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[26]_inst_i_6_n_0 ),
        .O(qb[20]));
  MUXF7 \db_OBUF[26]_inst_i_3 
       (.I0(\db_OBUF[26]_inst_i_7_n_0 ),
        .I1(\db_OBUF[26]_inst_i_8_n_0 ),
        .O(\db_OBUF[26]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[26]_inst_i_4 
       (.I0(\db_OBUF[26]_inst_i_9_n_0 ),
        .I1(\db_OBUF[26]_inst_i_10_n_0 ),
        .O(\db_OBUF[26]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[26]_inst_i_5 
       (.I0(\db_OBUF[26]_inst_i_11_n_0 ),
        .I1(\db_OBUF[26]_inst_i_12_n_0 ),
        .O(\db_OBUF[26]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[26]_inst_i_6 
       (.I0(\db_OBUF[26]_inst_i_13_n_0 ),
        .I1(\db_OBUF[26]_inst_i_14_n_0 ),
        .O(\db_OBUF[26]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[26]_inst_i_7 
       (.I0(\register_reg[27]_26 [26]),
        .I1(\register_reg[26]_25 [26]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [26]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[24]_23 [26]),
        .O(\db_OBUF[26]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[26]_inst_i_8 
       (.I0(\register_reg[31]_30 [26]),
        .I1(\register_reg[30]_29 [26]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [26]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[28]_27 [26]),
        .O(\db_OBUF[26]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[26]_inst_i_9 
       (.I0(\register_reg[19]_18 [26]),
        .I1(\register_reg[18]_17 [26]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [26]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[16]_15 [26]),
        .O(\db_OBUF[26]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[27]_inst_i_10 
       (.I0(\register_reg[23]_22 [27]),
        .I1(\register_reg[22]_21 [27]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [27]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[20]_19 [27]),
        .O(\db_OBUF[27]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[27]_inst_i_11 
       (.I0(\register_reg[11]_10 [27]),
        .I1(\register_reg[10]_9 [27]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [27]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[8]_7 [27]),
        .O(\db_OBUF[27]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[27]_inst_i_12 
       (.I0(\register_reg[15]_14 [27]),
        .I1(\register_reg[14]_13 [27]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [27]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[12]_11 [27]),
        .O(\db_OBUF[27]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[27]_inst_i_13 
       (.I0(\register_reg[3]_2 [27]),
        .I1(\register_reg[2]_1 [27]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep ),
        .I4(\register_reg[1]_0 [27]),
        .O(\db_OBUF[27]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[27]_inst_i_14 
       (.I0(\register_reg[7]_6 [27]),
        .I1(\register_reg[6]_5 [27]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [27]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[4]_3 [27]),
        .O(\db_OBUF[27]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[27]_inst_i_2 
       (.I0(\db_OBUF[27]_inst_i_3_n_0 ),
        .I1(\db_OBUF[27]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[27]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[27]_inst_i_6_n_0 ),
        .O(qb[21]));
  MUXF7 \db_OBUF[27]_inst_i_3 
       (.I0(\db_OBUF[27]_inst_i_7_n_0 ),
        .I1(\db_OBUF[27]_inst_i_8_n_0 ),
        .O(\db_OBUF[27]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[27]_inst_i_4 
       (.I0(\db_OBUF[27]_inst_i_9_n_0 ),
        .I1(\db_OBUF[27]_inst_i_10_n_0 ),
        .O(\db_OBUF[27]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[27]_inst_i_5 
       (.I0(\db_OBUF[27]_inst_i_11_n_0 ),
        .I1(\db_OBUF[27]_inst_i_12_n_0 ),
        .O(\db_OBUF[27]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[27]_inst_i_6 
       (.I0(\db_OBUF[27]_inst_i_13_n_0 ),
        .I1(\db_OBUF[27]_inst_i_14_n_0 ),
        .O(\db_OBUF[27]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[27]_inst_i_7 
       (.I0(\register_reg[27]_26 [27]),
        .I1(\register_reg[26]_25 [27]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [27]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[24]_23 [27]),
        .O(\db_OBUF[27]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[27]_inst_i_8 
       (.I0(\register_reg[31]_30 [27]),
        .I1(\register_reg[30]_29 [27]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [27]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[28]_27 [27]),
        .O(\db_OBUF[27]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[27]_inst_i_9 
       (.I0(\register_reg[19]_18 [27]),
        .I1(\register_reg[18]_17 [27]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [27]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[16]_15 [27]),
        .O(\db_OBUF[27]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[28]_inst_i_10 
       (.I0(\register_reg[23]_22 [28]),
        .I1(\register_reg[22]_21 [28]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [28]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[20]_19 [28]),
        .O(\db_OBUF[28]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[28]_inst_i_11 
       (.I0(\register_reg[11]_10 [28]),
        .I1(\register_reg[10]_9 [28]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [28]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[8]_7 [28]),
        .O(\db_OBUF[28]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[28]_inst_i_12 
       (.I0(\register_reg[15]_14 [28]),
        .I1(\register_reg[14]_13 [28]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [28]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[12]_11 [28]),
        .O(\db_OBUF[28]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[28]_inst_i_13 
       (.I0(\register_reg[3]_2 [28]),
        .I1(\register_reg[2]_1 [28]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep ),
        .I4(\register_reg[1]_0 [28]),
        .O(\db_OBUF[28]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[28]_inst_i_14 
       (.I0(\register_reg[7]_6 [28]),
        .I1(\register_reg[6]_5 [28]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [28]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[4]_3 [28]),
        .O(\db_OBUF[28]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[28]_inst_i_2 
       (.I0(\db_OBUF[28]_inst_i_3_n_0 ),
        .I1(\db_OBUF[28]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[28]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[28]_inst_i_6_n_0 ),
        .O(qb[22]));
  MUXF7 \db_OBUF[28]_inst_i_3 
       (.I0(\db_OBUF[28]_inst_i_7_n_0 ),
        .I1(\db_OBUF[28]_inst_i_8_n_0 ),
        .O(\db_OBUF[28]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[28]_inst_i_4 
       (.I0(\db_OBUF[28]_inst_i_9_n_0 ),
        .I1(\db_OBUF[28]_inst_i_10_n_0 ),
        .O(\db_OBUF[28]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[28]_inst_i_5 
       (.I0(\db_OBUF[28]_inst_i_11_n_0 ),
        .I1(\db_OBUF[28]_inst_i_12_n_0 ),
        .O(\db_OBUF[28]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[28]_inst_i_6 
       (.I0(\db_OBUF[28]_inst_i_13_n_0 ),
        .I1(\db_OBUF[28]_inst_i_14_n_0 ),
        .O(\db_OBUF[28]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[28]_inst_i_7 
       (.I0(\register_reg[27]_26 [28]),
        .I1(\register_reg[26]_25 [28]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [28]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[24]_23 [28]),
        .O(\db_OBUF[28]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[28]_inst_i_8 
       (.I0(\register_reg[31]_30 [28]),
        .I1(\register_reg[30]_29 [28]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [28]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[28]_27 [28]),
        .O(\db_OBUF[28]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[28]_inst_i_9 
       (.I0(\register_reg[19]_18 [28]),
        .I1(\register_reg[18]_17 [28]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [28]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[16]_15 [28]),
        .O(\db_OBUF[28]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[29]_inst_i_10 
       (.I0(\register_reg[23]_22 [29]),
        .I1(\register_reg[22]_21 [29]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [29]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[20]_19 [29]),
        .O(\db_OBUF[29]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[29]_inst_i_11 
       (.I0(\register_reg[11]_10 [29]),
        .I1(\register_reg[10]_9 [29]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [29]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[8]_7 [29]),
        .O(\db_OBUF[29]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[29]_inst_i_12 
       (.I0(\register_reg[15]_14 [29]),
        .I1(\register_reg[14]_13 [29]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [29]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[12]_11 [29]),
        .O(\db_OBUF[29]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[29]_inst_i_13 
       (.I0(\register_reg[3]_2 [29]),
        .I1(\register_reg[2]_1 [29]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep ),
        .I4(\register_reg[1]_0 [29]),
        .O(\db_OBUF[29]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[29]_inst_i_14 
       (.I0(\register_reg[7]_6 [29]),
        .I1(\register_reg[6]_5 [29]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [29]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[4]_3 [29]),
        .O(\db_OBUF[29]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[29]_inst_i_2 
       (.I0(\db_OBUF[29]_inst_i_3_n_0 ),
        .I1(\db_OBUF[29]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[29]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[29]_inst_i_6_n_0 ),
        .O(qb[23]));
  MUXF7 \db_OBUF[29]_inst_i_3 
       (.I0(\db_OBUF[29]_inst_i_7_n_0 ),
        .I1(\db_OBUF[29]_inst_i_8_n_0 ),
        .O(\db_OBUF[29]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[29]_inst_i_4 
       (.I0(\db_OBUF[29]_inst_i_9_n_0 ),
        .I1(\db_OBUF[29]_inst_i_10_n_0 ),
        .O(\db_OBUF[29]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[29]_inst_i_5 
       (.I0(\db_OBUF[29]_inst_i_11_n_0 ),
        .I1(\db_OBUF[29]_inst_i_12_n_0 ),
        .O(\db_OBUF[29]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[29]_inst_i_6 
       (.I0(\db_OBUF[29]_inst_i_13_n_0 ),
        .I1(\db_OBUF[29]_inst_i_14_n_0 ),
        .O(\db_OBUF[29]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[29]_inst_i_7 
       (.I0(\register_reg[27]_26 [29]),
        .I1(\register_reg[26]_25 [29]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [29]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[24]_23 [29]),
        .O(\db_OBUF[29]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[29]_inst_i_8 
       (.I0(\register_reg[31]_30 [29]),
        .I1(\register_reg[30]_29 [29]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [29]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[28]_27 [29]),
        .O(\db_OBUF[29]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[29]_inst_i_9 
       (.I0(\register_reg[19]_18 [29]),
        .I1(\register_reg[18]_17 [29]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [29]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[16]_15 [29]),
        .O(\db_OBUF[29]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[2]_inst_i_10 
       (.I0(\register_reg[23]_22 [2]),
        .I1(\register_reg[22]_21 [2]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [2]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [2]),
        .O(\db_OBUF[2]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[2]_inst_i_11 
       (.I0(\register_reg[11]_10 [2]),
        .I1(\register_reg[10]_9 [2]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [2]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [2]),
        .O(\db_OBUF[2]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[2]_inst_i_12 
       (.I0(\register_reg[15]_14 [2]),
        .I1(\register_reg[14]_13 [2]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [2]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [2]),
        .O(\db_OBUF[2]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[2]_inst_i_13 
       (.I0(\register_reg[3]_2 [2]),
        .I1(\register_reg[2]_1 [2]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [2]),
        .O(\db_OBUF[2]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[2]_inst_i_14 
       (.I0(\register_reg[7]_6 [2]),
        .I1(\register_reg[6]_5 [2]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [2]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [2]),
        .O(\db_OBUF[2]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[2]_inst_i_2 
       (.I0(\db_OBUF[2]_inst_i_3_n_0 ),
        .I1(\db_OBUF[2]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[2]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[2]_inst_i_6_n_0 ),
        .O(qb[2]));
  MUXF7 \db_OBUF[2]_inst_i_3 
       (.I0(\db_OBUF[2]_inst_i_7_n_0 ),
        .I1(\db_OBUF[2]_inst_i_8_n_0 ),
        .O(\db_OBUF[2]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[2]_inst_i_4 
       (.I0(\db_OBUF[2]_inst_i_9_n_0 ),
        .I1(\db_OBUF[2]_inst_i_10_n_0 ),
        .O(\db_OBUF[2]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[2]_inst_i_5 
       (.I0(\db_OBUF[2]_inst_i_11_n_0 ),
        .I1(\db_OBUF[2]_inst_i_12_n_0 ),
        .O(\db_OBUF[2]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[2]_inst_i_6 
       (.I0(\db_OBUF[2]_inst_i_13_n_0 ),
        .I1(\db_OBUF[2]_inst_i_14_n_0 ),
        .O(\db_OBUF[2]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[2]_inst_i_7 
       (.I0(\register_reg[27]_26 [2]),
        .I1(\register_reg[26]_25 [2]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [2]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [2]),
        .O(\db_OBUF[2]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[2]_inst_i_8 
       (.I0(\register_reg[31]_30 [2]),
        .I1(\register_reg[30]_29 [2]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [2]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [2]),
        .O(\db_OBUF[2]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[2]_inst_i_9 
       (.I0(\register_reg[19]_18 [2]),
        .I1(\register_reg[18]_17 [2]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [2]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [2]),
        .O(\db_OBUF[2]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[30]_inst_i_10 
       (.I0(\register_reg[23]_22 [30]),
        .I1(\register_reg[22]_21 [30]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[21]_20 [30]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[20]_19 [30]),
        .O(\db_OBUF[30]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[30]_inst_i_11 
       (.I0(\register_reg[11]_10 [30]),
        .I1(\register_reg[10]_9 [30]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[9]_8 [30]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[8]_7 [30]),
        .O(\db_OBUF[30]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[30]_inst_i_12 
       (.I0(\register_reg[15]_14 [30]),
        .I1(\register_reg[14]_13 [30]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[13]_12 [30]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[12]_11 [30]),
        .O(\db_OBUF[30]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[30]_inst_i_13 
       (.I0(\register_reg[3]_2 [30]),
        .I1(\register_reg[2]_1 [30]),
        .I2(\q_reg[25] [1]),
        .I3(\q_reg[16]_rep__0 ),
        .I4(\register_reg[1]_0 [30]),
        .O(\db_OBUF[30]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[30]_inst_i_14 
       (.I0(\register_reg[7]_6 [30]),
        .I1(\register_reg[6]_5 [30]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[5]_4 [30]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[4]_3 [30]),
        .O(\db_OBUF[30]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[30]_inst_i_2 
       (.I0(\db_OBUF[30]_inst_i_3_n_0 ),
        .I1(\db_OBUF[30]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[30]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[30]_inst_i_6_n_0 ),
        .O(qb[24]));
  MUXF7 \db_OBUF[30]_inst_i_3 
       (.I0(\db_OBUF[30]_inst_i_7_n_0 ),
        .I1(\db_OBUF[30]_inst_i_8_n_0 ),
        .O(\db_OBUF[30]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[30]_inst_i_4 
       (.I0(\db_OBUF[30]_inst_i_9_n_0 ),
        .I1(\db_OBUF[30]_inst_i_10_n_0 ),
        .O(\db_OBUF[30]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[30]_inst_i_5 
       (.I0(\db_OBUF[30]_inst_i_11_n_0 ),
        .I1(\db_OBUF[30]_inst_i_12_n_0 ),
        .O(\db_OBUF[30]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[30]_inst_i_6 
       (.I0(\db_OBUF[30]_inst_i_13_n_0 ),
        .I1(\db_OBUF[30]_inst_i_14_n_0 ),
        .O(\db_OBUF[30]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[30]_inst_i_7 
       (.I0(\register_reg[27]_26 [30]),
        .I1(\register_reg[26]_25 [30]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[25]_24 [30]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[24]_23 [30]),
        .O(\db_OBUF[30]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[30]_inst_i_8 
       (.I0(\register_reg[31]_30 [30]),
        .I1(\register_reg[30]_29 [30]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[29]_28 [30]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[28]_27 [30]),
        .O(\db_OBUF[30]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[30]_inst_i_9 
       (.I0(\register_reg[19]_18 [30]),
        .I1(\register_reg[18]_17 [30]),
        .I2(\q_reg[25] [1]),
        .I3(\register_reg[17]_16 [30]),
        .I4(\q_reg[16]_rep__0 ),
        .I5(\register_reg[16]_15 [30]),
        .O(\db_OBUF[30]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[31]_inst_i_11 
       (.I0(\register_reg[27]_26 [31]),
        .I1(\register_reg[26]_25 [31]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[25]_24 [31]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[24]_23 [31]),
        .O(\db_OBUF[31]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[31]_inst_i_12 
       (.I0(\register_reg[31]_30 [31]),
        .I1(\register_reg[30]_29 [31]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[29]_28 [31]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[28]_27 [31]),
        .O(\db_OBUF[31]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[31]_inst_i_13 
       (.I0(\register_reg[19]_18 [31]),
        .I1(\register_reg[18]_17 [31]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[17]_16 [31]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[16]_15 [31]),
        .O(\db_OBUF[31]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[31]_inst_i_14 
       (.I0(\register_reg[23]_22 [31]),
        .I1(\register_reg[22]_21 [31]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[21]_20 [31]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[20]_19 [31]),
        .O(\db_OBUF[31]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[31]_inst_i_15 
       (.I0(\register_reg[11]_10 [31]),
        .I1(\register_reg[10]_9 [31]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[9]_8 [31]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[8]_7 [31]),
        .O(\db_OBUF[31]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[31]_inst_i_16 
       (.I0(\register_reg[15]_14 [31]),
        .I1(\register_reg[14]_13 [31]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[13]_12 [31]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[12]_11 [31]),
        .O(\db_OBUF[31]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[31]_inst_i_17 
       (.I0(\register_reg[3]_2 [31]),
        .I1(\register_reg[2]_1 [31]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\q_reg[16]_rep ),
        .I4(\register_reg[1]_0 [31]),
        .O(\db_OBUF[31]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[31]_inst_i_18 
       (.I0(\register_reg[7]_6 [31]),
        .I1(\register_reg[6]_5 [31]),
        .I2(\q_reg[17]_rep__0 ),
        .I3(\register_reg[5]_4 [31]),
        .I4(\q_reg[16]_rep ),
        .I5(\register_reg[4]_3 [31]),
        .O(\db_OBUF[31]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[31]_inst_i_3 
       (.I0(\db_OBUF[31]_inst_i_6_n_0 ),
        .I1(\db_OBUF[31]_inst_i_7_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[31]_inst_i_8_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[31]_inst_i_9_n_0 ),
        .O(qb[25]));
  MUXF7 \db_OBUF[31]_inst_i_6 
       (.I0(\db_OBUF[31]_inst_i_11_n_0 ),
        .I1(\db_OBUF[31]_inst_i_12_n_0 ),
        .O(\db_OBUF[31]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[31]_inst_i_7 
       (.I0(\db_OBUF[31]_inst_i_13_n_0 ),
        .I1(\db_OBUF[31]_inst_i_14_n_0 ),
        .O(\db_OBUF[31]_inst_i_7_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[31]_inst_i_8 
       (.I0(\db_OBUF[31]_inst_i_15_n_0 ),
        .I1(\db_OBUF[31]_inst_i_16_n_0 ),
        .O(\db_OBUF[31]_inst_i_8_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[31]_inst_i_9 
       (.I0(\db_OBUF[31]_inst_i_17_n_0 ),
        .I1(\db_OBUF[31]_inst_i_18_n_0 ),
        .O(\db_OBUF[31]_inst_i_9_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[3]_inst_i_10 
       (.I0(\register_reg[23]_22 [3]),
        .I1(\register_reg[22]_21 [3]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [3]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [3]),
        .O(\db_OBUF[3]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[3]_inst_i_11 
       (.I0(\register_reg[11]_10 [3]),
        .I1(\register_reg[10]_9 [3]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [3]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [3]),
        .O(\db_OBUF[3]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[3]_inst_i_12 
       (.I0(\register_reg[15]_14 [3]),
        .I1(\register_reg[14]_13 [3]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [3]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [3]),
        .O(\db_OBUF[3]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[3]_inst_i_13 
       (.I0(\register_reg[3]_2 [3]),
        .I1(\register_reg[2]_1 [3]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [3]),
        .O(\db_OBUF[3]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[3]_inst_i_14 
       (.I0(\register_reg[7]_6 [3]),
        .I1(\register_reg[6]_5 [3]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [3]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [3]),
        .O(\db_OBUF[3]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[3]_inst_i_2 
       (.I0(\db_OBUF[3]_inst_i_3_n_0 ),
        .I1(\db_OBUF[3]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[3]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[3]_inst_i_6_n_0 ),
        .O(qb[3]));
  MUXF7 \db_OBUF[3]_inst_i_3 
       (.I0(\db_OBUF[3]_inst_i_7_n_0 ),
        .I1(\db_OBUF[3]_inst_i_8_n_0 ),
        .O(\db_OBUF[3]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[3]_inst_i_4 
       (.I0(\db_OBUF[3]_inst_i_9_n_0 ),
        .I1(\db_OBUF[3]_inst_i_10_n_0 ),
        .O(\db_OBUF[3]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[3]_inst_i_5 
       (.I0(\db_OBUF[3]_inst_i_11_n_0 ),
        .I1(\db_OBUF[3]_inst_i_12_n_0 ),
        .O(\db_OBUF[3]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[3]_inst_i_6 
       (.I0(\db_OBUF[3]_inst_i_13_n_0 ),
        .I1(\db_OBUF[3]_inst_i_14_n_0 ),
        .O(\db_OBUF[3]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[3]_inst_i_7 
       (.I0(\register_reg[27]_26 [3]),
        .I1(\register_reg[26]_25 [3]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [3]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [3]),
        .O(\db_OBUF[3]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[3]_inst_i_8 
       (.I0(\register_reg[31]_30 [3]),
        .I1(\register_reg[30]_29 [3]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [3]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [3]),
        .O(\db_OBUF[3]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[3]_inst_i_9 
       (.I0(\register_reg[19]_18 [3]),
        .I1(\register_reg[18]_17 [3]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [3]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [3]),
        .O(\db_OBUF[3]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[4]_inst_i_10 
       (.I0(\register_reg[23]_22 [4]),
        .I1(\register_reg[22]_21 [4]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [4]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [4]),
        .O(\db_OBUF[4]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[4]_inst_i_11 
       (.I0(\register_reg[27]_26 [4]),
        .I1(\register_reg[26]_25 [4]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [4]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [4]),
        .O(\db_OBUF[4]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[4]_inst_i_12 
       (.I0(\register_reg[31]_30 [4]),
        .I1(\register_reg[30]_29 [4]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [4]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [4]),
        .O(\db_OBUF[4]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[4]_inst_i_13 
       (.I0(\register_reg[3]_2 [4]),
        .I1(\register_reg[2]_1 [4]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [4]),
        .O(\db_OBUF[4]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[4]_inst_i_14 
       (.I0(\register_reg[7]_6 [4]),
        .I1(\register_reg[6]_5 [4]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [4]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [4]),
        .O(\db_OBUF[4]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[4]_inst_i_15 
       (.I0(\register_reg[11]_10 [4]),
        .I1(\register_reg[10]_9 [4]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [4]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [4]),
        .O(\db_OBUF[4]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[4]_inst_i_16 
       (.I0(\register_reg[15]_14 [4]),
        .I1(\register_reg[14]_13 [4]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [4]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [4]),
        .O(\db_OBUF[4]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \db_OBUF[4]_inst_i_2 
       (.I0(Q[1]),
        .I1(em2reg_reg_0),
        .I2(\db_OBUF[4]_inst_i_3_n_0 ),
        .I3(\q_reg[25] [4]),
        .I4(\db_OBUF[4]_inst_i_4_n_0 ),
        .O(\eb_reg[4] ));
  MUXF8 \db_OBUF[4]_inst_i_3 
       (.I0(\db_OBUF[4]_inst_i_5_n_0 ),
        .I1(\db_OBUF[4]_inst_i_6_n_0 ),
        .O(\db_OBUF[4]_inst_i_3_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF8 \db_OBUF[4]_inst_i_4 
       (.I0(\db_OBUF[4]_inst_i_7_n_0 ),
        .I1(\db_OBUF[4]_inst_i_8_n_0 ),
        .O(\db_OBUF[4]_inst_i_4_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF7 \db_OBUF[4]_inst_i_5 
       (.I0(\db_OBUF[4]_inst_i_9_n_0 ),
        .I1(\db_OBUF[4]_inst_i_10_n_0 ),
        .O(\db_OBUF[4]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[4]_inst_i_6 
       (.I0(\db_OBUF[4]_inst_i_11_n_0 ),
        .I1(\db_OBUF[4]_inst_i_12_n_0 ),
        .O(\db_OBUF[4]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[4]_inst_i_7 
       (.I0(\db_OBUF[4]_inst_i_13_n_0 ),
        .I1(\db_OBUF[4]_inst_i_14_n_0 ),
        .O(\db_OBUF[4]_inst_i_7_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[4]_inst_i_8 
       (.I0(\db_OBUF[4]_inst_i_15_n_0 ),
        .I1(\db_OBUF[4]_inst_i_16_n_0 ),
        .O(\db_OBUF[4]_inst_i_8_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[4]_inst_i_9 
       (.I0(\register_reg[19]_18 [4]),
        .I1(\register_reg[18]_17 [4]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [4]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [4]),
        .O(\db_OBUF[4]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[5]_inst_i_10 
       (.I0(\register_reg[23]_22 [5]),
        .I1(\register_reg[22]_21 [5]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [5]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [5]),
        .O(\db_OBUF[5]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[5]_inst_i_11 
       (.I0(\register_reg[27]_26 [5]),
        .I1(\register_reg[26]_25 [5]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [5]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [5]),
        .O(\db_OBUF[5]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[5]_inst_i_12 
       (.I0(\register_reg[31]_30 [5]),
        .I1(\register_reg[30]_29 [5]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [5]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [5]),
        .O(\db_OBUF[5]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[5]_inst_i_13 
       (.I0(\register_reg[3]_2 [5]),
        .I1(\register_reg[2]_1 [5]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [5]),
        .O(\db_OBUF[5]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[5]_inst_i_14 
       (.I0(\register_reg[7]_6 [5]),
        .I1(\register_reg[6]_5 [5]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [5]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [5]),
        .O(\db_OBUF[5]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[5]_inst_i_15 
       (.I0(\register_reg[11]_10 [5]),
        .I1(\register_reg[10]_9 [5]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [5]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [5]),
        .O(\db_OBUF[5]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[5]_inst_i_16 
       (.I0(\register_reg[15]_14 [5]),
        .I1(\register_reg[14]_13 [5]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [5]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [5]),
        .O(\db_OBUF[5]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \db_OBUF[5]_inst_i_2 
       (.I0(Q[2]),
        .I1(em2reg_reg_0),
        .I2(\db_OBUF[5]_inst_i_3_n_0 ),
        .I3(\q_reg[25] [4]),
        .I4(\db_OBUF[5]_inst_i_4_n_0 ),
        .O(\eb_reg[5] ));
  MUXF8 \db_OBUF[5]_inst_i_3 
       (.I0(\db_OBUF[5]_inst_i_5_n_0 ),
        .I1(\db_OBUF[5]_inst_i_6_n_0 ),
        .O(\db_OBUF[5]_inst_i_3_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF8 \db_OBUF[5]_inst_i_4 
       (.I0(\db_OBUF[5]_inst_i_7_n_0 ),
        .I1(\db_OBUF[5]_inst_i_8_n_0 ),
        .O(\db_OBUF[5]_inst_i_4_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF7 \db_OBUF[5]_inst_i_5 
       (.I0(\db_OBUF[5]_inst_i_9_n_0 ),
        .I1(\db_OBUF[5]_inst_i_10_n_0 ),
        .O(\db_OBUF[5]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[5]_inst_i_6 
       (.I0(\db_OBUF[5]_inst_i_11_n_0 ),
        .I1(\db_OBUF[5]_inst_i_12_n_0 ),
        .O(\db_OBUF[5]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[5]_inst_i_7 
       (.I0(\db_OBUF[5]_inst_i_13_n_0 ),
        .I1(\db_OBUF[5]_inst_i_14_n_0 ),
        .O(\db_OBUF[5]_inst_i_7_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[5]_inst_i_8 
       (.I0(\db_OBUF[5]_inst_i_15_n_0 ),
        .I1(\db_OBUF[5]_inst_i_16_n_0 ),
        .O(\db_OBUF[5]_inst_i_8_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[5]_inst_i_9 
       (.I0(\register_reg[19]_18 [5]),
        .I1(\register_reg[18]_17 [5]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [5]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [5]),
        .O(\db_OBUF[5]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[6]_inst_i_10 
       (.I0(\register_reg[23]_22 [6]),
        .I1(\register_reg[22]_21 [6]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [6]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [6]),
        .O(\db_OBUF[6]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[6]_inst_i_11 
       (.I0(\register_reg[27]_26 [6]),
        .I1(\register_reg[26]_25 [6]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [6]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [6]),
        .O(\db_OBUF[6]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[6]_inst_i_12 
       (.I0(\register_reg[31]_30 [6]),
        .I1(\register_reg[30]_29 [6]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [6]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [6]),
        .O(\db_OBUF[6]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[6]_inst_i_13 
       (.I0(\register_reg[3]_2 [6]),
        .I1(\register_reg[2]_1 [6]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [6]),
        .O(\db_OBUF[6]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[6]_inst_i_14 
       (.I0(\register_reg[7]_6 [6]),
        .I1(\register_reg[6]_5 [6]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [6]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [6]),
        .O(\db_OBUF[6]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[6]_inst_i_15 
       (.I0(\register_reg[11]_10 [6]),
        .I1(\register_reg[10]_9 [6]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [6]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [6]),
        .O(\db_OBUF[6]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[6]_inst_i_16 
       (.I0(\register_reg[15]_14 [6]),
        .I1(\register_reg[14]_13 [6]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [6]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [6]),
        .O(\db_OBUF[6]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \db_OBUF[6]_inst_i_2 
       (.I0(Q[3]),
        .I1(em2reg_reg_0),
        .I2(\db_OBUF[6]_inst_i_3_n_0 ),
        .I3(\q_reg[25] [4]),
        .I4(\db_OBUF[6]_inst_i_4_n_0 ),
        .O(\eb_reg[6] ));
  MUXF8 \db_OBUF[6]_inst_i_3 
       (.I0(\db_OBUF[6]_inst_i_5_n_0 ),
        .I1(\db_OBUF[6]_inst_i_6_n_0 ),
        .O(\db_OBUF[6]_inst_i_3_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF8 \db_OBUF[6]_inst_i_4 
       (.I0(\db_OBUF[6]_inst_i_7_n_0 ),
        .I1(\db_OBUF[6]_inst_i_8_n_0 ),
        .O(\db_OBUF[6]_inst_i_4_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF7 \db_OBUF[6]_inst_i_5 
       (.I0(\db_OBUF[6]_inst_i_9_n_0 ),
        .I1(\db_OBUF[6]_inst_i_10_n_0 ),
        .O(\db_OBUF[6]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[6]_inst_i_6 
       (.I0(\db_OBUF[6]_inst_i_11_n_0 ),
        .I1(\db_OBUF[6]_inst_i_12_n_0 ),
        .O(\db_OBUF[6]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[6]_inst_i_7 
       (.I0(\db_OBUF[6]_inst_i_13_n_0 ),
        .I1(\db_OBUF[6]_inst_i_14_n_0 ),
        .O(\db_OBUF[6]_inst_i_7_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[6]_inst_i_8 
       (.I0(\db_OBUF[6]_inst_i_15_n_0 ),
        .I1(\db_OBUF[6]_inst_i_16_n_0 ),
        .O(\db_OBUF[6]_inst_i_8_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[6]_inst_i_9 
       (.I0(\register_reg[19]_18 [6]),
        .I1(\register_reg[18]_17 [6]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [6]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [6]),
        .O(\db_OBUF[6]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[7]_inst_i_10 
       (.I0(\register_reg[23]_22 [7]),
        .I1(\register_reg[22]_21 [7]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [7]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [7]),
        .O(\db_OBUF[7]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[7]_inst_i_11 
       (.I0(\register_reg[27]_26 [7]),
        .I1(\register_reg[26]_25 [7]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [7]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [7]),
        .O(\db_OBUF[7]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[7]_inst_i_12 
       (.I0(\register_reg[31]_30 [7]),
        .I1(\register_reg[30]_29 [7]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [7]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [7]),
        .O(\db_OBUF[7]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[7]_inst_i_13 
       (.I0(\register_reg[3]_2 [7]),
        .I1(\register_reg[2]_1 [7]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [7]),
        .O(\db_OBUF[7]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[7]_inst_i_14 
       (.I0(\register_reg[7]_6 [7]),
        .I1(\register_reg[6]_5 [7]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [7]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [7]),
        .O(\db_OBUF[7]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[7]_inst_i_15 
       (.I0(\register_reg[11]_10 [7]),
        .I1(\register_reg[10]_9 [7]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [7]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [7]),
        .O(\db_OBUF[7]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[7]_inst_i_16 
       (.I0(\register_reg[15]_14 [7]),
        .I1(\register_reg[14]_13 [7]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [7]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [7]),
        .O(\db_OBUF[7]_inst_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \db_OBUF[7]_inst_i_2 
       (.I0(Q[4]),
        .I1(em2reg_reg_0),
        .I2(\db_OBUF[7]_inst_i_3_n_0 ),
        .I3(\q_reg[25] [4]),
        .I4(\db_OBUF[7]_inst_i_4_n_0 ),
        .O(\eb_reg[7] ));
  MUXF8 \db_OBUF[7]_inst_i_3 
       (.I0(\db_OBUF[7]_inst_i_5_n_0 ),
        .I1(\db_OBUF[7]_inst_i_6_n_0 ),
        .O(\db_OBUF[7]_inst_i_3_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF8 \db_OBUF[7]_inst_i_4 
       (.I0(\db_OBUF[7]_inst_i_7_n_0 ),
        .I1(\db_OBUF[7]_inst_i_8_n_0 ),
        .O(\db_OBUF[7]_inst_i_4_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF7 \db_OBUF[7]_inst_i_5 
       (.I0(\db_OBUF[7]_inst_i_9_n_0 ),
        .I1(\db_OBUF[7]_inst_i_10_n_0 ),
        .O(\db_OBUF[7]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[7]_inst_i_6 
       (.I0(\db_OBUF[7]_inst_i_11_n_0 ),
        .I1(\db_OBUF[7]_inst_i_12_n_0 ),
        .O(\db_OBUF[7]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[7]_inst_i_7 
       (.I0(\db_OBUF[7]_inst_i_13_n_0 ),
        .I1(\db_OBUF[7]_inst_i_14_n_0 ),
        .O(\db_OBUF[7]_inst_i_7_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[7]_inst_i_8 
       (.I0(\db_OBUF[7]_inst_i_15_n_0 ),
        .I1(\db_OBUF[7]_inst_i_16_n_0 ),
        .O(\db_OBUF[7]_inst_i_8_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[7]_inst_i_9 
       (.I0(\register_reg[19]_18 [7]),
        .I1(\register_reg[18]_17 [7]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [7]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [7]),
        .O(\db_OBUF[7]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[8]_inst_i_10 
       (.I0(\register_reg[23]_22 [8]),
        .I1(\register_reg[22]_21 [8]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [8]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [8]),
        .O(\db_OBUF[8]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[8]_inst_i_11 
       (.I0(\register_reg[11]_10 [8]),
        .I1(\register_reg[10]_9 [8]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [8]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [8]),
        .O(\db_OBUF[8]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[8]_inst_i_12 
       (.I0(\register_reg[15]_14 [8]),
        .I1(\register_reg[14]_13 [8]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [8]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [8]),
        .O(\db_OBUF[8]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[8]_inst_i_13 
       (.I0(\register_reg[3]_2 [8]),
        .I1(\register_reg[2]_1 [8]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [8]),
        .O(\db_OBUF[8]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[8]_inst_i_14 
       (.I0(\register_reg[7]_6 [8]),
        .I1(\register_reg[6]_5 [8]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [8]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [8]),
        .O(\db_OBUF[8]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[8]_inst_i_2 
       (.I0(\db_OBUF[8]_inst_i_3_n_0 ),
        .I1(\db_OBUF[8]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[8]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[8]_inst_i_6_n_0 ),
        .O(qb[4]));
  MUXF7 \db_OBUF[8]_inst_i_3 
       (.I0(\db_OBUF[8]_inst_i_7_n_0 ),
        .I1(\db_OBUF[8]_inst_i_8_n_0 ),
        .O(\db_OBUF[8]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[8]_inst_i_4 
       (.I0(\db_OBUF[8]_inst_i_9_n_0 ),
        .I1(\db_OBUF[8]_inst_i_10_n_0 ),
        .O(\db_OBUF[8]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[8]_inst_i_5 
       (.I0(\db_OBUF[8]_inst_i_11_n_0 ),
        .I1(\db_OBUF[8]_inst_i_12_n_0 ),
        .O(\db_OBUF[8]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[8]_inst_i_6 
       (.I0(\db_OBUF[8]_inst_i_13_n_0 ),
        .I1(\db_OBUF[8]_inst_i_14_n_0 ),
        .O(\db_OBUF[8]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[8]_inst_i_7 
       (.I0(\register_reg[27]_26 [8]),
        .I1(\register_reg[26]_25 [8]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [8]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [8]),
        .O(\db_OBUF[8]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[8]_inst_i_8 
       (.I0(\register_reg[31]_30 [8]),
        .I1(\register_reg[30]_29 [8]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [8]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [8]),
        .O(\db_OBUF[8]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[8]_inst_i_9 
       (.I0(\register_reg[19]_18 [8]),
        .I1(\register_reg[18]_17 [8]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [8]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [8]),
        .O(\db_OBUF[8]_inst_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[9]_inst_i_10 
       (.I0(\register_reg[23]_22 [9]),
        .I1(\register_reg[22]_21 [9]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[21]_20 [9]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[20]_19 [9]),
        .O(\db_OBUF[9]_inst_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[9]_inst_i_11 
       (.I0(\register_reg[11]_10 [9]),
        .I1(\register_reg[10]_9 [9]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[9]_8 [9]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[8]_7 [9]),
        .O(\db_OBUF[9]_inst_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[9]_inst_i_12 
       (.I0(\register_reg[15]_14 [9]),
        .I1(\register_reg[14]_13 [9]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[13]_12 [9]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[12]_11 [9]),
        .O(\db_OBUF[9]_inst_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \db_OBUF[9]_inst_i_13 
       (.I0(\register_reg[3]_2 [9]),
        .I1(\register_reg[2]_1 [9]),
        .I2(\q_reg[17]_rep ),
        .I3(\q_reg[25] [0]),
        .I4(\register_reg[1]_0 [9]),
        .O(\db_OBUF[9]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[9]_inst_i_14 
       (.I0(\register_reg[7]_6 [9]),
        .I1(\register_reg[6]_5 [9]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[5]_4 [9]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[4]_3 [9]),
        .O(\db_OBUF[9]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[9]_inst_i_2 
       (.I0(\db_OBUF[9]_inst_i_3_n_0 ),
        .I1(\db_OBUF[9]_inst_i_4_n_0 ),
        .I2(\q_reg[25] [4]),
        .I3(\db_OBUF[9]_inst_i_5_n_0 ),
        .I4(\q_reg[25] [3]),
        .I5(\db_OBUF[9]_inst_i_6_n_0 ),
        .O(qb[5]));
  MUXF7 \db_OBUF[9]_inst_i_3 
       (.I0(\db_OBUF[9]_inst_i_7_n_0 ),
        .I1(\db_OBUF[9]_inst_i_8_n_0 ),
        .O(\db_OBUF[9]_inst_i_3_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[9]_inst_i_4 
       (.I0(\db_OBUF[9]_inst_i_9_n_0 ),
        .I1(\db_OBUF[9]_inst_i_10_n_0 ),
        .O(\db_OBUF[9]_inst_i_4_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[9]_inst_i_5 
       (.I0(\db_OBUF[9]_inst_i_11_n_0 ),
        .I1(\db_OBUF[9]_inst_i_12_n_0 ),
        .O(\db_OBUF[9]_inst_i_5_n_0 ),
        .S(\q_reg[25] [2]));
  MUXF7 \db_OBUF[9]_inst_i_6 
       (.I0(\db_OBUF[9]_inst_i_13_n_0 ),
        .I1(\db_OBUF[9]_inst_i_14_n_0 ),
        .O(\db_OBUF[9]_inst_i_6_n_0 ),
        .S(\q_reg[25] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[9]_inst_i_7 
       (.I0(\register_reg[27]_26 [9]),
        .I1(\register_reg[26]_25 [9]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[25]_24 [9]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[24]_23 [9]),
        .O(\db_OBUF[9]_inst_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[9]_inst_i_8 
       (.I0(\register_reg[31]_30 [9]),
        .I1(\register_reg[30]_29 [9]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[29]_28 [9]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[28]_27 [9]),
        .O(\db_OBUF[9]_inst_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \db_OBUF[9]_inst_i_9 
       (.I0(\register_reg[19]_18 [9]),
        .I1(\register_reg[18]_17 [9]),
        .I2(\q_reg[17]_rep ),
        .I3(\register_reg[17]_16 [9]),
        .I4(\q_reg[25] [0]),
        .I5(\register_reg[16]_15 [9]),
        .O(\db_OBUF[9]_inst_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q[31]_i_56 
       (.I0(Q[10]),
        .I1(em2reg_reg),
        .I2(\q_reg[31]_i_75_n_0 ),
        .I3(\q_reg[25] [9]),
        .I4(\q_reg[31]_i_76_n_0 ),
        .O(\q_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q[31]_i_58 
       (.I0(Q[10]),
        .I1(em2reg_reg_0),
        .I2(\q_reg[31]_i_79_n_0 ),
        .I3(\q_reg[25] [4]),
        .I4(\q_reg[31]_i_80_n_0 ),
        .O(\q_reg[1]_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q[31]_i_64 
       (.I0(Q[0]),
        .I1(em2reg_reg),
        .I2(\q_reg[31]_i_86_n_0 ),
        .I3(\q_reg[25] [9]),
        .I4(\q_reg[31]_i_87_n_0 ),
        .O(\q_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q[31]_i_66 
       (.I0(Q[0]),
        .I1(em2reg_reg_0),
        .I2(\q_reg[31]_i_89_n_0 ),
        .I3(\q_reg[25] [4]),
        .I4(\q_reg[31]_i_90_n_0 ),
        .O(\q_reg[1]_4 ));
  MUXF8 \q_reg[31]_i_71 
       (.I0(\db_OBUF[29]_inst_i_6_n_0 ),
        .I1(\db_OBUF[29]_inst_i_5_n_0 ),
        .O(\q_reg[1]_10 ),
        .S(\q_reg[25] [3]));
  MUXF8 \q_reg[31]_i_72 
       (.I0(\db_OBUF[29]_inst_i_4_n_0 ),
        .I1(\db_OBUF[29]_inst_i_3_n_0 ),
        .O(\q_reg[1]_11 ),
        .S(\q_reg[25] [3]));
  MUXF8 \q_reg[31]_i_73 
       (.I0(\da_OBUF[29]_inst_i_6_n_0 ),
        .I1(\da_OBUF[29]_inst_i_5_n_0 ),
        .O(\q_reg[1]_6 ),
        .S(\q_reg[25] [8]));
  MUXF8 \q_reg[31]_i_74 
       (.I0(\da_OBUF[29]_inst_i_4_n_0 ),
        .I1(\da_OBUF[29]_inst_i_3_n_0 ),
        .O(\q_reg[1]_7 ),
        .S(\q_reg[25] [8]));
  MUXF8 \q_reg[31]_i_75 
       (.I0(\da_OBUF[30]_inst_i_4_n_0 ),
        .I1(\da_OBUF[30]_inst_i_3_n_0 ),
        .O(\q_reg[31]_i_75_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \q_reg[31]_i_76 
       (.I0(\da_OBUF[30]_inst_i_6_n_0 ),
        .I1(\da_OBUF[30]_inst_i_5_n_0 ),
        .O(\q_reg[31]_i_76_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \q_reg[31]_i_79 
       (.I0(\db_OBUF[30]_inst_i_4_n_0 ),
        .I1(\db_OBUF[30]_inst_i_3_n_0 ),
        .O(\q_reg[31]_i_79_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF8 \q_reg[31]_i_80 
       (.I0(\db_OBUF[30]_inst_i_6_n_0 ),
        .I1(\db_OBUF[30]_inst_i_5_n_0 ),
        .O(\q_reg[31]_i_80_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF8 \q_reg[31]_i_84 
       (.I0(\db_OBUF[27]_inst_i_6_n_0 ),
        .I1(\db_OBUF[27]_inst_i_5_n_0 ),
        .O(\q_reg[1]_8 ),
        .S(\q_reg[25] [3]));
  MUXF8 \q_reg[31]_i_85 
       (.I0(\db_OBUF[27]_inst_i_4_n_0 ),
        .I1(\db_OBUF[27]_inst_i_3_n_0 ),
        .O(\q_reg[1]_9 ),
        .S(\q_reg[25] [3]));
  MUXF8 \q_reg[31]_i_86 
       (.I0(\da_OBUF[1]_inst_i_4_n_0 ),
        .I1(\da_OBUF[1]_inst_i_3_n_0 ),
        .O(\q_reg[31]_i_86_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \q_reg[31]_i_87 
       (.I0(\da_OBUF[1]_inst_i_6_n_0 ),
        .I1(\da_OBUF[1]_inst_i_5_n_0 ),
        .O(\q_reg[31]_i_87_n_0 ),
        .S(\q_reg[25] [8]));
  MUXF8 \q_reg[31]_i_89 
       (.I0(\db_OBUF[1]_inst_i_4_n_0 ),
        .I1(\db_OBUF[1]_inst_i_3_n_0 ),
        .O(\q_reg[31]_i_89_n_0 ),
        .S(\q_reg[25] [3]));
  MUXF8 \q_reg[31]_i_90 
       (.I0(\db_OBUF[1]_inst_i_6_n_0 ),
        .I1(\db_OBUF[1]_inst_i_5_n_0 ),
        .O(\q_reg[31]_i_90_n_0 ),
        .S(\q_reg[25] [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][0] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[10]_9 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][10] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[10]_9 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][11] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[10]_9 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][12] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[10]_9 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][13] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[10]_9 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][14] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[10]_9 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][15] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[10]_9 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][16] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[10]_9 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][17] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[10]_9 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][18] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[10]_9 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][19] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[10]_9 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][1] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[10]_9 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][20] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[10]_9 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][21] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[10]_9 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][22] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[10]_9 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][23] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[10]_9 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][24] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[10]_9 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][25] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[10]_9 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][26] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[10]_9 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][27] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[10]_9 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][28] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[10]_9 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][29] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[10]_9 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][2] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[10]_9 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][30] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[10]_9 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][31] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[10]_9 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][3] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[10]_9 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][4] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[10]_9 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][5] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[10]_9 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][6] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[10]_9 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][7] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[10]_9 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][8] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[10]_9 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[10][9] 
       (.C(CLK),
        .CE(wwreg_reg_7),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[10]_9 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][0] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[11]_10 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][10] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[11]_10 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][11] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[11]_10 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][12] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[11]_10 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][13] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[11]_10 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][14] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[11]_10 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][15] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[11]_10 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][16] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[11]_10 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][17] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[11]_10 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][18] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[11]_10 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][19] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[11]_10 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][1] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[11]_10 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][20] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[11]_10 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][21] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[11]_10 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][22] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[11]_10 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][23] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[11]_10 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][24] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[11]_10 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][25] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[11]_10 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][26] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[11]_10 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][27] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[11]_10 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][28] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[11]_10 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][29] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[11]_10 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][2] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[11]_10 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][30] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[11]_10 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][31] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[11]_10 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][3] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[11]_10 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][4] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[11]_10 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][5] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[11]_10 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][6] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[11]_10 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][7] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[11]_10 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][8] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[11]_10 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[11][9] 
       (.C(CLK),
        .CE(wwreg_reg_8),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[11]_10 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][0] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[12]_11 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][10] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[12]_11 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][11] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[12]_11 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][12] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[12]_11 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][13] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[12]_11 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][14] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[12]_11 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][15] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[12]_11 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][16] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[12]_11 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][17] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[12]_11 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][18] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[12]_11 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][19] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[12]_11 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][1] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[12]_11 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][20] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[12]_11 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][21] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[12]_11 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][22] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[12]_11 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][23] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[12]_11 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][24] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[12]_11 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][25] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[12]_11 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][26] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[12]_11 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][27] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[12]_11 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][28] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[12]_11 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][29] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[12]_11 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][2] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[12]_11 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][30] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[12]_11 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][31] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[12]_11 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][3] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[12]_11 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][4] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[12]_11 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][5] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[12]_11 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][6] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[12]_11 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][7] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[12]_11 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][8] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[12]_11 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[12][9] 
       (.C(CLK),
        .CE(wwreg_reg_9),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[12]_11 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][0] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[13]_12 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][10] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[13]_12 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][11] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[13]_12 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][12] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[13]_12 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][13] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[13]_12 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][14] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[13]_12 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][15] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[13]_12 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][16] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[13]_12 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][17] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[13]_12 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][18] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[13]_12 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][19] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[13]_12 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][1] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[13]_12 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][20] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[13]_12 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][21] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[13]_12 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][22] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[13]_12 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][23] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[13]_12 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][24] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[13]_12 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][25] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[13]_12 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][26] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[13]_12 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][27] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[13]_12 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][28] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[13]_12 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][29] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[13]_12 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][2] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[13]_12 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][30] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[13]_12 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][31] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[13]_12 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][3] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[13]_12 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][4] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[13]_12 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][5] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[13]_12 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][6] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[13]_12 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][7] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[13]_12 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][8] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[13]_12 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[13][9] 
       (.C(CLK),
        .CE(wwreg_reg_10),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[13]_12 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][0] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[14]_13 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][10] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[14]_13 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][11] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[14]_13 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][12] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[14]_13 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][13] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[14]_13 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][14] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[14]_13 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][15] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[14]_13 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][16] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[14]_13 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][17] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[14]_13 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][18] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[14]_13 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][19] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[14]_13 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][1] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[14]_13 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][20] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[14]_13 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][21] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[14]_13 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][22] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[14]_13 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][23] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[14]_13 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][24] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[14]_13 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][25] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[14]_13 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][26] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[14]_13 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][27] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[14]_13 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][28] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[14]_13 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][29] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[14]_13 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][2] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[14]_13 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][30] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[14]_13 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][31] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[14]_13 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][3] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[14]_13 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][4] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[14]_13 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][5] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[14]_13 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][6] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[14]_13 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][7] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[14]_13 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][8] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[14]_13 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[14][9] 
       (.C(CLK),
        .CE(wwreg_reg_11),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[14]_13 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][0] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[15]_14 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][10] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[15]_14 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][11] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[15]_14 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][12] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[15]_14 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][13] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[15]_14 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][14] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[15]_14 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][15] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[15]_14 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][16] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[15]_14 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][17] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[15]_14 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][18] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[15]_14 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][19] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[15]_14 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][1] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[15]_14 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][20] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[15]_14 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][21] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[15]_14 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][22] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[15]_14 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][23] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[15]_14 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][24] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[15]_14 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][25] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[15]_14 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][26] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[15]_14 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][27] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[15]_14 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][28] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[15]_14 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][29] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[15]_14 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][2] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[15]_14 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][30] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[15]_14 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][31] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[15]_14 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][3] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[15]_14 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][4] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[15]_14 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][5] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[15]_14 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][6] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[15]_14 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][7] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[15]_14 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][8] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[15]_14 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[15][9] 
       (.C(CLK),
        .CE(wwreg_reg_12),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[15]_14 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][0] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[16]_15 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][10] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[16]_15 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][11] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[16]_15 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][12] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[16]_15 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][13] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[16]_15 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][14] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[16]_15 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][15] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[16]_15 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][16] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[16]_15 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][17] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[16]_15 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][18] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[16]_15 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][19] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[16]_15 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][1] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[16]_15 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][20] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[16]_15 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][21] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[16]_15 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][22] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[16]_15 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][23] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[16]_15 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][24] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[16]_15 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][25] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[16]_15 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][26] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[16]_15 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][27] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[16]_15 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][28] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[16]_15 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][29] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[16]_15 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][2] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[16]_15 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][30] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[16]_15 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][31] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[16]_15 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][3] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[16]_15 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][4] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[16]_15 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][5] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[16]_15 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][6] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[16]_15 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][7] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[16]_15 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][8] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[16]_15 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[16][9] 
       (.C(CLK),
        .CE(wwreg_reg_13),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[16]_15 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][0] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[17]_16 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][10] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[17]_16 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][11] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[17]_16 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][12] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[17]_16 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][13] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[17]_16 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][14] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[17]_16 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][15] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[17]_16 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][16] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[17]_16 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][17] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[17]_16 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][18] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[17]_16 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][19] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[17]_16 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][1] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[17]_16 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][20] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[17]_16 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][21] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[17]_16 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][22] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[17]_16 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][23] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[17]_16 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][24] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[17]_16 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][25] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[17]_16 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][26] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[17]_16 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][27] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[17]_16 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][28] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[17]_16 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][29] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[17]_16 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][2] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[17]_16 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][30] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[17]_16 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][31] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[17]_16 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][3] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[17]_16 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][4] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[17]_16 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][5] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[17]_16 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][6] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[17]_16 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][7] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[17]_16 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][8] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[17]_16 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[17][9] 
       (.C(CLK),
        .CE(wwreg_reg_14),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[17]_16 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][0] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[18]_17 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][10] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[18]_17 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][11] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[18]_17 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][12] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[18]_17 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][13] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[18]_17 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][14] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[18]_17 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][15] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[18]_17 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][16] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[18]_17 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][17] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[18]_17 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][18] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[18]_17 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][19] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[18]_17 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][1] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[18]_17 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][20] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[18]_17 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][21] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[18]_17 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][22] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[18]_17 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][23] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[18]_17 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][24] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[18]_17 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][25] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[18]_17 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][26] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[18]_17 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][27] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[18]_17 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][28] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[18]_17 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][29] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[18]_17 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][2] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[18]_17 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][30] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[18]_17 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][31] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[18]_17 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][3] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[18]_17 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][4] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[18]_17 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][5] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[18]_17 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][6] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[18]_17 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][7] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[18]_17 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][8] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[18]_17 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[18][9] 
       (.C(CLK),
        .CE(wwreg_reg_15),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[18]_17 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][0] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[19]_18 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][10] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[19]_18 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][11] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[19]_18 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][12] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[19]_18 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][13] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[19]_18 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][14] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[19]_18 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][15] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[19]_18 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][16] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[19]_18 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][17] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[19]_18 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][18] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[19]_18 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][19] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[19]_18 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][1] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[19]_18 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][20] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[19]_18 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][21] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[19]_18 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][22] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[19]_18 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][23] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[19]_18 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][24] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[19]_18 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][25] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[19]_18 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][26] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[19]_18 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][27] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[19]_18 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][28] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[19]_18 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][29] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[19]_18 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][2] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[19]_18 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][30] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[19]_18 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][31] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[19]_18 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][3] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[19]_18 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][4] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[19]_18 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][5] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[19]_18 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][6] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[19]_18 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][7] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[19]_18 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][8] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[19]_18 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[19][9] 
       (.C(CLK),
        .CE(wwreg_reg_16),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[19]_18 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][0] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[1]_0 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][10] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[1]_0 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][11] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[1]_0 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][12] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[1]_0 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][13] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[1]_0 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][14] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[1]_0 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][15] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[1]_0 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][16] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[1]_0 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][17] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[1]_0 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][18] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[1]_0 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][19] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[1]_0 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][1] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[1]_0 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][20] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[1]_0 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][21] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[1]_0 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][22] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[1]_0 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][23] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[1]_0 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][24] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[1]_0 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][25] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[1]_0 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][26] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[1]_0 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][27] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[1]_0 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][28] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[1]_0 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][29] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[1]_0 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][2] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[1]_0 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][30] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[1]_0 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][31] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[1]_0 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][3] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[1]_0 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][4] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[1]_0 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][5] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[1]_0 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][6] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[1]_0 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][7] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[1]_0 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][8] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[1]_0 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[1][9] 
       (.C(CLK),
        .CE(E),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[1]_0 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][0] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[20]_19 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][10] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[20]_19 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][11] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[20]_19 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][12] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[20]_19 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][13] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[20]_19 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][14] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[20]_19 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][15] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[20]_19 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][16] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[20]_19 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][17] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[20]_19 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][18] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[20]_19 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][19] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[20]_19 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][1] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[20]_19 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][20] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[20]_19 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][21] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[20]_19 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][22] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[20]_19 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][23] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[20]_19 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][24] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[20]_19 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][25] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[20]_19 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][26] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[20]_19 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][27] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[20]_19 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][28] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[20]_19 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][29] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[20]_19 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][2] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[20]_19 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][30] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[20]_19 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][31] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[20]_19 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][3] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[20]_19 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][4] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[20]_19 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][5] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[20]_19 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][6] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[20]_19 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][7] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[20]_19 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][8] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[20]_19 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[20][9] 
       (.C(CLK),
        .CE(wwreg_reg_17),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[20]_19 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][0] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[21]_20 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][10] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[21]_20 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][11] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[21]_20 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][12] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[21]_20 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][13] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[21]_20 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][14] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[21]_20 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][15] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[21]_20 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][16] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[21]_20 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][17] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[21]_20 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][18] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[21]_20 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][19] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[21]_20 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][1] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[21]_20 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][20] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[21]_20 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][21] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[21]_20 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][22] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[21]_20 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][23] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[21]_20 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][24] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[21]_20 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][25] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[21]_20 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][26] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[21]_20 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][27] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[21]_20 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][28] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[21]_20 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][29] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[21]_20 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][2] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[21]_20 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][30] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[21]_20 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][31] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[21]_20 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][3] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[21]_20 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][4] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[21]_20 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][5] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[21]_20 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][6] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[21]_20 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][7] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[21]_20 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][8] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[21]_20 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[21][9] 
       (.C(CLK),
        .CE(wwreg_reg_18),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[21]_20 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][0] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[22]_21 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][10] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[22]_21 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][11] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[22]_21 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][12] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[22]_21 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][13] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[22]_21 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][14] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[22]_21 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][15] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[22]_21 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][16] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[22]_21 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][17] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[22]_21 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][18] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[22]_21 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][19] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[22]_21 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][1] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[22]_21 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][20] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[22]_21 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][21] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[22]_21 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][22] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[22]_21 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][23] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[22]_21 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][24] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[22]_21 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][25] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[22]_21 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][26] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[22]_21 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][27] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[22]_21 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][28] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[22]_21 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][29] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[22]_21 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][2] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[22]_21 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][30] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[22]_21 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][31] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[22]_21 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][3] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[22]_21 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][4] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[22]_21 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][5] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[22]_21 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][6] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[22]_21 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][7] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[22]_21 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][8] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[22]_21 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[22][9] 
       (.C(CLK),
        .CE(wwreg_reg_19),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[22]_21 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][0] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[23]_22 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][10] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[23]_22 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][11] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[23]_22 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][12] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[23]_22 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][13] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[23]_22 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][14] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[23]_22 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][15] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[23]_22 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][16] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[23]_22 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][17] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[23]_22 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][18] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[23]_22 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][19] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[23]_22 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][1] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[23]_22 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][20] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[23]_22 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][21] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[23]_22 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][22] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[23]_22 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][23] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[23]_22 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][24] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[23]_22 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][25] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[23]_22 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][26] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[23]_22 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][27] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[23]_22 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][28] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[23]_22 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][29] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[23]_22 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][2] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[23]_22 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][30] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[23]_22 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][31] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[23]_22 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][3] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[23]_22 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][4] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[23]_22 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][5] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[23]_22 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][6] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[23]_22 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][7] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[23]_22 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][8] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[23]_22 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[23][9] 
       (.C(CLK),
        .CE(wwreg_reg_20),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[23]_22 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][0] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[24]_23 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][10] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[24]_23 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][11] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[24]_23 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][12] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[24]_23 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][13] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[24]_23 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][14] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[24]_23 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][15] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[24]_23 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][16] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[24]_23 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][17] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[24]_23 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][18] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[24]_23 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][19] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[24]_23 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][1] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[24]_23 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][20] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[24]_23 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][21] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[24]_23 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][22] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[24]_23 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][23] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[24]_23 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][24] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[24]_23 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][25] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[24]_23 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][26] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[24]_23 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][27] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[24]_23 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][28] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[24]_23 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][29] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[24]_23 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][2] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[24]_23 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][30] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[24]_23 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][31] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[24]_23 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][3] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[24]_23 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][4] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[24]_23 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][5] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[24]_23 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][6] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[24]_23 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][7] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[24]_23 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][8] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[24]_23 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[24][9] 
       (.C(CLK),
        .CE(wwreg_reg_21),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[24]_23 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][0] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[25]_24 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][10] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[25]_24 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][11] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[25]_24 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][12] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[25]_24 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][13] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[25]_24 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][14] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[25]_24 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][15] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[25]_24 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][16] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[25]_24 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][17] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[25]_24 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][18] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[25]_24 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][19] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[25]_24 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][1] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[25]_24 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][20] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[25]_24 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][21] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[25]_24 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][22] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[25]_24 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][23] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[25]_24 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][24] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[25]_24 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][25] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[25]_24 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][26] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[25]_24 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][27] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[25]_24 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][28] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[25]_24 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][29] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[25]_24 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][2] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[25]_24 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][30] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[25]_24 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][31] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[25]_24 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][3] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[25]_24 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][4] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[25]_24 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][5] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[25]_24 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][6] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[25]_24 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][7] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[25]_24 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][8] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[25]_24 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[25][9] 
       (.C(CLK),
        .CE(wwreg_reg_22),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[25]_24 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][0] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[26]_25 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][10] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[26]_25 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][11] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[26]_25 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][12] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[26]_25 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][13] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[26]_25 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][14] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[26]_25 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][15] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[26]_25 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][16] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[26]_25 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][17] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[26]_25 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][18] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[26]_25 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][19] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[26]_25 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][1] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[26]_25 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][20] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[26]_25 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][21] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[26]_25 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][22] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[26]_25 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][23] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[26]_25 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][24] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[26]_25 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][25] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[26]_25 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][26] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[26]_25 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][27] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[26]_25 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][28] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[26]_25 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][29] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[26]_25 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][2] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[26]_25 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][30] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[26]_25 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][31] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[26]_25 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][3] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[26]_25 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][4] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[26]_25 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][5] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[26]_25 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][6] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[26]_25 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][7] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[26]_25 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][8] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[26]_25 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[26][9] 
       (.C(CLK),
        .CE(wwreg_reg_23),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[26]_25 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][0] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[27]_26 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][10] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[27]_26 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][11] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[27]_26 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][12] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[27]_26 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][13] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[27]_26 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][14] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[27]_26 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][15] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[27]_26 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][16] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[27]_26 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][17] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[27]_26 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][18] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[27]_26 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][19] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[27]_26 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][1] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[27]_26 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][20] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[27]_26 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][21] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[27]_26 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][22] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[27]_26 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][23] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[27]_26 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][24] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[27]_26 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][25] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[27]_26 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][26] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[27]_26 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][27] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[27]_26 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][28] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[27]_26 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][29] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[27]_26 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][2] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[27]_26 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][30] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[27]_26 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][31] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[27]_26 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][3] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[27]_26 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][4] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[27]_26 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][5] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[27]_26 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][6] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[27]_26 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][7] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[27]_26 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][8] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[27]_26 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[27][9] 
       (.C(CLK),
        .CE(wwreg_reg_24),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[27]_26 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][0] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[28]_27 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][10] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[28]_27 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][11] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[28]_27 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][12] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[28]_27 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][13] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[28]_27 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][14] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[28]_27 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][15] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[28]_27 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][16] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[28]_27 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][17] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[28]_27 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][18] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[28]_27 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][19] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[28]_27 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][1] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[28]_27 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][20] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[28]_27 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][21] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[28]_27 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][22] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[28]_27 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][23] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[28]_27 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][24] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[28]_27 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][25] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[28]_27 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][26] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[28]_27 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][27] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[28]_27 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][28] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[28]_27 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][29] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[28]_27 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][2] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[28]_27 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][30] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[28]_27 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][31] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[28]_27 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][3] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[28]_27 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][4] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[28]_27 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][5] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[28]_27 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][6] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[28]_27 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][7] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[28]_27 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][8] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[28]_27 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[28][9] 
       (.C(CLK),
        .CE(wwreg_reg_25),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[28]_27 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][0] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[29]_28 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][10] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[29]_28 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][11] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[29]_28 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][12] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[29]_28 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][13] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[29]_28 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][14] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[29]_28 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][15] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[29]_28 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][16] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[29]_28 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][17] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[29]_28 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][18] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[29]_28 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][19] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[29]_28 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][1] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[29]_28 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][20] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[29]_28 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][21] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[29]_28 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][22] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[29]_28 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][23] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[29]_28 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][24] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[29]_28 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][25] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[29]_28 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][26] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[29]_28 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][27] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[29]_28 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][28] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[29]_28 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][29] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[29]_28 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][2] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[29]_28 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][30] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[29]_28 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][31] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[29]_28 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][3] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[29]_28 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][4] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[29]_28 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][5] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[29]_28 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][6] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[29]_28 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][7] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[29]_28 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][8] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[29]_28 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[29][9] 
       (.C(CLK),
        .CE(wwreg_reg_26),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[29]_28 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][0] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[2]_1 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][10] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[2]_1 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][11] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[2]_1 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][12] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[2]_1 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][13] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[2]_1 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][14] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[2]_1 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][15] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[2]_1 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][16] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[2]_1 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][17] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[2]_1 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][18] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[2]_1 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][19] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[2]_1 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][1] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[2]_1 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][20] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[2]_1 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][21] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[2]_1 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][22] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[2]_1 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][23] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[2]_1 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][24] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[2]_1 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][25] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[2]_1 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][26] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[2]_1 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][27] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[2]_1 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][28] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[2]_1 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][29] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[2]_1 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][2] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[2]_1 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][30] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[2]_1 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][31] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[2]_1 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][3] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[2]_1 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][4] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[2]_1 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][5] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[2]_1 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][6] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[2]_1 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][7] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[2]_1 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][8] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[2]_1 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[2][9] 
       (.C(CLK),
        .CE(wwreg_reg),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[2]_1 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][0] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[30]_29 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][10] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[30]_29 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][11] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[30]_29 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][12] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[30]_29 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][13] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[30]_29 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][14] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[30]_29 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][15] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[30]_29 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][16] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[30]_29 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][17] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[30]_29 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][18] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[30]_29 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][19] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[30]_29 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][1] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[30]_29 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][20] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[30]_29 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][21] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[30]_29 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][22] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[30]_29 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][23] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[30]_29 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][24] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[30]_29 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][25] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[30]_29 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][26] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[30]_29 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][27] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[30]_29 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][28] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[30]_29 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][29] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[30]_29 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][2] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[30]_29 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][30] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[30]_29 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][31] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[30]_29 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][3] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[30]_29 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][4] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[30]_29 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][5] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[30]_29 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][6] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[30]_29 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][7] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[30]_29 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][8] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[30]_29 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[30][9] 
       (.C(CLK),
        .CE(wwreg_reg_27),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[30]_29 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][0] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[31]_30 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][10] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[31]_30 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][11] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[31]_30 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][12] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[31]_30 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][13] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[31]_30 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][14] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[31]_30 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][15] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[31]_30 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][16] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[31]_30 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][17] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[31]_30 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][18] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[31]_30 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][19] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[31]_30 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][1] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[31]_30 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][20] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[31]_30 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][21] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[31]_30 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][22] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[31]_30 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][23] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[31]_30 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][24] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[31]_30 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][25] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[31]_30 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][26] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[31]_30 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][27] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[31]_30 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][28] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[31]_30 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][29] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[31]_30 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][2] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[31]_30 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][30] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[31]_30 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][31] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[31]_30 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][3] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[31]_30 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][4] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[31]_30 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][5] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[31]_30 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][6] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[31]_30 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][7] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[31]_30 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][8] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[31]_30 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[31][9] 
       (.C(CLK),
        .CE(wwreg_reg_28),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[31]_30 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][0] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[3]_2 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][10] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[3]_2 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][11] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[3]_2 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][12] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[3]_2 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][13] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[3]_2 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][14] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[3]_2 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][15] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[3]_2 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][16] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[3]_2 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][17] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[3]_2 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][18] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[3]_2 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][19] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[3]_2 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][1] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[3]_2 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][20] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[3]_2 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][21] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[3]_2 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][22] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[3]_2 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][23] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[3]_2 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][24] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[3]_2 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][25] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[3]_2 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][26] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[3]_2 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][27] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[3]_2 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][28] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[3]_2 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][29] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[3]_2 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][2] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[3]_2 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][30] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[3]_2 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][31] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[3]_2 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][3] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[3]_2 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][4] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[3]_2 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][5] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[3]_2 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][6] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[3]_2 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][7] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[3]_2 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][8] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[3]_2 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[3][9] 
       (.C(CLK),
        .CE(wwreg_reg_0),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[3]_2 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][0] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[4]_3 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][10] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[4]_3 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][11] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[4]_3 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][12] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[4]_3 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][13] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[4]_3 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][14] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[4]_3 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][15] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[4]_3 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][16] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[4]_3 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][17] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[4]_3 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][18] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[4]_3 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][19] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[4]_3 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][1] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[4]_3 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][20] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[4]_3 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][21] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[4]_3 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][22] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[4]_3 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][23] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[4]_3 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][24] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[4]_3 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][25] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[4]_3 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][26] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[4]_3 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][27] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[4]_3 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][28] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[4]_3 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][29] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[4]_3 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][2] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[4]_3 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][30] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[4]_3 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][31] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[4]_3 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][3] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[4]_3 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][4] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[4]_3 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][5] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[4]_3 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][6] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[4]_3 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][7] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[4]_3 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][8] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[4]_3 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[4][9] 
       (.C(CLK),
        .CE(wwreg_reg_1),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[4]_3 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][0] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[5]_4 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][10] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[5]_4 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][11] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[5]_4 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][12] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[5]_4 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][13] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[5]_4 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][14] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[5]_4 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][15] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[5]_4 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][16] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[5]_4 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][17] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[5]_4 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][18] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[5]_4 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][19] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[5]_4 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][1] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[5]_4 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][20] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[5]_4 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][21] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[5]_4 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][22] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[5]_4 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][23] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[5]_4 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][24] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[5]_4 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][25] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[5]_4 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][26] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[5]_4 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][27] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[5]_4 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][28] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[5]_4 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][29] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[5]_4 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][2] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[5]_4 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][30] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[5]_4 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][31] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[5]_4 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][3] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[5]_4 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][4] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[5]_4 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][5] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[5]_4 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][6] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[5]_4 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][7] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[5]_4 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][8] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[5]_4 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[5][9] 
       (.C(CLK),
        .CE(wwreg_reg_2),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[5]_4 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][0] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[6]_5 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][10] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[6]_5 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][11] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[6]_5 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][12] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[6]_5 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][13] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[6]_5 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][14] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[6]_5 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][15] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[6]_5 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][16] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[6]_5 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][17] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[6]_5 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][18] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[6]_5 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][19] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[6]_5 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][1] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[6]_5 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][20] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[6]_5 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][21] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[6]_5 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][22] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[6]_5 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][23] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[6]_5 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][24] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[6]_5 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][25] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[6]_5 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][26] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[6]_5 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][27] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[6]_5 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][28] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[6]_5 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][29] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[6]_5 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][2] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[6]_5 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][30] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[6]_5 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][31] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[6]_5 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][3] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[6]_5 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][4] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[6]_5 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][5] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[6]_5 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][6] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[6]_5 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][7] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[6]_5 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][8] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[6]_5 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[6][9] 
       (.C(CLK),
        .CE(wwreg_reg_3),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[6]_5 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][0] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[7]_6 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][10] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[7]_6 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][11] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[7]_6 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][12] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[7]_6 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][13] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[7]_6 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][14] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[7]_6 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][15] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[7]_6 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][16] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[7]_6 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][17] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[7]_6 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][18] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[7]_6 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][19] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[7]_6 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][1] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[7]_6 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][20] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[7]_6 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][21] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[7]_6 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][22] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[7]_6 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][23] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[7]_6 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][24] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[7]_6 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][25] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[7]_6 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][26] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[7]_6 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][27] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[7]_6 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][28] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[7]_6 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][29] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[7]_6 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][2] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[7]_6 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][30] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[7]_6 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][31] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[7]_6 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][3] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[7]_6 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][4] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[7]_6 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][5] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[7]_6 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][6] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[7]_6 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][7] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[7]_6 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][8] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[7]_6 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[7][9] 
       (.C(CLK),
        .CE(wwreg_reg_4),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[7]_6 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][0] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[8]_7 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][10] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[8]_7 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][11] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[8]_7 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][12] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[8]_7 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][13] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[8]_7 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][14] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[8]_7 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][15] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[8]_7 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][16] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[8]_7 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][17] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[8]_7 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][18] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[8]_7 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][19] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[8]_7 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][1] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[8]_7 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][20] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[8]_7 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][21] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[8]_7 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][22] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[8]_7 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][23] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[8]_7 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][24] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[8]_7 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][25] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[8]_7 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][26] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[8]_7 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][27] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[8]_7 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][28] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[8]_7 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][29] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[8]_7 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][2] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[8]_7 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][30] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[8]_7 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][31] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[8]_7 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][3] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[8]_7 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][4] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[8]_7 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][5] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[8]_7 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][6] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[8]_7 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][7] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[8]_7 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][8] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[8]_7 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[8][9] 
       (.C(CLK),
        .CE(wwreg_reg_5),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[8]_7 [9]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][0] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[0]),
        .Q(\register_reg[9]_8 [0]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][10] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[10]),
        .Q(\register_reg[9]_8 [10]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][11] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[11]),
        .Q(\register_reg[9]_8 [11]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][12] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[12]),
        .Q(\register_reg[9]_8 [12]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][13] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[13]),
        .Q(\register_reg[9]_8 [13]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][14] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[14]),
        .Q(\register_reg[9]_8 [14]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][15] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[15]),
        .Q(\register_reg[9]_8 [15]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][16] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[16]),
        .Q(\register_reg[9]_8 [16]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][17] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[17]),
        .Q(\register_reg[9]_8 [17]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][18] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[18]),
        .Q(\register_reg[9]_8 [18]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][19] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[19]),
        .Q(\register_reg[9]_8 [19]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][1] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[1]),
        .Q(\register_reg[9]_8 [1]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][20] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[20]),
        .Q(\register_reg[9]_8 [20]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][21] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[21]),
        .Q(\register_reg[9]_8 [21]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][22] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[22]),
        .Q(\register_reg[9]_8 [22]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][23] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[23]),
        .Q(\register_reg[9]_8 [23]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][24] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[24]),
        .Q(\register_reg[9]_8 [24]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][25] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[25]),
        .Q(\register_reg[9]_8 [25]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][26] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[26]),
        .Q(\register_reg[9]_8 [26]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][27] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[27]),
        .Q(\register_reg[9]_8 [27]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][28] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[28]),
        .Q(\register_reg[9]_8 [28]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][29] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[29]),
        .Q(\register_reg[9]_8 [29]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][2] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[2]),
        .Q(\register_reg[9]_8 [2]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][30] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[30]),
        .Q(\register_reg[9]_8 [30]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][31] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[31]),
        .Q(\register_reg[9]_8 [31]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][3] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[3]),
        .Q(\register_reg[9]_8 [3]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][4] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[4]),
        .Q(\register_reg[9]_8 [4]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][5] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[5]),
        .Q(\register_reg[9]_8 [5]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][6] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[6]),
        .Q(\register_reg[9]_8 [6]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][7] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[7]),
        .Q(\register_reg[9]_8 [7]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][8] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[8]),
        .Q(\register_reg[9]_8 [8]));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \register_reg[9][9] 
       (.C(CLK),
        .CE(wwreg_reg_6),
        .CLR(reset_IBUF_BUFG),
        .D(D[9]),
        .Q(\register_reg[9]_8 [9]));
endmodule

module bindec
   (ena_array,
    ena,
    addra);
  output [2:0]ena_array;
  input ena;
  input [1:0]addra;

  wire [1:0]addra;
  wire ena;
  wire [2:0]ena_array;

  LUT3 #(
    .INIT(8'h02)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ena),
        .I1(addra[0]),
        .I2(addra[1]),
        .O(ena_array[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[1]),
        .I1(addra[0]),
        .I2(ena),
        .O(ena_array[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(addra[0]),
        .I1(ena),
        .I2(addra[1]),
        .O(ena_array[2]));
endmodule

module blk_mem_gen_generic_cstr
   (douta,
    addra,
    ena,
    clka);
  output [31:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [31:0]douta;
  wire ena;
  wire [2:0]ena_array;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_9 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;

  bindec \bindec_a.bindec_inst_a 
       (.addra(addra[13:12]),
        .ena(ena),
        .ena_array(ena_array));
  blk_mem_gen_mux \has_mux_a.A 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17 (\ramloop[14].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19 (\ramloop[13].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 (\ramloop[3].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 (\ramloop[10].ram.r_n_8 ),
        .DOADO({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .DOPADOP(\ramloop[6].ram.r_n_8 ),
        .addra(addra[13:12]),
        .clka(clka),
        .douta(douta[31:5]),
        .ena(ena));
  blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[0]),
        .ena(ena));
  blk_mem_gen_prim_width__parameterized9 \ramloop[10].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .\q_reg[15] (\ramloop[6].ram.r_n_9 ),
        .\q_reg[21]_rep__0 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\q_reg[22]_rep__0 (\ramloop[10].ram.r_n_8 ));
  blk_mem_gen_prim_width__parameterized10 \ramloop[11].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[0]),
        .\q_reg[30] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\q_reg[31] (\ramloop[11].ram.r_n_8 ));
  blk_mem_gen_prim_width__parameterized11 \ramloop[12].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[1]),
        .\q_reg[30] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\q_reg[31] (\ramloop[12].ram.r_n_8 ));
  blk_mem_gen_prim_width__parameterized12 \ramloop[13].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[2]),
        .\q_reg[30] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\q_reg[31] (\ramloop[13].ram.r_n_8 ));
  blk_mem_gen_prim_width__parameterized13 \ramloop[14].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .\q_reg[15] (\ramloop[6].ram.r_n_9 ),
        .\q_reg[30] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\q_reg[31] (\ramloop[14].ram.r_n_8 ));
  blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[2:1]),
        .ena(ena));
  blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[4:3]),
        .ena(ena));
  blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[0]),
        .\q_reg[12] ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\q_reg[13] (\ramloop[3].ram.r_n_8 ));
  blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[1]),
        .\q_reg[12] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\q_reg[13] (\ramloop[4].ram.r_n_8 ));
  blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[2]),
        .\q_reg[12] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\q_reg[13] (\ramloop[5].ram.r_n_8 ));
  blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (\ramloop[6].ram.r_n_9 ),
        .DOADO({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .DOPADOP(\ramloop[6].ram.r_n_8 ),
        .addra(addra),
        .clka(clka),
        .ena(ena));
  blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[0]),
        .\q_reg[21]_rep__0 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\q_reg[22]_rep__0 (\ramloop[7].ram.r_n_8 ));
  blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[1]),
        .\q_reg[21]_rep__0 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\q_reg[22]_rep__0 (\ramloop[8].ram.r_n_8 ));
  blk_mem_gen_prim_width__parameterized8 \ramloop[9].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[2]),
        .\q_reg[21]_rep__0 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\q_reg[22]_rep__0 (\ramloop[9].ram.r_n_8 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [31:0]douta;
  input clka;
  input [13:0]addra;
  input [31:0]dina;
  input [3:0]wea;
  input ena;

  wire [13:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire [7:0]ram_douta;
  wire ram_ena;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_1 ;
  wire \ramloop[15].ram.r_n_2 ;
  wire \ramloop[15].ram.r_n_3 ;
  wire \ramloop[15].ram.r_n_4 ;
  wire \ramloop[15].ram.r_n_5 ;
  wire \ramloop[15].ram.r_n_6 ;
  wire \ramloop[15].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;
  wire [3:0]wea;

  blk_mem_gen_mux__parameterized1 \has_mux_a.A 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (ram_douta),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .DOADO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .addra(addra[13:12]),
        .clka(clka),
        .douta(douta),
        .ena(ena));
  blk_mem_gen_prim_width__parameterized14 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[7:0]),
        .\malu_reg[14] (\ramloop[8].ram.r_n_8 ),
        .wea(wea[0]),
        .\wmo_reg[7] (ram_douta));
  blk_mem_gen_prim_width__parameterized24 \ramloop[10].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (\ramloop[10].ram.r_n_8 ),
        .addra(addra),
        .clka(clka),
        .dina(dina[23:16]),
        .ena(ena),
        .wea(wea[2]),
        .\wmo_reg[23] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized25 \ramloop[11].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[23:16]),
        .ram_ena(ram_ena),
        .wea(wea[2]),
        .\wmo_reg[23] ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized26 \ramloop[12].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[31:24]),
        .\malu_reg[14] (\ramloop[8].ram.r_n_8 ),
        .wea(wea[3]),
        .\wmo_reg[31] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized27 \ramloop[13].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[31:24]),
        .\malu_reg[14] (\ramloop[9].ram.r_n_8 ),
        .wea(wea[3]),
        .\wmo_reg[31] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized28 \ramloop[14].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[31:24]),
        .\malu_reg[15] (\ramloop[10].ram.r_n_8 ),
        .wea(wea[3]),
        .\wmo_reg[31] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized29 \ramloop[15].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[31:24]),
        .ena(ena),
        .ram_ena(ram_ena),
        .wea(wea[3]),
        .\wmo_reg[31] ({\ramloop[15].ram.r_n_0 ,\ramloop[15].ram.r_n_1 ,\ramloop[15].ram.r_n_2 ,\ramloop[15].ram.r_n_3 ,\ramloop[15].ram.r_n_4 ,\ramloop[15].ram.r_n_5 ,\ramloop[15].ram.r_n_6 ,\ramloop[15].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized15 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[7:0]),
        .\malu_reg[14] (\ramloop[9].ram.r_n_8 ),
        .wea(wea[0]),
        .\wmo_reg[7] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized16 \ramloop[2].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[7:0]),
        .\malu_reg[15] (\ramloop[10].ram.r_n_8 ),
        .wea(wea[0]),
        .\wmo_reg[7] ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized17 \ramloop[3].ram.r 
       (.DOADO({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[7:0]),
        .ram_ena(ram_ena),
        .wea(wea[0]));
  blk_mem_gen_prim_width__parameterized18 \ramloop[4].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[15:8]),
        .\malu_reg[14] (\ramloop[8].ram.r_n_8 ),
        .wea(wea[1]),
        .\wmo_reg[31] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized19 \ramloop[5].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[15:8]),
        .\malu_reg[14] (\ramloop[9].ram.r_n_8 ),
        .wea(wea[1]),
        .\wmo_reg[31] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized20 \ramloop[6].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[15:8]),
        .\malu_reg[15] (\ramloop[10].ram.r_n_8 ),
        .wea(wea[1]),
        .\wmo_reg[31] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized21 \ramloop[7].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .dina(dina[15:8]),
        .ram_ena(ram_ena),
        .wea(wea[1]),
        .\wmo_reg[31] ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized22 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (\ramloop[8].ram.r_n_8 ),
        .addra(addra),
        .clka(clka),
        .dina(dina[23:16]),
        .ena(ena),
        .wea(wea[2]),
        .\wmo_reg[23] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }));
  blk_mem_gen_prim_width__parameterized23 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (\ramloop[9].ram.r_n_8 ),
        .addra(addra),
        .clka(clka),
        .dina(dina[23:16]),
        .ena(ena),
        .wea(wea[2]),
        .\wmo_reg[23] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }));
endmodule

module blk_mem_gen_mux
   (douta,
    ena,
    addra,
    clka,
    DOADO,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    DOPADOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20 );
  output [26:0]douta;
  input ena;
  input [1:0]addra;
  input clka;
  input [7:0]DOADO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input [0:0]DOPADOP;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19 ;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOADO;
  wire [0:0]DOPADOP;
  wire [1:0]addra;
  wire clka;
  wire [26:0]douta;
  wire ena;
  wire [1:0]sel_pipe;

  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[10]_INST_0 
       (.I0(DOADO[5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [5]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [5]),
        .I5(sel_pipe[0]),
        .O(douta[5]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[11]_INST_0 
       (.I0(DOADO[6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [6]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [6]),
        .I5(sel_pipe[0]),
        .O(douta[6]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[12]_INST_0 
       (.I0(DOADO[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [7]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [7]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [7]),
        .I5(sel_pipe[0]),
        .O(douta[7]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[13]_INST_0 
       (.I0(DOPADOP),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 ),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 ),
        .I5(sel_pipe[0]),
        .O(douta[8]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[14]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [0]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [0]),
        .I5(sel_pipe[0]),
        .O(douta[9]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[15]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [1]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [1]),
        .I5(sel_pipe[0]),
        .O(douta[10]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[16]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [2]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [2]),
        .I5(sel_pipe[0]),
        .O(douta[11]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[17]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [3]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [3]),
        .I5(sel_pipe[0]),
        .O(douta[12]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[18]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [4]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [4]),
        .I5(sel_pipe[0]),
        .O(douta[13]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[19]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [5]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [5]),
        .I5(sel_pipe[0]),
        .O(douta[14]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[20]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [6]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [6]),
        .I5(sel_pipe[0]),
        .O(douta[15]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[21]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [7]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [7]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [7]),
        .I5(sel_pipe[0]),
        .O(douta[16]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[22]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 ),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 ),
        .I5(sel_pipe[0]),
        .O(douta[17]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[23]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 [0]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 [0]),
        .I5(sel_pipe[0]),
        .O(douta[18]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[24]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 [1]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 [1]),
        .I5(sel_pipe[0]),
        .O(douta[19]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[25]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 [2]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 [2]),
        .I5(sel_pipe[0]),
        .O(douta[20]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[26]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 [3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 [3]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 [3]),
        .I5(sel_pipe[0]),
        .O(douta[21]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[27]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 [4]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 [4]),
        .I5(sel_pipe[0]),
        .O(douta[22]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[28]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 [5]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 [5]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 [5]),
        .I5(sel_pipe[0]),
        .O(douta[23]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[29]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 [6]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 [6]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 [6]),
        .I5(sel_pipe[0]),
        .O(douta[24]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[30]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14 [7]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15 [7]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_16 [7]),
        .I5(sel_pipe[0]),
        .O(douta[25]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[31]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_17 ),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18 ),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_19 ),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_20 ),
        .I5(sel_pipe[0]),
        .O(douta[26]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[5]_INST_0 
       (.I0(DOADO[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [0]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [0]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [0]),
        .I5(sel_pipe[0]),
        .O(douta[0]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[6]_INST_0 
       (.I0(DOADO[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [1]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [1]),
        .I5(sel_pipe[0]),
        .O(douta[1]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[7]_INST_0 
       (.I0(DOADO[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [2]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [2]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [2]),
        .I5(sel_pipe[0]),
        .O(douta[2]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[8]_INST_0 
       (.I0(DOADO[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [3]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [3]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [3]),
        .I5(sel_pipe[0]),
        .O(douta[3]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \douta[9]_INST_0 
       (.I0(DOADO[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [4]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [4]),
        .I3(sel_pipe[1]),
        .I4(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [4]),
        .I5(sel_pipe[0]),
        .O(douta[4]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(ena),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module blk_mem_gen_mux__parameterized1
   (douta,
    ena,
    addra,
    clka,
    DOADO,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 );
  output [31:0]douta;
  input ena;
  input [1:0]addra;
  input clka;
  input [7:0]DOADO;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 ;
  input [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 ;
  wire [7:0]DOADO;
  wire [1:0]addra;
  wire clka;
  wire [31:0]douta;
  wire ena;
  wire [2:1]sel_pipe;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[0]_INST_0 
       (.I0(DOADO[0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [0]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [0]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [0]),
        .O(douta[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[10]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 [2]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 [2]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [2]),
        .O(douta[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[11]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 [3]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 [3]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [3]),
        .O(douta[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[12]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 [4]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 [4]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [4]),
        .O(douta[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[13]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 [5]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 [5]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [5]),
        .O(douta[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[14]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 [6]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 [6]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [6]),
        .O(douta[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[15]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 [7]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 [7]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [7]),
        .O(douta[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[16]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [0]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [0]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 [0]),
        .O(douta[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[17]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [1]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [1]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 [1]),
        .O(douta[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[18]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [2]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [2]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 [2]),
        .O(douta[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[19]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [3]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [3]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 [3]),
        .O(douta[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[1]_INST_0 
       (.I0(DOADO[1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [1]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [1]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [1]),
        .O(douta[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[20]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [4]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [4]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 [4]),
        .O(douta[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[21]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [5]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [5]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 [5]),
        .O(douta[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[22]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [6]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [6]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 [6]),
        .O(douta[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[23]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7 [7]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8 [7]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_9 [7]),
        .O(douta[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[24]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 [0]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 [0]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [0]),
        .O(douta[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[25]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 [1]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 [1]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [1]),
        .O(douta[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[26]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 [2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 [2]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 [2]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [2]),
        .O(douta[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[27]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 [3]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 [3]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [3]),
        .O(douta[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[28]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 [4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 [4]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 [4]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [4]),
        .O(douta[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[29]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 [5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 [5]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 [5]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [5]),
        .O(douta[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[2]_INST_0 
       (.I0(DOADO[2]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [2]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [2]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [2]),
        .O(douta[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[30]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 [6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 [6]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 [6]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [6]),
        .O(douta[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[31]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10 [7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_11 [7]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12 [7]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_13 [7]),
        .O(douta[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[3]_INST_0 
       (.I0(DOADO[3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [3]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [3]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [3]),
        .O(douta[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[4]_INST_0 
       (.I0(DOADO[4]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [4]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [4]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [4]),
        .O(douta[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[5]_INST_0 
       (.I0(DOADO[5]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [5]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [5]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [5]),
        .O(douta[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[6]_INST_0 
       (.I0(DOADO[6]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [6]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [6]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [6]),
        .O(douta[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[7]_INST_0 
       (.I0(DOADO[7]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram [7]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 [7]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 [7]),
        .O(douta[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[8]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 [0]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 [0]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 [0]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [0]),
        .O(douta[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \douta[9]_INST_0 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 [1]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3 [1]),
        .I2(sel_pipe[2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4 [1]),
        .I4(sel_pipe[1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5 [1]),
        .O(douta[9]));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(ena),
        .D(addra[0]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clka),
        .CE(ena),
        .D(addra[1]),
        .Q(sel_pipe[2]),
        .R(1'b0));
endmodule

module blk_mem_gen_prim_width
   (douta,
    clka,
    ena,
    addra);
  output [0:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [0:0]douta;
  wire ena;

  blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [1:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;
  wire ena;

  blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [1:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;
  wire ena;

  blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized10
   (\q_reg[30] ,
    \q_reg[31] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[30] ;
  output [0:0]\q_reg[31] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[30] ;
  wire [0:0]\q_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized10 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .ena_array(ena_array),
        .\q_reg[30] (\q_reg[30] ),
        .\q_reg[31] (\q_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized11
   (\q_reg[30] ,
    \q_reg[31] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[30] ;
  output [0:0]\q_reg[31] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[30] ;
  wire [0:0]\q_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized11 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .ena_array(ena_array),
        .\q_reg[30] (\q_reg[30] ),
        .\q_reg[31] (\q_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized12
   (\q_reg[30] ,
    \q_reg[31] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[30] ;
  output [0:0]\q_reg[31] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[30] ;
  wire [0:0]\q_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized12 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .ena_array(ena_array),
        .\q_reg[30] (\q_reg[30] ),
        .\q_reg[31] (\q_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized13
   (\q_reg[30] ,
    \q_reg[31] ,
    clka,
    \q_reg[15] ,
    addra);
  output [7:0]\q_reg[30] ;
  output [0:0]\q_reg[31] ;
  input clka;
  input \q_reg[15] ;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire \q_reg[15] ;
  wire [7:0]\q_reg[30] ;
  wire [0:0]\q_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized13 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .\q_reg[15] (\q_reg[15] ),
        .\q_reg[30] (\q_reg[30] ),
        .\q_reg[31] (\q_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized14
   (\wmo_reg[7] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[7] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[7] ;

  blk_mem_gen_prim_wrapper_init__parameterized14 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .\malu_reg[14] (\malu_reg[14] ),
        .wea(wea),
        .\wmo_reg[7] (\wmo_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized15
   (\wmo_reg[7] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[7] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[7] ;

  blk_mem_gen_prim_wrapper_init__parameterized15 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .\malu_reg[14] (\malu_reg[14] ),
        .wea(wea),
        .\wmo_reg[7] (\wmo_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized16
   (\wmo_reg[7] ,
    clka,
    \malu_reg[15] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[7] ;
  input clka;
  input \malu_reg[15] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[15] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[7] ;

  blk_mem_gen_prim_wrapper_init__parameterized16 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .\malu_reg[15] (\malu_reg[15] ),
        .wea(wea),
        .\wmo_reg[7] (\wmo_reg[7] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized17
   (DOADO,
    clka,
    ram_ena,
    addra,
    dina,
    wea);
  output [7:0]DOADO;
  input clka;
  input ram_ena;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [7:0]DOADO;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ram_ena;
  wire [0:0]wea;

  blk_mem_gen_prim_wrapper_init__parameterized17 \prim_init.ram 
       (.DOADO(DOADO),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ram_ena(ram_ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized18
   (\wmo_reg[31] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized18 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .\malu_reg[14] (\malu_reg[14] ),
        .wea(wea),
        .\wmo_reg[31] (\wmo_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized19
   (\wmo_reg[31] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized19 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .\malu_reg[14] (\malu_reg[14] ),
        .wea(wea),
        .\wmo_reg[31] (\wmo_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized2
   (\q_reg[12] ,
    \q_reg[13] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[12] ;
  output [0:0]\q_reg[13] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[12] ;
  wire [0:0]\q_reg[13] ;

  blk_mem_gen_prim_wrapper_init__parameterized2 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .ena_array(ena_array),
        .\q_reg[12] (\q_reg[12] ),
        .\q_reg[13] (\q_reg[13] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized20
   (\wmo_reg[31] ,
    clka,
    \malu_reg[15] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[15] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[15] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized20 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .\malu_reg[15] (\malu_reg[15] ),
        .wea(wea),
        .\wmo_reg[31] (\wmo_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized21
   (\wmo_reg[31] ,
    clka,
    ram_ena,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input ram_ena;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ram_ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized21 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .ram_ena(ram_ena),
        .wea(wea),
        .\wmo_reg[31] (\wmo_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized22
   (\wmo_reg[23] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [7:0]\wmo_reg[23] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  input clka;
  input [13:0]addra;
  input [7:0]dina;
  input [0:0]wea;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[23] ;

  blk_mem_gen_prim_wrapper_init__parameterized22 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ena(ena),
        .wea(wea),
        .\wmo_reg[23] (\wmo_reg[23] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized23
   (\wmo_reg[23] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [7:0]\wmo_reg[23] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  input clka;
  input [13:0]addra;
  input [7:0]dina;
  input [0:0]wea;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[23] ;

  blk_mem_gen_prim_wrapper_init__parameterized23 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ena(ena),
        .wea(wea),
        .\wmo_reg[23] (\wmo_reg[23] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized24
   (\wmo_reg[23] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [7:0]\wmo_reg[23] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  input clka;
  input [13:0]addra;
  input [7:0]dina;
  input [0:0]wea;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[23] ;

  blk_mem_gen_prim_wrapper_init__parameterized24 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ena(ena),
        .wea(wea),
        .\wmo_reg[23] (\wmo_reg[23] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized25
   (\wmo_reg[23] ,
    clka,
    ram_ena,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[23] ;
  input clka;
  input ram_ena;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ram_ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[23] ;

  blk_mem_gen_prim_wrapper_init__parameterized25 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .ram_ena(ram_ena),
        .wea(wea),
        .\wmo_reg[23] (\wmo_reg[23] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized26
   (\wmo_reg[31] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized26 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .\malu_reg[14] (\malu_reg[14] ),
        .wea(wea),
        .\wmo_reg[31] (\wmo_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized27
   (\wmo_reg[31] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized27 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .\malu_reg[14] (\malu_reg[14] ),
        .wea(wea),
        .\wmo_reg[31] (\wmo_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized28
   (\wmo_reg[31] ,
    clka,
    \malu_reg[15] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[15] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[15] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized28 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .\malu_reg[15] (\malu_reg[15] ),
        .wea(wea),
        .\wmo_reg[31] (\wmo_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized29
   (\wmo_reg[31] ,
    ram_ena,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [7:0]\wmo_reg[31] ;
  output ram_ena;
  input clka;
  input [13:0]addra;
  input [7:0]dina;
  input [0:0]wea;
  input ena;

  wire [13:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ena;
  wire ram_ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;

  blk_mem_gen_prim_wrapper_init__parameterized29 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .ena(ena),
        .ram_ena(ram_ena),
        .wea(wea),
        .\wmo_reg[31] (\wmo_reg[31] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized3
   (\q_reg[12] ,
    \q_reg[13] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[12] ;
  output [0:0]\q_reg[13] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[12] ;
  wire [0:0]\q_reg[13] ;

  blk_mem_gen_prim_wrapper_init__parameterized3 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .ena_array(ena_array),
        .\q_reg[12] (\q_reg[12] ),
        .\q_reg[13] (\q_reg[13] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized4
   (\q_reg[12] ,
    \q_reg[13] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[12] ;
  output [0:0]\q_reg[13] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[12] ;
  wire [0:0]\q_reg[13] ;

  blk_mem_gen_prim_wrapper_init__parameterized4 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .ena_array(ena_array),
        .\q_reg[12] (\q_reg[12] ),
        .\q_reg[13] (\q_reg[13] ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized5
   (DOADO,
    DOPADOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    clka,
    addra,
    ena);
  output [7:0]DOADO;
  output [0:0]DOPADOP;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  input clka;
  input [13:0]addra;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [7:0]DOADO;
  wire [0:0]DOPADOP;
  wire [13:0]addra;
  wire clka;
  wire ena;

  blk_mem_gen_prim_wrapper_init__parameterized5 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .DOADO(DOADO),
        .DOPADOP(DOPADOP),
        .addra(addra),
        .clka(clka),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized6
   (\q_reg[21]_rep__0 ,
    \q_reg[22]_rep__0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[21]_rep__0 ;
  output [0:0]\q_reg[22]_rep__0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[21]_rep__0 ;
  wire [0:0]\q_reg[22]_rep__0 ;

  blk_mem_gen_prim_wrapper_init__parameterized6 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .ena_array(ena_array),
        .\q_reg[21]_rep__0 (\q_reg[21]_rep__0 ),
        .\q_reg[22]_rep__0 (\q_reg[22]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized7
   (\q_reg[21]_rep__0 ,
    \q_reg[22]_rep__0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[21]_rep__0 ;
  output [0:0]\q_reg[22]_rep__0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[21]_rep__0 ;
  wire [0:0]\q_reg[22]_rep__0 ;

  blk_mem_gen_prim_wrapper_init__parameterized7 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .ena_array(ena_array),
        .\q_reg[21]_rep__0 (\q_reg[21]_rep__0 ),
        .\q_reg[22]_rep__0 (\q_reg[22]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized8
   (\q_reg[21]_rep__0 ,
    \q_reg[22]_rep__0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[21]_rep__0 ;
  output [0:0]\q_reg[22]_rep__0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[21]_rep__0 ;
  wire [0:0]\q_reg[22]_rep__0 ;

  blk_mem_gen_prim_wrapper_init__parameterized8 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .ena_array(ena_array),
        .\q_reg[21]_rep__0 (\q_reg[21]_rep__0 ),
        .\q_reg[22]_rep__0 (\q_reg[22]_rep__0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_prim_width__parameterized9
   (\q_reg[21]_rep__0 ,
    \q_reg[22]_rep__0 ,
    clka,
    \q_reg[15] ,
    addra);
  output [7:0]\q_reg[21]_rep__0 ;
  output [0:0]\q_reg[22]_rep__0 ;
  input clka;
  input \q_reg[15] ;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire \q_reg[15] ;
  wire [7:0]\q_reg[21]_rep__0 ;
  wire [0:0]\q_reg[22]_rep__0 ;

  blk_mem_gen_prim_wrapper_init__parameterized9 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .\q_reg[15] (\q_reg[15] ),
        .\q_reg[21]_rep__0 (\q_reg[21]_rep__0 ),
        .\q_reg[22]_rep__0 (\q_reg[22]_rep__0 ));
endmodule

module blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    ena,
    addra);
  output [0:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [0:0]douta;
  wire ena;
  wire [15:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4A01000002D30C9483265294C32842CA41441041441441555555555540000088),
    .INIT_01(256'h000000000000000000000000000000061824A09280040014A040014A0400044A),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:1],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [1:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h08028A20028820028A2202A8202AB27A3A327A3232BA72323881888888888860),
    .INIT_01(256'hEA9C888A200A22222228201230848C20E1044A8A2A08822028A20EAAA8212068),
    .INIT_02(256'h848C0123084112B0A12222A200A222A09E222200A222A08E2222008888AA208C),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000022222E4A),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:2],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [1:0]douta;
  input clka;
  input ena;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hC0808B0980770460010210DC0CC0303C38B0BCBC38B4B4B4B5890FA50FA51000),
    .INIT_01(256'hC50E50F841103E943E9008808040200A140C01410402304106008903D4100F92),
    .INIT_02(256'h6020300802C1004019943E841103E04A0C3E441103E04A0C3E4411250F4A0A2C),
    .INIT_03(256'h000000000000000000000000000000000000000000000000000001444943ED01),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:2],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized10
   (\q_reg[30] ,
    \q_reg[31] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[30] ;
  output [0:0]\q_reg[31] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[30] ;
  wire [0:0]\q_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h31FCEFFFFD2880434019AD6B3CD78035AABAEBAEBAEBAE22222222222AFFFE70),
    .INITP_01(256'h0000000000000000000000000001FFD1440210086FF3BFEB1F3BFEB1F3BFF3B1),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h68785F685F685F685F5F5F5F5F5F5F5F5F5F5F5F5F5F5F47005F5F5F10186868),
    .INIT_01(256'h68785F0468785F0468785F0468785F0468785F0468785F0468785F0468785F04),
    .INIT_02(256'h1F685F1F5D041F685F1F5D041F685F1F5D041F685F1F5F0468785F0468785F04),
    .INIT_03(256'h5F685F685F685D041F685F1F5D041F685F1F5D041F685F1F5D041F685F1F5D04),
    .INIT_04(256'h45041F5F1F5F44041F5F185F041F5F1F5F1822686810682D68041F5F185F041F),
    .INIT_05(256'h685F6822686810682D68041F5F44041F5B041F041F5B041F041F5E041F041F5F),
    .INIT_06(256'h1F1F1F1F1F1F105A68041F105F0468041F22686810682568041F226854041F5F),
    .INIT_07(256'h68041F5F0468785F5F5F5F5F5F5F47005F5F5F001F1F1F1F1F1F1F1F1F1F1F1F),
    .INIT_08(256'h5F5F5F5F47005F5F5F001F1F1F1F1F1F1F1F1F1F10041F5F1A041F5F0468785A),
    .INIT_09(256'h0468785F5F5F5F5F47005F5F5F001F1F1F1F1F1F1F1F5A041F041F5F0468785F),
    .INIT_0A(256'h041F5F685F5F5F5F5F5F5F5F47005F5F5F001F1F1F1F1F1F1F1F5A041F041F5F),
    .INIT_0B(256'h105F0468041F22686810682568041F226854041F22686810682568041F226854),
    .INIT_0C(256'h0000000000000000000000060600001F1F1F1F1F1F1F1F1F1F1F105F0468041F),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[30] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[31] }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized11
   (\q_reg[30] ,
    \q_reg[31] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[30] ;
  output [0:0]\q_reg[31] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[30] ;
  wire [0:0]\q_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[30] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[31] }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized12
   (\q_reg[30] ,
    \q_reg[31] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[30] ;
  output [0:0]\q_reg[31] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[30] ;
  wire [0:0]\q_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[30] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[31] }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized13
   (\q_reg[30] ,
    \q_reg[31] ,
    clka,
    \q_reg[15] ,
    addra);
  output [7:0]\q_reg[30] ;
  output [0:0]\q_reg[31] ;
  input clka;
  input \q_reg[15] ;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire \q_reg[15] ;
  wire [7:0]\q_reg[30] ;
  wire [0:0]\q_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[30] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[31] }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\q_reg[15] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized14
   (\wmo_reg[7] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[7] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[7] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2004010204000C30FF2222012020002000200400040400002524220903200201),
    .INIT_01(256'h0000000000000000000000000000000000FE2210010400026500210004050002),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[7] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\malu_reg[14] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized15
   (\wmo_reg[7] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[7] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[7] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[7] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\malu_reg[14] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized16
   (\wmo_reg[7] ,
    clka,
    \malu_reg[15] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[7] ;
  input clka;
  input \malu_reg[15] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[15] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[7] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[7] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\malu_reg[15] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized17
   (DOADO,
    clka,
    ram_ena,
    addra,
    dina,
    wea);
  output [7:0]DOADO;
  input clka;
  input ram_ena;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [7:0]DOADO;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ram_ena;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],DOADO}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized18
   (\wmo_reg[31] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFC000000000000FCFF1008005848004800480000000000004038300000180000),
    .INIT_01(256'h0000000000000000000000000000000000FFF8270000FF00870043FC00000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[31] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\malu_reg[14] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized19
   (\wmo_reg[31] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[31] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\malu_reg[14] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized2
   (\q_reg[12] ,
    \q_reg[13] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[12] ;
  output [0:0]\q_reg[13] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[12] ;
  wire [0:0]\q_reg[13] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h8601000000040000000010804000000001041041041450CCCCCCCCCCC0000080),
    .INITP_01(256'h0000000000000000000000000000000000000000000400006040000604000006),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hE3FF029C02000200060605050505050505050404040404064100000000000000),
    .INIT_01(256'hE0FF0181E0FF0281E6FF0181E6FF0181E3FF0181E1FF0181E1FF0181E1FF0281),
    .INIT_02(256'h030003010001030003010001025E0201000102F802010181E0FF0181E0FF0081),
    .INIT_03(256'h0000020000000001030003010001039C0302000103B303010001030003010001),
    .INIT_04(256'h00010200040400C100040800C1020203030702000004000000C100030900C100),
    .INIT_05(256'h00029C00000005000071C1020200C10200C102810100C100C10100C104010204),
    .INIT_06(256'h050404040404040000C10106020100C10200000006000000C102000000C10202),
    .INIT_07(256'hFF01000081E0FF01010101010000014100000000000000060605050505050505),
    .INIT_08(256'h0100000001410000000000000001010101010000088100000041000081E0FF00),
    .INIT_09(256'h81E0FF0101000000014100000000000000010100000000C10001000081E0FF01),
    .INIT_0A(256'hC10000000101010101000000014100000000000000010100000000C100010000),
    .INIT_0B(256'h0B008100C1000000000B000000C100000000C1000000000B000000C100000000),
    .INIT_0C(256'h00000000000000000000000000000000000001010101010000000A00C100C100),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[12] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[13] }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized20
   (\wmo_reg[31] ,
    clka,
    \malu_reg[15] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[15] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[15] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[31] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\malu_reg[15] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized21
   (\wmo_reg[31] ,
    clka,
    ram_ena,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input ram_ena;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ram_ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[31] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized22
   (\wmo_reg[23] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [7:0]\wmo_reg[23] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [13:0]addra;
  input [7:0]dina;
  input [0:0]wea;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[23] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0B6C0C6C0C6C0C0B0B02400248E60A660A660807060605056666A40504220201),
    .INIT_01(256'h00000000000000000000000000000000001FFE1F1E6C0C6C0C6C0C0B6C0C6C0C),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[23] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ena),
        .I1(addra[12]),
        .I2(addra[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized23
   (\wmo_reg[23] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [7:0]\wmo_reg[23] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [13:0]addra;
  input [7:0]dina;
  input [0:0]wea;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[23] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[23] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h08)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[12]),
        .I1(ena),
        .I2(addra[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized24
   (\wmo_reg[23] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [7:0]\wmo_reg[23] ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [13:0]addra;
  input [7:0]dina;
  input [0:0]wea;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[23] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[23] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h08)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(ena),
        .I1(addra[13]),
        .I2(addra[12]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized25
   (\wmo_reg[23] ,
    clka,
    ram_ena,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[23] ;
  input clka;
  input ram_ena;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ram_ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[23] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[23] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized26
   (\wmo_reg[31] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h20AD20AD20AD20203C00002001008C008C008C8CACACACAC0000002020002020),
    .INIT_01(256'h000000000000000000000000000000000814032020AD20AD20AD2020AD20AD20),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[31] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\malu_reg[14] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized27
   (\wmo_reg[31] ,
    clka,
    \malu_reg[14] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[14] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[14] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[31] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\malu_reg[14] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized28
   (\wmo_reg[31] ,
    clka,
    \malu_reg[15] ,
    addra,
    dina,
    wea);
  output [7:0]\wmo_reg[31] ;
  input clka;
  input \malu_reg[15] ;
  input [11:0]addra;
  input [7:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]dina;
  wire \malu_reg[15] ;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[31] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\malu_reg[15] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized29
   (\wmo_reg[31] ,
    ram_ena,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [7:0]\wmo_reg[31] ;
  output ram_ena;
  input clka;
  input [13:0]addra;
  input [7:0]dina;
  input [0:0]wea;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [13:0]addra;
  wire clka;
  wire [7:0]dina;
  wire ena;
  wire ram_ena;
  wire [0:0]wea;
  wire [7:0]\wmo_reg[31] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b1),
    .IS_CLKBWRCLK_INVERTED(1'b1),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\wmo_reg[31] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(addra[12]),
        .I1(ena),
        .I2(addra[13]),
        .O(ram_ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized3
   (\q_reg[12] ,
    \q_reg[13] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[12] ;
  output [0:0]\q_reg[13] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[12] ;
  wire [0:0]\q_reg[13] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[12] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[13] }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized4
   (\q_reg[12] ,
    \q_reg[13] ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[12] ;
  output [0:0]\q_reg[13] ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[12] ;
  wire [0:0]\q_reg[13] ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[12] }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[13] }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized5
   (DOADO,
    DOPADOP,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    addra,
    ena);
  output [7:0]DOADO;
  output [0:0]DOPADOP;
  output \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [13:0]addra;
  input ena;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]DOADO;
  wire [0:0]DOPADOP;
  wire [13:0]addra;
  wire clka;
  wire ena;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],DOADO}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],DOPADOP}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h80)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[13]),
        .I1(addra[12]),
        .I2(ena),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized6
   (\q_reg[21]_rep__0 ,
    \q_reg[22]_rep__0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[21]_rep__0 ;
  output [0:0]\q_reg[22]_rep__0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[21]_rep__0 ;
  wire [0:0]\q_reg[22]_rep__0 ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000001040008000484000200200000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000018000820004001000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h4743C848C848C848E0BCB8B4D4B0D0ACCCA8C8A4C4A0C0F073707C7400007074),
    .INIT_01(256'h4743C8C24743C8C24743C8C24743C8C24743C8C24743C8C24743C8C24743C8C2),
    .INIT_02(256'hC04CC0C04C02C04CC0C04C02C04EC0C04C02C04FC0C0C8C24743C8C24743C8C2),
    .INIT_03(256'hC848C848C8484C02C04CC0C04C02C04CC0C04C02C04DC0C04C02C04CC0C04C02),
    .INIT_04(256'h5402C0C0C0D4D402C088004C02C0C0C088004C4C2800284C5002C088004C02C0),
    .INIT_05(256'h48C848CC4C2400244C5102C0B4B402C04C02C001C0CC02C001C04C02C003C0D4),
    .INIT_06(256'hA8C8A4C4A0C000CC4C01C000B0D15002C04C4C2000204C5002C04C4CA002C0C8),
    .INIT_07(256'h4F01C0C8C24743CCA8C8A4C4A0C0F073707C7480F4F084E0BCB8B4D4B0D0ACCC),
    .INIT_08(256'hC8C4A0C0F073707C7480F4F084CCA8C8A4C4A0C00000C0A8A801C0C8C247434C),
    .INIT_09(256'hC24743CCC8C4A0C0F073707C7480F4F084CCC8C4A0C04C02C001C0C8C24743CC),
    .INIT_0A(256'h02C0C848D0ACCCA8C8A4A0C0F073707C7480F4F084CCC8C4A0C04C02C001C0C8),
    .INIT_0B(256'h00A8D15002C0CC4C2400244C5002C0CC4CA402C04C4C2000204C5002C04C4CA0),
    .INIT_0C(256'h000000000000000000000080000080F4F084D0ACCCA8C8A4A0C000ACD15002C0),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[21]_rep__0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[22]_rep__0 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized7
   (\q_reg[21]_rep__0 ,
    \q_reg[22]_rep__0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[21]_rep__0 ;
  output [0:0]\q_reg[22]_rep__0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[21]_rep__0 ;
  wire [0:0]\q_reg[22]_rep__0 ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[21]_rep__0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[22]_rep__0 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized8
   (\q_reg[21]_rep__0 ,
    \q_reg[22]_rep__0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\q_reg[21]_rep__0 ;
  output [0:0]\q_reg[22]_rep__0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire [7:0]\q_reg[21]_rep__0 ;
  wire [0:0]\q_reg[22]_rep__0 ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[21]_rep__0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[22]_rep__0 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_prim_wrapper_init__parameterized9
   (\q_reg[21]_rep__0 ,
    \q_reg[22]_rep__0 ,
    clka,
    \q_reg[15] ,
    addra);
  output [7:0]\q_reg[21]_rep__0 ;
  output [0:0]\q_reg[22]_rep__0 ;
  input clka;
  input \q_reg[15] ;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire \q_reg[15] ;
  wire [7:0]\q_reg[21]_rep__0 ;
  wire [0:0]\q_reg[22]_rep__0 ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\q_reg[21]_rep__0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\q_reg[22]_rep__0 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\q_reg[15] ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module blk_mem_gen_top
   (douta,
    addra,
    ena,
    clka);
  output [31:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [31:0]douta;
  wire ena;

  blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_top__parameterized0
   (douta,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [31:0]douta;
  input clka;
  input [13:0]addra;
  input [31:0]dina;
  input [3:0]wea;
  input ena;

  wire [13:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire [3:0]wea;

  blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "14" *) (* C_ADDRB_WIDTH = "14" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "14" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     12.7204 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_1.mem" *) 
(* C_INIT_FILE_NAME = "blk_mem_gen_1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16384" *) (* C_READ_DEPTH_B = "16384" *) (* C_READ_WIDTH_A = "32" *) 
(* C_READ_WIDTH_B = "32" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "1" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "16384" *) (* C_WRITE_DEPTH_B = "16384" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_v8_3_3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [13:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [13:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [13:0]addra;
  wire clka;
  wire [31:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_v8_3_3_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "14" *) (* C_ADDRB_WIDTH = "14" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "8" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "16" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     10.194 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_0.mem" *) 
(* C_INIT_FILE_NAME = "blk_mem_gen_0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16384" *) (* C_READ_DEPTH_B = "16384" *) (* C_READ_WIDTH_A = "32" *) 
(* C_READ_WIDTH_B = "32" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "1" *) (* C_USE_BYTE_WEB = "1" *) 
(* C_USE_DEFAULT_DATA = "1" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "4" *) (* C_WEB_WIDTH = "4" *) 
(* C_WRITE_DEPTH_A = "16384" *) (* C_WRITE_DEPTH_B = "16384" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_v8_3_3__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [3:0]wea;
  input [13:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [3:0]web;
  input [13:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [13:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [13:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [13:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire [3:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_v8_3_3_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

module blk_mem_gen_v8_3_3_synth
   (douta,
    addra,
    ena,
    clka);
  output [31:0]douta;
  input [13:0]addra;
  input ena;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [31:0]douta;
  wire ena;

  blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_3_synth" *) 
module blk_mem_gen_v8_3_3_synth__parameterized0
   (douta,
    clka,
    addra,
    dina,
    wea,
    ena);
  output [31:0]douta;
  input clka;
  input [13:0]addra;
  input [31:0]dina;
  input [3:0]wea;
  input ena;

  wire [13:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire ena;
  wire [3:0]wea;

  blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
