<inh f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='65' c='llvm::TargetMachine'/>
<def f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='322' ll='382'/>
<size>992</size>
<doc f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='319'>/// This class describes a target machine that is implemented with the LLVM
/// target-independent code generator.
///</doc>
<fun r='_ZN4llvm17LLVMTargetMachineC1ERKNS_6TargetENS_9StringRefERKNS_6TripleES4_S4_RKNS_13TargetOptionsENS_5Reloc5ModelENS_9CodeModel5ModelENS_10CodeGenOpt5LevelE'/>
<fun r='_ZN4llvm17LLVMTargetMachine11initAsmInfoEv'/>
<fun r='_ZN4llvm17LLVMTargetMachine22getTargetTransformInfoERKNS_8FunctionE'/>
<fun r='_ZN4llvm17LLVMTargetMachine16createPassConfigERNS_6legacy15PassManagerBaseE'/>
<fun r='_ZN4llvm17LLVMTargetMachine19addPassesToEmitFileERNS_6legacy15PassManagerBaseERNS_17raw_pwrite_streamEPS4_NS_13TargetMachine15CodeGenFileTypeEbPNS_17MachineModuleInfoE'/>
<fun r='_ZN4llvm17LLVMTargetMachine17addPassesToEmitMCERNS_6legacy15PassManagerBaseERPNS_9MCContextERNS_17raw_pwrite_streamEb'/>
<fun r='_ZNK4llvm17LLVMTargetMachine22isMachineVerifierCleanEv'/>
<fun r='_ZN4llvm17LLVMTargetMachine13addAsmPrinterERNS_6legacy15PassManagerBaseERNS_17raw_pwrite_streamEPS4_NS_13TargetMachine15CodeGenFileTypeERNS_9MCContextE'/>
<fun r='_ZNK4llvm17LLVMTargetMachine18usesPhysRegsForPEIEv'/>
<fun r='_ZNK4llvm17LLVMTargetMachine7useIPRAEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.h' l='25' c='llvm::AArch64TargetMachine'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.h' l='32' c='llvm::AMDGPUTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.h' l='27' c='llvm::ARMBaseTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFTargetMachine.h' l='20' c='llvm::BPFTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.h' l='25' c='llvm::HexagonTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiTargetMachine.h' l='27' c='llvm::LanaiTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430TargetMachine.h' l='25' c='llvm::MSP430TargetMachine'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsTargetMachine.h' l='28' c='llvm::MipsTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.h' l='26' c='llvm::NVPTXTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.h' l='25' c='llvm::PPCTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcTargetMachine.h' l='22' c='llvm::SparcTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.h' l='27' c='llvm::SystemZTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.h' l='23' c='llvm::WebAssemblyTargetMachine'/>
<ovr f='llvm/llvm/lib/Target/X86/X86TargetMachine.h' l='30' c='llvm::X86TargetMachine'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreTargetMachine.h' l='26' c='llvm::XCoreTargetMachine'/>
<ovr f='llvm/llvm/unittests/CodeGen/MachineInstrTest.cpp' l='66' c='(anonymousnamespace)::BogusTargetMachine'/>
