************************************************************************
* auCdl Netlist:
* 
* Library Name:  ETROC2_I2C_pixelDigitalV1
* Top Cell Name: pixelDigitalTMR
* View Name:     schematic
* Netlisted on:  Apr 21 22:36:31 2022
************************************************************************

*.INCLUDE  /asic/cad/Library/tsmc/TSMC65_CERN_2017_DL20/V1.7A_1/1p9m6x1z1u/tsmcN65/../PVS_QRC/lvs/source.added
*.EQUATION
*.SCALE METER
*.MEGA
.PARAM



************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP32
* View Name:    schematic
************************************************************************

.SUBCKT DCAP32 VDD VSS
*.PININFO VDD:B VSS:B
MMI38 VSS net11 VSS VSS nch l=975.00n w=300n m=1
MMI6 VSS net11 VSS VSS nch l=975.00n w=300n m=1
MMI39 VSS net11 VSS VSS nch l=975.00n w=300n m=1
MMI37 VSS net11 VSS VSS nch l=975.00n w=300n m=1
MM_u2 net5 net11 VSS VSS nch l=60n w=300n m=1
MMI36 VSS net11 VSS VSS nch l=975.00n w=300n m=1
MMI33 VDD net5 VDD VDD pch l=975.00n w=430.0n m=1
MM_u1 net11 net5 VDD VDD pch l=60n w=390.0n m=1
MMI34 VDD net5 VDD VDD pch l=975.00n w=430.0n m=1
MMI35 VDD net5 VDD VDD pch l=975.00n w=430.0n m=1
MMI32 VDD net5 VDD VDD pch l=975.00n w=430.0n m=1
MMI26 VDD net5 VDD VDD pch l=975.00n w=430.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP16
* View Name:    schematic
************************************************************************

.SUBCKT DCAP16 VDD VSS
*.PININFO VDD:B VSS:B
MMI4 VSS net11 VSS VSS nch l=690.0n w=300n m=1
MMI8 VSS net11 VSS VSS nch l=690.0n w=300n m=1
MM_u2 net5 net11 VSS VSS nch l=60n w=300n m=1
MMI7 VSS net11 VSS VSS nch l=690.0n w=300n m=1
MMI3 VDD net5 VDD VDD pch l=690.0n w=430.0n m=1
MMI6 VDD net5 VDD VDD pch l=690.0n w=430.0n m=1
MM_u1 net11 net5 VDD VDD pch l=60n w=390.0n m=1
MMI5 VDD net5 VDD VDD pch l=690.0n w=430.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP
* View Name:    schematic
************************************************************************

.SUBCKT DCAP VDD VSS
*.PININFO VDD:B VSS:B
MM_u2 net7 net5 VSS VSS nch l=60n w=345.00n m=1
MM_u1 net5 net7 VDD VDD pch l=60n w=485.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OD25DCAP64
* View Name:    schematic
************************************************************************

.SUBCKT OD25DCAP64 VDD VSS
*.PININFO VDD:B VSS:B
MMI3 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
MMI4 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
MMI2 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
MM_u2 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP4
* View Name:    schematic
************************************************************************

.SUBCKT DCAP4 VDD VSS
*.PININFO VDD:B VSS:B
MMI4 VSS net9 VSS VSS nch l=80n w=330.0n m=1
MM_u2 net11 net9 VSS VSS nch l=60n w=330.0n m=1
MMI3 VDD net11 VDD VDD pch l=80n w=460.0n m=1
MM_u1 net9 net11 VDD VDD pch l=60n w=460.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OD25DCAP16
* View Name:    schematic
************************************************************************

.SUBCKT OD25DCAP16 VDD VSS
*.PININFO VDD:B VSS:B
MM_u2 VSS VDD VSS VSS nch_25 l=1.41u w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP8
* View Name:    schematic
************************************************************************

.SUBCKT DCAP8 VDD VSS
*.PININFO VDD:B VSS:B
MMI4 VSS net9 VSS VSS nch l=880.0n w=300n m=1
MM_u2 net11 net9 VSS VSS nch l=60n w=300n m=1
MMI3 VDD net11 VDD VDD pch l=880.0n w=430.0n m=1
MM_u1 net9 net11 VDD VDD pch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP64
* View Name:    schematic
************************************************************************

.SUBCKT DCAP64 VDD VSS
*.PININFO VDD:B VSS:B
MMI54 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MM_u1 net67 net11 VDD VDD pch l=60n w=390.0n m=1
MMI56 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI55 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI39 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI57 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI58 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI59 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI53 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI50 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI52 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI51 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI64 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI65 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI62 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI67 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI68 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI60 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI66 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI69 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI49 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI61 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MM_u2 net11 net67 VSS VSS nch l=60n w=300n m=1
MMI63 VSS net67 VSS VSS nch l=915.00n w=300n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OD25DCAP32
* View Name:    schematic
************************************************************************

.SUBCKT OD25DCAP32 VDD VSS
*.PININFO VDD:B VSS:B
MMI1 VSS VDD VSS VSS nch_25 l=2.15u w=530.0n m=1
MM_u2 VSS VDD VSS VSS nch_25 l=2.15u w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND2D1
* View Name:    schematic
************************************************************************

.SUBCKT IND2D1 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMI2-M_u3 net9 A1 VDD VDD pch l=60n w=260.0n m=1
MMI11 VDD B1 ZN VDD pch l=60n w=520.0n m=1
MM_u16 VDD net9 ZN VDD pch l=60n w=520.0n m=1
MMI13 net21 net9 VSS VSS nch l=60n w=390.0n m=1
MMI2-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MMI12 ZN B1 net21 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND1
* View Name:    schematic
************************************************************************

.SUBCKT CKND1 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u2 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u1 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2D1
* View Name:    schematic
************************************************************************

.SUBCKT NR2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 net13 A2 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u2 ZN A1 net13 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND2D3
* View Name:    schematic
************************************************************************

.SUBCKT ND2D3 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMU3_0-M_u4 net21 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_1-M_u3 ZN A1 net20 VSS nch l=60n w=390.0n m=1
MMU3_2-M_u4 net13 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_1-M_u4 net20 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_0-M_u3 ZN A1 net21 VSS nch l=60n w=390.0n m=1
MMU3_2-M_u3 ZN A1 net13 VSS nch l=60n w=390.0n m=1
MMU3_2-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMU3_1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMU3_1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_2-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2D3
* View Name:    schematic
************************************************************************

.SUBCKT NR2D3 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1_1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u1 net36 A2 VDD VDD pch l=60n w=520.0n m=1
MMI1_1-M_u2 ZN A1 net25 VDD pch l=60n w=520.0n m=1
MMI1_0-M_u1 net37 A2 VDD VDD pch l=60n w=520.0n m=1
MMI1_2-M_u2 ZN A1 net36 VDD pch l=60n w=520.0n m=1
MMI1_0-M_u2 ZN A1 net37 VDD pch l=60n w=520.0n m=1
MMI1_1-M_u1 net25 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKAN2D1
* View Name:    schematic
************************************************************************

.SUBCKT CKAN2D1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u2-M_u2 net5 A2 VDD VDD pch l=60n w=195.00n m=1
MM_u2-M_u1 net5 A1 VDD VDD pch l=60n w=195.00n m=1
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u4 net21 A2 VSS VSS nch l=60n w=195.00n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=280.0n m=1
MM_u2-M_u3 net5 A1 net21 VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR4D1
* View Name:    schematic
************************************************************************

.SUBCKT OR4D1 A1 A2 A3 A4 VDD VSS Z
*.PININFO A1:I A2:I A3:I A4:I Z:O VDD:B VSS:B
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u1 net13 A1 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u2 net9 A2 net13 VDD pch l=60n w=520.0n m=1
MMU8-M_u7 net5 A4 net1 VDD pch l=60n w=520.0n m=1
MMU8-M_u6 net1 A3 net9 VDD pch l=60n w=520.0n m=1
MMU8-M_u3 net5 A2 VSS VSS nch l=60n w=195.00n m=1
MMU8-M_u8 net5 A4 VSS VSS nch l=60n w=195.00n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU8-M_u5 net5 A3 VSS VSS nch l=60n w=195.00n m=1
MMU8-M_u4 net5 A1 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR4D2
* View Name:    schematic
************************************************************************

.SUBCKT OR4D2 A1 A2 A3 A4 VDD VSS Z
*.PININFO A1:I A2:I A3:I A4:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u1 net13 A1 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u2 net9 A2 net13 VDD pch l=60n w=520.0n m=1
MMU8-M_u7 net5 A4 net1 VDD pch l=60n w=520.0n m=1
MMU8-M_u6 net1 A3 net9 VDD pch l=60n w=520.0n m=1
MMU8-M_u3 net5 A2 VSS VSS nch l=60n w=195.00n m=1
MMU8-M_u8 net5 A4 VSS VSS nch l=60n w=195.00n m=1
MM_u3_1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU8-M_u5 net5 A3 VSS VSS nch l=60n w=195.00n m=1
MMU8-M_u4 net5 A1 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKXOR2D1
* View Name:    schematic
************************************************************************

.SUBCKT CKXOR2D1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u6-M_u2 net27 A1 net44 VDD pch l=60n w=290.0n m=1
MM_u4-M_u3 Z net44 VDD VDD pch l=60n w=520.0n m=1
MM_u5-M_u3 net5 net27 VDD VDD pch l=60n w=290.0n m=1
MM_u8-M_u3 net9 A1 VDD VDD pch l=60n w=260.0n m=1
MMI0-M_u2 net5 net9 net44 VDD pch l=60n w=290.0n m=1
MM_u2-M_u3 net27 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u6-M_u3 net27 net9 net44 VSS nch l=60n w=195.00n m=1
MMI0-M_u3 net5 A1 net44 VSS nch l=60n w=195.00n m=1
MM_u8-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 Z net44 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net27 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u5-M_u2 net5 net27 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2D1
* View Name:    schematic
************************************************************************

.SUBCKT CKND2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI0-M_u3 ZN A1 net1 VSS nch l=60n w=390.0n m=1
MMI0-M_u4 net1 A2 VSS VSS nch l=60n w=390.0n m=1
MMI0-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI0-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IAO21D1
* View Name:    schematic
************************************************************************

.SUBCKT IAO21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMU37-M_u3 net11 A2 VSS VSS nch l=60n w=195.00n m=1
MMU39-M_u3 ZN net11 VSS VSS nch l=60n w=390.0n m=1
MMU39-M_u4 ZN B VSS VSS nch l=60n w=390.0n m=1
MMU37-M_u4 net11 A1 VSS VSS nch l=60n w=195.00n m=1
MMU39-M_u2 ZN B net25 VDD pch l=60n w=520.0n m=1
MMU39-M_u1 net25 net11 VDD VDD pch l=60n w=520.0n m=1
MMU37-M_u2 net11 A1 net24 VDD pch l=60n w=260.0n m=1
MMU37-M_u1 net24 A2 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2D1
* View Name:    schematic
************************************************************************

.SUBCKT INR2D1 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1-M_u3 ZN net11 VSS VSS nch l=60n w=390.0n m=1
MMU1-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU6-M_u2 net11 A1 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u3 net11 A1 VDD VDD pch l=60n w=260.0n m=1
MMU1-M_u2 ZN B1 net20 VDD pch l=60n w=520.0n m=1
MMU1-M_u1 net20 net11 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2XD1
* View Name:    schematic
************************************************************************

.SUBCKT INR2XD1 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1_0-M_u4 ZN B1 VSS VSS nch l=60n w=195.00n m=1
MMU1_0-M_u3 ZN net5 VSS VSS nch l=60n w=195.00n m=1
MMU1_1-M_u3 ZN net5 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u2 net5 A1 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u4 ZN B1 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u3 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMU1_0-M_u2 ZN B1 net36 VDD pch l=60n w=520.0n m=1
MMU1_0-M_u1 net36 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u1 net25 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u2 ZN B1 net25 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI21D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MM_u3 net5 A1 ZN VDD pch l=60n w=520.0n m=1
MM_u2 net5 B VDD VDD pch l=60n w=520.0n m=1
MM_u4 net5 A2 ZN VDD pch l=60n w=520.0n m=1
MMI2 ZN A1 net13 VSS nch l=60n w=390.0n m=1
MM_u7 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI3 net13 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND3D1
* View Name:    schematic
************************************************************************

.SUBCKT IND3D1 A1 B1 B2 VDD VSS ZN
*.PININFO A1:I B1:I B2:I ZN:O VDD:B VSS:B
MMI4 VDD net19 ZN VDD pch l=60n w=520.0n m=1
MMI11 VDD B2 ZN VDD pch l=60n w=520.0n m=1
MM_u16 VDD B1 ZN VDD pch l=60n w=520.0n m=1
MMI5-M_u3 net19 A1 VDD VDD pch l=60n w=260.0n m=1
MMI5-M_u2 net19 A1 VSS VSS nch l=60n w=195.00n m=1
MMI6 net25 B1 net17 VSS nch l=60n w=390.0n m=1
MMI12 ZN B2 net25 VSS nch l=60n w=390.0n m=1
MMI7 net17 net19 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND3D1
* View Name:    schematic
************************************************************************

.SUBCKT ND3D1 A1 A2 A3 VDD VSS ZN
*.PININFO A1:I A2:I A3:I ZN:O VDD:B VSS:B
MMI1-M_u5 net9 A2 net1 VSS nch l=60n w=390.0n m=1
MMI1-M_u4 ZN A1 net9 VSS nch l=60n w=390.0n m=1
MMI1-M_u6 net1 A3 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u3 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2D2
* View Name:    schematic
************************************************************************

.SUBCKT NR2D2 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1_1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_1-M_u2 ZN A1 net17 VDD pch l=60n w=530.0n m=1
MMI1_0-M_u1 net25 A2 VDD VDD pch l=60n w=530.0n m=1
MMI1_0-M_u2 ZN A1 net25 VDD pch l=60n w=530.0n m=1
MMI1_1-M_u1 net17 A2 VDD VDD pch l=60n w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2
* View Name:    schematic
************************************************************************

.SUBCKT CKND2 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKAN2D4
* View Name:    schematic
************************************************************************

.SUBCKT CKAN2D4 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u2 net11 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u1 net11 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=195.00n m=1
MM_u3_2-M_u2 Z net11 VSS VSS nch l=60n w=195.00n m=1
MM_u3_3-M_u2 Z net11 VSS VSS nch l=60n w=195.00n m=1
MM_u2-M_u4 net33 A2 VSS VSS nch l=60n w=195.00n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=195.00n m=1
MM_u2-M_u3 net11 A1 net33 VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN2D2
* View Name:    schematic
************************************************************************

.SUBCKT AN2D2 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u3_1-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u2 net9 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u1 net9 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u4 net29 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u3 net9 A1 net29 VSS nch l=60n w=390.0n m=1
MM_u3_1-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2XD1
* View Name:    schematic
************************************************************************

.SUBCKT NR2XD1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 net13 A2 VDD VDD pch l=60n w=1.04u m=1
MMI1-M_u2 ZN A1 net13 VDD pch l=60n w=1.04u m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND2D2
* View Name:    schematic
************************************************************************

.SUBCKT ND2D2 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMU3_1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMU3_1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u4 net20 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_1-M_u3 ZN A1 net28 VSS nch l=60n w=390.0n m=1
MMU3_1-M_u4 net28 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_0-M_u3 ZN A1 net20 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA21D1
* View Name:    schematic
************************************************************************

.SUBCKT OA21D1 A1 A2 B VDD VSS Z
*.PININFO A1:I A2:I B:I Z:O VDD:B VSS:B
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMI9 net5 A1 net1 VDD pch l=60n w=520.0n m=1
MM_u2 net5 B VDD VDD pch l=60n w=520.0n m=1
MMI7 net1 A2 VDD VDD pch l=60n w=520.0n m=1
MMI6 net24 B VSS VSS nch l=60n w=390.0n m=1
MMI11 net5 A1 net24 VSS nch l=60n w=390.0n m=1
MMI12 net5 A2 net24 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI22D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI3 ZN B1 net1 VSS nch l=60n w=390.0n m=1
MMI9 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MMI10 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MMI8 net1 B2 VSS VSS nch l=60n w=390.0n m=1
MM_u3 net20 A2 ZN VDD pch l=60n w=520.0n m=1
MM_u5 VDD B2 net20 VDD pch l=60n w=520.0n m=1
MM_u2 net20 A1 ZN VDD pch l=60n w=520.0n m=1
MM_u4 VDD B1 net20 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO22D1
* View Name:    schematic
************************************************************************

.SUBCKT AO22D1 A1 A2 B1 B2 VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I Z:O VDD:B VSS:B
MMI20-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI29 net13 A2 VSS VSS nch l=60n w=390.0n m=1
MMI22 net9 B2 VSS VSS nch l=60n w=390.0n m=1
MMI28 net5 A1 net13 VSS nch l=60n w=390.0n m=1
MMI21 net5 B1 net9 VSS nch l=60n w=390.0n m=1
MMI17 net25 B1 VDD VDD pch l=60n w=520.0n m=1
MMI19 net5 A1 net25 VDD pch l=60n w=520.0n m=1
MMI18 net5 A2 net25 VDD pch l=60n w=520.0n m=1
MMI15 net25 B2 VDD VDD pch l=60n w=520.0n m=1
MMI20-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI22D2
* View Name:    schematic
************************************************************************

.SUBCKT AOI22D2 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI11 VDD B2 net5 VDD pch l=60n w=1.04u m=1
MMI23 VDD B1 net5 VDD pch l=60n w=1.04u m=1
MMI25 net5 A1 ZN VDD pch l=60n w=1.04u m=1
MMI24 net5 A2 ZN VDD pch l=60n w=1.04u m=1
MMI19_1 ZN A1 net29 VSS nch l=60n w=390.0n m=1
MMI15_1 net28 B2 VSS VSS nch l=60n w=390.0n m=1
MMI16_0 ZN B1 net33 VSS nch l=60n w=390.0n m=1
MMI15_0 net33 B2 VSS VSS nch l=60n w=390.0n m=1
MMI20_1 net29 A2 VSS VSS nch l=60n w=390.0n m=1
MMI16_1 ZN B1 net28 VSS nch l=60n w=390.0n m=1
MMI19_0 ZN A1 net24 VSS nch l=60n w=390.0n m=1
MMI20_0 net24 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI222D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI222D1 A1 A2 B1 B2 C1 C2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C1:I C2:I ZN:O VDD:B VSS:B
MM_u3 net9 A2 ZN VDD pch l=60n w=520.0n m=1
MMU22 VDD C1 net20 VDD pch l=60n w=520.0n m=1
MM_u5 net20 B2 net9 VDD pch l=60n w=520.0n m=1
MM_u2 net9 A1 ZN VDD pch l=60n w=520.0n m=1
MMU27 VDD C2 net20 VDD pch l=60n w=520.0n m=1
MM_u4 net20 B1 net9 VDD pch l=60n w=520.0n m=1
MMI6-M_u11 net36 A2 VSS VSS nch l=60n w=390.0n m=1
MMI7-M_u11 net28 B2 VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u10 ZN C1 net29 VSS nch l=60n w=390.0n m=1
MMI6-M_u10 ZN A1 net36 VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net29 C2 VSS VSS nch l=60n w=390.0n m=1
MMI7-M_u10 ZN B1 net28 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IOA21D1
* View Name:    schematic
************************************************************************

.SUBCKT IOA21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMU35-M_u2 net5 A2 VDD VDD pch l=60n w=260.0n m=1
MMU36-M_u1 ZN B VDD VDD pch l=60n w=520.0n m=1
MMU35-M_u1 net5 A1 VDD VDD pch l=60n w=260.0n m=1
MMU36-M_u2 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMU35-M_u4 net29 A2 VSS VSS nch l=60n w=195.00n m=1
MMU35-M_u3 net5 A1 net29 VSS nch l=60n w=195.00n m=1
MMU36-M_u3 ZN B net24 VSS nch l=60n w=390.0n m=1
MMU36-M_u4 net24 net5 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND3D2
* View Name:    schematic
************************************************************************

.SUBCKT ND3D2 A1 A2 A3 VDD VSS ZN
*.PININFO A1:I A2:I A3:I ZN:O VDD:B VSS:B
MMI0_0-M_u3 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI0_0-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u3 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI0_0-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u5 net44 A2 net37 VSS nch l=60n w=390.0n m=1
MMI0_1-M_u4 ZN A1 net44 VSS nch l=60n w=390.0n m=1
MMI0_1-M_u6 net37 A3 VSS VSS nch l=60n w=390.0n m=1
MMI0_0-M_u6 net33 A3 VSS VSS nch l=60n w=390.0n m=1
MMI0_0-M_u5 net29 A2 net33 VSS nch l=60n w=390.0n m=1
MMI0_0-M_u4 ZN A1 net29 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI221D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI221D1 A1 A2 B1 B2 C VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C:I ZN:O VDD:B VSS:B
MM_u3 net9 A2 ZN VDD pch l=60n w=520.0n m=1
MMU22 VDD C net5 VDD pch l=60n w=520.0n m=1
MM_u2 net9 A1 ZN VDD pch l=60n w=520.0n m=1
MM_u5 net5 B2 net9 VDD pch l=60n w=520.0n m=1
MM_u4 net5 B1 net9 VDD pch l=60n w=520.0n m=1
MMI1-M_u10 ZN A1 net29 VSS nch l=60n w=390.0n m=1
MMI17-M_u10 ZN B1 net36 VSS nch l=60n w=390.0n m=1
MMI1-M_u11 net29 A2 VSS VSS nch l=60n w=390.0n m=1
MMU20 ZN C VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net36 B2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND4D1
* View Name:    schematic
************************************************************************

.SUBCKT ND4D1 A1 A2 A3 A4 VDD VSS ZN
*.PININFO A1:I A2:I A3:I A4:I ZN:O VDD:B VSS:B
MMI3 net13 A2 net9 VSS nch l=60n w=390.0n m=1
MMI4 net9 A3 net1 VSS nch l=60n w=390.0n m=1
MMU53 ZN A1 net13 VSS nch l=60n w=390.0n m=1
MMI5 net1 A4 VSS VSS nch l=60n w=390.0n m=1
MMI1 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI2 ZN A4 VDD VDD pch l=60n w=520.0n m=1
MMI0 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI7 ZN A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO211D1
* View Name:    schematic
************************************************************************

.SUBCKT AO211D1 A1 A2 B C VDD VSS Z
*.PININFO A1:I A2:I B:I C:I Z:O VDD:B VSS:B
MM_u12 net5 C VSS VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI12-M_u10 net5 A1 net1 VSS nch l=60n w=390.0n m=1
MM_u13 net5 B VSS VSS nch l=60n w=390.0n m=1
MMI12-M_u11 net1 A2 VSS VSS nch l=60n w=390.0n m=1
MMI16-MI12 net33 B net25 VDD pch l=60n w=520.0n m=1
MM_u3 net33 A1 net5 VDD pch l=60n w=520.0n m=1
MMI0 net33 A2 net5 VDD pch l=60n w=520.0n m=1
MMI16-MI13 net25 C VDD VDD pch l=60n w=520.0n m=1
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI211D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI211D1 A1 A2 B C VDD VSS ZN
*.PININFO A1:I A2:I B:I C:I ZN:O VDD:B VSS:B
MMI17-M_u10 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MM_u12 ZN C VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u13 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI19-MI12 net25 B net32 VDD pch l=60n w=520.0n m=1
MM_u3 net25 A1 ZN VDD pch l=60n w=520.0n m=1
MMI19-MI13 net32 C VDD VDD pch l=60n w=520.0n m=1
MM_u2 net25 A2 ZN VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND4D2
* View Name:    schematic
************************************************************************

.SUBCKT ND4D2 A1 A2 A3 A4 VDD VSS ZN
*.PININFO A1:I A2:I A3:I A4:I ZN:O VDD:B VSS:B
MMU53_1 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MMI11_0 net20 A3 net13 VSS nch l=60n w=390.0n m=1
MMI12_1 net13 A4 VSS VSS nch l=60n w=390.0n m=1
MMI9_1 net5 A2 net20 VSS nch l=60n w=390.0n m=1
MMI12_0 net13 A4 VSS VSS nch l=60n w=390.0n m=1
MMU53_0 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MMI9_0 net5 A2 net20 VSS nch l=60n w=390.0n m=1
MMI11_1 net20 A3 net13 VSS nch l=60n w=390.0n m=1
MMI7_1 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI7_0 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI2_0 ZN A4 VDD VDD pch l=60n w=520.0n m=1
MMI6_1 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI2_1 ZN A4 VDD VDD pch l=60n w=520.0n m=1
MMI8_1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI6_0 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI8_0 ZN A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO211D2
* View Name:    schematic
************************************************************************

.SUBCKT AO211D2 A1 A2 B C VDD VSS Z
*.PININFO A1:I A2:I B:I C:I Z:O VDD:B VSS:B
MM_u3 net9 A1 net33 VDD pch l=60n w=520.0n m=1
MMI16-MI12 net9 B net20 VDD pch l=60n w=520.0n m=1
MMI8_0-M_u3 Z net33 VDD VDD pch l=60n w=520.0n m=1
MMI0 net9 A2 net33 VDD pch l=60n w=520.0n m=1
MMI8_1-M_u3 Z net33 VDD VDD pch l=60n w=520.0n m=1
MMI16-MI13 net20 C VDD VDD pch l=60n w=520.0n m=1
MMI8_1-M_u2 Z net33 VSS VSS nch l=60n w=390.0n m=1
MM_u12 net33 C VSS VSS nch l=60n w=390.0n m=1
MMI8_0-M_u2 Z net33 VSS VSS nch l=60n w=390.0n m=1
MMI12-M_u10 net33 A1 net25 VSS nch l=60n w=390.0n m=1
MM_u13 net33 B VSS VSS nch l=60n w=390.0n m=1
MMI12-M_u11 net25 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO211D4
* View Name:    schematic
************************************************************************

.SUBCKT AO211D4 A1 A2 B C VDD VSS Z
*.PININFO A1:I A2:I B:I C:I Z:O VDD:B VSS:B
MMI2 net5 A2 net67 VDD pch l=60n w=1.04u m=1
MMI8_3-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u3 net5 A1 net67 VDD pch l=60n w=1.04u m=1
MMI8_0-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MMI16_0-MI13 net21 C VDD VDD pch l=60n w=520.0n m=1
MMI8_2-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MMI16_1-MI12 net5 B net9 VDD pch l=60n w=520.0n m=1
MMI16_1-MI13 net9 C VDD VDD pch l=60n w=520.0n m=1
MMI16_0-MI12 net5 B net21 VDD pch l=60n w=520.0n m=1
MMI8_1-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MMI8_3-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MMI8_1-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MMI12_1-M_u11 net72 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u12_1 net67 C VSS VSS nch l=60n w=390.0n m=1
MMI12_1-M_u10 net67 A1 net72 VSS nch l=60n w=390.0n m=1
MMI8_0-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u12_0 net67 C VSS VSS nch l=60n w=390.0n m=1
MMI12_0-M_u10 net67 A1 net45 VSS nch l=60n w=390.0n m=1
MMI8_2-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u13_0 net67 B VSS VSS nch l=60n w=390.0n m=1
MMI12_0-M_u11 net45 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u13_1 net67 B VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2D3
* View Name:    schematic
************************************************************************

.SUBCKT CKND2D3 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1_1-M_u3 ZN A1 net24 VSS nch l=60n w=390.0n m=1
MMI1_1-M_u4 net24 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u4 net13 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u3 ZN A1 net13 VSS nch l=60n w=390.0n m=1
MMI1_0-M_u4 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u3 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MMI1_2-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI1_1-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI1_0-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI1_2-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI1_0-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI1_1-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN3D2
* View Name:    schematic
************************************************************************

.SUBCKT AN3D2 A1 A2 A3 VDD VSS Z
*.PININFO A1:I A2:I A3:I Z:O VDD:B VSS:B
MM_u3_1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u4-M_u6 net13 A3 VSS VSS nch l=60n w=390.0n m=1
MM_u4-M_u5 net9 A2 net13 VSS nch l=60n w=390.0n m=1
MM_u4-M_u4 net5 A1 net9 VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u4-M_u3 net5 A3 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u4-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u4-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2D2
* View Name:    schematic
************************************************************************

.SUBCKT CKND2D2 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI0_0-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI0_1-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI0_0-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI0_1-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI0_1-M_u4 net24 A2 VSS VSS nch l=60n w=390.0n m=1
MMI0_0-M_u3 ZN A1 net17 VSS nch l=60n w=390.0n m=1
MMI0_1-M_u3 ZN A1 net24 VSS nch l=60n w=390.0n m=1
MMI0_0-M_u4 net17 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKAN2D2
* View Name:    schematic
************************************************************************

.SUBCKT CKAN2D2 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u2-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=1.04u m=1
MM_u2-M_u4 net21 A2 VSS VSS nch l=60n w=195.00n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u3 net5 A1 net21 VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI221D2
* View Name:    schematic
************************************************************************

.SUBCKT AOI221D2 A1 A2 B1 B2 C VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C:I ZN:O VDD:B VSS:B
MMI11 net9 A2 ZN VDD pch l=60n w=1.04u m=1
MMU22 VDD C net5 VDD pch l=60n w=1.04u m=1
MMI12 net9 A1 ZN VDD pch l=60n w=1.04u m=1
MMI9 net5 B2 net9 VDD pch l=60n w=1.04u m=1
MMI10 net5 B1 net9 VDD pch l=60n w=1.04u m=1
MMI17_1-M_u10 ZN B1 net60 VSS nch l=60n w=390.0n m=1
MMI17_0-M_u11 net53 B2 VSS VSS nch l=60n w=390.0n m=1
MMI17_0-M_u10 ZN B1 net53 VSS nch l=60n w=390.0n m=1
MMU20_1 ZN C VSS VSS nch l=60n w=390.0n m=1
MMI8_0-M_u10 ZN A1 net44 VSS nch l=60n w=390.0n m=1
MMI8_1-M_u11 net37 A2 VSS VSS nch l=60n w=390.0n m=1
MMI8_1-M_u10 ZN A1 net37 VSS nch l=60n w=390.0n m=1
MMI8_0-M_u11 net44 A2 VSS VSS nch l=60n w=390.0n m=1
MMU20_0 ZN C VSS VSS nch l=60n w=390.0n m=1
MMI17_1-M_u11 net60 B2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI221D4
* View Name:    schematic
************************************************************************

.SUBCKT AOI221D4 A1 A2 B1 B2 C VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C:I ZN:O VDD:B VSS:B
MM_u3 net37 A2 net20 VDD pch l=60n w=520.0n m=1
MMI7-M_u3 ZN net79 VDD VDD pch l=60n w=520.0n m=1
MMI6-M_u3 ZN net79 VDD VDD pch l=60n w=520.0n m=1
MMU22 VDD C net9 VDD pch l=60n w=520.0n m=1
MMI4-M_u3 ZN net79 VDD VDD pch l=60n w=520.0n m=1
MM_u2 net37 A1 net20 VDD pch l=60n w=520.0n m=1
MM_u5 net9 B2 net37 VDD pch l=60n w=520.0n m=1
MM_u4 net9 B1 net37 VDD pch l=60n w=520.0n m=1
MMI5-M_u3 ZN net79 VDD VDD pch l=60n w=520.0n m=1
MMI15-M_u3 net79 net20 VDD VDD pch l=60n w=520.0n m=1
MMI5-M_u2 ZN net79 VSS VSS nch l=60n w=390.0n m=1
MMI6-M_u2 ZN net79 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u10 net20 A1 net72 VSS nch l=60n w=390.0n m=1
MMI15-M_u2 net79 net20 VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u10 net20 B1 net45 VSS nch l=60n w=390.0n m=1
MMI7-M_u2 ZN net79 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u11 net72 A2 VSS VSS nch l=60n w=390.0n m=1
MMU20 net20 C VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net45 B2 VSS VSS nch l=60n w=390.0n m=1
MMI4-M_u2 ZN net79 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO221D1
* View Name:    schematic
************************************************************************

.SUBCKT AO221D1 A1 A2 B1 B2 C VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C:I Z:O VDD:B VSS:B
MMI1-M_u10 net5 A1 net9 VSS nch l=60n w=390.0n m=1
MMI17-M_u10 net5 B1 net20 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u11 net9 A2 VSS VSS nch l=60n w=390.0n m=1
MMU20 net5 C VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net20 B2 VSS VSS nch l=60n w=390.0n m=1
MMI5 net44 A1 net5 VDD pch l=60n w=520.0n m=1
MMI2 net33 B2 net44 VDD pch l=60n w=520.0n m=1
MMU22 VDD C net33 VDD pch l=60n w=520.0n m=1
MMI3 net33 B1 net44 VDD pch l=60n w=520.0n m=1
MMI4 net44 A2 net5 VDD pch l=60n w=520.0n m=1
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO221D4
* View Name:    schematic
************************************************************************

.SUBCKT AO221D4 A1 A2 B1 B2 C VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C:I Z:O VDD:B VSS:B
MMI17_1-M_u10 net5 B1 net1 VSS nch l=60n w=390.0n m=1
MMI17_0-M_u11 net49 B2 VSS VSS nch l=60n w=390.0n m=1
MMI17_0-M_u10 net5 B1 net49 VSS nch l=60n w=390.0n m=1
MMI8_3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u10 net5 A1 net9 VSS nch l=60n w=390.0n m=1
MMI8_1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU20_1 net5 C VSS VSS nch l=60n w=390.0n m=1
MMI1_1-M_u11 net25 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_1-M_u10 net5 A1 net25 VSS nch l=60n w=390.0n m=1
MMI8_0-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI8_2-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u11 net9 A2 VSS VSS nch l=60n w=390.0n m=1
MMU20_0 net5 C VSS VSS nch l=60n w=390.0n m=1
MMI17_1-M_u11 net1 B2 VSS VSS nch l=60n w=390.0n m=1
MMI13 net72 A2 net5 VDD pch l=60n w=1.04u m=1
MMI8_3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMI8_0-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMI11 net69 B2 net72 VDD pch l=60n w=1.04u m=1
MMI14 net72 A1 net5 VDD pch l=60n w=1.04u m=1
MMI12 net69 B1 net72 VDD pch l=60n w=1.04u m=1
MMI8_2-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMI10 VDD C net69 VDD pch l=60n w=1.04u m=1
MMI8_1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO221D2
* View Name:    schematic
************************************************************************

.SUBCKT AO221D2 A1 A2 B1 B2 C VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C:I Z:O VDD:B VSS:B
MMI8_1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u10 net5 A1 net9 VSS nch l=60n w=390.0n m=1
MMI17-M_u10 net5 B1 net20 VSS nch l=60n w=390.0n m=1
MMI8_0-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u11 net9 A2 VSS VSS nch l=60n w=390.0n m=1
MMU20 net5 C VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net20 B2 VSS VSS nch l=60n w=390.0n m=1
MMI5 net33 A1 net5 VDD pch l=60n w=520.0n m=1
MMI2 net44 B2 net33 VDD pch l=60n w=520.0n m=1
MMI8_0-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU22 VDD C net44 VDD pch l=60n w=520.0n m=1
MMI3 net44 B1 net33 VDD pch l=60n w=520.0n m=1
MMI4 net33 A2 net5 VDD pch l=60n w=520.0n m=1
MMI8_1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD3
* View Name:    schematic
************************************************************************

.SUBCKT INVD3 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1_0-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_2-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_2-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2D2
* View Name:    schematic
************************************************************************

.SUBCKT INR2D2 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1_0-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u3 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU6-M_u2 net5 A1 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU6-M_u3 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMU1_0-M_u2 ZN B1 net36 VDD pch l=60n w=520.0n m=1
MMU1_0-M_u1 net36 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u1 net25 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u2 ZN B1 net25 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI211XD1
* View Name:    schematic
************************************************************************

.SUBCKT AOI211XD1 A1 A2 B C VDD VSS ZN
*.PININFO A1:I A2:I B:I C:I ZN:O VDD:B VSS:B
MMI17-M_u10 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MM_u12 ZN C VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u13 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI19-MI12 net25 B net17 VDD pch l=60n w=1.04u m=1
MMI1 net25 A2 ZN VDD pch l=60n w=1.04u m=1
MM_u3 net25 A1 ZN VDD pch l=60n w=1.04u m=1
MMI19-MI13 net17 C VDD VDD pch l=60n w=1.04u m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    TIEL
* View Name:    schematic
************************************************************************

.SUBCKT TIEL VDD VSS ZN
*.PININFO ZN:O VDD:B VSS:B
MM_u2 ZN net5 VSS VSS nch l=60n w=410.0n m=1
MM_u1 net5 net5 VDD VDD pch l=60n w=540.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    TIEH
* View Name:    schematic
************************************************************************

.SUBCKT TIEH VDD VSS Z
*.PININFO Z:O VDD:B VSS:B
MM_u2 net7 net7 VSS VSS nch l=60n w=410.0n m=1
MM_u1 Z net7 VDD VDD pch l=60n w=540.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD8
* View Name:    schematic
************************************************************************

.SUBCKT CKBD8 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MMU21_7 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_5 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_4 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_6 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU23_7 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_5 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_4 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net5 I VSS VSS nch l=60n w=780.0n m=1
MMU23_6 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net5 VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD4
* View Name:    schematic
************************************************************************

.SUBCKT CKBD4 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u15_1 net11 I VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net11 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net11 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net11 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net11 VSS VSS nch l=60n w=310.0n m=1
MM_u15_0 net11 I VSS VSS nch l=60n w=310.0n m=1
MMU21_0 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net11 I VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net11 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net11 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKLNQD6
* View Name:    schematic
************************************************************************

.SUBCKT CKLNQD6 CP E Q TE VDD VSS
*.PININFO CP:I E:I TE:I Q:O VDD:B VSS:B
MMU75_2-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMU16 net19 net67 net1 VDD pch l=60n w=480.0n m=1
MMU82-M_u3 net67 net63 VDD VDD pch l=60n w=260.0n m=1
MMU75_0-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMU75_5-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI86_0-M_u1 net123 net97 VDD VDD pch l=60n w=350.0n m=1
MMI86_1-M_u1 net123 net97 VDD VDD pch l=60n w=350.0n m=1
MMI86_0-M_u2 net123 CP VDD VDD pch l=60n w=350.0n m=1
MMU81-M_u3 net63 CP VDD VDD pch l=60n w=260.0n m=1
MMU75_4-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI86_1-M_u2 net123 CP VDD VDD pch l=60n w=350.0n m=1
MMI81 net25 TE VDD VDD pch l=60n w=480.0n m=1
MMU75_3-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI80-M_u3 net97 net19 VDD VDD pch l=60n w=285.00n m=1
MMI90 net13 net63 net19 VDD pch l=60n w=200n m=1
MMU75_1-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI88 VDD net97 net13 VDD pch l=60n w=200n m=1
MMU17 net1 E net25 VDD pch l=60n w=480.0n m=1
MMU75_5-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMU75_2-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMU75_4-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMI86_1-M_u3 net123 net97 net132 VSS nch l=60n w=215.00n m=1
MMI87 net125 E VSS VSS nch l=60n w=270.0n m=1
MMU75_1-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMI82 net19 net63 net125 VSS nch l=60n w=270.0n m=1
MMU75_0-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMI89 net125 TE VSS VSS nch l=60n w=270.0n m=1
MMU82-M_u2 net67 net63 VSS VSS nch l=60n w=195.00n m=1
MMU75_3-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMI80-M_u2 net97 net19 VSS VSS nch l=60n w=200n m=1
MMI86_0-M_u3 net123 net97 net96 VSS nch l=60n w=215.00n m=1
MMI91 net84 net67 net19 VSS nch l=60n w=200n m=1
MMU81-M_u2 net63 CP VSS VSS nch l=60n w=195.00n m=1
MMI92 VSS net97 net84 VSS nch l=60n w=200n m=1
MMI86_1-M_u4 net132 CP VSS VSS nch l=60n w=215.00n m=1
MMI86_0-M_u4 net96 CP VSS VSS nch l=60n w=215.00n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    fanout_WIDTH64
* View Name:    schematic
************************************************************************

.SUBCKT fanout_WIDTH64 in<63> in<62> in<61> in<60> in<59> in<58> in<57> in<56> 
+ in<55> in<54> in<53> in<52> in<51> in<50> in<49> in<48> in<47> in<46> in<45> 
+ in<44> in<43> in<42> in<41> in<40> in<39> in<38> in<37> in<36> in<35> in<34> 
+ in<33> in<32> in<31> in<30> in<29> in<28> in<27> in<26> in<25> in<24> in<23> 
+ in<22> in<21> in<20> in<19> in<18> in<17> in<16> in<15> in<14> in<13> in<12> 
+ in<11> in<10> in<9> in<8> in<7> in<6> in<5> in<4> in<3> in<2> in<1> in<0> 
+ outA<63> outA<62> outA<61> outA<60> outA<59> outA<58> outA<57> outA<56> 
+ outA<55> outA<54> outA<53> outA<52> outA<51> outA<50> outA<49> outA<48> 
+ outA<47> outA<46> outA<45> outA<44> outA<43> outA<42> outA<41> outA<40> 
+ outA<39> outA<38> outA<37> outA<36> outA<35> outA<34> outA<33> outA<32> 
+ outA<31> outA<30> outA<29> outA<28> outA<27> outA<26> outA<25> outA<24> 
+ outA<23> outA<22> outA<21> outA<20> outA<19> outA<18> outA<17> outA<16> 
+ outA<15> outA<14> outA<13> outA<12> outA<11> outA<10> outA<9> outA<8> 
+ outA<7> outA<6> outA<5> outA<4> outA<3> outA<2> outA<1> outA<0> outB<63> 
+ outB<62> outB<61> outB<60> outB<59> outB<58> outB<57> outB<56> outB<55> 
+ outB<54> outB<53> outB<52> outB<51> outB<50> outB<49> outB<48> outB<47> 
+ outB<46> outB<45> outB<44> outB<43> outB<42> outB<41> outB<40> outB<39> 
+ outB<38> outB<37> outB<36> outB<35> outB<34> outB<33> outB<32> outB<31> 
+ outB<30> outB<29> outB<28> outB<27> outB<26> outB<25> outB<24> outB<23> 
+ outB<22> outB<21> outB<20> outB<19> outB<18> outB<17> outB<16> outB<15> 
+ outB<14> outB<13> outB<12> outB<11> outB<10> outB<9> outB<8> outB<7> outB<6> 
+ outB<5> outB<4> outB<3> outB<2> outB<1> outB<0> outC<63> outC<62> outC<61> 
+ outC<60> outC<59> outC<58> outC<57> outC<56> outC<55> outC<54> outC<53> 
+ outC<52> outC<51> outC<50> outC<49> outC<48> outC<47> outC<46> outC<45> 
+ outC<44> outC<43> outC<42> outC<41> outC<40> outC<39> outC<38> outC<37> 
+ outC<36> outC<35> outC<34> outC<33> outC<32> outC<31> outC<30> outC<29> 
+ outC<28> outC<27> outC<26> outC<25> outC<24> outC<23> outC<22> outC<21> 
+ outC<20> outC<19> outC<18> outC<17> outC<16> outC<15> outC<14> outC<13> 
+ outC<12> outC<11> outC<10> outC<9> outC<8> outC<7> outC<6> outC<5> outC<4> 
+ outC<3> outC<2> outC<1> outC<0>
*.PININFO in<63>:I in<62>:I in<61>:I in<60>:I in<59>:I in<58>:I in<57>:I 
*.PININFO in<56>:I in<55>:I in<54>:I in<53>:I in<52>:I in<51>:I in<50>:I 
*.PININFO in<49>:I in<48>:I in<47>:I in<46>:I in<45>:I in<44>:I in<43>:I 
*.PININFO in<42>:I in<41>:I in<40>:I in<39>:I in<38>:I in<37>:I in<36>:I 
*.PININFO in<35>:I in<34>:I in<33>:I in<32>:I in<31>:I in<30>:I in<29>:I 
*.PININFO in<28>:I in<27>:I in<26>:I in<25>:I in<24>:I in<23>:I in<22>:I 
*.PININFO in<21>:I in<20>:I in<19>:I in<18>:I in<17>:I in<16>:I in<15>:I 
*.PININFO in<14>:I in<13>:I in<12>:I in<11>:I in<10>:I in<9>:I in<8>:I in<7>:I 
*.PININFO in<6>:I in<5>:I in<4>:I in<3>:I in<2>:I in<1>:I in<0>:I outA<63>:O 
*.PININFO outA<62>:O outA<61>:O outA<60>:O outA<59>:O outA<58>:O outA<57>:O 
*.PININFO outA<56>:O outA<55>:O outA<54>:O outA<53>:O outA<52>:O outA<51>:O 
*.PININFO outA<50>:O outA<49>:O outA<48>:O outA<47>:O outA<46>:O outA<45>:O 
*.PININFO outA<44>:O outA<43>:O outA<42>:O outA<41>:O outA<40>:O outA<39>:O 
*.PININFO outA<38>:O outA<37>:O outA<36>:O outA<35>:O outA<34>:O outA<33>:O 
*.PININFO outA<32>:O outA<31>:O outA<30>:O outA<29>:O outA<28>:O outA<27>:O 
*.PININFO outA<26>:O outA<25>:O outA<24>:O outA<23>:O outA<22>:O outA<21>:O 
*.PININFO outA<20>:O outA<19>:O outA<18>:O outA<17>:O outA<16>:O outA<15>:O 
*.PININFO outA<14>:O outA<13>:O outA<12>:O outA<11>:O outA<10>:O outA<9>:O 
*.PININFO outA<8>:O outA<7>:O outA<6>:O outA<5>:O outA<4>:O outA<3>:O 
*.PININFO outA<2>:O outA<1>:O outA<0>:O outB<63>:O outB<62>:O outB<61>:O 
*.PININFO outB<60>:O outB<59>:O outB<58>:O outB<57>:O outB<56>:O outB<55>:O 
*.PININFO outB<54>:O outB<53>:O outB<52>:O outB<51>:O outB<50>:O outB<49>:O 
*.PININFO outB<48>:O outB<47>:O outB<46>:O outB<45>:O outB<44>:O outB<43>:O 
*.PININFO outB<42>:O outB<41>:O outB<40>:O outB<39>:O outB<38>:O outB<37>:O 
*.PININFO outB<36>:O outB<35>:O outB<34>:O outB<33>:O outB<32>:O outB<31>:O 
*.PININFO outB<30>:O outB<29>:O outB<28>:O outB<27>:O outB<26>:O outB<25>:O 
*.PININFO outB<24>:O outB<23>:O outB<22>:O outB<21>:O outB<20>:O outB<19>:O 
*.PININFO outB<18>:O outB<17>:O outB<16>:O outB<15>:O outB<14>:O outB<13>:O 
*.PININFO outB<12>:O outB<11>:O outB<10>:O outB<9>:O outB<8>:O outB<7>:O 
*.PININFO outB<6>:O outB<5>:O outB<4>:O outB<3>:O outB<2>:O outB<1>:O 
*.PININFO outB<0>:O outC<63>:O outC<62>:O outC<61>:O outC<60>:O outC<59>:O 
*.PININFO outC<58>:O outC<57>:O outC<56>:O outC<55>:O outC<54>:O outC<53>:O 
*.PININFO outC<52>:O outC<51>:O outC<50>:O outC<49>:O outC<48>:O outC<47>:O 
*.PININFO outC<46>:O outC<45>:O outC<44>:O outC<43>:O outC<42>:O outC<41>:O 
*.PININFO outC<40>:O outC<39>:O outC<38>:O outC<37>:O outC<36>:O outC<35>:O 
*.PININFO outC<34>:O outC<33>:O outC<32>:O outC<31>:O outC<30>:O outC<29>:O 
*.PININFO outC<28>:O outC<27>:O outC<26>:O outC<25>:O outC<24>:O outC<23>:O 
*.PININFO outC<22>:O outC<21>:O outC<20>:O outC<19>:O outC<18>:O outC<17>:O 
*.PININFO outC<16>:O outC<15>:O outC<14>:O outC<13>:O outC<12>:O outC<11>:O 
*.PININFO outC<10>:O outC<9>:O outC<8>:O outC<7>:O outC<6>:O outC<5>:O 
*.PININFO outC<4>:O outC<3>:O outC<2>:O outC<1>:O outC<0>:O
*.CONNECT outB<46> in<46> 
*.CONNECT outB<1> in<1> 
*.CONNECT outA<55> in<55> 
*.CONNECT outA<12> in<12> 
*.CONNECT outC<53> in<53> 
*.CONNECT outA<2> in<2> 
*.CONNECT outC<42> in<42> 
*.CONNECT outA<36> in<36> 
*.CONNECT outA<42> in<42> 
*.CONNECT outC<1> in<1> 
*.CONNECT outC<43> in<43> 
*.CONNECT outC<34> in<34> 
*.CONNECT outA<49> in<49> 
*.CONNECT outC<33> in<33> 
*.CONNECT outC<45> in<45> 
*.CONNECT outA<21> in<21> 
*.CONNECT outB<32> in<32> 
*.CONNECT outA<33> in<33> 
*.CONNECT outB<7> in<7> 
*.CONNECT outB<59> in<59> 
*.CONNECT outB<27> in<27> 
*.CONNECT outC<41> in<41> 
*.CONNECT outA<1> in<1> 
*.CONNECT outB<25> in<25> 
*.CONNECT outB<13> in<13> 
*.CONNECT outB<30> in<30> 
*.CONNECT outC<22> in<22> 
*.CONNECT outB<62> in<62> 
*.CONNECT outA<25> in<25> 
*.CONNECT outC<4> in<4> 
*.CONNECT outA<56> in<56> 
*.CONNECT outC<61> in<61> 
*.CONNECT outA<22> in<22> 
*.CONNECT outB<61> in<61> 
*.CONNECT outC<11> in<11> 
*.CONNECT outA<24> in<24> 
*.CONNECT outB<17> in<17> 
*.CONNECT outA<43> in<43> 
*.CONNECT outA<14> in<14> 
*.CONNECT outC<62> in<62> 
*.CONNECT outC<38> in<38> 
*.CONNECT outC<39> in<39> 
*.CONNECT outC<50> in<50> 
*.CONNECT outC<54> in<54> 
*.CONNECT outC<59> in<59> 
*.CONNECT outA<53> in<53> 
*.CONNECT outA<57> in<57> 
*.CONNECT outA<17> in<17> 
*.CONNECT outB<21> in<21> 
*.CONNECT outA<45> in<45> 
*.CONNECT outB<63> in<63> 
*.CONNECT outB<31> in<31> 
*.CONNECT outC<23> in<23> 
*.CONNECT outC<49> in<49> 
*.CONNECT outA<7> in<7> 
*.CONNECT outB<54> in<54> 
*.CONNECT outA<29> in<29> 
*.CONNECT outB<15> in<15> 
*.CONNECT outC<21> in<21> 
*.CONNECT outA<37> in<37> 
*.CONNECT outA<58> in<58> 
*.CONNECT outC<56> in<56> 
*.CONNECT outA<46> in<46> 
*.CONNECT outC<31> in<31> 
*.CONNECT outA<10> in<10> 
*.CONNECT outC<37> in<37> 
*.CONNECT outB<12> in<12> 
*.CONNECT outC<52> in<52> 
*.CONNECT outC<14> in<14> 
*.CONNECT outB<0> in<0> 
*.CONNECT outC<55> in<55> 
*.CONNECT outA<18> in<18> 
*.CONNECT outA<27> in<27> 
*.CONNECT outA<9> in<9> 
*.CONNECT outA<16> in<16> 
*.CONNECT outB<4> in<4> 
*.CONNECT outB<11> in<11> 
*.CONNECT outB<48> in<48> 
*.CONNECT outA<19> in<19> 
*.CONNECT outB<18> in<18> 
*.CONNECT outB<28> in<28> 
*.CONNECT outC<51> in<51> 
*.CONNECT outB<40> in<40> 
*.CONNECT outB<39> in<39> 
*.CONNECT outA<6> in<6> 
*.CONNECT outB<41> in<41> 
*.CONNECT outA<38> in<38> 
*.CONNECT outB<34> in<34> 
*.CONNECT outA<59> in<59> 
*.CONNECT outB<42> in<42> 
*.CONNECT outB<58> in<58> 
*.CONNECT outC<46> in<46> 
*.CONNECT outA<20> in<20> 
*.CONNECT outB<24> in<24> 
*.CONNECT outC<6> in<6> 
*.CONNECT outC<3> in<3> 
*.CONNECT outB<52> in<52> 
*.CONNECT outC<0> in<0> 
*.CONNECT outC<5> in<5> 
*.CONNECT outA<60> in<60> 
*.CONNECT outB<56> in<56> 
*.CONNECT outA<39> in<39> 
*.CONNECT outB<51> in<51> 
*.CONNECT outC<16> in<16> 
*.CONNECT outB<3> in<3> 
*.CONNECT outA<41> in<41> 
*.CONNECT outC<60> in<60> 
*.CONNECT outC<10> in<10> 
*.CONNECT outB<44> in<44> 
*.CONNECT outB<36> in<36> 
*.CONNECT outC<25> in<25> 
*.CONNECT outB<60> in<60> 
*.CONNECT outB<33> in<33> 
*.CONNECT outC<28> in<28> 
*.CONNECT outA<4> in<4> 
*.CONNECT outA<48> in<48> 
*.CONNECT outB<38> in<38> 
*.CONNECT outB<35> in<35> 
*.CONNECT outC<35> in<35> 
*.CONNECT outB<20> in<20> 
*.CONNECT outA<26> in<26> 
*.CONNECT outC<17> in<17> 
*.CONNECT outC<12> in<12> 
*.CONNECT outA<28> in<28> 
*.CONNECT outA<62> in<62> 
*.CONNECT outC<13> in<13> 
*.CONNECT outA<23> in<23> 
*.CONNECT outB<49> in<49> 
*.CONNECT outB<10> in<10> 
*.CONNECT outC<9> in<9> 
*.CONNECT outB<53> in<53> 
*.CONNECT outB<22> in<22> 
*.CONNECT outC<63> in<63> 
*.CONNECT outB<2> in<2> 
*.CONNECT outC<30> in<30> 
*.CONNECT outA<52> in<52> 
*.CONNECT outB<45> in<45> 
*.CONNECT outA<32> in<32> 
*.CONNECT outA<61> in<61> 
*.CONNECT outA<13> in<13> 
*.CONNECT outB<6> in<6> 
*.CONNECT outA<30> in<30> 
*.CONNECT outA<34> in<34> 
*.CONNECT outA<35> in<35> 
*.CONNECT outA<47> in<47> 
*.CONNECT outC<7> in<7> 
*.CONNECT outC<8> in<8> 
*.CONNECT outB<16> in<16> 
*.CONNECT outC<2> in<2> 
*.CONNECT outC<48> in<48> 
*.CONNECT outB<5> in<5> 
*.CONNECT outB<9> in<9> 
*.CONNECT outB<23> in<23> 
*.CONNECT outC<24> in<24> 
*.CONNECT outA<15> in<15> 
*.CONNECT outC<15> in<15> 
*.CONNECT outA<31> in<31> 
*.CONNECT outB<29> in<29> 
*.CONNECT outC<26> in<26> 
*.CONNECT outC<19> in<19> 
*.CONNECT outA<11> in<11> 
*.CONNECT outA<3> in<3> 
*.CONNECT outC<32> in<32> 
*.CONNECT outB<14> in<14> 
*.CONNECT outB<57> in<57> 
*.CONNECT outB<50> in<50> 
*.CONNECT outB<19> in<19> 
*.CONNECT outC<29> in<29> 
*.CONNECT outA<40> in<40> 
*.CONNECT outA<63> in<63> 
*.CONNECT outC<27> in<27> 
*.CONNECT outA<50> in<50> 
*.CONNECT outB<26> in<26> 
*.CONNECT outB<8> in<8> 
*.CONNECT outC<44> in<44> 
*.CONNECT outC<47> in<47> 
*.CONNECT outC<36> in<36> 
*.CONNECT outA<5> in<5> 
*.CONNECT outB<37> in<37> 
*.CONNECT outA<8> in<8> 
*.CONNECT outC<57> in<57> 
*.CONNECT outA<44> in<44> 
*.CONNECT outB<47> in<47> 
*.CONNECT outC<58> in<58> 
*.CONNECT outC<18> in<18> 
*.CONNECT outA<54> in<54> 
*.CONNECT outB<55> in<55> 
*.CONNECT outC<40> in<40> 
*.CONNECT outA<51> in<51> 
*.CONNECT outB<43> in<43> 
*.CONNECT outA<0> in<0> 
*.CONNECT outC<20> in<20> 
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MAOI222D2
* View Name:    schematic
************************************************************************

.SUBCKT MAOI222D2 A B C VDD VSS ZN
*.PININFO A:I B:I C:I ZN:O VDD:B VSS:B
MMU20_1-M_u2 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU7 net25 B VSS VSS nch l=60n w=210.0n m=1
MMU8 net9 B net13 VSS nch l=60n w=210.0n m=1
MMU20_0-M_u2 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU6 net13 A net25 VSS nch l=60n w=390.0n m=1
MMU9 net9 A net13 VSS nch l=60n w=390.0n m=1
MMU19-M_u2 net5 net13 VSS VSS nch l=60n w=390.0n m=1
MMU10 net9 C VSS VSS nch l=60n w=210.0n m=1
MMU5 net61 A net13 VDD pch l=60n w=455.00n m=1
MMU1 net61 C VDD VDD pch l=60n w=455.00n m=1
MMU4 net61 B net13 VDD pch l=60n w=455.00n m=1
MMU20_1-M_u3 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMU19-M_u3 net5 net13 VDD VDD pch l=60n w=520.0n m=1
MMU2 net36 B VDD VDD pch l=60n w=455.00n m=1
MMU20_0-M_u3 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMU3 net13 A net36 VDD pch l=60n w=455.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MAOI222D1
* View Name:    schematic
************************************************************************

.SUBCKT MAOI222D1 A B C VDD VSS ZN
*.PININFO A:I B:I C:I ZN:O VDD:B VSS:B
MMI1 net5 B ZN VSS nch l=60n w=210.0n m=1
MMI4 net13 B VSS VSS nch l=60n w=210.0n m=1
MMU6 ZN A net13 VSS nch l=60n w=390.0n m=1
MMU9 net5 A ZN VSS nch l=60n w=390.0n m=1
MMI5 net5 C VSS VSS nch l=60n w=210.0n m=1
MMU5 net33 A ZN VDD pch l=60n w=455.00n m=1
MMU4 net33 B ZN VDD pch l=60n w=455.00n m=1
MMI3 net33 C VDD VDD pch l=60n w=455.00n m=1
MMI2 ZN A net28 VDD pch l=60n w=455.00n m=1
MMU2 net28 B VDD VDD pch l=60n w=455.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD1
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD1 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI2-M_u2 net5 I VSS VSS nch l=60n w=195.00n m=1
MMI1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI2-M_u3 net5 I VDD VDD pch l=60n w=260.0n m=1
MMI1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_275
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_275 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> 
+ inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> 
+ inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> 
+ out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I 
*.PININFO inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I 
*.PININFO inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I 
*.PININFO inC<2>:I inC<1>:I inC<0>:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg384 inA<2> inB<2> inC<2> VDD VSS n_11 / MAOI222D2
Xg386 inA<0> inB<0> inC<0> VDD VSS n_9 / MAOI222D2
Xg395 inA<3> inB<3> inC<3> VDD VSS n_0 / MAOI222D2
Xg385 inA<6> inB<6> inC<6> VDD VSS n_10 / MAOI222D1
Xg387 inA<4> inB<4> inC<4> VDD VSS n_8 / MAOI222D1
Xg392 inA<5> inB<5> inC<5> VDD VSS n_3 / MAOI222D1
Xg393 inA<7> inB<7> inC<7> VDD VSS n_2 / MAOI222D1
Xg394 inA<1> inB<1> inC<1> VDD VSS out<1> / MAOI222D1
Xg380 n_11 VDD VSS out<2> / INVD3
Xg381 FE_OFN409_n_10 VDD VSS out<6> / INVD3
Xg382 n_9 VDD VSS out<0> / INVD3
Xg388 FE_OFN407_n_3 VDD VSS out<5> / INVD3
Xg389 FE_OFN406_n_2 VDD VSS out<7> / INVD3
Xg391 n_0 VDD VSS out<3> / INVD3
Xg383 FE_OFN408_n_8 VDD VSS out<4> / CKND1
XFE_OFC409_n_10 n_10 VDD VSS FE_OFN409_n_10 / BUFFD1
XFE_OFC408_n_8 n_8 VDD VSS FE_OFN408_n_8 / BUFFD1
XFE_OFC407_n_3 n_3 VDD VSS FE_OFN407_n_3 / BUFFD1
XFE_OFC406_n_2 n_2 VDD VSS FE_OFN406_n_2 / BUFFD1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD4
* View Name:    schematic
************************************************************************

.SUBCKT INVD4 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1_0-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_3-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_2-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_3-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_2-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD1
* View Name:    schematic
************************************************************************

.SUBCKT INVD1 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD6
* View Name:    schematic
************************************************************************

.SUBCKT INVD6 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1_5-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_3-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_4-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_2-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_4-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_5-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_3-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_2-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND4
* View Name:    schematic
************************************************************************

.SUBCKT CKND4 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_3 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_2 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_3 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_2 ZN I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND3
* View Name:    schematic
************************************************************************

.SUBCKT CKND3 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_2 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_2 ZN I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD3
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD3 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD2
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD2 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH256
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH256 VDD VSS inA<255> inA<254> inA<253> inA<252> 
+ inA<251> inA<250> inA<249> inA<248> inA<247> inA<246> inA<245> inA<244> 
+ inA<243> inA<242> inA<241> inA<240> inA<239> inA<238> inA<237> inA<236> 
+ inA<235> inA<234> inA<233> inA<232> inA<231> inA<230> inA<229> inA<228> 
+ inA<227> inA<226> inA<225> inA<224> inA<223> inA<222> inA<221> inA<220> 
+ inA<219> inA<218> inA<217> inA<216> inA<215> inA<214> inA<213> inA<212> 
+ inA<211> inA<210> inA<209> inA<208> inA<207> inA<206> inA<205> inA<204> 
+ inA<203> inA<202> inA<201> inA<200> inA<199> inA<198> inA<197> inA<196> 
+ inA<195> inA<194> inA<193> inA<192> inA<191> inA<190> inA<189> inA<188> 
+ inA<187> inA<186> inA<185> inA<184> inA<183> inA<182> inA<181> inA<180> 
+ inA<179> inA<178> inA<177> inA<176> inA<175> inA<174> inA<173> inA<172> 
+ inA<171> inA<170> inA<169> inA<168> inA<167> inA<166> inA<165> inA<164> 
+ inA<163> inA<162> inA<161> inA<160> inA<159> inA<158> inA<157> inA<156> 
+ inA<155> inA<154> inA<153> inA<152> inA<151> inA<150> inA<149> inA<148> 
+ inA<147> inA<146> inA<145> inA<144> inA<143> inA<142> inA<141> inA<140> 
+ inA<139> inA<138> inA<137> inA<136> inA<135> inA<134> inA<133> inA<132> 
+ inA<131> inA<130> inA<129> inA<128> inA<127> inA<126> inA<125> inA<124> 
+ inA<123> inA<122> inA<121> inA<120> inA<119> inA<118> inA<117> inA<116> 
+ inA<115> inA<114> inA<113> inA<112> inA<111> inA<110> inA<109> inA<108> 
+ inA<107> inA<106> inA<105> inA<104> inA<103> inA<102> inA<101> inA<100> 
+ inA<99> inA<98> inA<97> inA<96> inA<95> inA<94> inA<93> inA<92> inA<91> 
+ inA<90> inA<89> inA<88> inA<87> inA<86> inA<85> inA<84> inA<83> inA<82> 
+ inA<81> inA<80> inA<79> inA<78> inA<77> inA<76> inA<75> inA<74> inA<73> 
+ inA<72> inA<71> inA<70> inA<69> inA<68> inA<67> inA<66> inA<65> inA<64> 
+ inA<63> inA<62> inA<61> inA<60> inA<59> inA<58> inA<57> inA<56> inA<55> 
+ inA<54> inA<53> inA<52> inA<51> inA<50> inA<49> inA<48> inA<47> inA<46> 
+ inA<45> inA<44> inA<43> inA<42> inA<41> inA<40> inA<39> inA<38> inA<37> 
+ inA<36> inA<35> inA<34> inA<33> inA<32> inA<31> inA<30> inA<29> inA<28> 
+ inA<27> inA<26> inA<25> inA<24> inA<23> inA<22> inA<21> inA<20> inA<19> 
+ inA<18> inA<17> inA<16> inA<15> inA<14> inA<13> inA<12> inA<11> inA<10> 
+ inA<9> inA<8> inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> 
+ inB<255> inB<254> inB<253> inB<252> inB<251> inB<250> inB<249> inB<248> 
+ inB<247> inB<246> inB<245> inB<244> inB<243> inB<242> inB<241> inB<240> 
+ inB<239> inB<238> inB<237> inB<236> inB<235> inB<234> inB<233> inB<232> 
+ inB<231> inB<230> inB<229> inB<228> inB<227> inB<226> inB<225> inB<224> 
+ inB<223> inB<222> inB<221> inB<220> inB<219> inB<218> inB<217> inB<216> 
+ inB<215> inB<214> inB<213> inB<212> inB<211> inB<210> inB<209> inB<208> 
+ inB<207> inB<206> inB<205> inB<204> inB<203> inB<202> inB<201> inB<200> 
+ inB<199> inB<198> inB<197> inB<196> inB<195> inB<194> inB<193> inB<192> 
+ inB<191> inB<190> inB<189> inB<188> inB<187> inB<186> inB<185> inB<184> 
+ inB<183> inB<182> inB<181> inB<180> inB<179> inB<178> inB<177> inB<176> 
+ inB<175> inB<174> inB<173> inB<172> inB<171> inB<170> inB<169> inB<168> 
+ inB<167> inB<166> inB<165> inB<164> inB<163> inB<162> inB<161> inB<160> 
+ inB<159> inB<158> inB<157> inB<156> inB<155> inB<154> inB<153> inB<152> 
+ inB<151> inB<150> inB<149> inB<148> inB<147> inB<146> inB<145> inB<144> 
+ inB<143> inB<142> inB<141> inB<140> inB<139> inB<138> inB<137> inB<136> 
+ inB<135> inB<134> inB<133> inB<132> inB<131> inB<130> inB<129> inB<128> 
+ inB<127> inB<126> inB<125> inB<124> inB<123> inB<122> inB<121> inB<120> 
+ inB<119> inB<118> inB<117> inB<116> inB<115> inB<114> inB<113> inB<112> 
+ inB<111> inB<110> inB<109> inB<108> inB<107> inB<106> inB<105> inB<104> 
+ inB<103> inB<102> inB<101> inB<100> inB<99> inB<98> inB<97> inB<96> inB<95> 
+ inB<94> inB<93> inB<92> inB<91> inB<90> inB<89> inB<88> inB<87> inB<86> 
+ inB<85> inB<84> inB<83> inB<82> inB<81> inB<80> inB<79> inB<78> inB<77> 
+ inB<76> inB<75> inB<74> inB<73> inB<72> inB<71> inB<70> inB<69> inB<68> 
+ inB<67> inB<66> inB<65> inB<64> inB<63> inB<62> inB<61> inB<60> inB<59> 
+ inB<58> inB<57> inB<56> inB<55> inB<54> inB<53> inB<52> inB<51> inB<50> 
+ inB<49> inB<48> inB<47> inB<46> inB<45> inB<44> inB<43> inB<42> inB<41> 
+ inB<40> inB<39> inB<38> inB<37> inB<36> inB<35> inB<34> inB<33> inB<32> 
+ inB<31> inB<30> inB<29> inB<28> inB<27> inB<26> inB<25> inB<24> inB<23> 
+ inB<22> inB<21> inB<20> inB<19> inB<18> inB<17> inB<16> inB<15> inB<14> 
+ inB<13> inB<12> inB<11> inB<10> inB<9> inB<8> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<255> inC<254> inC<253> inC<252> inC<251> 
+ inC<250> inC<249> inC<248> inC<247> inC<246> inC<245> inC<244> inC<243> 
+ inC<242> inC<241> inC<240> inC<239> inC<238> inC<237> inC<236> inC<235> 
+ inC<234> inC<233> inC<232> inC<231> inC<230> inC<229> inC<228> inC<227> 
+ inC<226> inC<225> inC<224> inC<223> inC<222> inC<221> inC<220> inC<219> 
+ inC<218> inC<217> inC<216> inC<215> inC<214> inC<213> inC<212> inC<211> 
+ inC<210> inC<209> inC<208> inC<207> inC<206> inC<205> inC<204> inC<203> 
+ inC<202> inC<201> inC<200> inC<199> inC<198> inC<197> inC<196> inC<195> 
+ inC<194> inC<193> inC<192> inC<191> inC<190> inC<189> inC<188> inC<187> 
+ inC<186> inC<185> inC<184> inC<183> inC<182> inC<181> inC<180> inC<179> 
+ inC<178> inC<177> inC<176> inC<175> inC<174> inC<173> inC<172> inC<171> 
+ inC<170> inC<169> inC<168> inC<167> inC<166> inC<165> inC<164> inC<163> 
+ inC<162> inC<161> inC<160> inC<159> inC<158> inC<157> inC<156> inC<155> 
+ inC<154> inC<153> inC<152> inC<151> inC<150> inC<149> inC<148> inC<147> 
+ inC<146> inC<145> inC<144> inC<143> inC<142> inC<141> inC<140> inC<139> 
+ inC<138> inC<137> inC<136> inC<135> inC<134> inC<133> inC<132> inC<131> 
+ inC<130> inC<129> inC<128> inC<127> inC<126> inC<125> inC<124> inC<123> 
+ inC<122> inC<121> inC<120> inC<119> inC<118> inC<117> inC<116> inC<115> 
+ inC<114> inC<113> inC<112> inC<111> inC<110> inC<109> inC<108> inC<107> 
+ inC<106> inC<105> inC<104> inC<103> inC<102> inC<101> inC<100> inC<99> 
+ inC<98> inC<97> inC<96> inC<95> inC<94> inC<93> inC<92> inC<91> inC<90> 
+ inC<89> inC<88> inC<87> inC<86> inC<85> inC<84> inC<83> inC<82> inC<81> 
+ inC<80> inC<79> inC<78> inC<77> inC<76> inC<75> inC<74> inC<73> inC<72> 
+ inC<71> inC<70> inC<69> inC<68> inC<67> inC<66> inC<65> inC<64> inC<63> 
+ inC<62> inC<61> inC<60> inC<59> inC<58> inC<57> inC<56> inC<55> inC<54> 
+ inC<53> inC<52> inC<51> inC<50> inC<49> inC<48> inC<47> inC<46> inC<45> 
+ inC<44> inC<43> inC<42> inC<41> inC<40> inC<39> inC<38> inC<37> inC<36> 
+ inC<35> inC<34> inC<33> inC<32> inC<31> inC<30> inC<29> inC<28> inC<27> 
+ inC<26> inC<25> inC<24> inC<23> inC<22> inC<21> inC<20> inC<19> inC<18> 
+ inC<17> inC<16> inC<15> inC<14> inC<13> inC<12> inC<11> inC<10> inC<9> 
+ inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<255> 
+ out<254> out<253> out<252> out<251> out<250> out<249> out<248> out<247> 
+ out<246> out<245> out<244> out<243> out<242> out<241> out<240> out<239> 
+ out<238> out<237> out<236> out<235> out<234> out<233> out<232> out<231> 
+ out<230> out<229> out<228> out<227> out<226> out<225> out<224> out<223> 
+ out<222> out<221> out<220> out<219> out<218> out<217> out<216> out<215> 
+ out<214> out<213> out<212> out<211> out<210> out<209> out<208> out<207> 
+ out<206> out<205> out<204> out<203> out<202> out<201> out<200> out<199> 
+ out<198> out<197> out<196> out<195> out<194> out<193> out<192> out<191> 
+ out<190> out<189> out<188> out<187> out<186> out<185> out<184> out<183> 
+ out<182> out<181> out<180> out<179> out<178> out<177> out<176> out<175> 
+ out<174> out<173> out<172> out<171> out<170> out<169> out<168> out<167> 
+ out<166> out<165> out<164> out<163> out<162> out<161> out<160> out<159> 
+ out<158> out<157> out<156> out<155> out<154> out<153> out<152> out<151> 
+ out<150> out<149> out<148> out<147> out<146> out<145> out<144> out<143> 
+ out<142> out<141> out<140> out<139> out<138> out<137> out<136> out<135> 
+ out<134> out<133> out<132> out<131> out<130> out<129> out<128> out<127> 
+ out<126> out<125> out<124> out<123> out<122> out<121> out<120> out<119> 
+ out<118> out<117> out<116> out<115> out<114> out<113> out<112> out<111> 
+ out<110> out<109> out<108> out<107> out<106> out<105> out<104> out<103> 
+ out<102> out<101> out<100> out<99> out<98> out<97> out<96> out<95> out<94> 
+ out<93> out<92> out<91> out<90> out<89> out<88> out<87> out<86> out<85> 
+ out<84> out<83> out<82> out<81> out<80> out<79> out<78> out<77> out<76> 
+ out<75> out<74> out<73> out<72> out<71> out<70> out<69> out<68> out<67> 
+ out<66> out<65> out<64> out<63> out<62> out<61> out<60> out<59> out<58> 
+ out<57> out<56> out<55> out<54> out<53> out<52> out<51> out<50> out<49> 
+ out<48> out<47> out<46> out<45> out<44> out<43> out<42> out<41> out<40> 
+ out<39> out<38> out<37> out<36> out<35> out<34> out<33> out<32> out<31> 
+ out<30> out<29> out<28> out<27> out<26> out<25> out<24> out<23> out<22> 
+ out<21> out<20> out<19> out<18> out<17> out<16> out<15> out<14> out<13> 
+ out<12> out<11> out<10> out<9> out<8> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO inA<255>:I inA<254>:I inA<253>:I inA<252>:I inA<251>:I inA<250>:I 
*.PININFO inA<249>:I inA<248>:I inA<247>:I inA<246>:I inA<245>:I inA<244>:I 
*.PININFO inA<243>:I inA<242>:I inA<241>:I inA<240>:I inA<239>:I inA<238>:I 
*.PININFO inA<237>:I inA<236>:I inA<235>:I inA<234>:I inA<233>:I inA<232>:I 
*.PININFO inA<231>:I inA<230>:I inA<229>:I inA<228>:I inA<227>:I inA<226>:I 
*.PININFO inA<225>:I inA<224>:I inA<223>:I inA<222>:I inA<221>:I inA<220>:I 
*.PININFO inA<219>:I inA<218>:I inA<217>:I inA<216>:I inA<215>:I inA<214>:I 
*.PININFO inA<213>:I inA<212>:I inA<211>:I inA<210>:I inA<209>:I inA<208>:I 
*.PININFO inA<207>:I inA<206>:I inA<205>:I inA<204>:I inA<203>:I inA<202>:I 
*.PININFO inA<201>:I inA<200>:I inA<199>:I inA<198>:I inA<197>:I inA<196>:I 
*.PININFO inA<195>:I inA<194>:I inA<193>:I inA<192>:I inA<191>:I inA<190>:I 
*.PININFO inA<189>:I inA<188>:I inA<187>:I inA<186>:I inA<185>:I inA<184>:I 
*.PININFO inA<183>:I inA<182>:I inA<181>:I inA<180>:I inA<179>:I inA<178>:I 
*.PININFO inA<177>:I inA<176>:I inA<175>:I inA<174>:I inA<173>:I inA<172>:I 
*.PININFO inA<171>:I inA<170>:I inA<169>:I inA<168>:I inA<167>:I inA<166>:I 
*.PININFO inA<165>:I inA<164>:I inA<163>:I inA<162>:I inA<161>:I inA<160>:I 
*.PININFO inA<159>:I inA<158>:I inA<157>:I inA<156>:I inA<155>:I inA<154>:I 
*.PININFO inA<153>:I inA<152>:I inA<151>:I inA<150>:I inA<149>:I inA<148>:I 
*.PININFO inA<147>:I inA<146>:I inA<145>:I inA<144>:I inA<143>:I inA<142>:I 
*.PININFO inA<141>:I inA<140>:I inA<139>:I inA<138>:I inA<137>:I inA<136>:I 
*.PININFO inA<135>:I inA<134>:I inA<133>:I inA<132>:I inA<131>:I inA<130>:I 
*.PININFO inA<129>:I inA<128>:I inA<127>:I inA<126>:I inA<125>:I inA<124>:I 
*.PININFO inA<123>:I inA<122>:I inA<121>:I inA<120>:I inA<119>:I inA<118>:I 
*.PININFO inA<117>:I inA<116>:I inA<115>:I inA<114>:I inA<113>:I inA<112>:I 
*.PININFO inA<111>:I inA<110>:I inA<109>:I inA<108>:I inA<107>:I inA<106>:I 
*.PININFO inA<105>:I inA<104>:I inA<103>:I inA<102>:I inA<101>:I inA<100>:I 
*.PININFO inA<99>:I inA<98>:I inA<97>:I inA<96>:I inA<95>:I inA<94>:I 
*.PININFO inA<93>:I inA<92>:I inA<91>:I inA<90>:I inA<89>:I inA<88>:I 
*.PININFO inA<87>:I inA<86>:I inA<85>:I inA<84>:I inA<83>:I inA<82>:I 
*.PININFO inA<81>:I inA<80>:I inA<79>:I inA<78>:I inA<77>:I inA<76>:I 
*.PININFO inA<75>:I inA<74>:I inA<73>:I inA<72>:I inA<71>:I inA<70>:I 
*.PININFO inA<69>:I inA<68>:I inA<67>:I inA<66>:I inA<65>:I inA<64>:I 
*.PININFO inA<63>:I inA<62>:I inA<61>:I inA<60>:I inA<59>:I inA<58>:I 
*.PININFO inA<57>:I inA<56>:I inA<55>:I inA<54>:I inA<53>:I inA<52>:I 
*.PININFO inA<51>:I inA<50>:I inA<49>:I inA<48>:I inA<47>:I inA<46>:I 
*.PININFO inA<45>:I inA<44>:I inA<43>:I inA<42>:I inA<41>:I inA<40>:I 
*.PININFO inA<39>:I inA<38>:I inA<37>:I inA<36>:I inA<35>:I inA<34>:I 
*.PININFO inA<33>:I inA<32>:I inA<31>:I inA<30>:I inA<29>:I inA<28>:I 
*.PININFO inA<27>:I inA<26>:I inA<25>:I inA<24>:I inA<23>:I inA<22>:I 
*.PININFO inA<21>:I inA<20>:I inA<19>:I inA<18>:I inA<17>:I inA<16>:I 
*.PININFO inA<15>:I inA<14>:I inA<13>:I inA<12>:I inA<11>:I inA<10>:I inA<9>:I 
*.PININFO inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I 
*.PININFO inA<1>:I inA<0>:I inB<255>:I inB<254>:I inB<253>:I inB<252>:I 
*.PININFO inB<251>:I inB<250>:I inB<249>:I inB<248>:I inB<247>:I inB<246>:I 
*.PININFO inB<245>:I inB<244>:I inB<243>:I inB<242>:I inB<241>:I inB<240>:I 
*.PININFO inB<239>:I inB<238>:I inB<237>:I inB<236>:I inB<235>:I inB<234>:I 
*.PININFO inB<233>:I inB<232>:I inB<231>:I inB<230>:I inB<229>:I inB<228>:I 
*.PININFO inB<227>:I inB<226>:I inB<225>:I inB<224>:I inB<223>:I inB<222>:I 
*.PININFO inB<221>:I inB<220>:I inB<219>:I inB<218>:I inB<217>:I inB<216>:I 
*.PININFO inB<215>:I inB<214>:I inB<213>:I inB<212>:I inB<211>:I inB<210>:I 
*.PININFO inB<209>:I inB<208>:I inB<207>:I inB<206>:I inB<205>:I inB<204>:I 
*.PININFO inB<203>:I inB<202>:I inB<201>:I inB<200>:I inB<199>:I inB<198>:I 
*.PININFO inB<197>:I inB<196>:I inB<195>:I inB<194>:I inB<193>:I inB<192>:I 
*.PININFO inB<191>:I inB<190>:I inB<189>:I inB<188>:I inB<187>:I inB<186>:I 
*.PININFO inB<185>:I inB<184>:I inB<183>:I inB<182>:I inB<181>:I inB<180>:I 
*.PININFO inB<179>:I inB<178>:I inB<177>:I inB<176>:I inB<175>:I inB<174>:I 
*.PININFO inB<173>:I inB<172>:I inB<171>:I inB<170>:I inB<169>:I inB<168>:I 
*.PININFO inB<167>:I inB<166>:I inB<165>:I inB<164>:I inB<163>:I inB<162>:I 
*.PININFO inB<161>:I inB<160>:I inB<159>:I inB<158>:I inB<157>:I inB<156>:I 
*.PININFO inB<155>:I inB<154>:I inB<153>:I inB<152>:I inB<151>:I inB<150>:I 
*.PININFO inB<149>:I inB<148>:I inB<147>:I inB<146>:I inB<145>:I inB<144>:I 
*.PININFO inB<143>:I inB<142>:I inB<141>:I inB<140>:I inB<139>:I inB<138>:I 
*.PININFO inB<137>:I inB<136>:I inB<135>:I inB<134>:I inB<133>:I inB<132>:I 
*.PININFO inB<131>:I inB<130>:I inB<129>:I inB<128>:I inB<127>:I inB<126>:I 
*.PININFO inB<125>:I inB<124>:I inB<123>:I inB<122>:I inB<121>:I inB<120>:I 
*.PININFO inB<119>:I inB<118>:I inB<117>:I inB<116>:I inB<115>:I inB<114>:I 
*.PININFO inB<113>:I inB<112>:I inB<111>:I inB<110>:I inB<109>:I inB<108>:I 
*.PININFO inB<107>:I inB<106>:I inB<105>:I inB<104>:I inB<103>:I inB<102>:I 
*.PININFO inB<101>:I inB<100>:I inB<99>:I inB<98>:I inB<97>:I inB<96>:I 
*.PININFO inB<95>:I inB<94>:I inB<93>:I inB<92>:I inB<91>:I inB<90>:I 
*.PININFO inB<89>:I inB<88>:I inB<87>:I inB<86>:I inB<85>:I inB<84>:I 
*.PININFO inB<83>:I inB<82>:I inB<81>:I inB<80>:I inB<79>:I inB<78>:I 
*.PININFO inB<77>:I inB<76>:I inB<75>:I inB<74>:I inB<73>:I inB<72>:I 
*.PININFO inB<71>:I inB<70>:I inB<69>:I inB<68>:I inB<67>:I inB<66>:I 
*.PININFO inB<65>:I inB<64>:I inB<63>:I inB<62>:I inB<61>:I inB<60>:I 
*.PININFO inB<59>:I inB<58>:I inB<57>:I inB<56>:I inB<55>:I inB<54>:I 
*.PININFO inB<53>:I inB<52>:I inB<51>:I inB<50>:I inB<49>:I inB<48>:I 
*.PININFO inB<47>:I inB<46>:I inB<45>:I inB<44>:I inB<43>:I inB<42>:I 
*.PININFO inB<41>:I inB<40>:I inB<39>:I inB<38>:I inB<37>:I inB<36>:I 
*.PININFO inB<35>:I inB<34>:I inB<33>:I inB<32>:I inB<31>:I inB<30>:I 
*.PININFO inB<29>:I inB<28>:I inB<27>:I inB<26>:I inB<25>:I inB<24>:I 
*.PININFO inB<23>:I inB<22>:I inB<21>:I inB<20>:I inB<19>:I inB<18>:I 
*.PININFO inB<17>:I inB<16>:I inB<15>:I inB<14>:I inB<13>:I inB<12>:I 
*.PININFO inB<11>:I inB<10>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I inB<5>:I 
*.PININFO inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<255>:I inC<254>:I 
*.PININFO inC<253>:I inC<252>:I inC<251>:I inC<250>:I inC<249>:I inC<248>:I 
*.PININFO inC<247>:I inC<246>:I inC<245>:I inC<244>:I inC<243>:I inC<242>:I 
*.PININFO inC<241>:I inC<240>:I inC<239>:I inC<238>:I inC<237>:I inC<236>:I 
*.PININFO inC<235>:I inC<234>:I inC<233>:I inC<232>:I inC<231>:I inC<230>:I 
*.PININFO inC<229>:I inC<228>:I inC<227>:I inC<226>:I inC<225>:I inC<224>:I 
*.PININFO inC<223>:I inC<222>:I inC<221>:I inC<220>:I inC<219>:I inC<218>:I 
*.PININFO inC<217>:I inC<216>:I inC<215>:I inC<214>:I inC<213>:I inC<212>:I 
*.PININFO inC<211>:I inC<210>:I inC<209>:I inC<208>:I inC<207>:I inC<206>:I 
*.PININFO inC<205>:I inC<204>:I inC<203>:I inC<202>:I inC<201>:I inC<200>:I 
*.PININFO inC<199>:I inC<198>:I inC<197>:I inC<196>:I inC<195>:I inC<194>:I 
*.PININFO inC<193>:I inC<192>:I inC<191>:I inC<190>:I inC<189>:I inC<188>:I 
*.PININFO inC<187>:I inC<186>:I inC<185>:I inC<184>:I inC<183>:I inC<182>:I 
*.PININFO inC<181>:I inC<180>:I inC<179>:I inC<178>:I inC<177>:I inC<176>:I 
*.PININFO inC<175>:I inC<174>:I inC<173>:I inC<172>:I inC<171>:I inC<170>:I 
*.PININFO inC<169>:I inC<168>:I inC<167>:I inC<166>:I inC<165>:I inC<164>:I 
*.PININFO inC<163>:I inC<162>:I inC<161>:I inC<160>:I inC<159>:I inC<158>:I 
*.PININFO inC<157>:I inC<156>:I inC<155>:I inC<154>:I inC<153>:I inC<152>:I 
*.PININFO inC<151>:I inC<150>:I inC<149>:I inC<148>:I inC<147>:I inC<146>:I 
*.PININFO inC<145>:I inC<144>:I inC<143>:I inC<142>:I inC<141>:I inC<140>:I 
*.PININFO inC<139>:I inC<138>:I inC<137>:I inC<136>:I inC<135>:I inC<134>:I 
*.PININFO inC<133>:I inC<132>:I inC<131>:I inC<130>:I inC<129>:I inC<128>:I 
*.PININFO inC<127>:I inC<126>:I inC<125>:I inC<124>:I inC<123>:I inC<122>:I 
*.PININFO inC<121>:I inC<120>:I inC<119>:I inC<118>:I inC<117>:I inC<116>:I 
*.PININFO inC<115>:I inC<114>:I inC<113>:I inC<112>:I inC<111>:I inC<110>:I 
*.PININFO inC<109>:I inC<108>:I inC<107>:I inC<106>:I inC<105>:I inC<104>:I 
*.PININFO inC<103>:I inC<102>:I inC<101>:I inC<100>:I inC<99>:I inC<98>:I 
*.PININFO inC<97>:I inC<96>:I inC<95>:I inC<94>:I inC<93>:I inC<92>:I 
*.PININFO inC<91>:I inC<90>:I inC<89>:I inC<88>:I inC<87>:I inC<86>:I 
*.PININFO inC<85>:I inC<84>:I inC<83>:I inC<82>:I inC<81>:I inC<80>:I 
*.PININFO inC<79>:I inC<78>:I inC<77>:I inC<76>:I inC<75>:I inC<74>:I 
*.PININFO inC<73>:I inC<72>:I inC<71>:I inC<70>:I inC<69>:I inC<68>:I 
*.PININFO inC<67>:I inC<66>:I inC<65>:I inC<64>:I inC<63>:I inC<62>:I 
*.PININFO inC<61>:I inC<60>:I inC<59>:I inC<58>:I inC<57>:I inC<56>:I 
*.PININFO inC<55>:I inC<54>:I inC<53>:I inC<52>:I inC<51>:I inC<50>:I 
*.PININFO inC<49>:I inC<48>:I inC<47>:I inC<46>:I inC<45>:I inC<44>:I 
*.PININFO inC<43>:I inC<42>:I inC<41>:I inC<40>:I inC<39>:I inC<38>:I 
*.PININFO inC<37>:I inC<36>:I inC<35>:I inC<34>:I inC<33>:I inC<32>:I 
*.PININFO inC<31>:I inC<30>:I inC<29>:I inC<28>:I inC<27>:I inC<26>:I 
*.PININFO inC<25>:I inC<24>:I inC<23>:I inC<22>:I inC<21>:I inC<20>:I 
*.PININFO inC<19>:I inC<18>:I inC<17>:I inC<16>:I inC<15>:I inC<14>:I 
*.PININFO inC<13>:I inC<12>:I inC<11>:I inC<10>:I inC<9>:I inC<8>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<255>:O out<254>:O out<253>:O out<252>:O out<251>:O out<250>:O 
*.PININFO out<249>:O out<248>:O out<247>:O out<246>:O out<245>:O out<244>:O 
*.PININFO out<243>:O out<242>:O out<241>:O out<240>:O out<239>:O out<238>:O 
*.PININFO out<237>:O out<236>:O out<235>:O out<234>:O out<233>:O out<232>:O 
*.PININFO out<231>:O out<230>:O out<229>:O out<228>:O out<227>:O out<226>:O 
*.PININFO out<225>:O out<224>:O out<223>:O out<222>:O out<221>:O out<220>:O 
*.PININFO out<219>:O out<218>:O out<217>:O out<216>:O out<215>:O out<214>:O 
*.PININFO out<213>:O out<212>:O out<211>:O out<210>:O out<209>:O out<208>:O 
*.PININFO out<207>:O out<206>:O out<205>:O out<204>:O out<203>:O out<202>:O 
*.PININFO out<201>:O out<200>:O out<199>:O out<198>:O out<197>:O out<196>:O 
*.PININFO out<195>:O out<194>:O out<193>:O out<192>:O out<191>:O out<190>:O 
*.PININFO out<189>:O out<188>:O out<187>:O out<186>:O out<185>:O out<184>:O 
*.PININFO out<183>:O out<182>:O out<181>:O out<180>:O out<179>:O out<178>:O 
*.PININFO out<177>:O out<176>:O out<175>:O out<174>:O out<173>:O out<172>:O 
*.PININFO out<171>:O out<170>:O out<169>:O out<168>:O out<167>:O out<166>:O 
*.PININFO out<165>:O out<164>:O out<163>:O out<162>:O out<161>:O out<160>:O 
*.PININFO out<159>:O out<158>:O out<157>:O out<156>:O out<155>:O out<154>:O 
*.PININFO out<153>:O out<152>:O out<151>:O out<150>:O out<149>:O out<148>:O 
*.PININFO out<147>:O out<146>:O out<145>:O out<144>:O out<143>:O out<142>:O 
*.PININFO out<141>:O out<140>:O out<139>:O out<138>:O out<137>:O out<136>:O 
*.PININFO out<135>:O out<134>:O out<133>:O out<132>:O out<131>:O out<130>:O 
*.PININFO out<129>:O out<128>:O out<127>:O out<126>:O out<125>:O out<124>:O 
*.PININFO out<123>:O out<122>:O out<121>:O out<120>:O out<119>:O out<118>:O 
*.PININFO out<117>:O out<116>:O out<115>:O out<114>:O out<113>:O out<112>:O 
*.PININFO out<111>:O out<110>:O out<109>:O out<108>:O out<107>:O out<106>:O 
*.PININFO out<105>:O out<104>:O out<103>:O out<102>:O out<101>:O out<100>:O 
*.PININFO out<99>:O out<98>:O out<97>:O out<96>:O out<95>:O out<94>:O 
*.PININFO out<93>:O out<92>:O out<91>:O out<90>:O out<89>:O out<88>:O 
*.PININFO out<87>:O out<86>:O out<85>:O out<84>:O out<83>:O out<82>:O 
*.PININFO out<81>:O out<80>:O out<79>:O out<78>:O out<77>:O out<76>:O 
*.PININFO out<75>:O out<74>:O out<73>:O out<72>:O out<71>:O out<70>:O 
*.PININFO out<69>:O out<68>:O out<67>:O out<66>:O out<65>:O out<64>:O 
*.PININFO out<63>:O out<62>:O out<61>:O out<60>:O out<59>:O out<58>:O 
*.PININFO out<57>:O out<56>:O out<55>:O out<54>:O out<53>:O out<52>:O 
*.PININFO out<51>:O out<50>:O out<49>:O out<48>:O out<47>:O out<46>:O 
*.PININFO out<45>:O out<44>:O out<43>:O out<42>:O out<41>:O out<40>:O 
*.PININFO out<39>:O out<38>:O out<37>:O out<36>:O out<35>:O out<34>:O 
*.PININFO out<33>:O out<32>:O out<31>:O out<30>:O out<29>:O out<28>:O 
*.PININFO out<27>:O out<26>:O out<25>:O out<24>:O out<23>:O out<22>:O 
*.PININFO out<21>:O out<20>:O out<19>:O out<18>:O out<17>:O out<16>:O 
*.PININFO out<15>:O out<14>:O out<13>:O out<12>:O out<11>:O out<10>:O out<9>:O 
*.PININFO out<8>:O out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg11345 inA<47> inB<47> inC<47> VDD VSS n_383 / MAOI222D1
Xg11346 inA<254> inB<254> inC<254> VDD VSS n_382 / MAOI222D1
Xg11347 inA<250> inB<250> inC<250> VDD VSS n_381 / MAOI222D1
Xg11348 inA<246> inB<246> inC<246> VDD VSS n_380 / MAOI222D1
Xg11349 inA<236> inB<236> inC<236> VDD VSS n_379 / MAOI222D1
Xg11350 inA<218> inB<218> inC<218> VDD VSS n_378 / MAOI222D1
Xg11351 inA<182> inB<182> inC<182> VDD VSS out<182> / MAOI222D1
Xg11352 inA<108> inB<108> inC<108> VDD VSS out<108> / MAOI222D1
Xg11353 inA<181> inB<181> inC<181> VDD VSS out<181> / MAOI222D1
Xg11355 inA<180> inB<180> inC<180> VDD VSS out<180> / MAOI222D1
Xg11356 inA<106> inB<106> inC<106> VDD VSS out<106> / MAOI222D1
Xg11359 inA<179> inB<179> inC<179> VDD VSS n_369 / MAOI222D1
Xg11360 inA<104> inB<104> inC<104> VDD VSS out<104> / MAOI222D1
Xg11361 inA<103> inB<103> inC<103> VDD VSS out<103> / MAOI222D1
Xg11362 inA<178> inB<178> inC<178> VDD VSS n_366 / MAOI222D1
Xg11363 inA<102> inB<102> inC<102> VDD VSS out<102> / MAOI222D1
Xg11365 inA<100> inB<100> inC<100> VDD VSS out<100> / MAOI222D1
Xg11366 inA<245> inB<245> inC<245> VDD VSS n_362 / MAOI222D1
Xg11367 inA<216> inB<216> inC<216> VDD VSS n_361 / MAOI222D1
Xg11368 inA<177> inB<177> inC<177> VDD VSS out<177> / MAOI222D1
Xg11370 inA<98> inB<98> inC<98> VDD VSS out<98> / MAOI222D1
Xg11371 inA<176> inB<176> inC<176> VDD VSS out<176> / MAOI222D1
Xg11372 inA<97> inB<97> inC<97> VDD VSS out<97> / MAOI222D1
Xg11375 inA<215> inB<215> inC<215> VDD VSS n_353 / MAOI222D1
Xg11376 inA<175> inB<175> inC<175> VDD VSS out<175> / MAOI222D1
Xg11378 inA<94> inB<94> inC<94> VDD VSS out<94> / MAOI222D1
Xg11380 inA<174> inB<174> inC<174> VDD VSS out<174> / MAOI222D1
Xg11381 inA<92> inB<92> inC<92> VDD VSS out<92> / MAOI222D1
Xg11382 inA<173> inB<173> inC<173> VDD VSS out<173> / MAOI222D1
Xg11383 inA<91> inB<91> inC<91> VDD VSS out<91> / MAOI222D1
Xg11384 inA<244> inB<244> inC<244> VDD VSS n_344 / MAOI222D1
Xg11385 inA<234> inB<234> inC<234> VDD VSS out<234> / MAOI222D1
Xg11386 inA<214> inB<214> inC<214> VDD VSS n_342 / MAOI222D1
Xg11387 inA<172> inB<172> inC<172> VDD VSS out<172> / MAOI222D1
Xg11388 inA<90> inB<90> inC<90> VDD VSS out<90> / MAOI222D1
Xg11389 inA<89> inB<89> inC<89> VDD VSS out<89> / MAOI222D1
Xg11390 inA<213> inB<213> inC<213> VDD VSS n_338 / MAOI222D1
Xg11391 inA<88> inB<88> inC<88> VDD VSS out<88> / MAOI222D1
Xg11392 inA<171> inB<171> inC<171> VDD VSS out<171> / MAOI222D1
Xg11393 inA<87> inB<87> inC<87> VDD VSS out<87> / MAOI222D1
Xg11394 inA<212> inB<212> inC<212> VDD VSS n_334 / MAOI222D1
Xg11395 inA<170> inB<170> inC<170> VDD VSS out<170> / MAOI222D1
Xg11398 inA<84> inB<84> inC<84> VDD VSS out<84> / MAOI222D1
Xg11399 inA<169> inB<169> inC<169> VDD VSS out<169> / MAOI222D1
Xg11401 inA<82> inB<82> inC<82> VDD VSS out<82> / MAOI222D1
Xg11403 inA<211> inB<211> inC<211> VDD VSS n_325 / MAOI222D1
Xg11405 inA<81> inB<81> inC<81> VDD VSS out<81> / MAOI222D1
Xg11406 inA<80> inB<80> inC<80> VDD VSS out<80> / MAOI222D1
Xg11407 inA<167> inB<167> inC<167> VDD VSS n_321 / MAOI222D1
Xg11408 inA<79> inB<79> inC<79> VDD VSS n_320 / MAOI222D1
Xg11409 inA<78> inB<78> inC<78> VDD VSS n_319 / MAOI222D1
Xg11410 inA<77> inB<77> inC<77> VDD VSS n_318 / MAOI222D1
Xg11411 inA<210> inB<210> inC<210> VDD VSS n_317 / MAOI222D1
Xg11412 inA<166> inB<166> inC<166> VDD VSS n_316 / MAOI222D1
Xg11413 inA<76> inB<76> inC<76> VDD VSS n_315 / MAOI222D1
Xg11414 inA<165> inB<165> inC<165> VDD VSS out<165> / MAOI222D1
Xg11415 inA<75> inB<75> inC<75> VDD VSS out<75> / MAOI222D1
Xg11416 inA<164> inB<164> inC<164> VDD VSS n_312 / MAOI222D1
Xg11417 inA<74> inB<74> inC<74> VDD VSS out<74> / MAOI222D1
Xg11418 inA<73> inB<73> inC<73> VDD VSS out<73> / MAOI222D1
Xg11419 inA<252> inB<252> inC<252> VDD VSS n_309 / MAOI222D1
Xg11420 inA<249> inB<249> inC<249> VDD VSS n_308 / MAOI222D1
Xg11422 inA<209> inB<209> inC<209> VDD VSS n_306 / MAOI222D1
Xg11423 inA<163> inB<163> inC<163> VDD VSS n_305 / MAOI222D1
Xg11424 inA<72> inB<72> inC<72> VDD VSS n_304 / MAOI222D1
Xg11425 inA<71> inB<71> inC<71> VDD VSS n_303 / MAOI222D1
Xg11426 inA<162> inB<162> inC<162> VDD VSS n_302 / MAOI222D1
Xg11427 inA<70> inB<70> inC<70> VDD VSS out<70> / MAOI222D1
Xg11428 inA<69> inB<69> inC<69> VDD VSS n_300 / MAOI222D1
Xg11429 inA<68> inB<68> inC<68> VDD VSS n_299 / MAOI222D1
Xg11430 inA<208> inB<208> inC<208> VDD VSS n_298 / MAOI222D1
Xg11431 inA<161> inB<161> inC<161> VDD VSS n_297 / MAOI222D1
Xg11432 inA<67> inB<67> inC<67> VDD VSS n_296 / MAOI222D1
Xg11433 inA<66> inB<66> inC<66> VDD VSS out<66> / MAOI222D1
Xg11434 inA<160> inB<160> inC<160> VDD VSS n_294 / MAOI222D1
Xg11435 inA<65> inB<65> inC<65> VDD VSS n_293 / MAOI222D1
Xg11436 inA<64> inB<64> inC<64> VDD VSS out<64> / MAOI222D1
Xg11439 inA<207> inB<207> inC<207> VDD VSS n_289 / MAOI222D1
Xg11440 inA<159> inB<159> inC<159> VDD VSS n_288 / MAOI222D1
Xg11441 inA<63> inB<63> inC<63> VDD VSS n_287 / MAOI222D1
Xg11442 inA<62> inB<62> inC<62> VDD VSS n_286 / MAOI222D1
Xg11443 inA<61> inB<61> inC<61> VDD VSS n_285 / MAOI222D1
Xg11444 inA<158> inB<158> inC<158> VDD VSS n_284 / MAOI222D1
Xg11445 inA<60> inB<60> inC<60> VDD VSS out<60> / MAOI222D1
Xg11446 inA<157> inB<157> inC<157> VDD VSS n_282 / MAOI222D1
Xg11448 inA<206> inB<206> inC<206> VDD VSS n_280 / MAOI222D1
Xg11449 inA<156> inB<156> inC<156> VDD VSS n_279 / MAOI222D1
Xg11450 inA<58> inB<58> inC<58> VDD VSS out<58> / MAOI222D1
Xg11452 inA<205> inB<205> inC<205> VDD VSS n_276 / MAOI222D1
Xg11454 inA<155> inB<155> inC<155> VDD VSS n_274 / MAOI222D1
Xg11455 inA<55> inB<55> inC<55> VDD VSS n_273 / MAOI222D1
Xg11456 inA<242> inB<242> inC<242> VDD VSS out<242> / MAOI222D1
Xg11457 inA<230> inB<230> inC<230> VDD VSS out<230> / MAOI222D1
Xg11458 inA<204> inB<204> inC<204> VDD VSS n_270 / MAOI222D1
Xg11459 inA<154> inB<154> inC<154> VDD VSS n_269 / MAOI222D1
Xg11460 inA<54> inB<54> inC<54> VDD VSS n_268 / MAOI222D1
Xg11461 inA<53> inB<53> inC<53> VDD VSS n_267 / MAOI222D1
Xg11462 inA<52> inB<52> inC<52> VDD VSS n_266 / MAOI222D1
Xg11463 inA<153> inB<153> inC<153> VDD VSS n_265 / MAOI222D1
Xg11465 inA<50> inB<50> inC<50> VDD VSS out<50> / MAOI222D1
Xg11466 inA<229> inB<229> inC<229> VDD VSS n_262 / MAOI222D1
Xg11467 inA<152> inB<152> inC<152> VDD VSS n_261 / MAOI222D1
Xg11468 inA<49> inB<49> inC<49> VDD VSS out<49> / MAOI222D1
Xg11470 inA<203> inB<203> inC<203> VDD VSS n_258 / MAOI222D1
Xg11471 inA<151> inB<151> inC<151> VDD VSS n_257 / MAOI222D1
Xg11472 inA<255> inB<255> inC<255> VDD VSS n_256 / MAOI222D1
Xg11601 inA<109> inB<109> inC<109> VDD VSS out<109> / MAOI222D1
Xg11602 inA<45> inB<45> inC<45> VDD VSS n_126 / MAOI222D1
Xg11603 inA<228> inB<228> inC<228> VDD VSS n_125 / MAOI222D1
Xg11604 inA<202> inB<202> inC<202> VDD VSS n_124 / MAOI222D1
Xg11605 inA<150> inB<150> inC<150> VDD VSS n_123 / MAOI222D1
Xg11606 inA<44> inB<44> inC<44> VDD VSS n_122 / MAOI222D1
Xg11607 inA<149> inB<149> inC<149> VDD VSS out<149> / MAOI222D1
Xg11608 inA<43> inB<43> inC<43> VDD VSS n_120 / MAOI222D1
Xg11609 inA<148> inB<148> inC<148> VDD VSS out<148> / MAOI222D1
Xg11610 inA<42> inB<42> inC<42> VDD VSS n_118 / MAOI222D1
Xg11611 inA<41> inB<41> inC<41> VDD VSS n_117 / MAOI222D1
Xg11612 inA<201> inB<201> inC<201> VDD VSS n_116 / MAOI222D1
Xg11613 inA<147> inB<147> inC<147> VDD VSS n_115 / MAOI222D1
Xg11614 inA<40> inB<40> inC<40> VDD VSS n_114 / MAOI222D1
Xg11615 inA<39> inB<39> inC<39> VDD VSS n_113 / MAOI222D1
Xg11616 inA<146> inB<146> inC<146> VDD VSS n_112 / MAOI222D1
Xg11617 inA<38> inB<38> inC<38> VDD VSS n_111 / MAOI222D1
Xg11618 inA<37> inB<37> inC<37> VDD VSS n_110 / MAOI222D1
Xg11619 inA<36> inB<36> inC<36> VDD VSS n_109 / MAOI222D1
Xg11620 inA<253> inB<253> inC<253> VDD VSS n_108 / MAOI222D1
Xg11621 inA<248> inB<248> inC<248> VDD VSS n_107 / MAOI222D1
Xg11623 inA<227> inB<227> inC<227> VDD VSS n_105 / MAOI222D1
Xg11624 inA<200> inB<200> inC<200> VDD VSS n_104 / MAOI222D1
Xg11625 inA<145> inB<145> inC<145> VDD VSS n_103 / MAOI222D1
Xg11626 inA<35> inB<35> inC<35> VDD VSS n_102 / MAOI222D1
Xg11627 inA<34> inB<34> inC<34> VDD VSS n_101 / MAOI222D1
Xg11628 inA<144> inB<144> inC<144> VDD VSS n_100 / MAOI222D1
Xg11629 inA<33> inB<33> inC<33> VDD VSS n_99 / MAOI222D1
Xg11630 inA<32> inB<32> inC<32> VDD VSS n_98 / MAOI222D1
Xg11631 inA<199> inB<199> inC<199> VDD VSS out<199> / MAOI222D1
Xg11632 inA<143> inB<143> inC<143> VDD VSS n_96 / MAOI222D1
Xg11633 inA<31> inB<31> inC<31> VDD VSS n_95 / MAOI222D1
Xg11634 inA<30> inB<30> inC<30> VDD VSS n_94 / MAOI222D1
Xg11635 inA<29> inB<29> inC<29> VDD VSS n_93 / MAOI222D1
Xg11636 inA<142> inB<142> inC<142> VDD VSS n_92 / MAOI222D1
Xg11637 inA<28> inB<28> inC<28> VDD VSS n_91 / MAOI222D1
Xg11638 inA<141> inB<141> inC<141> VDD VSS n_90 / MAOI222D1
Xg11639 inA<27> inB<27> inC<27> VDD VSS n_89 / MAOI222D1
Xg11640 inA<226> inB<226> inC<226> VDD VSS n_88 / MAOI222D1
Xg11642 inA<140> inB<140> inC<140> VDD VSS out<140> / MAOI222D1
Xg11643 inA<26> inB<26> inC<26> VDD VSS n_85 / MAOI222D1
Xg11644 inA<25> inB<25> inC<25> VDD VSS n_84 / MAOI222D1
Xg11645 inA<197> inB<197> inC<197> VDD VSS out<197> / MAOI222D1
Xg11646 inA<24> inB<24> inC<24> VDD VSS n_82 / MAOI222D1
Xg11647 inA<139> inB<139> inC<139> VDD VSS n_81 / MAOI222D1
Xg11648 inA<23> inB<23> inC<23> VDD VSS n_80 / MAOI222D1
Xg11650 inA<138> inB<138> inC<138> VDD VSS n_78 / MAOI222D1
Xg11651 inA<22> inB<22> inC<22> VDD VSS n_77 / MAOI222D1
Xg11652 inA<21> inB<21> inC<21> VDD VSS n_76 / MAOI222D1
Xg11653 inA<20> inB<20> inC<20> VDD VSS n_75 / MAOI222D1
Xg11654 inA<137> inB<137> inC<137> VDD VSS n_74 / MAOI222D1
Xg11655 inA<19> inB<19> inC<19> VDD VSS out<19> / MAOI222D1
Xg11656 inA<18> inB<18> inC<18> VDD VSS n_72 / MAOI222D1
Xg11658 inA<225> inB<225> inC<225> VDD VSS n_70 / MAOI222D1
Xg11659 inA<195> inB<195> inC<195> VDD VSS out<195> / MAOI222D1
Xg11660 inA<136> inB<136> inC<136> VDD VSS out<136> / MAOI222D1
Xg11661 inA<17> inB<17> inC<17> VDD VSS n_67 / MAOI222D1
Xg11662 inA<16> inB<16> inC<16> VDD VSS n_66 / MAOI222D1
Xg11664 inA<15> inB<15> inC<15> VDD VSS out<15> / MAOI222D1
Xg11666 inA<13> inB<13> inC<13> VDD VSS out<13> / MAOI222D1
Xg11669 inA<12> inB<12> inC<12> VDD VSS out<12> / MAOI222D1
Xg11671 inA<11> inB<11> inC<11> VDD VSS out<11> / MAOI222D1
Xg11672 inA<132> inB<132> inC<132> VDD VSS out<132> / MAOI222D1
Xg11673 inA<10> inB<10> inC<10> VDD VSS out<10> / MAOI222D1
Xg11674 inA<9> inB<9> inC<9> VDD VSS out<9> / MAOI222D1
Xg11675 inA<224> inB<224> inC<224> VDD VSS n_53 / MAOI222D1
Xg11677 inA<131> inB<131> inC<131> VDD VSS n_51 / MAOI222D1
Xg11679 inA<7> inB<7> inC<7> VDD VSS n_49 / MAOI222D1
Xg11680 inA<130> inB<130> inC<130> VDD VSS n_48 / MAOI222D1
Xg11681 inA<6> inB<6> inC<6> VDD VSS n_47 / MAOI222D1
Xg11682 inA<5> inB<5> inC<5> VDD VSS n_46 / MAOI222D1
Xg11683 inA<4> inB<4> inC<4> VDD VSS n_45 / MAOI222D1
Xg11684 inA<192> inB<192> inC<192> VDD VSS out<192> / MAOI222D1
Xg11685 inA<129> inB<129> inC<129> VDD VSS out<129> / MAOI222D1
Xg11686 inA<3> inB<3> inC<3> VDD VSS n_42 / MAOI222D1
Xg11687 inA<2> inB<2> inC<2> VDD VSS out<2> / MAOI222D1
Xg11688 inA<128> inB<128> inC<128> VDD VSS out<128> / MAOI222D1
Xg11689 inA<1> inB<1> inC<1> VDD VSS n_39 / MAOI222D1
Xg11690 inA<0> inB<0> inC<0> VDD VSS n_38 / MAOI222D1
Xg11691 inA<251> inB<251> inC<251> VDD VSS n_37 / MAOI222D1
Xg11692 inA<247> inB<247> inC<247> VDD VSS n_36 / MAOI222D1
Xg11693 inA<239> inB<239> inC<239> VDD VSS n_35 / MAOI222D1
Xg11694 inA<223> inB<223> inC<223> VDD VSS n_34 / MAOI222D1
Xg11695 inA<191> inB<191> inC<191> VDD VSS out<191> / MAOI222D1
Xg11700 inA<124> inB<124> inC<124> VDD VSS out<124> / MAOI222D1
Xg11702 inA<123> inB<123> inC<123> VDD VSS n_26 / MAOI222D1
Xg11703 inA<222> inB<222> inC<222> VDD VSS n_25 / MAOI222D1
Xg11705 inA<122> inB<122> inC<122> VDD VSS out<122> / MAOI222D1
Xg11706 inA<121> inB<121> inC<121> VDD VSS n_22 / MAOI222D1
Xg11707 inA<221> inB<221> inC<221> VDD VSS n_21 / MAOI222D1
Xg11708 inA<120> inB<120> inC<120> VDD VSS n_20 / MAOI222D1
Xg11709 inA<187> inB<187> inC<187> VDD VSS out<187> / MAOI222D1
Xg11710 inA<119> inB<119> inC<119> VDD VSS n_18 / MAOI222D1
Xg11711 inA<238> inB<238> inC<238> VDD VSS n_17 / MAOI222D1
Xg11712 inA<220> inB<220> inC<220> VDD VSS n_16 / MAOI222D1
Xg11713 inA<186> inB<186> inC<186> VDD VSS out<186> / MAOI222D1
Xg11714 inA<118> inB<118> inC<118> VDD VSS n_14 / MAOI222D1
Xg11715 inA<117> inB<117> inC<117> VDD VSS n_13 / MAOI222D1
Xg11716 inA<116> inB<116> inC<116> VDD VSS n_12 / MAOI222D1
Xg11717 inA<185> inB<185> inC<185> VDD VSS out<185> / MAOI222D1
Xg11718 inA<115> inB<115> inC<115> VDD VSS n_10 / MAOI222D1
Xg11719 inA<114> inB<114> inC<114> VDD VSS n_9 / MAOI222D1
Xg11720 inA<237> inB<237> inC<237> VDD VSS n_8 / MAOI222D1
Xg11721 inA<184> inB<184> inC<184> VDD VSS out<184> / MAOI222D1
Xg11722 inA<113> inB<113> inC<113> VDD VSS n_6 / MAOI222D1
Xg11723 inA<112> inB<112> inC<112> VDD VSS n_5 / MAOI222D1
Xg11724 inA<219> inB<219> inC<219> VDD VSS n_4 / MAOI222D1
Xg11725 inA<183> inB<183> inC<183> VDD VSS out<183> / MAOI222D1
Xg11726 inA<111> inB<111> inC<111> VDD VSS out<111> / MAOI222D1
Xg11727 inA<110> inB<110> inC<110> VDD VSS out<110> / MAOI222D1
Xg11728 inA<46> inB<46> inC<46> VDD VSS n_0 / MAOI222D1
Xg11354 inA<107> inB<107> inC<107> VDD VSS n_374 / MAOI222D2
Xg11357 inA<105> inB<105> inC<105> VDD VSS n_371 / MAOI222D2
Xg11358 inA<217> inB<217> inC<217> VDD VSS n_370 / MAOI222D2
Xg11364 inA<101> inB<101> inC<101> VDD VSS n_364 / MAOI222D2
Xg11369 inA<99> inB<99> inC<99> VDD VSS n_359 / MAOI222D2
Xg11373 inA<96> inB<96> inC<96> VDD VSS n_355 / MAOI222D2
Xg11374 inA<235> inB<235> inC<235> VDD VSS n_354 / MAOI222D2
Xg11377 inA<95> inB<95> inC<95> VDD VSS n_351 / MAOI222D2
Xg11379 inA<93> inB<93> inC<93> VDD VSS n_349 / MAOI222D2
Xg11396 inA<86> inB<86> inC<86> VDD VSS n_332 / MAOI222D2
Xg11397 inA<85> inB<85> inC<85> VDD VSS n_331 / MAOI222D2
Xg11400 inA<83> inB<83> inC<83> VDD VSS n_328 / MAOI222D2
Xg11402 inA<233> inB<233> inC<233> VDD VSS n_326 / MAOI222D2
Xg11404 inA<168> inB<168> inC<168> VDD VSS n_324 / MAOI222D2
Xg11421 inA<232> inB<232> inC<232> VDD VSS n_307 / MAOI222D2
Xg11437 inA<243> inB<243> inC<243> VDD VSS n_291 / MAOI222D2
Xg11438 inA<231> inB<231> inC<231> VDD VSS n_290 / MAOI222D2
Xg11447 inA<59> inB<59> inC<59> VDD VSS n_281 / MAOI222D2
Xg11451 inA<57> inB<57> inC<57> VDD VSS n_277 / MAOI222D2
Xg11453 inA<56> inB<56> inC<56> VDD VSS n_275 / MAOI222D2
Xg11464 inA<51> inB<51> inC<51> VDD VSS n_264 / MAOI222D2
Xg11469 inA<48> inB<48> inC<48> VDD VSS n_259 / MAOI222D2
Xg11622 inA<241> inB<241> inC<241> VDD VSS n_106 / MAOI222D2
Xg11641 inA<198> inB<198> inC<198> VDD VSS n_87 / MAOI222D2
Xg11649 inA<196> inB<196> inC<196> VDD VSS n_79 / MAOI222D2
Xg11657 inA<240> inB<240> inC<240> VDD VSS n_71 / MAOI222D2
Xg11663 inA<135> inB<135> inC<135> VDD VSS n_65 / MAOI222D2
Xg11665 inA<14> inB<14> inC<14> VDD VSS n_63 / MAOI222D2
Xg11667 inA<194> inB<194> inC<194> VDD VSS n_61 / MAOI222D2
Xg11668 inA<134> inB<134> inC<134> VDD VSS n_60 / MAOI222D2
Xg11670 inA<133> inB<133> inC<133> VDD VSS n_58 / MAOI222D2
Xg11676 inA<193> inB<193> inC<193> VDD VSS n_52 / MAOI222D2
Xg11678 inA<8> inB<8> inC<8> VDD VSS n_50 / MAOI222D2
Xg11696 inA<127> inB<127> inC<127> VDD VSS n_32 / MAOI222D2
Xg11697 inA<126> inB<126> inC<126> VDD VSS n_31 / MAOI222D2
Xg11698 inA<125> inB<125> inC<125> VDD VSS n_30 / MAOI222D2
Xg11699 inA<190> inB<190> inC<190> VDD VSS n_29 / MAOI222D2
Xg11701 inA<189> inB<189> inC<189> VDD VSS n_27 / MAOI222D2
Xg11704 inA<188> inB<188> inC<188> VDD VSS n_24 / MAOI222D2
Xg11218 FE_OFN888_n_382 VDD VSS out<254> / INVD4
Xg11236 n_364 VDD VSS out<101> / INVD4
Xg11241 n_359 VDD VSS out<99> / INVD4
Xg11245 n_355 VDD VSS out<96> / INVD4
Xg11249 n_351 VDD VSS out<95> / INVD4
Xg11282 FE_OFN385_n_318 VDD VSS out<77> / INVD4
Xg11285 FE_OFN381_n_315 VDD VSS out<76> / INVD4
Xg11291 FE_OFN887_n_309 VDD VSS out<252> / INVD4
Xg11300 FE_OFN371_n_300 VDD VSS out<69> / INVD4
Xg11307 FE_OFN362_n_293 VDD VSS out<65> / INVD4
Xg11313 FE_OFN358_n_287 VDD VSS out<63> / INVD4
Xg11319 n_281 VDD VSS out<59> / INVD4
Xg11323 n_277 VDD VSS out<57> / INVD4
Xg11324 FE_OFN947_n_276 VDD VSS out<205> / INVD4
Xg11325 n_275 VDD VSS out<56> / INVD4
Xg11333 FE_OFN344_n_267 VDD VSS out<53> / INVD4
Xg11342 n_258 VDD VSS out<203> / INVD4
Xg11474 FE_OFN945_n_126 VDD VSS out<45> / INVD4
Xg11475 FE_OFN336_n_125 VDD VSS out<228> / INVD4
Xg11489 n_111 VDD VSS out<38> / INVD4
Xg11491 FE_OFN950_n_109 VDD VSS out<36> / INVD4
Xg11495 FE_OFN329_n_105 VDD VSS out<227> / INVD4
Xg11505 FE_OFN322_n_95 VDD VSS out<31> / INVD4
Xg11584 FE_OFN274_n_16 VDD VSS out<220> / INVD4
Xg11600 FE_OFN266_n_0 VDD VSS out<46> / INVD4
XFE_PDC1924_n_321 FE_PDN1701_n_321 VDD VSS FE_PDN1700_n_321 / CKND1
XFE_OFC384_n_318 n_318 VDD VSS FE_OFN384_n_318 / CKND1
XFE_OFC382_n_316 n_316 VDD VSS FE_OFN382_n_316 / CKND1
XFE_OFC380_n_315 n_315 VDD VSS FE_OFN380_n_315 / CKND1
XFE_OFC370_n_300 n_300 VDD VSS FE_OFN370_n_300 / CKND1
XFE_OFC366_n_297 n_297 VDD VSS FE_OFN366_n_297 / CKND1
XFE_OFC364_n_296 n_296 VDD VSS FE_OFN364_n_296 / CKND1
XFE_OFC361_n_293 n_293 VDD VSS FE_OFN361_n_293 / CKND1
XFE_OFC354_n_284 n_284 VDD VSS FE_OFN354_n_284 / CKND1
XFE_OFC350_n_279 n_279 VDD VSS FE_OFN350_n_279 / CKND1
XFE_OFC339_n_261 n_261 VDD VSS FE_OFN339_n_261 / CKND1
XFE_OFC323_n_96 n_96 VDD VSS FE_OFN323_n_96 / CKND1
Xg11217 n_383 VDD VSS out<47> / CKND1
Xg11222 FE_OFN402_n_378 VDD VSS out<218> / CKND1
Xg11229 n_371 VDD VSS out<105> / CKND1
Xg11230 n_370 VDD VSS out<217> / CKND1
Xg11234 FE_OFN399_n_366 VDD VSS out<178> / CKND1
Xg11239 FE_OFN397_n_361 VDD VSS out<216> / CKND1
Xg11247 FE_OFN394_n_353 VDD VSS out<215> / CKND1
Xg11251 n_349 VDD VSS out<93> / CKND1
Xg11258 FE_OFN392_n_342 VDD VSS out<214> / CKND1
Xg11266 FE_OFN390_n_334 VDD VSS out<212> / CKND1
Xg11268 n_332 VDD VSS out<86> / CKND1
Xg11269 n_331 VDD VSS out<85> / CKND1
Xg11275 n_325 VDD VSS out<211> / CKND1
Xg11276 n_324 VDD VSS out<168> / CKND1
Xg11283 n_317 VDD VSS out<210> / CKND1
Xg11288 FE_OFN379_n_312 VDD VSS out<164> / CKND1
Xg11294 n_306 VDD VSS out<209> / CKND1
Xg11295 FE_OFN377_n_305 VDD VSS out<163> / CKND1
Xg11297 FE_OFN374_n_303 VDD VSS out<71> / CKND1
Xg11298 FE_OFN373_n_302 VDD VSS out<162> / CKND1
Xg11302 n_298 VDD VSS out<208> / CKND1
Xg11303 FE_OFN367_n_297 VDD VSS out<161> / CKND1
Xg11306 FE_OFN363_n_294 VDD VSS out<160> / CKND1
Xg11310 n_290 VDD VSS out<231> / CKND1
Xg11311 FE_OFN360_n_289 VDD VSS out<207> / CKND1
Xg11312 FE_OFN359_n_288 VDD VSS out<159> / CKND1
Xg11314 FE_OFN357_n_286 VDD VSS out<62> / CKND1
Xg11315 FE_OFN356_n_285 VDD VSS out<61> / CKND1
Xg11318 FE_OFN353_n_282 VDD VSS out<157> / CKND1
Xg11321 FE_OFN351_n_279 VDD VSS out<156> / CKND1
Xg11326 FE_OFN349_n_274 VDD VSS out<155> / CKND1
Xg11327 FE_OFN348_n_273 VDD VSS out<55> / CKND1
Xg11331 FE_OFN346_n_269 VDD VSS out<154> / CKND1
Xg11334 FE_OFN343_n_266 VDD VSS out<52> / CKND1
Xg11335 FE_OFN342_n_265 VDD VSS out<153> / CKND1
Xg11338 FE_OFN341_n_262 VDD VSS out<229> / CKND1
Xg11339 FE_OFN340_n_261 VDD VSS out<152> / CKND1
Xg11344 n_256 VDD VSS out<255> / CKND1
Xg11476 n_124 VDD VSS out<202> / CKND1
Xg11484 n_116 VDD VSS out<201> / CKND1
Xg11485 FE_OFN331_n_115 VDD VSS out<147> / CKND1
Xg11486 n_114 VDD VSS out<40> / CKND1
Xg11487 n_113 VDD VSS out<39> / CKND1
Xg11488 FE_OFN330_n_112 VDD VSS out<146> / CKND1
Xg11496 n_104 VDD VSS out<200> / CKND1
Xg11499 n_101 VDD VSS out<34> / CKND1
Xg11504 FE_OFN324_n_96 VDD VSS out<143> / CKND1
Xg11511 n_89 VDD VSS out<27> / CKND1
Xg11512 FE_OFN314_n_88 VDD VSS out<226> / CKND1
Xg11513 n_87 VDD VSS out<198> / CKND1
Xg11516 n_84 VDD VSS out<25> / CKND1
Xg11519 FE_OFN312_n_81 VDD VSS out<139> / CKND1
Xg11521 n_79 VDD VSS out<196> / CKND1
Xg11522 FE_OFN310_n_78 VDD VSS out<138> / CKND1
Xg11530 FE_OFN567_n_70 VDD VSS out<225> / CKND1
Xg11535 n_65 VDD VSS out<135> / CKND1
Xg11539 n_61 VDD VSS out<194> / CKND1
Xg11540 n_60 VDD VSS out<134> / CKND1
Xg11542 n_58 VDD VSS out<133> / CKND1
Xg11547 FE_OFN299_n_53 VDD VSS out<224> / CKND1
Xg11548 n_52 VDD VSS out<193> / CKND1
Xg11566 FE_OFN286_n_34 VDD VSS out<223> / CKND1
Xg11568 n_32 VDD VSS out<127> / CKND1
Xg11569 n_31 VDD VSS out<126> / CKND1
Xg11570 n_30 VDD VSS out<125> / CKND1
Xg11575 FE_OFN283_n_25 VDD VSS out<222> / CKND1
Xg11576 n_24 VDD VSS out<188> / CKND1
Xg11582 FE_OFN276_n_18 VDD VSS out<119> / CKND1
Xg11586 FE_OFN273_n_14 VDD VSS out<118> / CKND1
Xg11587 FE_OFN272_n_13 VDD VSS out<117> / CKND1
Xg11588 FE_OFN271_n_12 VDD VSS out<116> / CKND1
Xg11594 n_6 VDD VSS out<113> / CKND1
Xg11595 FE_OFN268_n_5 VDD VSS out<112> / CKND1
Xg11596 FE_OFN267_n_4 VDD VSS out<219> / CKND1
XFE_OFC400_n_369 n_369 VDD VSS out<179> / INVD1
XFE_OFC375_n_304 n_304 VDD VSS out<72> / INVD1
XFE_OFC368_n_299 n_299 VDD VSS out<68> / INVD1
XFE_OFC318_n_92 n_92 VDD VSS out<142> / INVD1
XFE_OFC295_n_48 n_48 VDD VSS out<130> / INVD1
XFE_OFC280_n_22 n_22 VDD VSS out<121> / INVD1
XFE_OFC277_n_20 n_20 VDD VSS out<120> / INVD1
Xg11221 FE_OFN403_n_379 VDD VSS out<236> / INVD1
Xg11238 FE_OFN398_n_362 VDD VSS out<245> / INVD1
Xg11246 n_354 VDD VSS out<235> / INVD1
Xg11292 n_308 VDD VSS out<249> / INVD1
Xg11304 FE_OFN365_n_296 VDD VSS out<67> / INVD1
Xg11492 n_108 VDD VSS out<253> / INVD1
Xg11564 FE_OFN287_n_36 VDD VSS out<247> / INVD1
Xg11583 FE_OFN275_n_17 VDD VSS out<238> / INVD1
Xg11592 FE_OFN269_n_8 VDD VSS out<237> / INVD1
Xg11226 n_374 VDD VSS out<107> / INVD6
Xg11262 FE_OFN391_n_338 VDD VSS out<213> / INVD6
Xg11274 n_326 VDD VSS out<233> / INVD6
Xg11279 FE_PDN1700_n_321 VDD VSS out<167> / INVD6
Xg11293 n_307 VDD VSS out<232> / INVD6
Xg11316 FE_OFN355_n_284 VDD VSS out<158> / INVD6
Xg11320 FE_OFN352_n_280 VDD VSS out<206> / INVD6
Xg11330 FE_OFN347_n_270 VDD VSS out<204> / INVD6
Xg11591 FE_OFN270_n_9 VDD VSS out<114> / INVD6
XFE_PDC1925_n_321 n_321 VDD VSS FE_PDN1701_n_321 / CKND2
XFE_OFC388_n_320 n_320 VDD VSS out<79> / CKND2
XFE_OFC386_n_319 n_319 VDD VSS out<78> / CKND2
XFE_OFC385_n_318 FE_OFN384_n_318 VDD VSS FE_OFN385_n_318 / CKND2
XFE_OFC383_n_316 FE_OFN382_n_316 VDD VSS FE_OFN383_n_316 / CKND2
XFE_OFC381_n_315 FE_OFN380_n_315 VDD VSS FE_OFN381_n_315 / CKND2
XFE_OFC371_n_300 FE_OFN370_n_300 VDD VSS FE_OFN371_n_300 / CKND2
XFE_OFC367_n_297 FE_OFN366_n_297 VDD VSS FE_OFN367_n_297 / CKND2
XFE_OFC362_n_293 FE_OFN361_n_293 VDD VSS FE_OFN362_n_293 / CKND2
XFE_OFC355_n_284 FE_OFN354_n_284 VDD VSS FE_OFN355_n_284 / CKND2
XFE_OFC351_n_279 FE_OFN350_n_279 VDD VSS FE_OFN351_n_279 / CKND2
XFE_OFC340_n_261 FE_OFN339_n_261 VDD VSS FE_OFN340_n_261 / CKND2
XFE_OFC337_n_257 n_257 VDD VSS out<151> / CKND2
XFE_OFC334_n_123 n_123 VDD VSS out<150> / CKND2
XFE_OFC327_n_103 n_103 VDD VSS out<145> / CKND2
XFE_OFC325_n_100 n_100 VDD VSS out<144> / CKND2
XFE_OFC324_n_96 FE_OFN323_n_96 VDD VSS FE_OFN324_n_96 / CKND2
XFE_OFC315_n_90 n_90 VDD VSS out<141> / CKND2
XFE_OFC305_n_74 n_74 VDD VSS out<137> / CKND2
XFE_OFC297_n_51 n_51 VDD VSS out<131> / CKND2
XFE_OFC284_n_26 n_26 VDD VSS out<123> / CKND2
Xg11256 FE_OFN393_n_344 VDD VSS out<244> / CKND2
Xg11284 FE_OFN383_n_316 VDD VSS out<166> / CKND2
Xg11482 n_118 VDD VSS out<42> / CKND2
Xg11515 n_85 VDD VSS out<26> / CKND2
Xg11565 FE_OFN472_n_35 VDD VSS out<239> / CKND2
Xg11579 FE_OFN279_n_21 VDD VSS out<221> / CKND2
Xg11590 n_10 VDD VSS out<115> / CKND2
Xg11332 FE_OFN345_n_268 VDD VSS out<54> / CKND4
Xg11494 n_106 VDD VSS out<241> / CKND4
Xg11498 n_102 VDD VSS out<35> / CKND4
Xg11571 n_29 VDD VSS out<190> / CKND4
Xg11573 n_27 VDD VSS out<189> / CKND4
XFE_OFC365_n_296 FE_OFN364_n_296 VDD VSS FE_OFN365_n_296 / INVD3
Xg11220 FE_OFN404_n_380 VDD VSS out<246> / INVD3
Xg11272 n_328 VDD VSS out<83> / INVD3
Xg11309 n_291 VDD VSS out<243> / INVD3
Xg11336 n_264 VDD VSS out<51> / INVD3
Xg11341 n_259 VDD VSS out<48> / INVD3
Xg11480 n_120 VDD VSS out<43> / INVD3
Xg11490 n_110 VDD VSS out<37> / INVD3
Xg11493 FE_OFN474_n_107 VDD VSS out<248> / INVD3
Xg11502 FE_OFN944_n_98 VDD VSS out<32> / INVD3
Xg11506 FE_OFN321_n_94 VDD VSS out<30> / INVD3
Xg11507 FE_OFN320_n_93 VDD VSS out<29> / INVD3
Xg11509 FE_OFN317_n_91 VDD VSS out<28> / INVD3
Xg11518 FE_OFN935_n_82 VDD VSS out<24> / INVD3
Xg11520 FE_OFN311_n_80 VDD VSS out<23> / INVD3
Xg11523 FE_OFN309_n_77 VDD VSS out<22> / INVD3
Xg11524 FE_OFN308_n_76 VDD VSS out<21> / INVD3
Xg11525 FE_OFN307_n_75 VDD VSS out<20> / INVD3
Xg11528 FE_OFN303_n_72 VDD VSS out<18> / INVD3
Xg11529 n_71 VDD VSS out<240> / INVD3
Xg11533 FE_OFN1631_n_67 VDD VSS out<17> / INVD3
Xg11534 FE_OFN300_n_66 VDD VSS out<16> / INVD3
Xg11537 n_63 VDD VSS out<14> / INVD3
Xg11550 n_50 VDD VSS out<8> / INVD3
Xg11551 FE_OFN566_n_49 VDD VSS out<7> / INVD3
Xg11553 FE_OFN294_n_47 VDD VSS out<6> / INVD3
Xg11554 FE_OFN293_n_46 VDD VSS out<5> / INVD3
Xg11555 FE_OFN292_n_45 VDD VSS out<4> / INVD3
Xg11558 FE_OFN290_n_42 VDD VSS out<3> / INVD3
Xg11561 FE_OFN289_n_39 VDD VSS out<1> / INVD3
Xg11562 FE_OFN288_n_38 VDD VSS out<0> / INVD3
Xg11563 FE_OFN473_n_37 VDD VSS out<251> / INVD3
Xg11478 FE_OFN333_n_122 VDD VSS out<44> / CKND3
Xg11483 n_117 VDD VSS out<41> / CKND3
Xg11501 n_99 VDD VSS out<33> / CKND3
XFE_OFC1855_n_67 n_67 VDD VSS FE_OFN1631_n_67 / BUFFD1
XFE_OFC950_n_109 n_109 VDD VSS FE_OFN950_n_109 / BUFFD1
XFE_OFC947_n_276 n_276 VDD VSS FE_OFN947_n_276 / BUFFD1
XFE_OFC945_n_126 n_126 VDD VSS FE_OFN945_n_126 / BUFFD1
XFE_OFC944_n_98 n_98 VDD VSS FE_OFN944_n_98 / BUFFD1
XFE_OFC935_n_82 n_82 VDD VSS FE_OFN935_n_82 / BUFFD1
XFE_OFC888_n_382 n_382 VDD VSS FE_OFN888_n_382 / BUFFD1
XFE_OFC887_n_309 n_309 VDD VSS FE_OFN887_n_309 / BUFFD1
XFE_OFC567_n_70 n_70 VDD VSS FE_OFN567_n_70 / BUFFD1
XFE_OFC566_n_49 n_49 VDD VSS FE_OFN566_n_49 / BUFFD1
XFE_OFC474_n_107 n_107 VDD VSS FE_OFN474_n_107 / BUFFD1
XFE_OFC473_n_37 n_37 VDD VSS FE_OFN473_n_37 / BUFFD1
XFE_OFC472_n_35 n_35 VDD VSS FE_OFN472_n_35 / BUFFD1
XFE_OFC404_n_380 n_380 VDD VSS FE_OFN404_n_380 / BUFFD1
XFE_OFC403_n_379 n_379 VDD VSS FE_OFN403_n_379 / BUFFD1
XFE_OFC402_n_378 n_378 VDD VSS FE_OFN402_n_378 / BUFFD1
XFE_OFC398_n_362 n_362 VDD VSS FE_OFN398_n_362 / BUFFD1
XFE_OFC397_n_361 n_361 VDD VSS FE_OFN397_n_361 / BUFFD1
XFE_OFC394_n_353 n_353 VDD VSS FE_OFN394_n_353 / BUFFD1
XFE_OFC392_n_342 n_342 VDD VSS FE_OFN392_n_342 / BUFFD1
XFE_OFC391_n_338 n_338 VDD VSS FE_OFN391_n_338 / BUFFD1
XFE_OFC390_n_334 n_334 VDD VSS FE_OFN390_n_334 / BUFFD1
XFE_OFC360_n_289 n_289 VDD VSS FE_OFN360_n_289 / BUFFD1
XFE_OFC358_n_287 n_287 VDD VSS FE_OFN358_n_287 / BUFFD1
XFE_OFC357_n_286 n_286 VDD VSS FE_OFN357_n_286 / BUFFD1
XFE_OFC352_n_280 n_280 VDD VSS FE_OFN352_n_280 / BUFFD1
XFE_OFC348_n_273 n_273 VDD VSS FE_OFN348_n_273 / BUFFD1
XFE_OFC347_n_270 n_270 VDD VSS FE_OFN347_n_270 / BUFFD1
XFE_OFC345_n_268 n_268 VDD VSS FE_OFN345_n_268 / BUFFD1
XFE_OFC344_n_267 n_267 VDD VSS FE_OFN344_n_267 / BUFFD1
XFE_OFC343_n_266 n_266 VDD VSS FE_OFN343_n_266 / BUFFD1
XFE_OFC341_n_262 n_262 VDD VSS FE_OFN341_n_262 / BUFFD1
XFE_OFC336_n_125 n_125 VDD VSS FE_OFN336_n_125 / BUFFD1
XFE_OFC333_n_122 n_122 VDD VSS FE_OFN333_n_122 / BUFFD1
XFE_OFC329_n_105 n_105 VDD VSS FE_OFN329_n_105 / BUFFD1
XFE_OFC322_n_95 n_95 VDD VSS FE_OFN322_n_95 / BUFFD1
XFE_OFC321_n_94 n_94 VDD VSS FE_OFN321_n_94 / BUFFD1
XFE_OFC320_n_93 n_93 VDD VSS FE_OFN320_n_93 / BUFFD1
XFE_OFC317_n_91 n_91 VDD VSS FE_OFN317_n_91 / BUFFD1
XFE_OFC314_n_88 n_88 VDD VSS FE_OFN314_n_88 / BUFFD1
XFE_OFC311_n_80 n_80 VDD VSS FE_OFN311_n_80 / BUFFD1
XFE_OFC309_n_77 n_77 VDD VSS FE_OFN309_n_77 / BUFFD1
XFE_OFC308_n_76 n_76 VDD VSS FE_OFN308_n_76 / BUFFD1
XFE_OFC307_n_75 n_75 VDD VSS FE_OFN307_n_75 / BUFFD1
XFE_OFC303_n_72 n_72 VDD VSS FE_OFN303_n_72 / BUFFD1
XFE_OFC300_n_66 n_66 VDD VSS FE_OFN300_n_66 / BUFFD1
XFE_OFC299_n_53 n_53 VDD VSS FE_OFN299_n_53 / BUFFD1
XFE_OFC294_n_47 n_47 VDD VSS FE_OFN294_n_47 / BUFFD1
XFE_OFC293_n_46 n_46 VDD VSS FE_OFN293_n_46 / BUFFD1
XFE_OFC292_n_45 n_45 VDD VSS FE_OFN292_n_45 / BUFFD1
XFE_OFC290_n_42 n_42 VDD VSS FE_OFN290_n_42 / BUFFD1
XFE_OFC289_n_39 n_39 VDD VSS FE_OFN289_n_39 / BUFFD1
XFE_OFC288_n_38 n_38 VDD VSS FE_OFN288_n_38 / BUFFD1
XFE_OFC287_n_36 n_36 VDD VSS FE_OFN287_n_36 / BUFFD1
XFE_OFC286_n_34 n_34 VDD VSS FE_OFN286_n_34 / BUFFD1
XFE_OFC283_n_25 n_25 VDD VSS FE_OFN283_n_25 / BUFFD1
XFE_OFC279_n_21 n_21 VDD VSS FE_OFN279_n_21 / BUFFD1
XFE_OFC276_n_18 n_18 VDD VSS FE_OFN276_n_18 / BUFFD1
XFE_OFC275_n_17 n_17 VDD VSS FE_OFN275_n_17 / BUFFD1
XFE_OFC274_n_16 n_16 VDD VSS FE_OFN274_n_16 / BUFFD1
XFE_OFC273_n_14 n_14 VDD VSS FE_OFN273_n_14 / BUFFD1
XFE_OFC272_n_13 n_13 VDD VSS FE_OFN272_n_13 / BUFFD1
XFE_OFC271_n_12 n_12 VDD VSS FE_OFN271_n_12 / BUFFD1
XFE_OFC270_n_9 n_9 VDD VSS FE_OFN270_n_9 / BUFFD1
XFE_OFC269_n_8 n_8 VDD VSS FE_OFN269_n_8 / BUFFD1
XFE_OFC268_n_5 n_5 VDD VSS FE_OFN268_n_5 / BUFFD1
XFE_OFC267_n_4 n_4 VDD VSS FE_OFN267_n_4 / BUFFD1
XFE_OFC266_n_0 n_0 VDD VSS FE_OFN266_n_0 / BUFFD1
XFE_OFC379_n_312 n_312 VDD VSS FE_OFN379_n_312 / BUFFD3
XFE_OFC377_n_305 n_305 VDD VSS FE_OFN377_n_305 / BUFFD3
XFE_OFC373_n_302 n_302 VDD VSS FE_OFN373_n_302 / BUFFD3
XFE_OFC363_n_294 n_294 VDD VSS FE_OFN363_n_294 / BUFFD3
XFE_OFC359_n_288 n_288 VDD VSS FE_OFN359_n_288 / BUFFD3
XFE_OFC353_n_282 n_282 VDD VSS FE_OFN353_n_282 / BUFFD3
XFE_OFC349_n_274 n_274 VDD VSS FE_OFN349_n_274 / BUFFD3
XFE_OFC346_n_269 n_269 VDD VSS FE_OFN346_n_269 / BUFFD3
XFE_OFC342_n_265 n_265 VDD VSS FE_OFN342_n_265 / BUFFD3
XFE_OFC331_n_115 n_115 VDD VSS FE_OFN331_n_115 / BUFFD3
XFE_OFC330_n_112 n_112 VDD VSS FE_OFN330_n_112 / BUFFD3
XFE_OFC312_n_81 n_81 VDD VSS FE_OFN312_n_81 / BUFFD3
XFE_OFC310_n_78 n_78 VDD VSS FE_OFN310_n_78 / BUFFD3
XFE_OFC405_n_381 n_381 VDD VSS out<250> / BUFFD2
XFE_OFC399_n_366 n_366 VDD VSS FE_OFN399_n_366 / BUFFD2
XFE_OFC393_n_344 n_344 VDD VSS FE_OFN393_n_344 / BUFFD2
XFE_OFC374_n_303 n_303 VDD VSS FE_OFN374_n_303 / BUFFD2
XFE_OFC356_n_285 n_285 VDD VSS FE_OFN356_n_285 / BUFFD2
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    fanout_WIDTH256
* View Name:    schematic
************************************************************************

.SUBCKT fanout_WIDTH256 in<255> in<254> in<253> in<252> in<251> in<250> 
+ in<249> in<248> in<247> in<246> in<245> in<244> in<243> in<242> in<241> 
+ in<240> in<239> in<238> in<237> in<236> in<235> in<234> in<233> in<232> 
+ in<231> in<230> in<229> in<228> in<227> in<226> in<225> in<224> in<223> 
+ in<222> in<221> in<220> in<219> in<218> in<217> in<216> in<215> in<214> 
+ in<213> in<212> in<211> in<210> in<209> in<208> in<207> in<206> in<205> 
+ in<204> in<203> in<202> in<201> in<200> in<199> in<198> in<197> in<196> 
+ in<195> in<194> in<193> in<192> in<191> in<190> in<189> in<188> in<187> 
+ in<186> in<185> in<184> in<183> in<182> in<181> in<180> in<179> in<178> 
+ in<177> in<176> in<175> in<174> in<173> in<172> in<171> in<170> in<169> 
+ in<168> in<167> in<166> in<165> in<164> in<163> in<162> in<161> in<160> 
+ in<159> in<158> in<157> in<156> in<155> in<154> in<153> in<152> in<151> 
+ in<150> in<149> in<148> in<147> in<146> in<145> in<144> in<143> in<142> 
+ in<141> in<140> in<139> in<138> in<137> in<136> in<135> in<134> in<133> 
+ in<132> in<131> in<130> in<129> in<128> in<127> in<126> in<125> in<124> 
+ in<123> in<122> in<121> in<120> in<119> in<118> in<117> in<116> in<115> 
+ in<114> in<113> in<112> in<111> in<110> in<109> in<108> in<107> in<106> 
+ in<105> in<104> in<103> in<102> in<101> in<100> in<99> in<98> in<97> in<96> 
+ in<95> in<94> in<93> in<92> in<91> in<90> in<89> in<88> in<87> in<86> in<85> 
+ in<84> in<83> in<82> in<81> in<80> in<79> in<78> in<77> in<76> in<75> in<74> 
+ in<73> in<72> in<71> in<70> in<69> in<68> in<67> in<66> in<65> in<64> in<63> 
+ in<62> in<61> in<60> in<59> in<58> in<57> in<56> in<55> in<54> in<53> in<52> 
+ in<51> in<50> in<49> in<48> in<47> in<46> in<45> in<44> in<43> in<42> in<41> 
+ in<40> in<39> in<38> in<37> in<36> in<35> in<34> in<33> in<32> in<31> in<30> 
+ in<29> in<28> in<27> in<26> in<25> in<24> in<23> in<22> in<21> in<20> in<19> 
+ in<18> in<17> in<16> in<15> in<14> in<13> in<12> in<11> in<10> in<9> in<8> 
+ in<7> in<6> in<5> in<4> in<3> in<2> in<1> in<0> outA<255> outA<254> 
+ outA<253> outA<252> outA<251> outA<250> outA<249> outA<248> outA<247> 
+ outA<246> outA<245> outA<244> outA<243> outA<242> outA<241> outA<240> 
+ outA<239> outA<238> outA<237> outA<236> outA<235> outA<234> outA<233> 
+ outA<232> outA<231> outA<230> outA<229> outA<228> outA<227> outA<226> 
+ outA<225> outA<224> outA<223> outA<222> outA<221> outA<220> outA<219> 
+ outA<218> outA<217> outA<216> outA<215> outA<214> outA<213> outA<212> 
+ outA<211> outA<210> outA<209> outA<208> outA<207> outA<206> outA<205> 
+ outA<204> outA<203> outA<202> outA<201> outA<200> outA<199> outA<198> 
+ outA<197> outA<196> outA<195> outA<194> outA<193> outA<192> outA<191> 
+ outA<190> outA<189> outA<188> outA<187> outA<186> outA<185> outA<184> 
+ outA<183> outA<182> outA<181> outA<180> outA<179> outA<178> outA<177> 
+ outA<176> outA<175> outA<174> outA<173> outA<172> outA<171> outA<170> 
+ outA<169> outA<168> outA<167> outA<166> outA<165> outA<164> outA<163> 
+ outA<162> outA<161> outA<160> outA<159> outA<158> outA<157> outA<156> 
+ outA<155> outA<154> outA<153> outA<152> outA<151> outA<150> outA<149> 
+ outA<148> outA<147> outA<146> outA<145> outA<144> outA<143> outA<142> 
+ outA<141> outA<140> outA<139> outA<138> outA<137> outA<136> outA<135> 
+ outA<134> outA<133> outA<132> outA<131> outA<130> outA<129> outA<128> 
+ outA<127> outA<126> outA<125> outA<124> outA<123> outA<122> outA<121> 
+ outA<120> outA<119> outA<118> outA<117> outA<116> outA<115> outA<114> 
+ outA<113> outA<112> outA<111> outA<110> outA<109> outA<108> outA<107> 
+ outA<106> outA<105> outA<104> outA<103> outA<102> outA<101> outA<100> 
+ outA<99> outA<98> outA<97> outA<96> outA<95> outA<94> outA<93> outA<92> 
+ outA<91> outA<90> outA<89> outA<88> outA<87> outA<86> outA<85> outA<84> 
+ outA<83> outA<82> outA<81> outA<80> outA<79> outA<78> outA<77> outA<76> 
+ outA<75> outA<74> outA<73> outA<72> outA<71> outA<70> outA<69> outA<68> 
+ outA<67> outA<66> outA<65> outA<64> outA<63> outA<62> outA<61> outA<60> 
+ outA<59> outA<58> outA<57> outA<56> outA<55> outA<54> outA<53> outA<52> 
+ outA<51> outA<50> outA<49> outA<48> outA<47> outA<46> outA<45> outA<44> 
+ outA<43> outA<42> outA<41> outA<40> outA<39> outA<38> outA<37> outA<36> 
+ outA<35> outA<34> outA<33> outA<32> outA<31> outA<30> outA<29> outA<28> 
+ outA<27> outA<26> outA<25> outA<24> outA<23> outA<22> outA<21> outA<20> 
+ outA<19> outA<18> outA<17> outA<16> outA<15> outA<14> outA<13> outA<12> 
+ outA<11> outA<10> outA<9> outA<8> outA<7> outA<6> outA<5> outA<4> outA<3> 
+ outA<2> outA<1> outA<0> outB<255> outB<254> outB<253> outB<252> outB<251> 
+ outB<250> outB<249> outB<248> outB<247> outB<246> outB<245> outB<244> 
+ outB<243> outB<242> outB<241> outB<240> outB<239> outB<238> outB<237> 
+ outB<236> outB<235> outB<234> outB<233> outB<232> outB<231> outB<230> 
+ outB<229> outB<228> outB<227> outB<226> outB<225> outB<224> outB<223> 
+ outB<222> outB<221> outB<220> outB<219> outB<218> outB<217> outB<216> 
+ outB<215> outB<214> outB<213> outB<212> outB<211> outB<210> outB<209> 
+ outB<208> outB<207> outB<206> outB<205> outB<204> outB<203> outB<202> 
+ outB<201> outB<200> outB<199> outB<198> outB<197> outB<196> outB<195> 
+ outB<194> outB<193> outB<192> outB<191> outB<190> outB<189> outB<188> 
+ outB<187> outB<186> outB<185> outB<184> outB<183> outB<182> outB<181> 
+ outB<180> outB<179> outB<178> outB<177> outB<176> outB<175> outB<174> 
+ outB<173> outB<172> outB<171> outB<170> outB<169> outB<168> outB<167> 
+ outB<166> outB<165> outB<164> outB<163> outB<162> outB<161> outB<160> 
+ outB<159> outB<158> outB<157> outB<156> outB<155> outB<154> outB<153> 
+ outB<152> outB<151> outB<150> outB<149> outB<148> outB<147> outB<146> 
+ outB<145> outB<144> outB<143> outB<142> outB<141> outB<140> outB<139> 
+ outB<138> outB<137> outB<136> outB<135> outB<134> outB<133> outB<132> 
+ outB<131> outB<130> outB<129> outB<128> outB<127> outB<126> outB<125> 
+ outB<124> outB<123> outB<122> outB<121> outB<120> outB<119> outB<118> 
+ outB<117> outB<116> outB<115> outB<114> outB<113> outB<112> outB<111> 
+ outB<110> outB<109> outB<108> outB<107> outB<106> outB<105> outB<104> 
+ outB<103> outB<102> outB<101> outB<100> outB<99> outB<98> outB<97> outB<96> 
+ outB<95> outB<94> outB<93> outB<92> outB<91> outB<90> outB<89> outB<88> 
+ outB<87> outB<86> outB<85> outB<84> outB<83> outB<82> outB<81> outB<80> 
+ outB<79> outB<78> outB<77> outB<76> outB<75> outB<74> outB<73> outB<72> 
+ outB<71> outB<70> outB<69> outB<68> outB<67> outB<66> outB<65> outB<64> 
+ outB<63> outB<62> outB<61> outB<60> outB<59> outB<58> outB<57> outB<56> 
+ outB<55> outB<54> outB<53> outB<52> outB<51> outB<50> outB<49> outB<48> 
+ outB<47> outB<46> outB<45> outB<44> outB<43> outB<42> outB<41> outB<40> 
+ outB<39> outB<38> outB<37> outB<36> outB<35> outB<34> outB<33> outB<32> 
+ outB<31> outB<30> outB<29> outB<28> outB<27> outB<26> outB<25> outB<24> 
+ outB<23> outB<22> outB<21> outB<20> outB<19> outB<18> outB<17> outB<16> 
+ outB<15> outB<14> outB<13> outB<12> outB<11> outB<10> outB<9> outB<8> 
+ outB<7> outB<6> outB<5> outB<4> outB<3> outB<2> outB<1> outB<0> outC<255> 
+ outC<254> outC<253> outC<252> outC<251> outC<250> outC<249> outC<248> 
+ outC<247> outC<246> outC<245> outC<244> outC<243> outC<242> outC<241> 
+ outC<240> outC<239> outC<238> outC<237> outC<236> outC<235> outC<234> 
+ outC<233> outC<232> outC<231> outC<230> outC<229> outC<228> outC<227> 
+ outC<226> outC<225> outC<224> outC<223> outC<222> outC<221> outC<220> 
+ outC<219> outC<218> outC<217> outC<216> outC<215> outC<214> outC<213> 
+ outC<212> outC<211> outC<210> outC<209> outC<208> outC<207> outC<206> 
+ outC<205> outC<204> outC<203> outC<202> outC<201> outC<200> outC<199> 
+ outC<198> outC<197> outC<196> outC<195> outC<194> outC<193> outC<192> 
+ outC<191> outC<190> outC<189> outC<188> outC<187> outC<186> outC<185> 
+ outC<184> outC<183> outC<182> outC<181> outC<180> outC<179> outC<178> 
+ outC<177> outC<176> outC<175> outC<174> outC<173> outC<172> outC<171> 
+ outC<170> outC<169> outC<168> outC<167> outC<166> outC<165> outC<164> 
+ outC<163> outC<162> outC<161> outC<160> outC<159> outC<158> outC<157> 
+ outC<156> outC<155> outC<154> outC<153> outC<152> outC<151> outC<150> 
+ outC<149> outC<148> outC<147> outC<146> outC<145> outC<144> outC<143> 
+ outC<142> outC<141> outC<140> outC<139> outC<138> outC<137> outC<136> 
+ outC<135> outC<134> outC<133> outC<132> outC<131> outC<130> outC<129> 
+ outC<128> outC<127> outC<126> outC<125> outC<124> outC<123> outC<122> 
+ outC<121> outC<120> outC<119> outC<118> outC<117> outC<116> outC<115> 
+ outC<114> outC<113> outC<112> outC<111> outC<110> outC<109> outC<108> 
+ outC<107> outC<106> outC<105> outC<104> outC<103> outC<102> outC<101> 
+ outC<100> outC<99> outC<98> outC<97> outC<96> outC<95> outC<94> outC<93> 
+ outC<92> outC<91> outC<90> outC<89> outC<88> outC<87> outC<86> outC<85> 
+ outC<84> outC<83> outC<82> outC<81> outC<80> outC<79> outC<78> outC<77> 
+ outC<76> outC<75> outC<74> outC<73> outC<72> outC<71> outC<70> outC<69> 
+ outC<68> outC<67> outC<66> outC<65> outC<64> outC<63> outC<62> outC<61> 
+ outC<60> outC<59> outC<58> outC<57> outC<56> outC<55> outC<54> outC<53> 
+ outC<52> outC<51> outC<50> outC<49> outC<48> outC<47> outC<46> outC<45> 
+ outC<44> outC<43> outC<42> outC<41> outC<40> outC<39> outC<38> outC<37> 
+ outC<36> outC<35> outC<34> outC<33> outC<32> outC<31> outC<30> outC<29> 
+ outC<28> outC<27> outC<26> outC<25> outC<24> outC<23> outC<22> outC<21> 
+ outC<20> outC<19> outC<18> outC<17> outC<16> outC<15> outC<14> outC<13> 
+ outC<12> outC<11> outC<10> outC<9> outC<8> outC<7> outC<6> outC<5> outC<4> 
+ outC<3> outC<2> outC<1> outC<0>
*.PININFO in<255>:I in<254>:I in<253>:I in<252>:I in<251>:I in<250>:I 
*.PININFO in<249>:I in<248>:I in<247>:I in<246>:I in<245>:I in<244>:I 
*.PININFO in<243>:I in<242>:I in<241>:I in<240>:I in<239>:I in<238>:I 
*.PININFO in<237>:I in<236>:I in<235>:I in<234>:I in<233>:I in<232>:I 
*.PININFO in<231>:I in<230>:I in<229>:I in<228>:I in<227>:I in<226>:I 
*.PININFO in<225>:I in<224>:I in<223>:I in<222>:I in<221>:I in<220>:I 
*.PININFO in<219>:I in<218>:I in<217>:I in<216>:I in<215>:I in<214>:I 
*.PININFO in<213>:I in<212>:I in<211>:I in<210>:I in<209>:I in<208>:I 
*.PININFO in<207>:I in<206>:I in<205>:I in<204>:I in<203>:I in<202>:I 
*.PININFO in<201>:I in<200>:I in<199>:I in<198>:I in<197>:I in<196>:I 
*.PININFO in<195>:I in<194>:I in<193>:I in<192>:I in<191>:I in<190>:I 
*.PININFO in<189>:I in<188>:I in<187>:I in<186>:I in<185>:I in<184>:I 
*.PININFO in<183>:I in<182>:I in<181>:I in<180>:I in<179>:I in<178>:I 
*.PININFO in<177>:I in<176>:I in<175>:I in<174>:I in<173>:I in<172>:I 
*.PININFO in<171>:I in<170>:I in<169>:I in<168>:I in<167>:I in<166>:I 
*.PININFO in<165>:I in<164>:I in<163>:I in<162>:I in<161>:I in<160>:I 
*.PININFO in<159>:I in<158>:I in<157>:I in<156>:I in<155>:I in<154>:I 
*.PININFO in<153>:I in<152>:I in<151>:I in<150>:I in<149>:I in<148>:I 
*.PININFO in<147>:I in<146>:I in<145>:I in<144>:I in<143>:I in<142>:I 
*.PININFO in<141>:I in<140>:I in<139>:I in<138>:I in<137>:I in<136>:I 
*.PININFO in<135>:I in<134>:I in<133>:I in<132>:I in<131>:I in<130>:I 
*.PININFO in<129>:I in<128>:I in<127>:I in<126>:I in<125>:I in<124>:I 
*.PININFO in<123>:I in<122>:I in<121>:I in<120>:I in<119>:I in<118>:I 
*.PININFO in<117>:I in<116>:I in<115>:I in<114>:I in<113>:I in<112>:I 
*.PININFO in<111>:I in<110>:I in<109>:I in<108>:I in<107>:I in<106>:I 
*.PININFO in<105>:I in<104>:I in<103>:I in<102>:I in<101>:I in<100>:I in<99>:I 
*.PININFO in<98>:I in<97>:I in<96>:I in<95>:I in<94>:I in<93>:I in<92>:I 
*.PININFO in<91>:I in<90>:I in<89>:I in<88>:I in<87>:I in<86>:I in<85>:I 
*.PININFO in<84>:I in<83>:I in<82>:I in<81>:I in<80>:I in<79>:I in<78>:I 
*.PININFO in<77>:I in<76>:I in<75>:I in<74>:I in<73>:I in<72>:I in<71>:I 
*.PININFO in<70>:I in<69>:I in<68>:I in<67>:I in<66>:I in<65>:I in<64>:I 
*.PININFO in<63>:I in<62>:I in<61>:I in<60>:I in<59>:I in<58>:I in<57>:I 
*.PININFO in<56>:I in<55>:I in<54>:I in<53>:I in<52>:I in<51>:I in<50>:I 
*.PININFO in<49>:I in<48>:I in<47>:I in<46>:I in<45>:I in<44>:I in<43>:I 
*.PININFO in<42>:I in<41>:I in<40>:I in<39>:I in<38>:I in<37>:I in<36>:I 
*.PININFO in<35>:I in<34>:I in<33>:I in<32>:I in<31>:I in<30>:I in<29>:I 
*.PININFO in<28>:I in<27>:I in<26>:I in<25>:I in<24>:I in<23>:I in<22>:I 
*.PININFO in<21>:I in<20>:I in<19>:I in<18>:I in<17>:I in<16>:I in<15>:I 
*.PININFO in<14>:I in<13>:I in<12>:I in<11>:I in<10>:I in<9>:I in<8>:I in<7>:I 
*.PININFO in<6>:I in<5>:I in<4>:I in<3>:I in<2>:I in<1>:I in<0>:I outA<255>:O 
*.PININFO outA<254>:O outA<253>:O outA<252>:O outA<251>:O outA<250>:O 
*.PININFO outA<249>:O outA<248>:O outA<247>:O outA<246>:O outA<245>:O 
*.PININFO outA<244>:O outA<243>:O outA<242>:O outA<241>:O outA<240>:O 
*.PININFO outA<239>:O outA<238>:O outA<237>:O outA<236>:O outA<235>:O 
*.PININFO outA<234>:O outA<233>:O outA<232>:O outA<231>:O outA<230>:O 
*.PININFO outA<229>:O outA<228>:O outA<227>:O outA<226>:O outA<225>:O 
*.PININFO outA<224>:O outA<223>:O outA<222>:O outA<221>:O outA<220>:O 
*.PININFO outA<219>:O outA<218>:O outA<217>:O outA<216>:O outA<215>:O 
*.PININFO outA<214>:O outA<213>:O outA<212>:O outA<211>:O outA<210>:O 
*.PININFO outA<209>:O outA<208>:O outA<207>:O outA<206>:O outA<205>:O 
*.PININFO outA<204>:O outA<203>:O outA<202>:O outA<201>:O outA<200>:O 
*.PININFO outA<199>:O outA<198>:O outA<197>:O outA<196>:O outA<195>:O 
*.PININFO outA<194>:O outA<193>:O outA<192>:O outA<191>:O outA<190>:O 
*.PININFO outA<189>:O outA<188>:O outA<187>:O outA<186>:O outA<185>:O 
*.PININFO outA<184>:O outA<183>:O outA<182>:O outA<181>:O outA<180>:O 
*.PININFO outA<179>:O outA<178>:O outA<177>:O outA<176>:O outA<175>:O 
*.PININFO outA<174>:O outA<173>:O outA<172>:O outA<171>:O outA<170>:O 
*.PININFO outA<169>:O outA<168>:O outA<167>:O outA<166>:O outA<165>:O 
*.PININFO outA<164>:O outA<163>:O outA<162>:O outA<161>:O outA<160>:O 
*.PININFO outA<159>:O outA<158>:O outA<157>:O outA<156>:O outA<155>:O 
*.PININFO outA<154>:O outA<153>:O outA<152>:O outA<151>:O outA<150>:O 
*.PININFO outA<149>:O outA<148>:O outA<147>:O outA<146>:O outA<145>:O 
*.PININFO outA<144>:O outA<143>:O outA<142>:O outA<141>:O outA<140>:O 
*.PININFO outA<139>:O outA<138>:O outA<137>:O outA<136>:O outA<135>:O 
*.PININFO outA<134>:O outA<133>:O outA<132>:O outA<131>:O outA<130>:O 
*.PININFO outA<129>:O outA<128>:O outA<127>:O outA<126>:O outA<125>:O 
*.PININFO outA<124>:O outA<123>:O outA<122>:O outA<121>:O outA<120>:O 
*.PININFO outA<119>:O outA<118>:O outA<117>:O outA<116>:O outA<115>:O 
*.PININFO outA<114>:O outA<113>:O outA<112>:O outA<111>:O outA<110>:O 
*.PININFO outA<109>:O outA<108>:O outA<107>:O outA<106>:O outA<105>:O 
*.PININFO outA<104>:O outA<103>:O outA<102>:O outA<101>:O outA<100>:O 
*.PININFO outA<99>:O outA<98>:O outA<97>:O outA<96>:O outA<95>:O outA<94>:O 
*.PININFO outA<93>:O outA<92>:O outA<91>:O outA<90>:O outA<89>:O outA<88>:O 
*.PININFO outA<87>:O outA<86>:O outA<85>:O outA<84>:O outA<83>:O outA<82>:O 
*.PININFO outA<81>:O outA<80>:O outA<79>:O outA<78>:O outA<77>:O outA<76>:O 
*.PININFO outA<75>:O outA<74>:O outA<73>:O outA<72>:O outA<71>:O outA<70>:O 
*.PININFO outA<69>:O outA<68>:O outA<67>:O outA<66>:O outA<65>:O outA<64>:O 
*.PININFO outA<63>:O outA<62>:O outA<61>:O outA<60>:O outA<59>:O outA<58>:O 
*.PININFO outA<57>:O outA<56>:O outA<55>:O outA<54>:O outA<53>:O outA<52>:O 
*.PININFO outA<51>:O outA<50>:O outA<49>:O outA<48>:O outA<47>:O outA<46>:O 
*.PININFO outA<45>:O outA<44>:O outA<43>:O outA<42>:O outA<41>:O outA<40>:O 
*.PININFO outA<39>:O outA<38>:O outA<37>:O outA<36>:O outA<35>:O outA<34>:O 
*.PININFO outA<33>:O outA<32>:O outA<31>:O outA<30>:O outA<29>:O outA<28>:O 
*.PININFO outA<27>:O outA<26>:O outA<25>:O outA<24>:O outA<23>:O outA<22>:O 
*.PININFO outA<21>:O outA<20>:O outA<19>:O outA<18>:O outA<17>:O outA<16>:O 
*.PININFO outA<15>:O outA<14>:O outA<13>:O outA<12>:O outA<11>:O outA<10>:O 
*.PININFO outA<9>:O outA<8>:O outA<7>:O outA<6>:O outA<5>:O outA<4>:O 
*.PININFO outA<3>:O outA<2>:O outA<1>:O outA<0>:O outB<255>:O outB<254>:O 
*.PININFO outB<253>:O outB<252>:O outB<251>:O outB<250>:O outB<249>:O 
*.PININFO outB<248>:O outB<247>:O outB<246>:O outB<245>:O outB<244>:O 
*.PININFO outB<243>:O outB<242>:O outB<241>:O outB<240>:O outB<239>:O 
*.PININFO outB<238>:O outB<237>:O outB<236>:O outB<235>:O outB<234>:O 
*.PININFO outB<233>:O outB<232>:O outB<231>:O outB<230>:O outB<229>:O 
*.PININFO outB<228>:O outB<227>:O outB<226>:O outB<225>:O outB<224>:O 
*.PININFO outB<223>:O outB<222>:O outB<221>:O outB<220>:O outB<219>:O 
*.PININFO outB<218>:O outB<217>:O outB<216>:O outB<215>:O outB<214>:O 
*.PININFO outB<213>:O outB<212>:O outB<211>:O outB<210>:O outB<209>:O 
*.PININFO outB<208>:O outB<207>:O outB<206>:O outB<205>:O outB<204>:O 
*.PININFO outB<203>:O outB<202>:O outB<201>:O outB<200>:O outB<199>:O 
*.PININFO outB<198>:O outB<197>:O outB<196>:O outB<195>:O outB<194>:O 
*.PININFO outB<193>:O outB<192>:O outB<191>:O outB<190>:O outB<189>:O 
*.PININFO outB<188>:O outB<187>:O outB<186>:O outB<185>:O outB<184>:O 
*.PININFO outB<183>:O outB<182>:O outB<181>:O outB<180>:O outB<179>:O 
*.PININFO outB<178>:O outB<177>:O outB<176>:O outB<175>:O outB<174>:O 
*.PININFO outB<173>:O outB<172>:O outB<171>:O outB<170>:O outB<169>:O 
*.PININFO outB<168>:O outB<167>:O outB<166>:O outB<165>:O outB<164>:O 
*.PININFO outB<163>:O outB<162>:O outB<161>:O outB<160>:O outB<159>:O 
*.PININFO outB<158>:O outB<157>:O outB<156>:O outB<155>:O outB<154>:O 
*.PININFO outB<153>:O outB<152>:O outB<151>:O outB<150>:O outB<149>:O 
*.PININFO outB<148>:O outB<147>:O outB<146>:O outB<145>:O outB<144>:O 
*.PININFO outB<143>:O outB<142>:O outB<141>:O outB<140>:O outB<139>:O 
*.PININFO outB<138>:O outB<137>:O outB<136>:O outB<135>:O outB<134>:O 
*.PININFO outB<133>:O outB<132>:O outB<131>:O outB<130>:O outB<129>:O 
*.PININFO outB<128>:O outB<127>:O outB<126>:O outB<125>:O outB<124>:O 
*.PININFO outB<123>:O outB<122>:O outB<121>:O outB<120>:O outB<119>:O 
*.PININFO outB<118>:O outB<117>:O outB<116>:O outB<115>:O outB<114>:O 
*.PININFO outB<113>:O outB<112>:O outB<111>:O outB<110>:O outB<109>:O 
*.PININFO outB<108>:O outB<107>:O outB<106>:O outB<105>:O outB<104>:O 
*.PININFO outB<103>:O outB<102>:O outB<101>:O outB<100>:O outB<99>:O 
*.PININFO outB<98>:O outB<97>:O outB<96>:O outB<95>:O outB<94>:O outB<93>:O 
*.PININFO outB<92>:O outB<91>:O outB<90>:O outB<89>:O outB<88>:O outB<87>:O 
*.PININFO outB<86>:O outB<85>:O outB<84>:O outB<83>:O outB<82>:O outB<81>:O 
*.PININFO outB<80>:O outB<79>:O outB<78>:O outB<77>:O outB<76>:O outB<75>:O 
*.PININFO outB<74>:O outB<73>:O outB<72>:O outB<71>:O outB<70>:O outB<69>:O 
*.PININFO outB<68>:O outB<67>:O outB<66>:O outB<65>:O outB<64>:O outB<63>:O 
*.PININFO outB<62>:O outB<61>:O outB<60>:O outB<59>:O outB<58>:O outB<57>:O 
*.PININFO outB<56>:O outB<55>:O outB<54>:O outB<53>:O outB<52>:O outB<51>:O 
*.PININFO outB<50>:O outB<49>:O outB<48>:O outB<47>:O outB<46>:O outB<45>:O 
*.PININFO outB<44>:O outB<43>:O outB<42>:O outB<41>:O outB<40>:O outB<39>:O 
*.PININFO outB<38>:O outB<37>:O outB<36>:O outB<35>:O outB<34>:O outB<33>:O 
*.PININFO outB<32>:O outB<31>:O outB<30>:O outB<29>:O outB<28>:O outB<27>:O 
*.PININFO outB<26>:O outB<25>:O outB<24>:O outB<23>:O outB<22>:O outB<21>:O 
*.PININFO outB<20>:O outB<19>:O outB<18>:O outB<17>:O outB<16>:O outB<15>:O 
*.PININFO outB<14>:O outB<13>:O outB<12>:O outB<11>:O outB<10>:O outB<9>:O 
*.PININFO outB<8>:O outB<7>:O outB<6>:O outB<5>:O outB<4>:O outB<3>:O 
*.PININFO outB<2>:O outB<1>:O outB<0>:O outC<255>:O outC<254>:O outC<253>:O 
*.PININFO outC<252>:O outC<251>:O outC<250>:O outC<249>:O outC<248>:O 
*.PININFO outC<247>:O outC<246>:O outC<245>:O outC<244>:O outC<243>:O 
*.PININFO outC<242>:O outC<241>:O outC<240>:O outC<239>:O outC<238>:O 
*.PININFO outC<237>:O outC<236>:O outC<235>:O outC<234>:O outC<233>:O 
*.PININFO outC<232>:O outC<231>:O outC<230>:O outC<229>:O outC<228>:O 
*.PININFO outC<227>:O outC<226>:O outC<225>:O outC<224>:O outC<223>:O 
*.PININFO outC<222>:O outC<221>:O outC<220>:O outC<219>:O outC<218>:O 
*.PININFO outC<217>:O outC<216>:O outC<215>:O outC<214>:O outC<213>:O 
*.PININFO outC<212>:O outC<211>:O outC<210>:O outC<209>:O outC<208>:O 
*.PININFO outC<207>:O outC<206>:O outC<205>:O outC<204>:O outC<203>:O 
*.PININFO outC<202>:O outC<201>:O outC<200>:O outC<199>:O outC<198>:O 
*.PININFO outC<197>:O outC<196>:O outC<195>:O outC<194>:O outC<193>:O 
*.PININFO outC<192>:O outC<191>:O outC<190>:O outC<189>:O outC<188>:O 
*.PININFO outC<187>:O outC<186>:O outC<185>:O outC<184>:O outC<183>:O 
*.PININFO outC<182>:O outC<181>:O outC<180>:O outC<179>:O outC<178>:O 
*.PININFO outC<177>:O outC<176>:O outC<175>:O outC<174>:O outC<173>:O 
*.PININFO outC<172>:O outC<171>:O outC<170>:O outC<169>:O outC<168>:O 
*.PININFO outC<167>:O outC<166>:O outC<165>:O outC<164>:O outC<163>:O 
*.PININFO outC<162>:O outC<161>:O outC<160>:O outC<159>:O outC<158>:O 
*.PININFO outC<157>:O outC<156>:O outC<155>:O outC<154>:O outC<153>:O 
*.PININFO outC<152>:O outC<151>:O outC<150>:O outC<149>:O outC<148>:O 
*.PININFO outC<147>:O outC<146>:O outC<145>:O outC<144>:O outC<143>:O 
*.PININFO outC<142>:O outC<141>:O outC<140>:O outC<139>:O outC<138>:O 
*.PININFO outC<137>:O outC<136>:O outC<135>:O outC<134>:O outC<133>:O 
*.PININFO outC<132>:O outC<131>:O outC<130>:O outC<129>:O outC<128>:O 
*.PININFO outC<127>:O outC<126>:O outC<125>:O outC<124>:O outC<123>:O 
*.PININFO outC<122>:O outC<121>:O outC<120>:O outC<119>:O outC<118>:O 
*.PININFO outC<117>:O outC<116>:O outC<115>:O outC<114>:O outC<113>:O 
*.PININFO outC<112>:O outC<111>:O outC<110>:O outC<109>:O outC<108>:O 
*.PININFO outC<107>:O outC<106>:O outC<105>:O outC<104>:O outC<103>:O 
*.PININFO outC<102>:O outC<101>:O outC<100>:O outC<99>:O outC<98>:O outC<97>:O 
*.PININFO outC<96>:O outC<95>:O outC<94>:O outC<93>:O outC<92>:O outC<91>:O 
*.PININFO outC<90>:O outC<89>:O outC<88>:O outC<87>:O outC<86>:O outC<85>:O 
*.PININFO outC<84>:O outC<83>:O outC<82>:O outC<81>:O outC<80>:O outC<79>:O 
*.PININFO outC<78>:O outC<77>:O outC<76>:O outC<75>:O outC<74>:O outC<73>:O 
*.PININFO outC<72>:O outC<71>:O outC<70>:O outC<69>:O outC<68>:O outC<67>:O 
*.PININFO outC<66>:O outC<65>:O outC<64>:O outC<63>:O outC<62>:O outC<61>:O 
*.PININFO outC<60>:O outC<59>:O outC<58>:O outC<57>:O outC<56>:O outC<55>:O 
*.PININFO outC<54>:O outC<53>:O outC<52>:O outC<51>:O outC<50>:O outC<49>:O 
*.PININFO outC<48>:O outC<47>:O outC<46>:O outC<45>:O outC<44>:O outC<43>:O 
*.PININFO outC<42>:O outC<41>:O outC<40>:O outC<39>:O outC<38>:O outC<37>:O 
*.PININFO outC<36>:O outC<35>:O outC<34>:O outC<33>:O outC<32>:O outC<31>:O 
*.PININFO outC<30>:O outC<29>:O outC<28>:O outC<27>:O outC<26>:O outC<25>:O 
*.PININFO outC<24>:O outC<23>:O outC<22>:O outC<21>:O outC<20>:O outC<19>:O 
*.PININFO outC<18>:O outC<17>:O outC<16>:O outC<15>:O outC<14>:O outC<13>:O 
*.PININFO outC<12>:O outC<11>:O outC<10>:O outC<9>:O outC<8>:O outC<7>:O 
*.PININFO outC<6>:O outC<5>:O outC<4>:O outC<3>:O outC<2>:O outC<1>:O outC<0>:O
*.CONNECT outB<137> in<137> 
*.CONNECT outB<196> in<196> 
*.CONNECT outA<138> in<138> 
*.CONNECT outB<110> in<110> 
*.CONNECT outA<169> in<169> 
*.CONNECT outB<108> in<108> 
*.CONNECT outB<113> in<113> 
*.CONNECT outC<98> in<98> 
*.CONNECT outC<143> in<143> 
*.CONNECT outC<95> in<95> 
*.CONNECT outA<2> in<2> 
*.CONNECT outC<138> in<138> 
*.CONNECT outA<42> in<42> 
*.CONNECT outA<36> in<36> 
*.CONNECT outC<42> in<42> 
*.CONNECT outA<33> in<33> 
*.CONNECT outC<176> in<176> 
*.CONNECT outA<172> in<172> 
*.CONNECT outB<124> in<124> 
*.CONNECT outB<133> in<133> 
*.CONNECT outB<161> in<161> 
*.CONNECT outA<193> in<193> 
*.CONNECT outA<215> in<215> 
*.CONNECT outC<41> in<41> 
*.CONNECT outC<247> in<247> 
*.CONNECT outC<188> in<188> 
*.CONNECT outC<22> in<22> 
*.CONNECT outC<4> in<4> 
*.CONNECT outB<102> in<102> 
*.CONNECT outB<115> in<115> 
*.CONNECT outB<149> in<149> 
*.CONNECT outC<61> in<61> 
*.CONNECT outB<61> in<61> 
*.CONNECT outB<173> in<173> 
*.CONNECT outB<88> in<88> 
*.CONNECT outA<94> in<94> 
*.CONNECT outA<43> in<43> 
*.CONNECT outB<17> in<17> 
*.CONNECT outC<142> in<142> 
*.CONNECT outB<68> in<68> 
*.CONNECT outC<205> in<205> 
*.CONNECT outC<62> in<62> 
*.CONNECT outB<132> in<132> 
*.CONNECT outB<216> in<216> 
*.CONNECT outB<76> in<76> 
*.CONNECT outB<241> in<241> 
*.CONNECT outB<21> in<21> 
*.CONNECT outC<178> in<178> 
*.CONNECT outA<224> in<224> 
*.CONNECT outA<121> in<121> 
*.CONNECT outC<64> in<64> 
*.CONNECT outB<224> in<224> 
*.CONNECT outA<130> in<130> 
*.CONNECT outB<98> in<98> 
*.CONNECT outB<203> in<203> 
*.CONNECT outA<72> in<72> 
*.CONNECT outA<221> in<221> 
*.CONNECT outB<228> in<228> 
*.CONNECT outB<156> in<156> 
*.CONNECT outB<54> in<54> 
*.CONNECT outA<58> in<58> 
*.CONNECT outC<149> in<149> 
*.CONNECT outA<10> in<10> 
*.CONNECT outA<117> in<117> 
*.CONNECT outC<37> in<37> 
*.CONNECT outB<12> in<12> 
*.CONNECT outC<72> in<72> 
*.CONNECT outB<111> in<111> 
*.CONNECT outC<75> in<75> 
*.CONNECT outA<132> in<132> 
*.CONNECT outC<158> in<158> 
*.CONNECT outA<27> in<27> 
*.CONNECT outA<18> in<18> 
*.CONNECT outB<171> in<171> 
*.CONNECT outC<181> in<181> 
*.CONNECT outA<103> in<103> 
*.CONNECT outB<159> in<159> 
*.CONNECT outB<4> in<4> 
*.CONNECT outB<11> in<11> 
*.CONNECT outC<94> in<94> 
*.CONNECT outC<224> in<224> 
*.CONNECT outC<96> in<96> 
*.CONNECT outA<192> in<192> 
*.CONNECT outA<93> in<93> 
*.CONNECT outC<173> in<173> 
*.CONNECT outB<24> in<24> 
*.CONNECT outB<248> in<248> 
*.CONNECT outC<6> in<6> 
*.CONNECT outC<146> in<146> 
*.CONNECT outB<240> in<240> 
*.CONNECT outA<111> in<111> 
*.CONNECT outB<242> in<242> 
*.CONNECT outA<219> in<219> 
*.CONNECT outA<110> in<110> 
*.CONNECT outB<233> in<233> 
*.CONNECT outC<208> in<208> 
*.CONNECT outB<130> in<130> 
*.CONNECT outC<152> in<152> 
*.CONNECT outC<60> in<60> 
*.CONNECT outB<36> in<36> 
*.CONNECT outC<28> in<28> 
*.CONNECT outC<73> in<73> 
*.CONNECT outA<48> in<48> 
*.CONNECT outA<168> in<168> 
*.CONNECT outB<74> in<74> 
*.CONNECT outA<150> in<150> 
*.CONNECT outC<86> in<86> 
*.CONNECT outB<245> in<245> 
*.CONNECT outA<178> in<178> 
*.CONNECT outB<84> in<84> 
*.CONNECT outB<207> in<207> 
*.CONNECT outB<20> in<20> 
*.CONNECT outC<17> in<17> 
*.CONNECT outB<127> in<127> 
*.CONNECT outC<12> in<12> 
*.CONNECT outA<251> in<251> 
*.CONNECT outC<217> in<217> 
*.CONNECT outB<107> in<107> 
*.CONNECT outB<2> in<2> 
*.CONNECT outB<22> in<22> 
*.CONNECT outC<157> in<157> 
*.CONNECT outB<45> in<45> 
*.CONNECT outC<101> in<101> 
*.CONNECT outB<72> in<72> 
*.CONNECT outA<234> in<234> 
*.CONNECT outC<76> in<76> 
*.CONNECT outA<30> in<30> 
*.CONNECT outA<74> in<74> 
*.CONNECT outA<148> in<148> 
*.CONNECT outC<147> in<147> 
*.CONNECT outB<214> in<214> 
*.CONNECT outB<92> in<92> 
*.CONNECT outA<246> in<246> 
*.CONNECT outC<77> in<77> 
*.CONNECT outA<183> in<183> 
*.CONNECT outA<147> in<147> 
*.CONNECT outC<250> in<250> 
*.CONNECT outC<15> in<15> 
*.CONNECT outB<29> in<29> 
*.CONNECT outC<109> in<109> 
*.CONNECT outC<184> in<184> 
*.CONNECT outA<145> in<145> 
*.CONNECT outB<183> in<183> 
*.CONNECT outC<32> in<32> 
*.CONNECT outC<160> in<160> 
*.CONNECT outA<204> in<204> 
*.CONNECT outA<98> in<98> 
*.CONNECT outA<40> in<40> 
*.CONNECT outC<29> in<29> 
*.CONNECT outA<181> in<181> 
*.CONNECT outA<152> in<152> 
*.CONNECT outB<119> in<119> 
*.CONNECT outA<180> in<180> 
*.CONNECT outC<27> in<27> 
*.CONNECT outB<160> in<160> 
*.CONNECT outB<104> in<104> 
*.CONNECT outC<112> in<112> 
*.CONNECT outC<113> in<113> 
*.CONNECT outB<26> in<26> 
*.CONNECT outB<239> in<239> 
*.CONNECT outB<8> in<8> 
*.CONNECT outC<132> in<132> 
*.CONNECT outA<112> in<112> 
*.CONNECT outC<174> in<174> 
*.CONNECT outC<47> in<47> 
*.CONNECT outB<251> in<251> 
*.CONNECT outB<247> in<247> 
*.CONNECT outC<232> in<232> 
*.CONNECT outC<100> in<100> 
*.CONNECT outB<197> in<197> 
*.CONNECT outB<187> in<187> 
*.CONNECT outC<234> in<234> 
*.CONNECT outA<247> in<247> 
*.CONNECT outA<51> in<51> 
*.CONNECT outA<195> in<195> 
*.CONNECT outB<184> in<184> 
*.CONNECT outA<122> in<122> 
*.CONNECT outC<183> in<183> 
*.CONNECT outC<163> in<163> 
*.CONNECT outB<205> in<205> 
*.CONNECT outB<204> in<204> 
*.CONNECT outB<198> in<198> 
*.CONNECT outC<20> in<20> 
*.CONNECT outA<91> in<91> 
*.CONNECT outC<155> in<155> 
*.CONNECT outB<193> in<193> 
*.CONNECT outB<46> in<46> 
*.CONNECT outA<231> in<231> 
*.CONNECT outC<179> in<179> 
*.CONNECT outC<43> in<43> 
*.CONNECT outB<75> in<75> 
*.CONNECT outB<182> in<182> 
*.CONNECT outC<45> in<45> 
*.CONNECT outC<238> in<238> 
*.CONNECT outB<243> in<243> 
*.CONNECT outA<162> in<162> 
*.CONNECT outB<7> in<7> 
*.CONNECT outB<59> in<59> 
*.CONNECT outC<70> in<70> 
*.CONNECT outB<13> in<13> 
*.CONNECT outB<209> in<209> 
*.CONNECT outB<200> in<200> 
*.CONNECT outC<121> in<121> 
*.CONNECT outB<230> in<230> 
*.CONNECT outB<223> in<223> 
*.CONNECT outC<90> in<90> 
*.CONNECT outA<206> in<206> 
*.CONNECT outA<235> in<235> 
*.CONNECT outA<226> in<226> 
*.CONNECT outA<65> in<65> 
*.CONNECT outB<66> in<66> 
*.CONNECT outB<188> in<188> 
*.CONNECT outA<108> in<108> 
*.CONNECT outB<166> in<166> 
*.CONNECT outA<160> in<160> 
*.CONNECT outA<228> in<228> 
*.CONNECT outA<203> in<203> 
*.CONNECT outA<14> in<14> 
*.CONNECT outB<236> in<236> 
*.CONNECT outB<222> in<222> 
*.CONNECT outC<215> in<215> 
*.CONNECT outC<59> in<59> 
*.CONNECT outB<220> in<220> 
*.CONNECT outB<190> in<190> 
*.CONNECT outA<53> in<53> 
*.CONNECT outC<81> in<81> 
*.CONNECT outA<90> in<90> 
*.CONNECT outC<221> in<221> 
*.CONNECT outB<185> in<185> 
*.CONNECT outC<246> in<246> 
*.CONNECT outC<49> in<49> 
*.CONNECT outA<7> in<7> 
*.CONNECT outC<207> in<207> 
*.CONNECT outA<154> in<154> 
*.CONNECT outB<81> in<81> 
*.CONNECT outB<64> in<64> 
*.CONNECT outA<46> in<46> 
*.CONNECT outC<211> in<211> 
*.CONNECT outC<56> in<56> 
*.CONNECT outC<31> in<31> 
*.CONNECT outA<161> in<161> 
*.CONNECT outA<167> in<167> 
*.CONNECT outA<156> in<156> 
*.CONNECT outA<222> in<222> 
*.CONNECT outA<175> in<175> 
*.CONNECT outB<231> in<231> 
*.CONNECT outC<168> in<168> 
*.CONNECT outB<212> in<212> 
*.CONNECT outA<170> in<170> 
*.CONNECT outB<0> in<0> 
*.CONNECT outC<128> in<128> 
*.CONNECT outA<157> in<157> 
*.CONNECT outC<248> in<248> 
*.CONNECT outC<175> in<175> 
*.CONNECT outB<118> in<118> 
*.CONNECT outA<9> in<9> 
*.CONNECT outA<140> in<140> 
*.CONNECT outC<233> in<233> 
*.CONNECT outA<16> in<16> 
*.CONNECT outC<237> in<237> 
*.CONNECT outB<48> in<48> 
*.CONNECT outB<18> in<18> 
*.CONNECT outB<218> in<218> 
*.CONNECT outB<176> in<176> 
*.CONNECT outA<202> in<202> 
*.CONNECT outC<144> in<144> 
*.CONNECT outC<170> in<170> 
*.CONNECT outB<40> in<40> 
*.CONNECT outB<78> in<78> 
*.CONNECT outB<168> in<168> 
*.CONNECT outA<38> in<38> 
*.CONNECT outA<6> in<6> 
*.CONNECT outA<197> in<197> 
*.CONNECT outC<220> in<220> 
*.CONNECT outC<185> in<185> 
*.CONNECT outA<134> in<134> 
*.CONNECT outC<104> in<104> 
*.CONNECT outC<165> in<165> 
*.CONNECT outC<46> in<46> 
*.CONNECT outC<68> in<68> 
*.CONNECT outA<104> in<104> 
*.CONNECT outA<210> in<210> 
*.CONNECT outB<155> in<155> 
*.CONNECT outA<86> in<86> 
*.CONNECT outC<126> in<126> 
*.CONNECT outC<148> in<148> 
*.CONNECT outC<159> in<159> 
*.CONNECT outC<254> in<254> 
*.CONNECT outB<51> in<51> 
*.CONNECT outC<129> in<129> 
*.CONNECT outC<117> in<117> 
*.CONNECT outC<10> in<10> 
*.CONNECT outB<237> in<237> 
*.CONNECT outA<80> in<80> 
*.CONNECT outC<161> in<161> 
*.CONNECT outB<33> in<33> 
*.CONNECT outA<225> in<225> 
*.CONNECT outC<212> in<212> 
*.CONNECT outC<35> in<35> 
*.CONNECT outA<230> in<230> 
*.CONNECT outC<156> in<156> 
*.CONNECT outC<74> in<74> 
*.CONNECT outA<76> in<76> 
*.CONNECT outB<138> in<138> 
*.CONNECT outB<142> in<142> 
*.CONNECT outC<107> in<107> 
*.CONNECT outA<23> in<23> 
*.CONNECT outA<182> in<182> 
*.CONNECT outB<49> in<49> 
*.CONNECT outC<189> in<189> 
*.CONNECT outC<63> in<63> 
*.CONNECT outA<201> in<201> 
*.CONNECT outB<225> in<225> 
*.CONNECT outA<13> in<13> 
*.CONNECT outB<252> in<252> 
*.CONNECT outB<186> in<186> 
*.CONNECT outA<35> in<35> 
*.CONNECT outA<34> in<34> 
*.CONNECT outB<215> in<215> 
*.CONNECT outC<2> in<2> 
*.CONNECT outC<136> in<136> 
*.CONNECT outA<115> in<115> 
*.CONNECT outB<103> in<103> 
*.CONNECT outA<237> in<237> 
*.CONNECT outA<141> in<141> 
*.CONNECT outC<71> in<71> 
*.CONNECT outC<105> in<105> 
*.CONNECT outB<253> in<253> 
*.CONNECT outC<24> in<24> 
*.CONNECT outA<31> in<31> 
*.CONNECT outA<15> in<15> 
*.CONNECT outB<152> in<152> 
*.CONNECT outB<178> in<178> 
*.CONNECT outC<26> in<26> 
*.CONNECT outC<19> in<19> 
*.CONNECT outA<223> in<223> 
*.CONNECT outC<141> in<141> 
*.CONNECT outA<133> in<133> 
*.CONNECT outA<96> in<96> 
*.CONNECT outA<63> in<63> 
*.CONNECT outA<240> in<240> 
*.CONNECT outA<50> in<50> 
*.CONNECT outA<177> in<177> 
*.CONNECT outA<198> in<198> 
*.CONNECT outC<137> in<137> 
*.CONNECT outA<87> in<87> 
*.CONNECT outB<99> in<99> 
*.CONNECT outA<99> in<99> 
*.CONNECT outA<8> in<8> 
*.CONNECT outA<233> in<233> 
*.CONNECT outA<242> in<242> 
*.CONNECT outA<44> in<44> 
*.CONNECT outC<57> in<57> 
*.CONNECT outB<195> in<195> 
*.CONNECT outA<54> in<54> 
*.CONNECT outA<252> in<252> 
*.CONNECT outC<236> in<236> 
*.CONNECT outB<177> in<177> 
*.CONNECT outA<213> in<213> 
*.CONNECT outC<166> in<166> 
*.CONNECT outA<153> in<153> 
*.CONNECT outB<97> in<97> 
*.CONNECT outB<55> in<55> 
*.CONNECT outA<241> in<241> 
*.CONNECT outB<89> in<89> 
*.CONNECT outA<174> in<174> 
*.CONNECT outB<129> in<129> 
*.CONNECT outA<245> in<245> 
*.CONNECT outA<0> in<0> 
*.CONNECT outC<114> in<114> 
*.CONNECT outB<70> in<70> 
*.CONNECT outA<244> in<244> 
*.CONNECT outC<227> in<227> 
*.CONNECT outC<145> in<145> 
*.CONNECT outA<200> in<200> 
*.CONNECT outB<80> in<80> 
*.CONNECT outB<164> in<164> 
*.CONNECT outB<135> in<135> 
*.CONNECT outC<1> in<1> 
*.CONNECT outA<176> in<176> 
*.CONNECT outB<148> in<148> 
*.CONNECT outC<252> in<252> 
*.CONNECT outC<34> in<34> 
*.CONNECT outB<179> in<179> 
*.CONNECT outC<67> in<67> 
*.CONNECT outB<154> in<154> 
*.CONNECT outC<65> in<65> 
*.CONNECT outA<109> in<109> 
*.CONNECT outB<30> in<30> 
*.CONNECT outA<25> in<25> 
*.CONNECT outA<190> in<190> 
*.CONNECT outA<56> in<56> 
*.CONNECT outC<196> in<196> 
*.CONNECT outC<102> in<102> 
*.CONNECT outA<22> in<22> 
*.CONNECT outA<159> in<159> 
*.CONNECT outC<11> in<11> 
*.CONNECT outA<24> in<24> 
*.CONNECT outA<185> in<185> 
*.CONNECT outA<146> in<146> 
*.CONNECT outB<246> in<246> 
*.CONNECT outA<189> in<189> 
*.CONNECT outA<216> in<216> 
*.CONNECT outA<232> in<232> 
*.CONNECT outB<93> in<93> 
*.CONNECT outB<226> in<226> 
*.CONNECT outB<94> in<94> 
*.CONNECT outB<153> in<153> 
*.CONNECT outC<39> in<39> 
*.CONNECT outC<50> in<50> 
*.CONNECT outB<86> in<86> 
*.CONNECT outB<117> in<117> 
*.CONNECT outA<118> in<118> 
*.CONNECT outA<227> in<227> 
*.CONNECT outC<110> in<110> 
*.CONNECT outC<139> in<139> 
*.CONNECT outA<45> in<45> 
*.CONNECT outA<17> in<17> 
*.CONNECT outB<146> in<146> 
*.CONNECT outA<107> in<107> 
*.CONNECT outA<129> in<129> 
*.CONNECT outC<214> in<214> 
*.CONNECT outB<250> in<250> 
*.CONNECT outB<82> in<82> 
*.CONNECT outB<139> in<139> 
*.CONNECT outB<63> in<63> 
*.CONNECT outA<82> in<82> 
*.CONNECT outB<87> in<87> 
*.CONNECT outB<106> in<106> 
*.CONNECT outB<120> in<120> 
*.CONNECT outC<21> in<21> 
*.CONNECT outC<225> in<225> 
*.CONNECT outB<199> in<199> 
*.CONNECT outC<230> in<230> 
*.CONNECT outA<120> in<120> 
*.CONNECT outC<84> in<84> 
*.CONNECT outC<52> in<52> 
*.CONNECT outC<97> in<97> 
*.CONNECT outB<210> in<210> 
*.CONNECT outB<150> in<150> 
*.CONNECT outA<255> in<255> 
*.CONNECT outC<55> in<55> 
*.CONNECT outB<125> in<125> 
*.CONNECT outC<108> in<108> 
*.CONNECT outA<73> in<73> 
*.CONNECT outB<192> in<192> 
*.CONNECT outB<175> in<175> 
*.CONNECT outC<177> in<177> 
*.CONNECT outA<238> in<238> 
*.CONNECT outC<123> in<123> 
*.CONNECT outA<19> in<19> 
*.CONNECT outB<143> in<143> 
*.CONNECT outC<244> in<244> 
*.CONNECT outC<51> in<51> 
*.CONNECT outB<145> in<145> 
*.CONNECT outB<114> in<114> 
*.CONNECT outB<180> in<180> 
*.CONNECT outA<250> in<250> 
*.CONNECT outA<116> in<116> 
*.CONNECT outA<220> in<220> 
*.CONNECT outA<196> in<196> 
*.CONNECT outA<158> in<158> 
*.CONNECT outC<194> in<194> 
*.CONNECT outA<59> in<59> 
*.CONNECT outB<34> in<34> 
*.CONNECT outB<42> in<42> 
*.CONNECT outB<58> in<58> 
*.CONNECT outB<169> in<169> 
*.CONNECT outA<69> in<69> 
*.CONNECT outA<20> in<20> 
*.CONNECT outA<207> in<207> 
*.CONNECT outC<162> in<162> 
*.CONNECT outC<202> in<202> 
*.CONNECT outC<3> in<3> 
*.CONNECT outC<80> in<80> 
*.CONNECT outB<206> in<206> 
*.CONNECT outA<164> in<164> 
*.CONNECT outC<5> in<5> 
*.CONNECT outB<136> in<136> 
*.CONNECT outB<52> in<52> 
*.CONNECT outA<208> in<208> 
*.CONNECT outC<245> in<245> 
*.CONNECT outB<163> in<163> 
*.CONNECT outC<16> in<16> 
*.CONNECT outA<41> in<41> 
*.CONNECT outB<3> in<3> 
*.CONNECT outA<79> in<79> 
*.CONNECT outB<254> in<254> 
*.CONNECT outC<192> in<192> 
*.CONNECT outB<232> in<232> 
*.CONNECT outB<162> in<162> 
*.CONNECT outA<165> in<165> 
*.CONNECT outA<209> in<209> 
*.CONNECT outB<35> in<35> 
*.CONNECT outB<38> in<38> 
*.CONNECT outA<67> in<67> 
*.CONNECT outA<113> in<113> 
*.CONNECT outC<169> in<169> 
*.CONNECT outA<26> in<26> 
*.CONNECT outA<142> in<142> 
*.CONNECT outB<134> in<134> 
*.CONNECT outA<62> in<62> 
*.CONNECT outA<28> in<28> 
*.CONNECT outC<228> in<228> 
*.CONNECT outA<214> in<214> 
*.CONNECT outA<143> in<143> 
*.CONNECT outC<88> in<88> 
*.CONNECT outC<172> in<172> 
*.CONNECT outB<10> in<10> 
*.CONNECT outC<9> in<9> 
*.CONNECT outC<99> in<99> 
*.CONNECT outA<85> in<85> 
*.CONNECT outA<149> in<149> 
*.CONNECT outC<30> in<30> 
*.CONNECT outA<75> in<75> 
*.CONNECT outA<61> in<61> 
*.CONNECT outB<151> in<151> 
*.CONNECT outA<81> in<81> 
*.CONNECT outA<155> in<155> 
*.CONNECT outA<243> in<243> 
*.CONNECT outB<144> in<144> 
*.CONNECT outB<6> in<6> 
*.CONNECT outC<150> in<150> 
*.CONNECT outC<103> in<103> 
*.CONNECT outA<144> in<144> 
*.CONNECT outB<123> in<123> 
*.CONNECT outA<199> in<199> 
*.CONNECT outB<16> in<16> 
*.CONNECT outC<182> in<182> 
*.CONNECT outC<48> in<48> 
*.CONNECT outC<187> in<187> 
*.CONNECT outB<9> in<9> 
*.CONNECT outA<97> in<97> 
*.CONNECT outB<23> in<23> 
*.CONNECT outA<101> in<101> 
*.CONNECT outA<236> in<236> 
*.CONNECT outA<254> in<254> 
*.CONNECT outA<125> in<125> 
*.CONNECT outA<11> in<11> 
*.CONNECT outB<157> in<157> 
*.CONNECT outA<3> in<3> 
*.CONNECT outA<248> in<248> 
*.CONNECT outC<235> in<235> 
*.CONNECT outB<238> in<238> 
*.CONNECT outA<151> in<151> 
*.CONNECT outB<85> in<85> 
*.CONNECT outB<165> in<165> 
*.CONNECT outA<77> in<77> 
*.CONNECT outA<139> in<139> 
*.CONNECT outB<19> in<19> 
*.CONNECT outC<115> in<115> 
*.CONNECT outB<255> in<255> 
*.CONNECT outB<172> in<172> 
*.CONNECT outA<64> in<64> 
*.CONNECT outC<241> in<241> 
*.CONNECT outC<191> in<191> 
*.CONNECT outC<44> in<44> 
*.CONNECT outA<5> in<5> 
*.CONNECT outA<136> in<136> 
*.CONNECT outC<229> in<229> 
*.CONNECT outA<124> in<124> 
*.CONNECT outB<96> in<96> 
*.CONNECT outC<253> in<253> 
*.CONNECT outB<47> in<47> 
*.CONNECT outA<105> in<105> 
*.CONNECT outC<18> in<18> 
*.CONNECT outC<58> in<58> 
*.CONNECT outB<202> in<202> 
*.CONNECT outA<106> in<106> 
*.CONNECT outA<163> in<163> 
*.CONNECT outA<131> in<131> 
*.CONNECT outC<134> in<134> 
*.CONNECT outC<40> in<40> 
*.CONNECT outB<69> in<69> 
*.CONNECT outB<43> in<43> 
*.CONNECT outA<249> in<249> 
*.CONNECT outB<208> in<208> 
*.CONNECT outC<124> in<124> 
*.CONNECT outC<153> in<153> 
*.CONNECT outA<218> in<218> 
*.CONNECT outC<239> in<239> 
*.CONNECT outC<167> in<167> 
*.CONNECT outC<201> in<201> 
*.CONNECT outA<66> in<66> 
*.CONNECT outA<55> in<55> 
*.CONNECT outB<1> in<1> 
*.CONNECT outC<93> in<93> 
*.CONNECT outA<68> in<68> 
*.CONNECT outB<227> in<227> 
*.CONNECT outC<204> in<204> 
*.CONNECT outC<89> in<89> 
*.CONNECT outA<12> in<12> 
*.CONNECT outC<53> in<53> 
*.CONNECT outB<244> in<244> 
*.CONNECT outA<92> in<92> 
*.CONNECT outC<231> in<231> 
*.CONNECT outC<198> in<198> 
*.CONNECT outC<87> in<87> 
*.CONNECT outC<209> in<209> 
*.CONNECT outA<49> in<49> 
*.CONNECT outC<180> in<180> 
*.CONNECT outC<122> in<122> 
*.CONNECT outC<33> in<33> 
*.CONNECT outB<71> in<71> 
*.CONNECT outA<21> in<21> 
*.CONNECT outB<121> in<121> 
*.CONNECT outC<171> in<171> 
*.CONNECT outB<32> in<32> 
*.CONNECT outA<205> in<205> 
*.CONNECT outB<229> in<229> 
*.CONNECT outA<95> in<95> 
*.CONNECT outA<184> in<184> 
*.CONNECT outB<27> in<27> 
*.CONNECT outA<1> in<1> 
*.CONNECT outB<25> in<25> 
*.CONNECT outA<83> in<83> 
*.CONNECT outB<62> in<62> 
*.CONNECT outC<127> in<127> 
*.CONNECT outA<239> in<239> 
*.CONNECT outC<242> in<242> 
*.CONNECT outC<195> in<195> 
*.CONNECT outB<213> in<213> 
*.CONNECT outA<128> in<128> 
*.CONNECT outC<186> in<186> 
*.CONNECT outC<38> in<38> 
*.CONNECT outC<193> in<193> 
*.CONNECT outC<54> in<54> 
*.CONNECT outB<83> in<83> 
*.CONNECT outB<191> in<191> 
*.CONNECT outA<57> in<57> 
*.CONNECT outA<114> in<114> 
*.CONNECT outC<131> in<131> 
*.CONNECT outA<191> in<191> 
*.CONNECT outB<234> in<234> 
*.CONNECT outC<218> in<218> 
*.CONNECT outB<194> in<194> 
*.CONNECT outB<31> in<31> 
*.CONNECT outC<23> in<23> 
*.CONNECT outC<66> in<66> 
*.CONNECT outA<29> in<29> 
*.CONNECT outA<37> in<37> 
*.CONNECT outB<15> in<15> 
*.CONNECT outA<123> in<123> 
*.CONNECT outC<213> in<213> 
*.CONNECT outB<174> in<174> 
*.CONNECT outC<14> in<14> 
*.CONNECT outC<83> in<83> 
*.CONNECT outC<120> in<120> 
*.CONNECT outC<200> in<200> 
*.CONNECT outA<188> in<188> 
*.CONNECT outC<164> in<164> 
*.CONNECT outA<211> in<211> 
*.CONNECT outC<119> in<119> 
*.CONNECT outB<147> in<147> 
*.CONNECT outB<73> in<73> 
*.CONNECT outB<28> in<28> 
*.CONNECT outA<88> in<88> 
*.CONNECT outB<39> in<39> 
*.CONNECT outC<125> in<125> 
*.CONNECT outB<211> in<211> 
*.CONNECT outB<41> in<41> 
*.CONNECT outB<100> in<100> 
*.CONNECT outC<133> in<133> 
*.CONNECT outA<71> in<71> 
*.CONNECT outB<77> in<77> 
*.CONNECT outB<219> in<219> 
*.CONNECT outB<170> in<170> 
*.CONNECT outB<65> in<65> 
*.CONNECT outB<126> in<126> 
*.CONNECT outB<116> in<116> 
*.CONNECT outA<78> in<78> 
*.CONNECT outA<60> in<60> 
*.CONNECT outC<0> in<0> 
*.CONNECT outB<140> in<140> 
*.CONNECT outA<39> in<39> 
*.CONNECT outB<56> in<56> 
*.CONNECT outC<92> in<92> 
*.CONNECT outA<186> in<186> 
*.CONNECT outB<249> in<249> 
*.CONNECT outA<166> in<166> 
*.CONNECT outB<131> in<131> 
*.CONNECT outC<151> in<151> 
*.CONNECT outA<179> in<179> 
*.CONNECT outC<226> in<226> 
*.CONNECT outB<44> in<44> 
*.CONNECT outC<25> in<25> 
*.CONNECT outC<106> in<106> 
*.CONNECT outB<60> in<60> 
*.CONNECT outA<171> in<171> 
*.CONNECT outC<240> in<240> 
*.CONNECT outC<249> in<249> 
*.CONNECT outC<116> in<116> 
*.CONNECT outA<4> in<4> 
*.CONNECT outA<217> in<217> 
*.CONNECT outB<122> in<122> 
*.CONNECT outC<243> in<243> 
*.CONNECT outC<140> in<140> 
*.CONNECT outC<197> in<197> 
*.CONNECT outC<91> in<91> 
*.CONNECT outB<217> in<217> 
*.CONNECT outB<91> in<91> 
*.CONNECT outB<167> in<167> 
*.CONNECT outA<89> in<89> 
*.CONNECT outC<13> in<13> 
*.CONNECT outC<85> in<85> 
*.CONNECT outA<102> in<102> 
*.CONNECT outA<52> in<52> 
*.CONNECT outA<126> in<126> 
*.CONNECT outB<53> in<53> 
*.CONNECT outA<32> in<32> 
*.CONNECT outA<253> in<253> 
*.CONNECT outB<189> in<189> 
*.CONNECT outA<47> in<47> 
*.CONNECT outA<229> in<229> 
*.CONNECT outB<112> in<112> 
*.CONNECT outC<7> in<7> 
*.CONNECT outC<8> in<8> 
*.CONNECT outA<119> in<119> 
*.CONNECT outB<128> in<128> 
*.CONNECT outB<5> in<5> 
*.CONNECT outB<101> in<101> 
*.CONNECT outC<79> in<79> 
*.CONNECT outB<141> in<141> 
*.CONNECT outC<82> in<82> 
*.CONNECT outA<187> in<187> 
*.CONNECT outC<78> in<78> 
*.CONNECT outC<190> in<190> 
*.CONNECT outC<206> in<206> 
*.CONNECT outB<90> in<90> 
*.CONNECT outB<158> in<158> 
*.CONNECT outB<14> in<14> 
*.CONNECT outB<57> in<57> 
*.CONNECT outA<173> in<173> 
*.CONNECT outC<255> in<255> 
*.CONNECT outB<50> in<50> 
*.CONNECT outC<69> in<69> 
*.CONNECT outB<181> in<181> 
*.CONNECT outB<67> in<67> 
*.CONNECT outC<210> in<210> 
*.CONNECT outA<135> in<135> 
*.CONNECT outC<222> in<222> 
*.CONNECT outC<111> in<111> 
*.CONNECT outB<109> in<109> 
*.CONNECT outC<223> in<223> 
*.CONNECT outC<203> in<203> 
*.CONNECT outB<221> in<221> 
*.CONNECT outA<212> in<212> 
*.CONNECT outC<36> in<36> 
*.CONNECT outA<70> in<70> 
*.CONNECT outA<194> in<194> 
*.CONNECT outB<105> in<105> 
*.CONNECT outB<37> in<37> 
*.CONNECT outA<100> in<100> 
*.CONNECT outB<235> in<235> 
*.CONNECT outC<251> in<251> 
*.CONNECT outA<84> in<84> 
*.CONNECT outC<154> in<154> 
*.CONNECT outC<216> in<216> 
*.CONNECT outC<219> in<219> 
*.CONNECT outC<135> in<135> 
*.CONNECT outA<137> in<137> 
*.CONNECT outB<79> in<79> 
*.CONNECT outC<118> in<118> 
*.CONNECT outC<199> in<199> 
*.CONNECT outA<127> in<127> 
*.CONNECT outC<130> in<130> 
*.CONNECT outB<201> in<201> 
*.CONNECT outB<95> in<95> 
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    SDFCSNQD1
* View Name:    schematic
************************************************************************

.SUBCKT SDFCSNQD1 CDN CP D Q SDN SE SI VDD VSS
*.PININFO CDN:I CP:I D:I SDN:I SE:I SI:I Q:O VDD:B VSS:B
MMI97 net149 net5 net96 VDD pch l=60n w=150.0n m=1
MMI105 net81 net11 net21 VDD pch l=60n w=150.0n m=1
MMI43 net21 net9 VDD VDD pch l=60n w=150.0n m=1
MMI82-M_u3 net141 SE VDD VDD pch l=60n w=260.0n m=1
MMI95-M_u3 Q net145 VDD VDD pch l=60n w=520.0n m=1
MMI73 net125 D VDD VDD pch l=60n w=490.0n m=1
MMI102 net53 SE net125 VDD pch l=60n w=400n m=1
MMI16-M_u1 net9 SDN VDD VDD pch l=60n w=400n m=1
MMI31-M_u3 net11 CP VDD VDD pch l=60n w=260.0n m=1
MMI71 net53 net141 net44 VDD pch l=60n w=200n m=1
MMI16-M_u2 net9 net81 VDD VDD pch l=60n w=400n m=1
MMI93-M_u1 net149 SDN VDD VDD pch l=60n w=150.0n m=1
MMI75 net44 SI VDD VDD pch l=60n w=200n m=1
MMI93-M_u2 net149 net145 VDD VDD pch l=60n w=150.0n m=1
MMI104 net21 CDN VDD VDD pch l=60n w=150.0n m=1
MMI94-M_u1 net145 CDN VDD VDD pch l=60n w=380.0n m=1
MMI74 net81 net5 net53 VDD pch l=60n w=320.0n m=1
MMI98 net9 net11 net96 VDD pch l=60n w=200n m=1
MMI103-M_u3 net5 net11 VDD VDD pch l=60n w=260.0n m=1
MMI94-M_u2 net145 net96 VDD VDD pch l=60n w=380.0n m=1
MMI93-M_u4 net152 net145 VSS VSS nch l=60n w=200n m=1
MMI16-M_u3 net9 SDN net156 VSS nch l=60n w=210.0n m=1
MMI93-M_u3 net149 SDN net152 VSS nch l=60n w=200n m=1
MMI94-M_u3 net145 CDN net97 VSS nch l=60n w=350.0n m=1
MMI82-M_u2 net141 SE VSS VSS nch l=60n w=195.00n m=1
MMI77 net81 net11 net121 VSS nch l=60n w=300n m=1
MMI16-M_u4 net156 net81 VSS VSS nch l=60n w=210.0n m=1
MMI95-M_u2 Q net145 VSS VSS nch l=60n w=390.0n m=1
MMI81 net125 D VSS VSS nch l=60n w=390.0n m=1
MMI80 net121 SE net124 VSS nch l=60n w=150.0n m=1
MMI101 net121 net141 net125 VSS nch l=60n w=390.0n m=1
MMI103-M_u2 net5 net11 VSS VSS nch l=60n w=195.00n m=1
MMI91 net149 net11 net96 VSS nch l=60n w=150.0n m=1
MMI31-M_u2 net11 CP VSS VSS nch l=60n w=195.00n m=1
MMI49 net92 CDN VSS VSS nch l=60n w=150.0n m=1
MMI94-M_u4 net97 net96 VSS VSS nch l=60n w=350.0n m=1
MMI92 net9 net5 net96 VSS nch l=60n w=190.0n m=1
MMI48 net84 net9 net92 VSS nch l=60n w=150.0n m=1
MMI78 net124 SI VSS VSS nch l=60n w=150.0n m=1
MMI47 net81 net5 net84 VSS nch l=60n w=150.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    XNR2D1
* View Name:    schematic
************************************************************************

.SUBCKT XNR2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MM_u6-M_u2 net27 net9 net44 VDD pch l=60n w=370.0n m=1
MM_u4-M_u3 ZN net44 VDD VDD pch l=60n w=520.0n m=1
MM_u5-M_u3 net5 net27 VDD VDD pch l=60n w=260.0n m=1
MM_u8-M_u3 net9 A1 VDD VDD pch l=60n w=260.0n m=1
MMI0-M_u2 net5 A1 net44 VDD pch l=60n w=235.00n m=1
MM_u2-M_u3 net27 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u6-M_u3 net27 A1 net44 VSS nch l=60n w=225.00n m=1
MMI0-M_u3 net5 net9 net44 VSS nch l=60n w=190.0n m=1
MM_u8-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 ZN net44 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net27 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u5-M_u2 net5 net27 VSS VSS nch l=60n w=190.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MOAI22D1
* View Name:    schematic
************************************************************************

.SUBCKT MOAI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMU1 net37 B1 net20 VSS nch l=60n w=390.0n m=1
MMI6 net9 net37 VSS VSS nch l=60n w=390.0n m=1
MMU9 net9 A1 ZN VSS nch l=60n w=390.0n m=1
MMI5 net20 B2 VSS VSS nch l=60n w=390.0n m=1
MMU10 net9 A2 ZN VSS nch l=60n w=390.0n m=1
MMI1 net37 B1 VDD VDD pch l=60n w=520.0n m=1
MMI3 net33 A2 VDD VDD pch l=60n w=520.0n m=1
MMI4 ZN A1 net33 VDD pch l=60n w=520.0n m=1
MMI2 ZN net37 VDD VDD pch l=60n w=520.0n m=1
MMU3 net37 B2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI22D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MM_u3 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MM_u5 net5 B1 VSS VSS nch l=60n w=390.0n m=1
MM_u4 net5 B2 VSS VSS nch l=60n w=390.0n m=1
MM_u2 ZN A2 net5 VSS nch l=60n w=390.0n m=1
MMI1 ZN B1 net32 VDD pch l=60n w=520.0n m=1
MMI3 ZN A1 net17 VDD pch l=60n w=520.0n m=1
MMU24 net32 B2 VDD VDD pch l=60n w=520.0n m=1
MMI2 net17 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI211D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI211D1 A1 A2 B C VDD VSS ZN
*.PININFO A1:I A2:I B:I C:I ZN:O VDD:B VSS:B
MMI3 net13 C VSS VSS nch l=60n w=390.0n m=1
MMI2 net9 B net13 VSS nch l=60n w=390.0n m=1
MM_u3 ZN A2 net9 VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net9 VSS nch l=60n w=390.0n m=1
MMI1 ZN A2 net25 VDD pch l=60n w=520.0n m=1
MMI0 net25 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u11 ZN C VDD VDD pch l=60n w=520.0n m=1
MM_u12 ZN B VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR3D1
* View Name:    schematic
************************************************************************

.SUBCKT OR3D1 A1 A2 A3 VDD VSS Z
*.PININFO A1:I A2:I A3:I Z:O VDD:B VSS:B
MMU42-M_u1 net13 A1 VDD VDD pch l=60n w=520.0n m=1
MMU42-M_u3 net9 A3 net1 VDD pch l=60n w=520.0n m=1
MM_u4-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU42-M_u2 net1 A2 net13 VDD pch l=60n w=520.0n m=1
MMU42-M_u5 net9 A2 VSS VSS nch l=60n w=195.00n m=1
MMU42-M_u4 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MMU42-M_u6 net9 A3 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL0
* View Name:    schematic
************************************************************************

.SUBCKT DEL0 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU7-M_u2 net11 net25 VSS VSS nch l=600n w=390.0n m=1
MMI2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u2 net5 I VSS VSS nch l=60n w=390.0n m=1
MMU5-M_u2 net25 net5 VSS VSS nch l=600n w=390.0n m=1
MMI2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMU5-M_u3 net25 net5 VDD VDD pch l=600n w=520.0n m=1
MMI1-M_u3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU7-M_u3 net11 net25 VDD VDD pch l=600n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_276
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_276 FE_OFN288_memB_4 FE_OFN299_memB_1 
+ FE_OFN304_memB_7 FE_OFN528_n FE_OFN530_n FE_OFN532_n FE_OFN734_memB_0 
+ FE_OFN737_memB_2 FE_OFN980_memB_3 FE_OFN1012_memB_6 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN288_memB_4:I FE_OFN299_memB_1:I FE_OFN304_memB_7:I 
*.PININFO FE_OFN528_n:I FE_OFN530_n:I FE_OFN532_n:I FE_OFN734_memB_0:I 
*.PININFO FE_OFN737_memB_2:I FE_OFN980_memB_3:I FE_OFN1012_memB_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1329_memB_1 inB<1> VDD VSS n_4 / CKND1
Xg2335 FE_PHN2170_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN1984_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2397_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2134_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2184_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2557_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN528_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> n_4 VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN737_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1012_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN737_memB_2 inC<2> FE_OFN734_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN288_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN734_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> FE_OFN304_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN734_memB_0 inA<0> FE_OFN530_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN734_memB_0 inA<0> FE_OFN530_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN299_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 p3 inB<0> p2 VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 FE_OFN532_n n_8 inC<5> FE_OFN304_memB_7 inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN980_memB_3 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 inB<1> inC<1> FE_OFN737_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN1012_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN980_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2557_n_21 n_21 VDD VSS FE_PHN2557_n_21 / DEL0
XFE_PHC2397_n_33 n_33 VDD VSS FE_PHN2397_n_33 / DEL0
XFE_PHC2184_n_26 n_26 VDD VSS FE_PHN2184_n_26 / DEL0
XFE_PHC2170_n_37 n_37 VDD VSS FE_PHN2170_n_37 / DEL0
XFE_PHC2134_n_32 n_32 VDD VSS FE_PHN2134_n_32 / DEL0
XFE_PHC1984_n_36 n_36 VDD VSS FE_PHN1984_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_277
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_277 FE_OFN287_memB_4 FE_OFN303_memB_7 FE_OFN527_n 
+ FE_OFN529_n FE_OFN531_n FE_OFN733_memB_0 FE_OFN736_memB_2 FE_OFN783_memB_1 
+ FE_OFN979_memB_3 FE_OFN1011_memB_6 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN287_memB_4:I FE_OFN303_memB_7:I FE_OFN527_n:I FE_OFN529_n:I 
*.PININFO FE_OFN531_n:I FE_OFN733_memB_0:I FE_OFN736_memB_2:I 
*.PININFO FE_OFN783_memB_1:I FE_OFN979_memB_3:I FE_OFN1011_memB_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1328_memB_1 FE_OFN783_memB_1 VDD VSS FE_OFN1196_memB_1 / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2476_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2206_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2177_n_26 VDD VSS out<4> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2111_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN527_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN1196_memB_1 VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN736_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1011_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN736_memB_2 inC<2> FE_OFN733_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN287_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN733_memB_0 inC<0> FE_OFN783_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> FE_OFN303_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN733_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN733_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN529_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 p3 inB<0> p2 VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2335 FE_PHN2501_n_37 VDD VSS out<6> / CKND2
Xg2349 n_22 VDD VSS out<0> / CKND2
Xg2347 n_3 FE_OFN531_n n_8 inC<5> FE_OFN303_memB_7 inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN979_memB_3 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN783_memB_1 inC<1> FE_OFN736_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN1011_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN979_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2501_n_37 n_37 VDD VSS FE_PHN2501_n_37 / DEL0
XFE_PHC2476_n_33 n_33 VDD VSS FE_PHN2476_n_33 / DEL0
XFE_PHC2206_n_32 n_32 VDD VSS FE_PHN2206_n_32 / DEL0
XFE_PHC2177_n_26 n_26 VDD VSS FE_PHN2177_n_26 / DEL0
XFE_PHC2111_n_20 n_20 VDD VSS FE_PHN2111_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_278
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_278 FE_OFN286_memB_6 FE_OFN525_n FE_OFN526_n 
+ FE_OFN732_memB_0 FE_OFN735_memB_2 FE_OFN782_memB_1 FE_OFN978_memB_3 
+ FE_OFN1008_memB_4 FE_OFN1009_memB_4 FE_OFN1010_memB_6 FE_OFN1034_memA_5 VDD 
+ VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> 
+ inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> 
+ p1 p2 p3 tmrErr
*.PININFO FE_OFN286_memB_6:I FE_OFN525_n:I FE_OFN526_n:I FE_OFN732_memB_0:I 
*.PININFO FE_OFN735_memB_2:I FE_OFN782_memB_1:I FE_OFN978_memB_3:I 
*.PININFO FE_OFN1008_memB_4:I FE_OFN1009_memB_4:I FE_OFN1010_memB_6:I 
*.PININFO FE_OFN1034_memA_5:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
XFE_OFC1467_memB_3 FE_OFN978_memB_3 VDD VSS FE_OFN1291_memB_3 / CKND1
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2345 FE_PHN2067_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2351 FE_PHN2096_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN526_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN735_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1291_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN286_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN735_memB_2 inC<2> FE_OFN732_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN1009_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN732_memB_0 inC<0> FE_OFN782_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> FE_OFN525_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN732_memB_0 inA<0> FE_OFN1008_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN732_memB_0 inA<0> FE_OFN1008_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 p3 inB<0> p2 VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN1034_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2340 FE_PHN2391_n_32 VDD VSS out<7> / CKND2
Xg2350 FE_PHN2604_n_21 VDD VSS out<3> / CKND2
Xg2347 n_3 FE_OFN1010_memB_6 n_8 inC<5> FE_OFN525_n inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN978_memB_3 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN782_memB_1 inC<1> FE_OFN735_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN286_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN1034_memA_5 n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN978_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2604_n_21 n_21 VDD VSS FE_PHN2604_n_21 / DEL0
XFE_PHC2391_n_32 n_32 VDD VSS FE_PHN2391_n_32 / DEL0
XFE_PHC2096_n_20 n_20 VDD VSS FE_PHN2096_n_20 / DEL0
XFE_PHC2067_n_26 n_26 VDD VSS FE_PHN2067_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_371
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_371 VDD VSS clkA clkB clkC dataInA<7> dataInA<6> 
+ dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> 
+ dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> 
+ dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> 
+ dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> 
+ dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO clkA:I clkB:I clkC:I dataInA<7>:I dataInA<6>:I dataInA<5>:I 
*.PININFO dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I 
*.PININFO dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I 
*.PININFO dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I 
*.PININFO dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I 
*.PININFO dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA FE_PHN2122_pixelConfigIntA_254 memA<6> n_47 loadA 
+ dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA FE_PHN1922_pixelConfigIntA_250 memA<2> n_36 loadA 
+ dataInA<2> VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA FE_PHN2453_pixelConfigIntA_249 memA<1> n_37 loadA 
+ dataInA<1> VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB FE_PHN1921_pixelConfigIntB_250 memB<2> n_20 loadB 
+ dataInB<2> VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[3] n_18 clkB FE_PHN2534_pixelConfigIntB_251 memB<3> n_17 loadB 
+ dataInB<3> VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC FE_PHN2275_pixelConfigIntC_253 memC<5> n_0 loadC 
+ dataInC<5> VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemVoterC FE_OFN1106_n memB<1> FE_OFN1104_n FE_OFN1105_n FE_OFN1323_memB_4 
+ FE_OFN1107_n FE_OFN1175_memB_0 FE_OFN1176_memB_2 FE_OFN1290_memB_3 
+ FE_OFN1324_memB_6 VDD VSS memA<7> memA<6> FE_OFN1629_memA_5 memA<4> memA<3> 
+ memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> memB<2> 
+ FE_OFN881_memB_1 FE_PHN1870_memB_0 memC<7> memC<6> memC<5> memC<4> memC<3> 
+ FE_OFN1630_memC_2 memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ FE_PHN1882_memC_3 FE_PHN1888_memC_0 FE_PHN1908_memA_0 tmrErrorC / 
+ majorityVoter_WIDTH8_276
XmemVoterB FE_OFN1106_n FE_OFN1104_n FE_OFN1105_n memB<4> FE_OFN1107_n 
+ FE_OFN1175_memB_0 FE_OFN1176_memB_2 FE_OFN881_memB_1 FE_OFN1290_memB_3 
+ FE_OFN1324_memB_6 VDD VSS memA<7> memA<6> FE_OFN1629_memA_5 memA<4> memA<3> 
+ memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> FE_OFN1323_memB_4 memB<3> 
+ memB<2> memB<1> FE_PHN1870_memB_0 memC<7> memC<6> memC<5> memC<4> memC<3> 
+ FE_OFN1630_memC_2 memC<1> memC<0> dataOutB<7> dataOutB<6> dataOutB<5> 
+ dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ FE_PHN1882_memC_3 FE_PHN1888_memC_0 FE_PHN1908_memA_0 tmrErrorB / 
+ majorityVoter_WIDTH8_277
XmemVoterA FE_OFN264_memB_6 FE_OFN1104_n FE_OFN1105_n FE_OFN1175_memB_0 
+ FE_OFN1176_memB_2 FE_OFN881_memB_1 FE_OFN1290_memB_3 FE_OFN265_memB_4 
+ FE_OFN1106_n FE_OFN1107_n FE_OFN1629_memA_5 VDD VSS memA<7> memA<6> memA<5> 
+ memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> 
+ memB<3> memB<2> memB<1> FE_PHN1870_memB_0 memC<7> memC<6> memC<5> memC<4> 
+ memC<3> FE_OFN1630_memC_2 memC<1> memC<0> dataOutA<7> dataOutA<6> 
+ dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ FE_PHN1882_memC_3 FE_PHN1888_memC_0 FE_PHN1908_memA_0 tmrErrorA / 
+ majorityVoter_WIDTH8_278
XFE_OFC1548_memB_6 FE_OFN1107_n VDD VSS FE_OFN1324_memB_6 / INVD1
XFE_OFC1547_memB_6 FE_OFN264_memB_6 VDD VSS FE_OFN1107_n / INVD1
XFE_OFC1545_memB_4 FE_OFN1106_n VDD VSS FE_OFN1323_memB_4 / INVD1
XFE_OFC1330_memB_7 memB<7> VDD VSS FE_OFN1104_n / INVD1
XFE_OFC1327_memB_1 memB<1> VDD VSS FE_OFN881_memB_1 / INVD1
XFE_OFC1240_memB_2 memB<2> VDD VSS FE_OFN1176_memB_2 / INVD1
XFE_OFC1239_memB_0 memB<0> VDD VSS FE_OFN1175_memB_0 / INVD1
XFE_OFC1165_memB_7 FE_OFN1104_n VDD VSS FE_OFN1105_n / INVD1
XFE_OFC1546_memB_6 memB<6> VDD VSS FE_OFN264_memB_6 / CKND1
XFE_OFC1544_memB_4 FE_OFN265_memB_4 VDD VSS FE_OFN1106_n / CKND1
XFE_OFC1543_memB_4 memB<4> VDD VSS FE_OFN265_memB_4 / CKND1
XFE_OFC1466_memB_3 memB<3> VDD VSS FE_OFN1290_memB_3 / CKND1
XFE_OFC1854_memC_2 memC<2> VDD VSS FE_OFN1630_memC_2 / BUFFD1
XFE_OFC1853_memA_5 memA<5> VDD VSS FE_OFN1629_memA_5 / BUFFD1
XFE_PHC2534_pixelConfigIntB_251 dataOutB<3> VDD VSS 
+ FE_PHN2534_pixelConfigIntB_251 / DEL0
XFE_PHC2453_pixelConfigIntA_249 dataOutA<1> VDD VSS 
+ FE_PHN2453_pixelConfigIntA_249 / DEL0
XFE_PHC2275_pixelConfigIntC_253 dataOutC<5> VDD VSS 
+ FE_PHN2275_pixelConfigIntC_253 / DEL0
XFE_PHC2122_pixelConfigIntA_254 dataOutA<6> VDD VSS 
+ FE_PHN2122_pixelConfigIntA_254 / DEL0
XFE_PHC1922_pixelConfigIntA_250 dataOutA<2> VDD VSS 
+ FE_PHN1922_pixelConfigIntA_250 / DEL0
XFE_PHC1921_pixelConfigIntB_250 dataOutB<2> VDD VSS 
+ FE_PHN1921_pixelConfigIntB_250 / DEL0
XFE_PHC1908_memA_0 memA<0> VDD VSS FE_PHN1908_memA_0 / DEL0
XFE_PHC1888_memC_0 memC<0> VDD VSS FE_PHN1888_memC_0 / DEL0
XFE_PHC1882_memC_3 memC<3> VDD VSS FE_PHN1882_memC_3 / DEL0
XFE_PHC1870_memB_0 memB<0> VDD VSS FE_PHN1870_memB_0 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_279
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_279 FE_OFN913_memB_3 FE_OFN971_memB_2 
+ FE_OFN974_memB_7 FE_OFN977_memB_7 FE_OFN1033_memB_1 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 p5 p6 
+ tmrErr
*.PININFO FE_OFN913_memB_3:I FE_OFN971_memB_2:I FE_OFN974_memB_7:I 
*.PININFO FE_OFN977_memB_7:I FE_OFN1033_memB_1:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO p2:I p3:I p4:I p5:I p6:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2622_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2602_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2586_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2642_n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2632_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2210_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2372 inB<4> VDD VSS n_2 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN1033_memB_1 VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN971_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN971_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> FE_OFN974_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p4 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 p2 inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p6 FE_OFN1033_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p5 FE_OFN977_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> p1 VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p3 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> n_8 inC<5> FE_OFN974_memB_7 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN913_memB_3 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN971_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN913_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2642_n_32 n_32 VDD VSS FE_PHN2642_n_32 / DEL0
XFE_PHC2632_n_21 n_21 VDD VSS FE_PHN2632_n_21 / DEL0
XFE_PHC2622_n_37 n_37 VDD VSS FE_PHN2622_n_37 / DEL0
XFE_PHC2602_n_36 n_36 VDD VSS FE_PHN2602_n_36 / DEL0
XFE_PHC2586_n_33 n_33 VDD VSS FE_PHN2586_n_33 / DEL0
XFE_PHC2210_n_20 n_20 VDD VSS FE_PHN2210_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_280
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_280 FE_OFN973_memB_7 FE_OFN976_memB_7 
+ FE_OFN1006_memB_3 FE_OFN1287_memB_2 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 p5 p6 tmrErr
*.PININFO FE_OFN973_memB_7:I FE_OFN976_memB_7:I FE_OFN1006_memB_3:I 
*.PININFO FE_OFN1287_memB_2:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I 
*.PININFO p5:I p6:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1542_memB_3 FE_OFN1006_memB_3 VDD VSS FE_OFN1322_memB_3 / CKND1
Xg2335 FE_PHN2628_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2626_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2559_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2560_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2127_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2372 inB<4> VDD VSS n_2 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN1287_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1322_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN1287_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> FE_OFN973_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p4 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 p2 inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p6 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p5 FE_OFN976_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> p1 VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p3 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> n_8 inC<5> FE_OFN973_memB_7 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN1006_memB_3 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN1287_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN1006_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2628_n_37 n_37 VDD VSS FE_PHN2628_n_37 / DEL0
XFE_PHC2626_n_32 n_32 VDD VSS FE_PHN2626_n_32 / DEL0
XFE_PHC2560_n_21 n_21 VDD VSS FE_PHN2560_n_21 / DEL0
XFE_PHC2559_n_26 n_26 VDD VSS FE_PHN2559_n_26 / DEL0
XFE_PHC2127_n_20 n_20 VDD VSS FE_PHN2127_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_281
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_281 FE_OFN970_memB_2 FE_OFN972_memB_7 
+ FE_OFN975_memB_7 FE_OFN1007_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 p5 p6 tmrErr
*.PININFO FE_OFN970_memB_2:I FE_OFN972_memB_7:I FE_OFN975_memB_7:I 
*.PININFO FE_OFN1007_memB_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I 
*.PININFO p5:I p6:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1541_memB_3 FE_OFN1007_memB_3 VDD VSS FE_OFN1321_memB_3 / CKND1
Xg2335 FE_PHN2575_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2540_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2607_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2556_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2538_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2372 inB<4> VDD VSS n_2 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN970_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1321_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN970_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> FE_OFN972_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p4 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 p2 inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p6 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p5 FE_OFN975_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> p1 VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p3 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> n_8 inC<5> FE_OFN972_memB_7 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN1007_memB_3 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN970_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN1007_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2607_n_33 n_33 VDD VSS FE_PHN2607_n_33 / DEL0
XFE_PHC2575_n_37 n_37 VDD VSS FE_PHN2575_n_37 / DEL0
XFE_PHC2556_n_32 n_32 VDD VSS FE_PHN2556_n_32 / DEL0
XFE_PHC2540_n_36 n_36 VDD VSS FE_PHN2540_n_36 / DEL0
XFE_PHC2538_n_26 n_26 VDD VSS FE_PHN2538_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_372
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_372 FE_OFN22_busRstInBufA FE_OFN50_busRstInBufB 
+ FE_OFN64_busRstInBufC VDD VSS clkA clkB clkC clkC_clone1 dataInA<7> 
+ dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> 
+ dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> 
+ dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> 
+ dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> 
+ dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> 
+ dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> 
+ dataOutC<1> dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO FE_OFN22_busRstInBufA:I FE_OFN50_busRstInBufB:I 
*.PININFO FE_OFN64_busRstInBufC:I clkA:I clkB:I clkC:I clkC_clone1:I 
*.PININFO dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I 
*.PININFO dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I 
*.PININFO dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I 
*.PININFO dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I 
*.PININFO dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 FE_OFN22_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN22_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 FE_OFN22_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN22_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 FE_OFN50_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 FE_OFN50_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 FE_OFN64_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 FE_OFN64_busRstInBufC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 FE_OFN64_busRstInBufC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> FE_OFN22_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN22_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> FE_OFN22_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN22_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> FE_OFN50_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> FE_OFN64_busRstInBufC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> FE_OFN64_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> FE_OFN64_busRstInBufC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN1964_pixelConfigIntA_245 memA<5> n_32 loadA 
+ dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA FE_PHN1987_pixelConfigIntA_240 memA<0> n_35 loadA 
+ dataInA<0> VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA FE_PHN2558_pixelConfigIntA_243 memA<3> n_33 loadA 
+ dataInA<3> VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB FE_PHN2086_pixelConfigIntB_240 memB<0> n_19 loadB 
+ dataInB<0> VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB FE_PHN2570_pixelConfigIntB_242 memB<2> n_20 loadB 
+ dataInB<2> VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB FE_PHN2665_pixelConfigIntB_241 memB<1> n_21 loadB 
+ dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC_clone1 dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS 
+ / SDFCSNQD1
XmemC_reg[4] n_11 clkC FE_PHN2581_pixelConfigIntC_244 memC<4> n_14 loadC 
+ dataInC<4> VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC FE_PHN2149_pixelConfigIntC_240 memC<0> n_3 loadC 
+ dataInC<0> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC_clone1 dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD 
+ VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC_clone1 dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS 
+ / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemVoterC FE_OFN913_memB_3 FE_OFN1287_memB_2 FE_OFN1288_memB_7 
+ FE_OFN1289_memB_7 FE_OFN1628_memB_1 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> 
+ memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> 
+ memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> FE_PHN1864_memC_4 FE_PHN1869_memA_2 
+ FE_PHN1878_memC_3 FE_PHN1889_memA_6 FE_PHN1890_memA_7 FE_PHN1894_memA_1 
+ tmrErrorC / majorityVoter_WIDTH8_279
XmemVoterB FE_OFN1288_memB_7 FE_OFN1289_memB_7 FE_OFN913_memB_3 
+ FE_OFN1287_memB_2 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> memB<2> 
+ FE_OFN1628_memB_1 memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> 
+ memC<1> memC<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1864_memC_4 FE_PHN1869_memA_2 
+ FE_PHN1878_memC_3 FE_PHN1889_memA_6 FE_PHN1890_memA_7 FE_PHN1894_memA_1 
+ tmrErrorB / majorityVoter_WIDTH8_280
XmemVoterA FE_OFN1287_memB_2 FE_OFN1288_memB_7 FE_OFN1289_memB_7 
+ FE_OFN913_memB_3 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> memB<2> 
+ FE_OFN1628_memB_1 memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> 
+ memC<1> memC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> FE_PHN1864_memC_4 FE_PHN1869_memA_2 
+ FE_PHN1878_memC_3 FE_PHN1889_memA_6 FE_PHN1890_memA_7 FE_PHN1894_memA_1 
+ tmrErrorA / majorityVoter_WIDTH8_281
XFE_OFC1463_memB_2 memB<2> VDD VSS FE_OFN1287_memB_2 / INVD1
XFE_OFC1539_memB_3 memB<3> VDD VSS FE_OFN913_memB_3 / CKND1
XFE_OFC1465_memB_7 FE_OFN1288_memB_7 VDD VSS FE_OFN1289_memB_7 / CKND1
XFE_OFC1464_memB_7 memB<7> VDD VSS FE_OFN1288_memB_7 / CKND1
XFE_OFC1852_memB_1 memB<1> VDD VSS FE_OFN1628_memB_1 / BUFFD1
XFE_PHC2665_pixelConfigIntB_241 dataOutB<1> VDD VSS 
+ FE_PHN2665_pixelConfigIntB_241 / DEL0
XFE_PHC2581_pixelConfigIntC_244 dataOutC<4> VDD VSS 
+ FE_PHN2581_pixelConfigIntC_244 / DEL0
XFE_PHC2570_pixelConfigIntB_242 dataOutB<2> VDD VSS 
+ FE_PHN2570_pixelConfigIntB_242 / DEL0
XFE_PHC2558_pixelConfigIntA_243 dataOutA<3> VDD VSS 
+ FE_PHN2558_pixelConfigIntA_243 / DEL0
XFE_PHC2149_pixelConfigIntC_240 dataOutC<0> VDD VSS 
+ FE_PHN2149_pixelConfigIntC_240 / DEL0
XFE_PHC2086_pixelConfigIntB_240 dataOutB<0> VDD VSS 
+ FE_PHN2086_pixelConfigIntB_240 / DEL0
XFE_PHC1987_pixelConfigIntA_240 dataOutA<0> VDD VSS 
+ FE_PHN1987_pixelConfigIntA_240 / DEL0
XFE_PHC1964_pixelConfigIntA_245 dataOutA<5> VDD VSS 
+ FE_PHN1964_pixelConfigIntA_245 / DEL0
XFE_PHC1894_memA_1 memA<1> VDD VSS FE_PHN1894_memA_1 / DEL0
XFE_PHC1890_memA_7 memA<7> VDD VSS FE_PHN1890_memA_7 / DEL0
XFE_PHC1889_memA_6 memA<6> VDD VSS FE_PHN1889_memA_6 / DEL0
XFE_PHC1878_memC_3 memC<3> VDD VSS FE_PHN1878_memC_3 / DEL0
XFE_PHC1869_memA_2 memA<2> VDD VSS FE_PHN1869_memA_2 / DEL0
XFE_PHC1864_memC_4 memC<4> VDD VSS FE_PHN1864_memC_4 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_282
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_282 FE_OFN279_memA_5 FE_OFN281_memB_4 
+ FE_OFN283_memB_3 FE_OFN332_memB_7 FE_OFN433_n FE_OFN435_n FE_OFN584_memB_1 
+ FE_OFN731_memB_0 FE_OFN780_memB_3 FE_OFN1031_memA_3 FE_OFN1285_memB_5 
+ FE_OFN1286_memB_2 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 p3 p4 p5 tmrErr
*.PININFO FE_OFN279_memA_5:I FE_OFN281_memB_4:I FE_OFN283_memB_3:I 
*.PININFO FE_OFN332_memB_7:I FE_OFN433_n:I FE_OFN435_n:I FE_OFN584_memB_1:I 
*.PININFO FE_OFN731_memB_0:I FE_OFN780_memB_3:I FE_OFN1031_memA_3:I 
*.PININFO FE_OFN1285_memB_5:I FE_OFN1286_memB_2:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO p2:I p3:I p4:I p5:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1538_memB_7 FE_OFN332_memB_7 VDD VSS FE_RN_1 / CKND1
Xg2335 FE_PHN2679_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2500_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2345 FE_PHN2649_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2514_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2222_n_21 VDD VSS out<3> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_RN_1 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN1286_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN780_memB_3 p5 VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN1286_memB_2 inC<2> FE_OFN731_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN435_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN731_memB_0 inC<0> FE_OFN584_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN1285_memB_5 inC<5> FE_OFN332_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN731_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN731_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p3 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p4 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p2 FE_OFN433_n inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN435_n p1 VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2340 n_32 VDD VSS out<7> / CKND2
Xg2351 FE_PHN2265_n_20 VDD VSS out<5> / CKND2
Xg2347 n_3 inB<6> FE_OFN1285_memB_5 inC<5> FE_OFN332_memB_7 inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 FE_OFN283_memB_3 FE_OFN1031_memA_3 FE_OFN1285_memB_5 FE_OFN279_memA_5 
+ n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN584_memB_1 inC<1> FE_OFN1286_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN279_memA_5 FE_OFN1285_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN1031_memA_3 FE_OFN283_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2679_n_37 n_37 VDD VSS FE_PHN2679_n_37 / DEL0
XFE_PHC2649_n_26 n_26 VDD VSS FE_PHN2649_n_26 / DEL0
XFE_PHC2514_n_22 n_22 VDD VSS FE_PHN2514_n_22 / DEL0
XFE_PHC2500_n_36 n_36 VDD VSS FE_PHN2500_n_36 / DEL0
XFE_PHC2265_n_20 n_20 VDD VSS FE_PHN2265_n_20 / DEL0
XFE_PHC2222_n_21 n_21 VDD VSS FE_PHN2222_n_21 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_283
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_283 FE_OFN277_memA_5 FE_OFN280_memB_4 
+ FE_OFN285_memB_3 FE_OFN431_n FE_OFN434_n FE_OFN583_memB_1 FE_OFN730_memB_0 
+ FE_OFN967_memB_5 FE_OFN969_memB_2 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> 
+ inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> 
+ inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> 
+ out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 p5 tmrErr
*.PININFO FE_OFN277_memA_5:I FE_OFN280_memB_4:I FE_OFN285_memB_3:I 
*.PININFO FE_OFN431_n:I FE_OFN434_n:I FE_OFN583_memB_1:I FE_OFN730_memB_0:I 
*.PININFO FE_OFN967_memB_5:I FE_OFN969_memB_2:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO p2:I p3:I p4:I p5:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2654_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2402_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2666_n_33 VDD VSS out<1> / CKND1
Xg2345 FE_PHN2659_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2403_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2444_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2456_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN969_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> p5 VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN969_memB_2 inC<2> FE_OFN730_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN434_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN730_memB_0 inC<0> FE_OFN583_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN967_memB_5 inC<5> FE_OFN431_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN730_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN730_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p3 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p4 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p2 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN434_n p1 VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN967_memB_5 inC<5> FE_OFN431_n inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN285_memB_3 inA<3> FE_OFN967_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 FE_OFN583_memB_1 inC<1> FE_OFN969_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN967_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN285_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2340 n_32 VDD VSS out<7> / INVD1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2666_n_33 n_33 VDD VSS FE_PHN2666_n_33 / DEL0
XFE_PHC2659_n_26 n_26 VDD VSS FE_PHN2659_n_26 / DEL0
XFE_PHC2654_n_37 n_37 VDD VSS FE_PHN2654_n_37 / DEL0
XFE_PHC2456_n_20 n_20 VDD VSS FE_PHN2456_n_20 / DEL0
XFE_PHC2444_n_21 n_21 VDD VSS FE_PHN2444_n_21 / DEL0
XFE_PHC2403_n_22 n_22 VDD VSS FE_PHN2403_n_22 / DEL0
XFE_PHC2402_n_36 n_36 VDD VSS FE_PHN2402_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_284
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_284 FE_OFN278_memA_5 FE_OFN282_memB_4 
+ FE_OFN284_memB_3 FE_OFN432_n FE_OFN436_n FE_OFN582_memB_1 FE_OFN729_memB_0 
+ FE_OFN781_memB_3 FE_OFN966_memB_5 FE_OFN968_memB_2 FE_OFN1032_memA_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ p3 p4 p5 tmrErr
*.PININFO FE_OFN278_memA_5:I FE_OFN282_memB_4:I FE_OFN284_memB_3:I 
*.PININFO FE_OFN432_n:I FE_OFN436_n:I FE_OFN582_memB_1:I FE_OFN729_memB_0:I 
*.PININFO FE_OFN781_memB_3:I FE_OFN966_memB_5:I FE_OFN968_memB_2:I 
*.PININFO FE_OFN1032_memA_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I 
*.PININFO p5:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2650_n_37 VDD VSS out<6> / CKND1
Xg2339 FE_PHN2647_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2670_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2611_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2369_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2008_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2245_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN968_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN781_memB_3 p5 VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN968_memB_2 inC<2> FE_OFN729_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN436_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN729_memB_0 inC<0> FE_OFN582_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN966_memB_5 inC<5> FE_OFN432_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN729_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN729_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p3 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p4 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p2 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN436_n p1 VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN966_memB_5 inC<5> FE_OFN432_n inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN284_memB_3 FE_OFN1032_memA_3 FE_OFN966_memB_5 FE_OFN278_memA_5 
+ n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN582_memB_1 inC<1> FE_OFN968_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN278_memA_5 FE_OFN966_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN1032_memA_3 FE_OFN284_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2336 FE_PHN2412_n_36 VDD VSS out<2> / CKND2
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2670_n_32 n_32 VDD VSS FE_PHN2670_n_32 / DEL0
XFE_PHC2650_n_37 n_37 VDD VSS FE_PHN2650_n_37 / DEL0
XFE_PHC2647_n_33 n_33 VDD VSS FE_PHN2647_n_33 / DEL0
XFE_PHC2611_n_26 n_26 VDD VSS FE_PHN2611_n_26 / DEL0
XFE_PHC2412_n_36 n_36 VDD VSS FE_PHN2412_n_36 / DEL0
XFE_PHC2369_n_22 n_22 VDD VSS FE_PHN2369_n_22 / DEL0
XFE_PHC2245_n_20 n_20 VDD VSS FE_PHN2245_n_20 / DEL0
XFE_PHC2008_n_21 n_21 VDD VSS FE_PHN2008_n_21 / DEL0
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD1
* View Name:    schematic
************************************************************************

.SUBCKT CKBD1 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u15 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_373
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_373 FE_OFN21_busRstInBufA FE_OFN46_busRstInBufB VDD VSS 
+ clkA clkB clkC dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> 
+ dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> 
+ dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> 
+ dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> 
+ defaultValueA<6> defaultValueA<5> defaultValueA<4> defaultValueA<3> 
+ defaultValueA<2> defaultValueA<1> defaultValueA<0> defaultValueB<7> 
+ defaultValueB<6> defaultValueB<5> defaultValueB<4> defaultValueB<3> 
+ defaultValueB<2> defaultValueB<1> defaultValueB<0> defaultValueC<7> 
+ defaultValueC<6> defaultValueC<5> defaultValueC<4> defaultValueC<3> 
+ defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA 
+ rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN21_busRstInBufA:I FE_OFN46_busRstInBufB:I clkA:I clkB:I clkC:I 
*.PININFO dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I 
*.PININFO dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I 
*.PININFO dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I 
*.PININFO dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I 
*.PININFO dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215 FE_OFN21_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 FE_OFN21_busRstInBufA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN21_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 FE_OFN21_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 FE_OFN21_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN21_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN21_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 FE_OFN46_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 FE_OFN46_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 FE_OFN46_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 FE_OFN46_busRstInBufB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 FE_OFN46_busRstInBufB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 FE_OFN46_busRstInBufB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN21_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> FE_OFN21_busRstInBufA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN21_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN21_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> FE_OFN21_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> FE_OFN21_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN21_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> FE_OFN46_busRstInBufB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> FE_OFN46_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> FE_OFN46_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> FE_OFN46_busRstInBufB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> FE_OFN46_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> FE_OFN46_busRstInBufB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> FE_OFN46_busRstInBufB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 FE_OFN417_regWeB_29 dataInB<5> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 FE_OFN417_regWeB_29 dataInB<4> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 FE_OFN417_regWeB_29 dataInB<0> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 FE_OFN417_regWeB_29 dataInB<6> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 FE_OFN417_regWeB_29 dataInB<2> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 FE_OFN417_regWeB_29 dataInB<1> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN2635_pixelConfigIntB_239 memB<7> n_29 
+ FE_OFN417_regWeB_29 dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 FE_OFN417_regWeB_29 dataInB<3> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 FE_OFN484_regWeC_29 dataInC<5> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 FE_OFN484_regWeC_29 dataInC<4> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 FE_OFN484_regWeC_29 dataInC<0> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 FE_OFN484_regWeC_29 dataInC<6> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 FE_OFN484_regWeC_29 dataInC<2> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC FE_PHN2681_pixelConfigIntC_233 memC<1> n_5 
+ FE_OFN484_regWeC_29 dataInC<1> VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC FE_PHN2608_pixelConfigIntC_239 memC<7> n_13 
+ FE_OFN484_regWeC_29 dataInC<7> VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 FE_OFN484_regWeC_29 dataInC<3> 
+ VDD VSS / SDFCSNQD1
XmemVoterC FE_OFN1626_memA_5 FE_OFN262_memB_4 FE_OFN263_memB_3 
+ FE_OFN912_memB_7 memB<7> memB<4> FE_OFN1125_memB_1 FE_OFN1174_memB_0 
+ FE_OFN1195_memB_3 FE_OFN1627_memA_3 FE_OFN1285_memB_5 FE_OFN1286_memB_2 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> FE_OFN1057_n memB<3> memB<2> memB<1> memB<0> memC<7> memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutC<7> dataOutC<6> 
+ dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ FE_PHN1905_memC_4 FE_PHN1906_memA_7 FE_PHN1912_memA_6 FE_PHN1914_memA_1 
+ FE_PDN2684_memC_3 tmrErrorC / majorityVoter_WIDTH8_282
XmemVoterB memA<5> FE_OFN262_memB_4 FE_OFN263_memB_3 FE_OFN912_memB_7 memB<4> 
+ FE_OFN1125_memB_1 FE_OFN1174_memB_0 FE_OFN1285_memB_5 FE_OFN1286_memB_2 VDD 
+ VSS memA<7> memA<6> FE_OFN1626_memA_5 memA<4> FE_OFN1627_memA_3 memA<2> 
+ memA<1> memA<0> memB<7> memB<6> memB<5> FE_OFN1057_n memB<3> memB<2> memB<1> 
+ memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> 
+ dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> 
+ dataOutB<1> dataOutB<0> FE_PHN1905_memC_4 FE_PHN1906_memA_7 
+ FE_PHN1912_memA_6 FE_PHN1914_memA_1 FE_PDN2684_memC_3 tmrErrorB / 
+ majorityVoter_WIDTH8_283
XmemVoterA FE_OFN1626_memA_5 FE_OFN262_memB_4 FE_OFN263_memB_3 
+ FE_OFN912_memB_7 memB<4> FE_OFN1125_memB_1 FE_OFN1174_memB_0 
+ FE_OFN1195_memB_3 FE_OFN1285_memB_5 FE_OFN1286_memB_2 FE_OFN1627_memA_3 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> FE_OFN1057_n memB<3> memB<2> memB<1> memB<0> memC<7> memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutA<7> dataOutA<6> 
+ dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ FE_PHN1905_memC_4 FE_PHN1906_memA_7 FE_PHN1912_memA_6 FE_PHN1914_memA_1 
+ FE_PDN2684_memC_3 tmrErrorA / majorityVoter_WIDTH8_284
XFE_OFC1537_memB_7 memB<7> VDD VSS FE_OFN912_memB_7 / CKND1
XFE_OFC1461_memB_2 memB<2> VDD VSS FE_OFN1286_memB_2 / CKND1
XFE_OFC1325_memB_3 memB<3> VDD VSS FE_OFN263_memB_3 / CKND1
XFE_OFC416_regWeB_29 loadB VDD VSS FE_OFN416_regWeB_29 / CKND1
XFE_OFC1238_memB_0 memB<0> VDD VSS FE_OFN1174_memB_0 / CKND2
XFE_OFC417_regWeB_29 FE_OFN416_regWeB_29 VDD VSS FE_OFN417_regWeB_29 / CKND2
XFE_OFC484_regWeC_29 loadC VDD VSS FE_OFN484_regWeC_29 / BUFFD3
XFE_OFC1458_memB_5 memB<5> VDD VSS FE_OFN1285_memB_5 / INVD1
XFE_OFC1326_memB_3 FE_OFN263_memB_3 VDD VSS FE_OFN1195_memB_3 / INVD1
XFE_OFC1323_memB_4 memB<4> VDD VSS FE_OFN1057_n / INVD1
XFE_OFC1189_memB_1 memB<1> VDD VSS FE_OFN1125_memB_1 / INVD1
XFE_OFC1851_memA_3 memA<3> VDD VSS FE_OFN1627_memA_3 / BUFFD1
XFE_OFC1850_memA_5 memA<5> VDD VSS FE_OFN1626_memA_5 / BUFFD1
XFE_PHC2681_pixelConfigIntC_233 dataOutC<1> VDD VSS 
+ FE_PHN2681_pixelConfigIntC_233 / DEL0
XFE_PHC2635_pixelConfigIntB_239 dataOutB<7> VDD VSS 
+ FE_PHN2635_pixelConfigIntB_239 / DEL0
XFE_PHC2608_pixelConfigIntC_239 dataOutC<7> VDD VSS 
+ FE_PHN2608_pixelConfigIntC_239 / DEL0
XFE_PHC1914_memA_1 memA<1> VDD VSS FE_PHN1914_memA_1 / DEL0
XFE_PHC1912_memA_6 memA<6> VDD VSS FE_PHN1912_memA_6 / DEL0
XFE_PHC1906_memA_7 memA<7> VDD VSS FE_PHN1906_memA_7 / DEL0
XFE_PHC1905_memC_4 memC<4> VDD VSS FE_PHN1905_memC_4 / DEL0
XFE_PDC2684_memC_3 memC<3> VDD VSS FE_PDN2684_memC_3 / CKBD1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_285
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_285 FE_OFN273_memB_7 FE_OFN274_memB_4 
+ FE_OFN276_memB_1 FE_OFN430_n FE_OFN519_n FE_OFN524_n FE_OFN581_memB_2 
+ FE_OFN728_memB_5 FE_OFN963_memB_0 FE_OFN965_memB_3 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN273_memB_7:I FE_OFN274_memB_4:I FE_OFN276_memB_1:I 
*.PININFO FE_OFN430_n:I FE_OFN519_n:I FE_OFN524_n:I FE_OFN581_memB_2:I 
*.PININFO FE_OFN728_memB_5:I FE_OFN963_memB_0:I FE_OFN965_memB_3:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2413_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2671_n_36 VDD VSS out<2> / CKND1
Xg2340 FE_PHN2216_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN1977_n_26 VDD VSS out<4> / CKND1
Xg2350 FE_PHN2440_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2282_n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN524_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN430_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN581_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN519_n inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN581_memB_2 inC<2> FE_OFN963_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN963_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN728_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN963_memB_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN963_memB_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 p1 inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN430_n inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN273_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN274_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2339 FE_PHN2471_n_33 VDD VSS out<1> / CKND2
Xg2349 FE_PHN2516_n_22 VDD VSS out<0> / CKND2
Xg2347 n_3 inB<6> FE_OFN728_memB_5 inC<5> inB<7> inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN965_memB_3 inA<3> FE_OFN728_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 inB<1> inC<1> FE_OFN581_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN519_n inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN728_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN965_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_OFC1533_memB_4 inB<4> VDD VSS n_2 / INVD1
XFE_PHC2671_n_36 n_36 VDD VSS FE_PHN2671_n_36 / DEL0
XFE_PHC2516_n_22 n_22 VDD VSS FE_PHN2516_n_22 / DEL0
XFE_PHC2471_n_33 n_33 VDD VSS FE_PHN2471_n_33 / DEL0
XFE_PHC2440_n_21 n_21 VDD VSS FE_PHN2440_n_21 / DEL0
XFE_PHC2413_n_37 n_37 VDD VSS FE_PHN2413_n_37 / DEL0
XFE_PHC2282_n_20 n_20 VDD VSS FE_PHN2282_n_20 / DEL0
XFE_PHC2216_n_32 n_32 VDD VSS FE_PHN2216_n_32 / DEL0
XFE_PHC1977_n_26 n_26 VDD VSS FE_PHN1977_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_286
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_286 FE_OFN272_memB_7 FE_OFN275_memB_1 
+ FE_OFN339_memB_6 FE_OFN429_n FE_OFN520_n FE_OFN523_n FE_OFN580_memB_2 
+ FE_OFN727_memB_5 FE_OFN962_memB_0 FE_OFN1284_memB_3 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN272_memB_7:I FE_OFN275_memB_1:I FE_OFN339_memB_6:I 
*.PININFO FE_OFN429_n:I FE_OFN520_n:I FE_OFN523_n:I FE_OFN580_memB_2:I 
*.PININFO FE_OFN727_memB_5:I FE_OFN962_memB_0:I FE_OFN1284_memB_3:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2624_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2479_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2420_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN523_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN429_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN580_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN520_n inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN580_memB_2 inC<2> FE_OFN962_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN962_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN727_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN962_memB_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN962_memB_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 p1 inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN429_n inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN272_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN727_memB_5 inC<5> inB<7> inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN1284_memB_3 inA<3> FE_OFN727_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 inB<1> inC<1> FE_OFN580_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN520_n inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN727_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN1284_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_OFC1532_memB_4 inB<4> VDD VSS n_2 / INVD1
XFE_PHC2624_n_36 n_36 VDD VSS FE_PHN2624_n_36 / DEL0
XFE_PHC2479_n_22 n_22 VDD VSS FE_PHN2479_n_22 / DEL0
XFE_PHC2420_n_21 n_21 VDD VSS FE_PHN2420_n_21 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_287
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_287 FE_OFN428_n FE_OFN521_n FE_OFN522_n 
+ FE_OFN579_memB_2 FE_OFN726_memB_5 FE_OFN964_memB_3 FE_OFN1005_memB_4 
+ FE_OFN1101_n FE_OFN1283_memB_0 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> 
+ inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> 
+ inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> 
+ out<4> out<3> out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN428_n:I FE_OFN521_n:I FE_OFN522_n:I FE_OFN579_memB_2:I 
*.PININFO FE_OFN726_memB_5:I FE_OFN964_memB_3:I FE_OFN1005_memB_4:I 
*.PININFO FE_OFN1101_n:I FE_OFN1283_memB_0:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1536_memB_6 FE_OFN1101_n VDD VSS FE_OFN1319_memB_6 / CKND1
Xg2335 FE_PHN2208_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2592_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2508_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN1997_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2324_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2422_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2503_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN522_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN579_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1101_n inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN579_memB_2 inC<2> FE_OFN1283_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN1005_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN1283_memB_0 inC<0> FE_OFN428_n inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN726_memB_5 inC<5> FE_OFN521_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN1283_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN1283_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 p1 inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN1005_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 FE_OFN1319_memB_6 FE_OFN726_memB_5 inC<5> FE_OFN521_n inC<7> VDD 
+ VSS n_27 / AOI222D1
Xg2332 FE_OFN964_memB_3 inA<3> FE_OFN726_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 FE_OFN428_n inC<1> FE_OFN579_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN1101_n inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN726_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN964_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2592_n_36 n_36 VDD VSS FE_PHN2592_n_36 / DEL0
XFE_PHC2508_n_33 n_33 VDD VSS FE_PHN2508_n_33 / DEL0
XFE_PHC2503_n_21 n_21 VDD VSS FE_PHN2503_n_21 / DEL0
XFE_PHC2422_n_22 n_22 VDD VSS FE_PHN2422_n_22 / DEL0
XFE_PHC2324_n_26 n_26 VDD VSS FE_PHN2324_n_26 / DEL0
XFE_PHC2208_n_37 n_37 VDD VSS FE_PHN2208_n_37 / DEL0
XFE_PHC1997_n_32 n_32 VDD VSS FE_PHN1997_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD3
* View Name:    schematic
************************************************************************

.SUBCKT CKBD3 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU23_1 Z net9 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net9 I VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net9 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net9 VSS VSS nch l=60n w=310.0n m=1
MM_u3 net9 I VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net9 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_374
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_374 VDD VSS clkA clkB clkC clkC_clone1 dataInA<7> 
+ dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> 
+ dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> 
+ dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> 
+ dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> 
+ dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> 
+ dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> 
+ dataOutC<1> dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO clkA:I clkB:I clkC:I clkC_clone1:I dataInA<7>:I dataInA<6>:I 
*.PININFO dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I 
*.PININFO dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I 
*.PININFO dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I 
*.PININFO dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I 
*.PININFO dataInC<1>:I dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN2055_pixelConfigIntA_229 memA<5> n_32 loadA 
+ dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB FE_PHN2141_pixelConfigIntB_229 memB<5> n_16 
+ FE_OFN419_regWeB_28 dataInB<5> VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB FE_PHN2326_pixelConfigIntB_228 memB<4> n_30 
+ FE_OFN419_regWeB_28 dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 FE_OFN419_regWeB_28 dataInB<0> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB FE_PHN2213_pixelConfigIntB_230 memB<6> n_31 
+ FE_OFN419_regWeB_28 dataInB<6> VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 FE_OFN419_regWeB_28 dataInB<2> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB FE_PHN2526_pixelConfigIntB_225 memB<1> n_21 
+ FE_OFN419_regWeB_28 dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN1978_pixelConfigIntB_231 memB<7> n_29 
+ FE_OFN419_regWeB_28 dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 FE_OFN419_regWeB_28 dataInB<3> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 FE_OFN427_regWeC_28 dataInC<5> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC_clone1 dataOutC<4> memC<4> n_14 FE_OFN427_regWeC_28 
+ dataInC<4> VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC_clone1 dataOutC<0> memC<0> n_3 FE_OFN427_regWeC_28 
+ dataInC<0> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 FE_OFN427_regWeC_28 dataInC<6> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC_clone1 dataOutC<2> memC<2> n_4 FE_OFN427_regWeC_28 
+ dataInC<2> VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC_clone1 dataOutC<1> memC<1> n_5 FE_OFN427_regWeC_28 
+ dataInC<1> VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 FE_OFN427_regWeC_28 dataInC<7> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC_clone1 dataOutC<3> memC<3> n_1 FE_OFN427_regWeC_28 
+ dataInC<3> VDD VSS / SDFCSNQD1
XmemVoterC memB<7> memB<4> FE_OFN259_memB_1 memB<1> FE_OFN1101_n FE_OFN1103_n 
+ FE_OFN1124_memB_2 FE_OFN1173_memB_5 FE_OFN1283_memB_0 FE_OFN1284_memB_3 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> 
+ FE_OFN1102_n memB<6> memB<5> FE_OFN1318_memB_4 memB<3> memB<2> FE_OFN1055_n 
+ memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> 
+ dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> 
+ dataOutC<1> dataOutC<0> FE_PHN1909_memA_2 tmrErrorC / 
+ majorityVoter_WIDTH8_285
XmemVoterB memB<7> FE_OFN259_memB_1 FE_OFN918_memB_6 memB<1> FE_OFN1101_n 
+ FE_OFN1103_n FE_OFN1124_memB_2 FE_OFN1173_memB_5 FE_OFN1283_memB_0 
+ FE_OFN1284_memB_3 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> FE_OFN1102_n memB<6> memB<5> FE_OFN1318_memB_4 memB<3> 
+ memB<2> FE_OFN1055_n memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> 
+ memC<1> memC<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1909_memA_2 tmrErrorB / 
+ majorityVoter_WIDTH8_286
XmemVoterA FE_OFN1055_n FE_OFN1102_n FE_OFN1103_n FE_OFN1124_memB_2 
+ FE_OFN1173_memB_5 FE_OFN1284_memB_3 FE_OFN1318_memB_4 FE_OFN1101_n 
+ FE_OFN1283_memB_0 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> memB<7> memB<6> memB<5> FE_OFN258_memB_4 memB<3> memB<2> 
+ memB<1> memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> 
+ memC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> FE_PHN1909_memA_2 tmrErrorA / 
+ majorityVoter_WIDTH8_287
XFE_OFC1531_memB_4 FE_OFN258_memB_4 VDD VSS FE_OFN1318_memB_4 / CKND1
XFE_OFC1530_memB_4 memB<4> VDD VSS FE_OFN258_memB_4 / CKND1
XFE_OFC1457_memB_3 memB<3> VDD VSS FE_OFN1284_memB_3 / CKND1
XFE_OFC418_regWeB_28 loadB VDD VSS FE_OFN418_regWeB_28 / CKND1
XFE_OFC1237_memB_5 memB<5> VDD VSS FE_OFN1173_memB_5 / CKND2
XFE_OFC419_regWeB_28 FE_OFN418_regWeB_28 VDD VSS FE_OFN419_regWeB_28 / CKND2
XFE_OFC962_regWeC_28 loadC VDD VSS FE_OFN427_regWeC_28 / CKBD3
XFE_OFC1535_memB_6 memB<6> VDD VSS FE_OFN1101_n / INVD1
XFE_OFC1455_memB_0 memB<0> VDD VSS FE_OFN1283_memB_0 / INVD1
XFE_OFC1322_memB_7 memB<7> VDD VSS FE_OFN1102_n / INVD1
XFE_OFC1321_memB_1 memB<1> VDD VSS FE_OFN1055_n / INVD1
XFE_OFC1188_memB_2 memB<2> VDD VSS FE_OFN1124_memB_2 / INVD1
XFE_OFC1163_memB_7 FE_OFN1102_n VDD VSS FE_OFN1103_n / INVD1
XFE_PHC2526_pixelConfigIntB_225 dataOutB<1> VDD VSS 
+ FE_PHN2526_pixelConfigIntB_225 / DEL0
XFE_PHC2326_pixelConfigIntB_228 dataOutB<4> VDD VSS 
+ FE_PHN2326_pixelConfigIntB_228 / DEL0
XFE_PHC2213_pixelConfigIntB_230 dataOutB<6> VDD VSS 
+ FE_PHN2213_pixelConfigIntB_230 / DEL0
XFE_PHC2141_pixelConfigIntB_229 dataOutB<5> VDD VSS 
+ FE_PHN2141_pixelConfigIntB_229 / DEL0
XFE_PHC2055_pixelConfigIntA_229 dataOutA<5> VDD VSS 
+ FE_PHN2055_pixelConfigIntA_229 / DEL0
XFE_PHC1978_pixelConfigIntB_231 dataOutB<7> VDD VSS 
+ FE_PHN1978_pixelConfigIntB_231 / DEL0
XFE_PHC1909_memA_2 memA<2> VDD VSS FE_PHN1909_memA_2 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_288
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_288 FE_OFN250_memA_5 FE_OFN252_memA_4 
+ FE_OFN255_memA_0 FE_OFN258_memB_7 FE_OFN260_memB_4 FE_OFN263_memB_3 
+ FE_OFN267_memC_7 FE_OFN271_memC_1 FE_OFN289_memA_3 FE_OFN422_n FE_OFN425_n 
+ FE_OFN510_n FE_OFN517_n FE_OFN722_memB_5 FE_OFN725_memB_0 FE_OFN960_memB_3 
+ FE_OFN1281_memB_2 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN250_memA_5:I FE_OFN252_memA_4:I FE_OFN255_memA_0:I 
*.PININFO FE_OFN258_memB_7:I FE_OFN260_memB_4:I FE_OFN263_memB_3:I 
*.PININFO FE_OFN267_memC_7:I FE_OFN271_memC_1:I FE_OFN289_memA_3:I 
*.PININFO FE_OFN422_n:I FE_OFN425_n:I FE_OFN510_n:I FE_OFN517_n:I 
*.PININFO FE_OFN722_memB_5:I FE_OFN725_memB_0:I FE_OFN960_memB_3:I 
*.PININFO FE_OFN1281_memB_2:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg2335 FE_PHN2398_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2032_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2411_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2370_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2329_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN1992_n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN517_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN422_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN1281_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN960_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN510_n inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN1281_memB_2 inC<2> FE_OFN725_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN260_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN725_memB_0 inC<0> inB<1> FE_OFN271_memC_1 VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN722_memB_5 inC<5> FE_OFN258_memB_7 FE_OFN267_memC_7 VDD VSS n_17 
+ / OAI22D1
Xg2358 FE_OFN725_memB_0 FE_OFN255_memA_0 FE_OFN425_n FE_OFN252_memA_4 VDD VSS 
+ n_16 / OAI22D1
Xg2356 FE_OFN725_memB_0 FE_OFN255_memA_0 FE_OFN425_n FE_OFN252_memA_4 VDD VSS 
+ n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN422_n inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN722_memB_5 inC<5> FE_OFN258_memB_7 FE_OFN267_memC_7 
+ VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN263_memB_3 FE_OFN289_memA_3 FE_OFN722_memB_5 FE_OFN250_memA_5 
+ n_41 VDD VSS n_42 / AOI221D1
Xg2346 inB<1> FE_OFN271_memC_1 FE_OFN1281_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN510_n inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN250_memA_5 FE_OFN722_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN289_memA_3 FE_OFN263_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2411_n_26 n_26 VDD VSS FE_PHN2411_n_26 / DEL0
XFE_PHC2398_n_37 n_37 VDD VSS FE_PHN2398_n_37 / DEL0
XFE_PHC2370_n_22 n_22 VDD VSS FE_PHN2370_n_22 / DEL0
XFE_PHC2329_n_21 n_21 VDD VSS FE_PHN2329_n_21 / DEL0
XFE_PHC2032_n_33 n_33 VDD VSS FE_PHN2032_n_33 / DEL0
XFE_PHC1992_n_20 n_20 VDD VSS FE_PHN1992_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_289
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_289 FE_OFN251_memA_5 FE_OFN254_memA_4 
+ FE_OFN257_memA_0 FE_OFN259_memB_7 FE_OFN262_memB_4 FE_OFN264_memB_3 
+ FE_OFN265_memB_1 FE_OFN268_memC_7 FE_OFN269_memC_1 FE_OFN291_memA_3 
+ FE_OFN423_n FE_OFN427_n FE_OFN511_n FE_OFN514_n FE_OFN518_n FE_OFN721_memB_5 
+ FE_OFN724_memB_0 FE_OFN959_memB_2 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> 
+ inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> 
+ inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> 
+ out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN251_memA_5:I FE_OFN254_memA_4:I FE_OFN257_memA_0:I 
*.PININFO FE_OFN259_memB_7:I FE_OFN262_memB_4:I FE_OFN264_memB_3:I 
*.PININFO FE_OFN265_memB_1:I FE_OFN268_memC_7:I FE_OFN269_memC_1:I 
*.PININFO FE_OFN291_memA_3:I FE_OFN423_n:I FE_OFN427_n:I FE_OFN511_n:I 
*.PININFO FE_OFN514_n:I FE_OFN518_n:I FE_OFN721_memB_5:I FE_OFN724_memB_0:I 
*.PININFO FE_OFN959_memB_2:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1155_memB_6 FE_OFN511_n VDD VSS FE_OFN1097_n / CKND1
Xg2335 FE_PHN2343_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2002_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2148_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2090_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN1944_n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN518_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN423_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN959_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN264_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN511_n inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN959_memB_2 inC<2> FE_OFN724_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN262_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN724_memB_0 inC<0> inB<1> FE_OFN269_memC_1 VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN721_memB_5 inC<5> FE_OFN259_memB_7 FE_OFN268_memC_7 VDD VSS n_17 
+ / OAI22D1
Xg2358 FE_OFN724_memB_0 FE_OFN257_memA_0 FE_OFN427_n FE_OFN254_memA_4 VDD VSS 
+ n_16 / OAI22D1
Xg2356 FE_OFN724_memB_0 FE_OFN257_memA_0 FE_OFN427_n FE_OFN254_memA_4 VDD VSS 
+ n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN423_n inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 FE_OFN1097_n FE_OFN721_memB_5 inC<5> FE_OFN259_memB_7 
+ FE_OFN268_memC_7 VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN514_n FE_OFN291_memA_3 FE_OFN721_memB_5 FE_OFN251_memA_5 n_41 VDD 
+ VSS n_42 / AOI221D1
Xg2346 inB<1> FE_OFN269_memC_1 FE_OFN959_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN511_n inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN251_memA_5 FE_OFN721_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN291_memA_3 FE_OFN514_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2343_n_37 n_37 VDD VSS FE_PHN2343_n_37 / DEL0
XFE_PHC2148_n_22 n_22 VDD VSS FE_PHN2148_n_22 / DEL0
XFE_PHC2090_n_21 n_21 VDD VSS FE_PHN2090_n_21 / DEL0
XFE_PHC2002_n_36 n_36 VDD VSS FE_PHN2002_n_36 / DEL0
XFE_PHC1944_n_20 n_20 VDD VSS FE_PHN1944_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_290
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_290 FE_OFN253_memA_4 FE_OFN256_memA_0 
+ FE_OFN261_memB_4 FE_OFN266_memB_1 FE_OFN270_memC_1 FE_OFN290_memA_3 
+ FE_OFN327_memB_6 FE_OFN424_n FE_OFN426_n FE_OFN512_n FE_OFN513_n FE_OFN515_n 
+ FE_OFN516_n FE_OFN720_memB_5 FE_OFN723_memB_0 FE_OFN958_memB_2 
+ FE_OFN961_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN253_memA_4:I FE_OFN256_memA_0:I FE_OFN261_memB_4:I 
*.PININFO FE_OFN266_memB_1:I FE_OFN270_memC_1:I FE_OFN290_memA_3:I 
*.PININFO FE_OFN327_memB_6:I FE_OFN424_n:I FE_OFN426_n:I FE_OFN512_n:I 
*.PININFO FE_OFN513_n:I FE_OFN515_n:I FE_OFN516_n:I FE_OFN720_memB_5:I 
*.PININFO FE_OFN723_memB_0:I FE_OFN958_memB_2:I FE_OFN961_memB_3:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2211_n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN516_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN424_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN958_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN513_n inC<3> VDD VSS n_11 / XNR2D1
Xg2365 inB<6> inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN958_memB_2 inC<2> FE_OFN723_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN261_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN723_memB_0 inC<0> inB<1> FE_OFN270_memC_1 VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN720_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN723_memB_0 FE_OFN256_memA_0 FE_OFN426_n FE_OFN253_memA_4 VDD VSS 
+ n_16 / OAI22D1
Xg2356 FE_OFN723_memB_0 FE_OFN256_memA_0 FE_OFN426_n FE_OFN253_memA_4 VDD VSS 
+ n_18 / AOI22D1
Xg2337 inA<6> FE_OFN512_n inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN424_n inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN515_n inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 FE_OFN512_n FE_OFN720_memB_5 inC<5> inB<7> inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN961_memB_3 FE_OFN290_memA_3 FE_OFN720_memB_5 inA<5> n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 inB<1> FE_OFN270_memC_1 FE_OFN958_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 inB<6> inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN720_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN290_memA_3 FE_OFN961_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2211_n_22 n_22 VDD VSS FE_PHN2211_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_375
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_375 FE_OFN17_busRstInBufA FE_OFN48_busRstInBufB 
+ FE_OFN75_busRstInBufC FE_OFN78_busRstInBufC VDD VSS clkA clkB clkB_clone1 
+ clkC clkC_clone1 dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> 
+ dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> 
+ dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> 
+ dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> 
+ defaultValueA<6> defaultValueA<5> defaultValueA<4> defaultValueA<3> 
+ defaultValueA<2> defaultValueA<1> defaultValueA<0> defaultValueB<7> 
+ defaultValueB<6> defaultValueB<5> defaultValueB<4> defaultValueB<3> 
+ defaultValueB<2> defaultValueB<1> defaultValueB<0> defaultValueC<7> 
+ defaultValueC<6> defaultValueC<5> defaultValueC<4> defaultValueC<3> 
+ defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA 
+ rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN17_busRstInBufA:I FE_OFN48_busRstInBufB:I 
*.PININFO FE_OFN75_busRstInBufC:I FE_OFN78_busRstInBufC:I clkA:I clkB:I 
*.PININFO clkB_clone1:I clkC:I clkC_clone1:I dataInA<7>:I dataInA<6>:I 
*.PININFO dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I 
*.PININFO dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I 
*.PININFO dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I 
*.PININFO dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I 
*.PININFO dataInC<1>:I dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 FE_OFN17_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 FE_OFN17_busRstInBufA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN17_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 FE_OFN17_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN17_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 FE_OFN48_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 FE_OFN48_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 FE_OFN48_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 FE_OFN48_busRstInBufB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 FE_OFN48_busRstInBufB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 FE_OFN48_busRstInBufB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 FE_OFN78_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 FE_OFN78_busRstInBufC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 FE_OFN78_busRstInBufC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN17_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> FE_OFN17_busRstInBufA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN17_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN17_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> FE_OFN17_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> FE_OFN48_busRstInBufB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> FE_OFN48_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> FE_OFN48_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> FE_OFN48_busRstInBufB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> FE_OFN48_busRstInBufB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> FE_OFN48_busRstInBufB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> FE_OFN78_busRstInBufC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> FE_OFN78_busRstInBufC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> FE_OFN78_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN2239_pixelConfigIntA_221 memA<5> n_32 loadA 
+ dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA FE_PHN2079_pixelConfigIntA_220 memA<4> n_46 loadA 
+ dataInA<4> VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA FE_PHN2233_pixelConfigIntA_222 memA<6> n_47 loadA 
+ dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA FE_PHN1927_pixelConfigIntA_218 memA<2> n_36 loadA 
+ dataInA<2> VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA FE_PHN1945_pixelConfigIntA_217 memA<1> n_37 loadA 
+ dataInA<1> VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA FE_PHN1959_pixelConfigIntA_223 memA<7> n_45 loadA 
+ dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA FE_PHN2095_pixelConfigIntA_219 memA<3> n_33 loadA 
+ dataInA<3> VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB_clone1 dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB_clone1 FE_PHN2109_pixelConfigIntB_220 memB<4> n_30 
+ loadB dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB_clone1 dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB_clone1 dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB FE_PHN1938_pixelConfigIntB_217 memB<1> n_21 loadB 
+ dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB_clone1 FE_PHN2023_pixelConfigIntB_223 memB<7> n_29 
+ loadB dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB_clone1 dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD 
+ VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC_clone1 dataOutC<5> memC<5> n_0 FE_OFN485_regWeC_27 
+ dataInC<5> VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC_clone1 dataOutC<4> memC<4> n_14 FE_OFN485_regWeC_27 
+ dataInC<4> VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC_clone1 dataOutC<0> memC<0> n_3 FE_OFN485_regWeC_27 
+ dataInC<0> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC_clone1 dataOutC<6> memC<6> n_15 FE_OFN485_regWeC_27 
+ dataInC<6> VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC_clone1 FE_PHN1924_pixelConfigIntC_218 memC<2> n_4 
+ FE_OFN485_regWeC_27 dataInC<2> VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC_clone1 FE_PHN2219_pixelConfigIntC_223 memC<7> n_13 
+ FE_OFN485_regWeC_27 dataInC<7> VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC_clone1 dataOutC<3> memC<3> n_1 FE_OFN485_regWeC_27 
+ dataInC<3> VDD VSS / SDFCSNQD1
XmemVoterC FE_OFN247_memA_5 FE_OFN248_memA_4 memA<0> FE_OFN1099_n 
+ FE_OFN251_memB_4 FE_OFN252_memB_3 memC<7> FE_OFN1682_memC_1 FE_OFN873_memA_3 
+ memB<1> FE_OFN1054_n FE_OFN1096_n FE_OFN1100_n FE_OFN1171_memB_5 
+ FE_OFN1172_memB_0 FE_OFN1098_n FE_OFN1281_memB_2 VDD VSS memA<7> memA<6> 
+ memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> 
+ memB<4> memB<3> memB<2> FE_OFN1053_n memB<0> memC<7> memC<6> memC<5> memC<4> 
+ memC<3> memC<2> memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> tmrErrorC / 
+ majorityVoter_WIDTH8_288
XmemVoterB FE_OFN247_memA_5 FE_OFN248_memA_4 memA<0> FE_OFN1099_n 
+ FE_OFN251_memB_4 FE_OFN1098_n FE_OFN253_memB_1 memC<7> FE_OFN1682_memC_1 
+ FE_OFN873_memA_3 memB<1> FE_OFN1054_n FE_OFN1096_n FE_OFN1282_memB_3 
+ FE_OFN1100_n FE_OFN1171_memB_5 FE_OFN1172_memB_0 FE_OFN1281_memB_2 VDD VSS 
+ memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> memB<4> memB<3> memB<2> FE_OFN1053_n memB<0> memC<7> memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutB<7> dataOutB<6> 
+ dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ tmrErrorB / majorityVoter_WIDTH8_289
XmemVoterA FE_OFN248_memA_4 memA<0> FE_OFN251_memB_4 FE_OFN253_memB_1 
+ FE_OFN1682_memC_1 FE_OFN873_memA_3 FE_OFN906_memB_6 memB<1> FE_OFN1054_n 
+ memB<6> FE_OFN1098_n memB<7> FE_OFN1100_n FE_OFN1171_memB_5 
+ FE_OFN1172_memB_0 FE_OFN1281_memB_2 FE_OFN1282_memB_3 VDD VSS memA<7> 
+ memA<6> FE_OFN247_memA_5 memA<4> memA<3> memA<2> memA<1> memA<0> 
+ FE_OFN1099_n FE_OFN1096_n memB<5> memB<4> memB<3> memB<2> FE_OFN1053_n 
+ memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> 
+ dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> 
+ dataOutA<1> dataOutA<0> tmrErrorA / majorityVoter_WIDTH8_290
XFE_OFC1906_memC_1 memC<1> VDD VSS FE_OFN1682_memC_1 / BUFFD1
XFE_OFC873_memA_3 memA<3> VDD VSS FE_OFN873_memA_3 / BUFFD1
XFE_OFC251_memB_4 memB<4> VDD VSS FE_OFN251_memB_4 / BUFFD1
XFE_OFC248_memA_4 memA<4> VDD VSS FE_OFN248_memA_4 / BUFFD1
XFE_OFC247_memA_5 memA<5> VDD VSS FE_OFN247_memA_5 / BUFFD1
XFE_OFC961_regWeC_27 loadC VDD VSS FE_OFN485_regWeC_27 / BUFFD2
XFE_OFC1452_memB_3 FE_OFN252_memB_3 VDD VSS FE_OFN1098_n / INVD1
XFE_OFC1450_memB_7 memB<7> VDD VSS FE_OFN1099_n / INVD1
XFE_OFC1320_memB_1 memB<1> VDD VSS FE_OFN1053_n / INVD1
XFE_OFC1319_memB_6 memB<6> VDD VSS FE_OFN1096_n / INVD1
XFE_OFC1159_memB_7 FE_OFN1099_n VDD VSS FE_OFN1100_n / INVD1
XFE_OFC1102_memB_4 FE_OFN251_memB_4 VDD VSS FE_OFN1054_n / INVD1
XFE_OFC1236_memB_0 memB<0> VDD VSS FE_OFN1172_memB_0 / CKND2
XFE_OFC1235_memB_5 memB<5> VDD VSS FE_OFN1171_memB_5 / CKND2
XFE_OFC1453_memB_3 FE_OFN1098_n VDD VSS FE_OFN1282_memB_3 / CKND1
XFE_OFC1451_memB_3 memB<3> VDD VSS FE_OFN252_memB_3 / CKND1
XFE_OFC1448_memB_2 memB<2> VDD VSS FE_OFN1281_memB_2 / CKND1
XFE_PHC2239_pixelConfigIntA_221 dataOutA<5> VDD VSS 
+ FE_PHN2239_pixelConfigIntA_221 / DEL0
XFE_PHC2233_pixelConfigIntA_222 dataOutA<6> VDD VSS 
+ FE_PHN2233_pixelConfigIntA_222 / DEL0
XFE_PHC2219_pixelConfigIntC_223 dataOutC<7> VDD VSS 
+ FE_PHN2219_pixelConfigIntC_223 / DEL0
XFE_PHC2109_pixelConfigIntB_220 dataOutB<4> VDD VSS 
+ FE_PHN2109_pixelConfigIntB_220 / DEL0
XFE_PHC2095_pixelConfigIntA_219 dataOutA<3> VDD VSS 
+ FE_PHN2095_pixelConfigIntA_219 / DEL0
XFE_PHC2079_pixelConfigIntA_220 dataOutA<4> VDD VSS 
+ FE_PHN2079_pixelConfigIntA_220 / DEL0
XFE_PHC2023_pixelConfigIntB_223 dataOutB<7> VDD VSS 
+ FE_PHN2023_pixelConfigIntB_223 / DEL0
XFE_PHC1959_pixelConfigIntA_223 dataOutA<7> VDD VSS 
+ FE_PHN1959_pixelConfigIntA_223 / DEL0
XFE_PHC1945_pixelConfigIntA_217 dataOutA<1> VDD VSS 
+ FE_PHN1945_pixelConfigIntA_217 / DEL0
XFE_PHC1938_pixelConfigIntB_217 dataOutB<1> VDD VSS 
+ FE_PHN1938_pixelConfigIntB_217 / DEL0
XFE_PHC1927_pixelConfigIntA_218 dataOutA<2> VDD VSS 
+ FE_PHN1927_pixelConfigIntA_218 / DEL0
XFE_PHC1924_pixelConfigIntC_218 dataOutC<2> VDD VSS 
+ FE_PHN1924_pixelConfigIntC_218 / DEL0
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    SDFCSNQD2
* View Name:    schematic
************************************************************************

.SUBCKT SDFCSNQD2 CDN CP D Q SDN SE SI VDD VSS
*.PININFO CDN:I CP:I D:I SDN:I SE:I SI:I Q:O VDD:B VSS:B
MMI97 net37 net95 net51 VDD pch l=60n w=150.0n m=1
MMI99-M_u3 Q net161 VDD VDD pch l=60n w=520.0n m=1
MMI43 net81 net177 VDD VDD pch l=60n w=150.0n m=1
MMI82-M_u3 net165 SE VDD VDD pch l=60n w=260.0n m=1
MMI95-M_u3 Q net161 VDD VDD pch l=60n w=520.0n m=1
MMI73 net137 D VDD VDD pch l=60n w=490.0n m=1
MMI102 net24 SE net137 VDD pch l=60n w=400n m=1
MMI107-M_u3 net95 net5 VDD VDD pch l=60n w=260.0n m=1
MMI16-M_u1 net177 SDN VDD VDD pch l=60n w=400n m=1
MMI71 net24 net165 net33 VDD pch l=60n w=200n m=1
MMI106-M_u2 net161 net51 VDD VDD pch l=60n w=320.0n m=1
MMI44 net81 CDN VDD VDD pch l=60n w=150.0n m=1
MMI16-M_u2 net177 net13 VDD VDD pch l=60n w=400n m=1
MMI93-M_u1 net37 SDN VDD VDD pch l=60n w=150.0n m=1
MMI75 net33 SI VDD VDD pch l=60n w=200n m=1
MMI93-M_u2 net37 net161 VDD VDD pch l=60n w=150.0n m=1
MMI94-M_u1 net161 CDN VDD VDD pch l=60n w=320.0n m=1
MMI74 net13 net95 net24 VDD pch l=60n w=320.0n m=1
MMI106-M_u1 net161 CDN VDD VDD pch l=60n w=320.0n m=1
MMI45 net13 net5 net81 VDD pch l=60n w=150.0n m=1
MMI98 net177 net5 net51 VDD pch l=60n w=200n m=1
MMI103-M_u3 net5 CP VDD VDD pch l=60n w=260.0n m=1
MMI94-M_u2 net161 net51 VDD VDD pch l=60n w=320.0n m=1
MMI93-M_u4 net181 net161 VSS VSS nch l=60n w=150.0n m=1
MMI16-M_u3 net177 SDN net180 VSS nch l=60n w=210.0n m=1
MMI93-M_u3 net37 SDN net181 VSS nch l=60n w=150.0n m=1
MMI94-M_u3 net161 CDN net109 VSS nch l=60n w=350.0n m=1
MMI82-M_u2 net165 SE VSS VSS nch l=60n w=195.00n m=1
MMI106-M_u3 net161 CDN net145 VSS nch l=60n w=170.0n m=1
MMI77 net13 net5 net160 VSS nch l=60n w=300n m=1
MMI107-M_u2 net95 net5 VSS VSS nch l=60n w=195.00n m=1
MMI16-M_u4 net180 net13 VSS VSS nch l=60n w=210.0n m=1
MMI106-M_u4 net145 net51 VSS VSS nch l=60n w=170.0n m=1
MMI95-M_u2 Q net161 VSS VSS nch l=60n w=390.0n m=1
MMI81 net137 D VSS VSS nch l=60n w=390.0n m=1
MMI80 net160 SE net97 VSS nch l=60n w=150.0n m=1
MMI101 net160 net165 net137 VSS nch l=60n w=390.0n m=1
MMI99-M_u2 Q net161 VSS VSS nch l=60n w=390.0n m=1
MMI103-M_u2 net5 CP VSS VSS nch l=60n w=195.00n m=1
MMI91 net37 net5 net51 VSS nch l=60n w=150.0n m=1
MMI49 net104 CDN VSS VSS nch l=60n w=150.0n m=1
MMI94-M_u4 net109 net51 VSS VSS nch l=60n w=350.0n m=1
MMI92 net177 net95 net51 VSS nch l=60n w=190.0n m=1
MMI48 net96 net177 net104 VSS nch l=60n w=150.0n m=1
MMI78 net97 SI VSS VSS nch l=60n w=150.0n m=1
MMI47 net13 net95 net96 VSS nch l=60n w=150.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_291
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_291 FE_OFN247_memB_7 FE_OFN307_memB_3 
+ FE_OFN316_memA_0 FE_OFN419_n FE_OFN505_n FE_OFN508_n FE_OFN719_memB_5 
+ FE_OFN946_memB_0 FE_OFN949_memB_6 FE_OFN954_memB_1 FE_OFN957_memB_1 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 
+ tmrErr
*.PININFO FE_OFN247_memB_7:I FE_OFN307_memB_3:I FE_OFN316_memA_0:I 
*.PININFO FE_OFN419_n:I FE_OFN505_n:I FE_OFN508_n:I FE_OFN719_memB_5:I 
*.PININFO FE_OFN946_memB_0:I FE_OFN949_memB_6:I FE_OFN954_memB_1:I 
*.PININFO FE_OFN957_memB_1:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1317_memB_3 inB<3> VDD VSS n_7 / CKND1
Xg2335 FE_PHN2634_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2176_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2297_n_20 VDD VSS out<5> / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> FE_OFN508_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 n_7 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN949_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN946_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN946_memB_0 inC<0> FE_OFN954_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN719_memB_5 inC<5> FE_OFN247_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN946_memB_0 FE_OFN316_memA_0 FE_OFN419_n inA<4> VDD VSS n_16 / 
+ OAI22D1
Xg2356 FE_OFN946_memB_0 FE_OFN316_memA_0 FE_OFN419_n inA<4> VDD VSS n_18 / 
+ AOI22D1
Xg2337 p1 inB<6> FE_OFN505_n VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN957_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN307_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 inC<6> inB<6> FE_OFN719_memB_5 inC<5> FE_OFN247_memB_7 inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 inB<3> inA<3> FE_OFN719_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN954_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN949_memB_6 FE_OFN505_n n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN719_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2634_n_37 n_37 VDD VSS FE_PHN2634_n_37 / DEL0
XFE_PHC2297_n_20 n_20 VDD VSS FE_PHN2297_n_20 / DEL0
XFE_PHC2176_n_21 n_21 VDD VSS FE_PHN2176_n_21 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_292
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_292 FE_OFN246_memB_7 FE_OFN249_memB_4 
+ FE_OFN306_memB_3 FE_OFN315_memA_0 FE_OFN421_n FE_OFN506_n FE_OFN507_n 
+ FE_OFN718_memB_5 FE_OFN948_memB_6 FE_OFN951_memB_6 FE_OFN953_memB_1 
+ FE_OFN956_memB_1 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN246_memB_7:I FE_OFN249_memB_4:I FE_OFN306_memB_3:I 
*.PININFO FE_OFN315_memA_0:I FE_OFN421_n:I FE_OFN506_n:I FE_OFN507_n:I 
*.PININFO FE_OFN718_memB_5:I FE_OFN948_memB_6:I FE_OFN951_memB_6:I 
*.PININFO FE_OFN953_memB_1:I FE_OFN956_memB_1:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2580_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2281_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2260_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2229_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2291_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2054_n_20 VDD VSS out<5> / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> FE_OFN507_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN306_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN948_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN421_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> FE_OFN953_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN718_memB_5 inC<5> FE_OFN246_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 FE_OFN315_memA_0 inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 FE_OFN315_memA_0 inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p1 FE_OFN951_memB_6 FE_OFN506_n VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN956_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN421_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN306_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 inC<6> inB<6> FE_OFN718_memB_5 inC<5> FE_OFN246_memB_7 inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 inB<3> inA<3> FE_OFN718_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN953_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN948_memB_6 FE_OFN506_n n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN718_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_OFC1443_memB_0 inB<0> VDD VSS n_0 / INVD1
XFE_PHC2580_n_37 n_37 VDD VSS FE_PHN2580_n_37 / DEL0
XFE_PHC2291_n_21 n_21 VDD VSS FE_PHN2291_n_21 / DEL0
XFE_PHC2281_n_36 n_36 VDD VSS FE_PHN2281_n_36 / DEL0
XFE_PHC2260_n_33 n_33 VDD VSS FE_PHN2260_n_33 / DEL0
XFE_PHC2229_n_22 n_22 VDD VSS FE_PHN2229_n_22 / DEL0
XFE_PHC2054_n_20 n_20 VDD VSS FE_PHN2054_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_293
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_293 FE_OFN248_memB_7 FE_OFN308_memB_3 
+ FE_OFN317_memA_0 FE_OFN420_n FE_OFN504_n FE_OFN509_n FE_OFN717_memB_5 
+ FE_OFN945_memB_0 FE_OFN947_memB_6 FE_OFN950_memB_6 FE_OFN952_memB_1 
+ FE_OFN955_memB_1 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN248_memB_7:I FE_OFN308_memB_3:I FE_OFN317_memA_0:I 
*.PININFO FE_OFN420_n:I FE_OFN504_n:I FE_OFN509_n:I FE_OFN717_memB_5:I 
*.PININFO FE_OFN945_memB_0:I FE_OFN947_memB_6:I FE_OFN950_memB_6:I 
*.PININFO FE_OFN952_memB_1:I FE_OFN955_memB_1:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1316_memB_3 inB<3> VDD VSS n_7 / CKND1
Xg2335 FE_PHN2545_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2389_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2354_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2076_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2139_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2200_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2197_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> FE_OFN509_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 n_7 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN947_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN945_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN945_memB_0 inC<0> FE_OFN952_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN717_memB_5 inC<5> FE_OFN248_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN945_memB_0 FE_OFN317_memA_0 FE_OFN420_n inA<4> VDD VSS n_16 / 
+ OAI22D1
Xg2356 FE_OFN945_memB_0 FE_OFN317_memA_0 FE_OFN420_n inA<4> VDD VSS n_18 / 
+ AOI22D1
Xg2337 p1 FE_OFN950_memB_6 FE_OFN504_n VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN955_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN308_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 inC<6> inB<6> FE_OFN717_memB_5 inC<5> FE_OFN248_memB_7 inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 inB<3> inA<3> FE_OFN717_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN952_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN947_memB_6 FE_OFN504_n n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN717_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2545_n_37 n_37 VDD VSS FE_PHN2545_n_37 / DEL0
XFE_PHC2389_n_36 n_36 VDD VSS FE_PHN2389_n_36 / DEL0
XFE_PHC2354_n_33 n_33 VDD VSS FE_PHN2354_n_33 / DEL0
XFE_PHC2200_n_22 n_22 VDD VSS FE_PHN2200_n_22 / DEL0
XFE_PHC2197_n_21 n_21 VDD VSS FE_PHN2197_n_21 / DEL0
XFE_PHC2139_n_26 n_26 VDD VSS FE_PHN2139_n_26 / DEL0
XFE_PHC2076_n_32 n_32 VDD VSS FE_PHN2076_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_376
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_376 FE_OFN49_busRstInBufB FE_OFN79_busRstInBufC VDD VSS 
+ clkA clkA_clone1 clkB clkB_clone1 clkC dataInA<7> dataInA<6> dataInA<5> 
+ dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> 
+ dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> 
+ dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> 
+ dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> 
+ dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> 
+ dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> 
+ dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ defaultValueA<7> defaultValueA<6> defaultValueA<5> defaultValueA<4> 
+ defaultValueA<3> defaultValueA<2> defaultValueA<1> defaultValueA<0> 
+ defaultValueB<7> defaultValueB<6> defaultValueB<5> defaultValueB<4> 
+ defaultValueB<3> defaultValueB<2> defaultValueB<1> defaultValueB<0> 
+ defaultValueC<7> defaultValueC<6> defaultValueC<5> defaultValueC<4> 
+ defaultValueC<3> defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA 
+ loadB loadC rstA rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN49_busRstInBufB:I FE_OFN79_busRstInBufC:I clkA:I clkA_clone1:I 
*.PININFO clkB:I clkB_clone1:I clkC:I dataInA<7>:I dataInA<6>:I dataInA<5>:I 
*.PININFO dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I 
*.PININFO dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I 
*.PININFO dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I 
*.PININFO dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I 
*.PININFO dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 FE_OFN49_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 FE_OFN79_busRstInBufC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 FE_OFN79_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 FE_OFN79_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 FE_OFN79_busRstInBufC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 FE_OFN79_busRstInBufC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 FE_OFN79_busRstInBufC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 FE_OFN79_busRstInBufC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> FE_OFN49_busRstInBufB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> FE_OFN79_busRstInBufC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> FE_OFN79_busRstInBufC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> FE_OFN79_busRstInBufC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> FE_OFN79_busRstInBufC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> FE_OFN79_busRstInBufC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> FE_OFN79_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> FE_OFN79_busRstInBufC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA_clone1 FE_PHN1937_pixelConfigIntA_213 memA<5> n_32 
+ loadA dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA_clone1 dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD 
+ VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA_clone1 dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD 
+ VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB_clone1 dataOutB<5> memB<5> n_16 FE_OFN482_regWeB_26 
+ dataInB<5> VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB_clone1 FE_PHN2357_pixelConfigIntB_212 memB<4> n_30 
+ FE_OFN482_regWeB_26 dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB_clone1 dataOutB<0> memB<0> n_19 FE_OFN482_regWeB_26 
+ dataInB<0> VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB_clone1 dataOutB<6> memB<6> n_31 FE_OFN482_regWeB_26 
+ dataInB<6> VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB_clone1 dataOutB<2> memB<2> n_20 FE_OFN482_regWeB_26 
+ dataInB<2> VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB_clone1 dataOutB<1> memB<1> n_21 FE_OFN482_regWeB_26 
+ dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB_clone1 FE_PHN2204_pixelConfigIntB_215 memB<7> n_29 
+ FE_OFN482_regWeB_26 dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 FE_OFN482_regWeB_26 dataInB<3> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 FE_OFN428_regWeC_26 dataInC<5> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC FE_PHN2151_pixelConfigIntC_212 memC<4> n_14 
+ FE_OFN428_regWeC_26 dataInC<4> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 FE_OFN428_regWeC_26 dataInC<6> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC FE_PHN2379_pixelConfigIntC_210 memC<2> n_4 
+ FE_OFN428_regWeC_26 dataInC<2> VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC FE_PHN2305_pixelConfigIntC_209 memC<1> n_5 
+ FE_OFN428_regWeC_26 dataInC<1> VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC FE_PHN2191_pixelConfigIntC_215 memC<7> n_13 
+ FE_OFN428_regWeC_26 dataInC<7> VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 FE_OFN428_regWeC_26 dataInC<3> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA_clone1 dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD 
+ VSS / SDFCSNQD2
XmemC_reg[0] n_8 clkC FE_PHN2154_pixelConfigIntC_208 memC<0> n_3 
+ FE_OFN428_regWeC_26 dataInC<0> VDD VSS / SDFCSNQD2
XmemVoterC FE_OFN1094_n memB<3> FE_OFN896_memA_0 FE_OFN1052_n FE_OFN1093_n 
+ FE_OFN1095_n FE_OFN1170_memB_5 FE_OFN1276_memB_0 FE_OFN1277_memB_6 
+ FE_OFN1279_memB_1 FE_OFN1280_memB_1 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> 
+ FE_OFN892_memB_3 memB<2> memB<1> memB<0> memC<7> FE_OFN1092_n memC<5> 
+ memC<4> memC<3> memC<2> memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ FE_PHN1873_memA_6 tmrErrorC / majorityVoter_WIDTH8_291
XmemVoterB FE_OFN1094_n FE_OFN245_memB_4 memB<3> FE_OFN896_memA_0 memB<4> 
+ FE_OFN1093_n FE_OFN1095_n FE_OFN1170_memB_5 FE_OFN1277_memB_6 
+ FE_OFN1278_memB_6 FE_OFN1279_memB_1 FE_OFN1280_memB_1 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> FE_OFN1052_n FE_OFN892_memB_3 memB<2> memB<1> memB<0> memC<7> 
+ FE_OFN1092_n memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> FE_PHN1873_memA_6 tmrErrorB / majorityVoter_WIDTH8_292
XmemVoterA FE_OFN1094_n memB<3> FE_OFN896_memA_0 FE_OFN1052_n FE_OFN1093_n 
+ FE_OFN1095_n FE_OFN1170_memB_5 FE_OFN1276_memB_0 FE_OFN1277_memB_6 
+ FE_OFN1278_memB_6 FE_OFN1279_memB_1 FE_OFN1280_memB_1 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> memB<4> FE_OFN892_memB_3 memB<2> memB<1> memB<0> memC<7> 
+ FE_OFN1092_n memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> FE_PHN1873_memA_6 tmrErrorA / majorityVoter_WIDTH8_293
XFE_OFC428_regWeC_26 loadC VDD VSS FE_OFN428_regWeC_26 / BUFFD3
XFE_OFC1447_memB_1 FE_OFN1279_memB_1 VDD VSS FE_OFN1280_memB_1 / CKND1
XFE_OFC1445_memB_6 FE_OFN1277_memB_6 VDD VSS FE_OFN1278_memB_6 / CKND1
XFE_OFC1315_memB_3 memB<3> VDD VSS FE_OFN892_memB_3 / CKND1
XFE_OFC481_regWeB_26 loadB VDD VSS FE_OFN481_regWeB_26 / CKND1
XFE_OFC1234_memB_5 memB<5> VDD VSS FE_OFN1170_memB_5 / CKND2
XFE_OFC482_regWeB_26 FE_OFN481_regWeB_26 VDD VSS FE_OFN482_regWeB_26 / CKND2
XFE_OFC896_memA_0 memA<0> VDD VSS FE_OFN896_memA_0 / BUFFD1
XFE_OFC1446_memB_1 memB<1> VDD VSS FE_OFN1279_memB_1 / INVD1
XFE_OFC1444_memB_6 memB<6> VDD VSS FE_OFN1277_memB_6 / INVD1
XFE_OFC1442_memB_0 memB<0> VDD VSS FE_OFN1276_memB_0 / INVD1
XFE_OFC1318_memC_6 memC<6> VDD VSS FE_OFN1092_n / INVD1
XFE_OFC1314_memB_7 memB<7> VDD VSS FE_OFN1094_n / INVD1
XFE_OFC1313_memB_4 memB<4> VDD VSS FE_OFN1052_n / INVD1
XFE_OFC1153_memB_7 FE_OFN1094_n VDD VSS FE_OFN1095_n / INVD1
XFE_OFC1151_memC_6 FE_OFN1092_n VDD VSS FE_OFN1093_n / INVD1
XFE_PHC2379_pixelConfigIntC_210 dataOutC<2> VDD VSS 
+ FE_PHN2379_pixelConfigIntC_210 / DEL0
XFE_PHC2357_pixelConfigIntB_212 dataOutB<4> VDD VSS 
+ FE_PHN2357_pixelConfigIntB_212 / DEL0
XFE_PHC2305_pixelConfigIntC_209 dataOutC<1> VDD VSS 
+ FE_PHN2305_pixelConfigIntC_209 / DEL0
XFE_PHC2204_pixelConfigIntB_215 dataOutB<7> VDD VSS 
+ FE_PHN2204_pixelConfigIntB_215 / DEL0
XFE_PHC2191_pixelConfigIntC_215 dataOutC<7> VDD VSS 
+ FE_PHN2191_pixelConfigIntC_215 / DEL0
XFE_PHC2154_pixelConfigIntC_208 dataOutC<0> VDD VSS 
+ FE_PHN2154_pixelConfigIntC_208 / DEL0
XFE_PHC2151_pixelConfigIntC_212 dataOutC<4> VDD VSS 
+ FE_PHN2151_pixelConfigIntC_212 / DEL0
XFE_PHC1937_pixelConfigIntA_213 dataOutA<5> VDD VSS 
+ FE_PHN1937_pixelConfigIntA_213 / DEL0
XFE_PHC1873_memA_6 memA<6> VDD VSS FE_PHN1873_memA_6 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_294
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_294 FE_OFN244_memB_4 FE_OFN417_n FE_OFN716_memB_0 
+ FE_OFN777_memB_7 FE_OFN939_memB_1 FE_OFN942_memB_1 FE_OFN1003_memB_6 
+ FE_OFN1275_memC_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN244_memB_4:I FE_OFN417_n:I FE_OFN716_memB_0:I 
*.PININFO FE_OFN777_memB_7:I FE_OFN939_memB_1:I FE_OFN942_memB_1:I 
*.PININFO FE_OFN1003_memB_6:I FE_OFN1275_memC_6:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO p2:I p3:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1312_memB_7 FE_OFN777_memB_7 VDD VSS FE_OFN1194_memB_7 / CKND1
Xg2335 FE_PHN1990_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2542_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2591_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2407_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN1972_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2601_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2053_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> FE_OFN777_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1317_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN716_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN716_memB_0 inC<0> FE_OFN939_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> FE_OFN1194_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN716_memB_0 inA<0> FE_OFN417_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN716_memB_0 inA<0> FE_OFN417_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> p1 inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p2 FE_OFN942_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p3 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN1275_memC_6 FE_OFN1003_memB_6 n_8 inC<5> FE_OFN1194_memB_7 inC<7> 
+ VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN939_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN1317_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_OFC1529_memB_6 FE_OFN1003_memB_6 VDD VSS FE_OFN1317_memB_6 / INVD1
XFE_PHC2601_n_21 n_21 VDD VSS FE_PHN2601_n_21 / DEL0
XFE_PHC2591_n_33 n_33 VDD VSS FE_PHN2591_n_33 / DEL0
XFE_PHC2542_n_36 n_36 VDD VSS FE_PHN2542_n_36 / DEL0
XFE_PHC2407_n_26 n_26 VDD VSS FE_PHN2407_n_26 / DEL0
XFE_PHC2053_n_20 n_20 VDD VSS FE_PHN2053_n_20 / DEL0
XFE_PHC1990_n_37 n_37 VDD VSS FE_PHN1990_n_37 / DEL0
XFE_PHC1972_n_22 n_22 VDD VSS FE_PHN1972_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_295
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_295 FE_OFN240_memB_7 FE_OFN242_memB_6 
+ FE_OFN243_memB_4 FE_OFN305_memC_7 FE_OFN318_memA_4 FE_OFN416_n 
+ FE_OFN715_memB_0 FE_OFN778_memB_7 FE_OFN938_memB_1 FE_OFN941_memB_1 
+ FE_OFN944_memC_6 FE_OFN1004_memB_6 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN240_memB_7:I FE_OFN242_memB_6:I FE_OFN243_memB_4:I 
*.PININFO FE_OFN305_memC_7:I FE_OFN318_memA_4:I FE_OFN416_n:I 
*.PININFO FE_OFN715_memB_0:I FE_OFN778_memB_7:I FE_OFN938_memB_1:I 
*.PININFO FE_OFN941_memB_1:I FE_OFN944_memC_6:I FE_OFN1004_memB_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2015_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2638_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2641_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2113_n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2645_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2218_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> FE_OFN778_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN242_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN715_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN715_memB_0 inC<0> FE_OFN938_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> FE_OFN240_memB_7 FE_OFN305_memC_7 VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN715_memB_0 inA<0> FE_OFN416_n FE_OFN318_memA_4 VDD VSS n_16 / 
+ OAI22D1
Xg2356 FE_OFN715_memB_0 inA<0> FE_OFN416_n FE_OFN318_memA_4 VDD VSS n_18 / 
+ AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> p1 inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p2 FE_OFN941_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p3 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN944_memC_6 FE_OFN1004_memB_6 n_8 inC<5> FE_OFN240_memB_7 
+ FE_OFN305_memC_7 VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN938_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN242_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2645_n_21 n_21 VDD VSS FE_PHN2645_n_21 / DEL0
XFE_PHC2641_n_33 n_33 VDD VSS FE_PHN2641_n_33 / DEL0
XFE_PHC2638_n_36 n_36 VDD VSS FE_PHN2638_n_36 / DEL0
XFE_PHC2218_n_20 n_20 VDD VSS FE_PHN2218_n_20 / DEL0
XFE_PHC2113_n_32 n_32 VDD VSS FE_PHN2113_n_32 / DEL0
XFE_PHC2015_n_37 n_37 VDD VSS FE_PHN2015_n_37 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_296
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_296 FE_OFN241_memB_7 FE_OFN245_memB_4 
+ FE_OFN319_memA_4 FE_OFN418_n FE_OFN714_memB_0 FE_OFN779_memB_7 
+ FE_OFN937_memB_1 FE_OFN940_memB_1 FE_OFN943_memC_6 FE_OFN1002_memB_6 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ p3 tmrErr
*.PININFO FE_OFN241_memB_7:I FE_OFN245_memB_4:I FE_OFN319_memA_4:I 
*.PININFO FE_OFN418_n:I FE_OFN714_memB_0:I FE_OFN779_memB_7:I 
*.PININFO FE_OFN937_memB_1:I FE_OFN940_memB_1:I FE_OFN943_memC_6:I 
*.PININFO FE_OFN1002_memB_6:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
XFE_OFC1525_memB_4 FE_OFN245_memB_4 VDD VSS FE_RN_1 / CKND1
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2568_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2614_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN1931_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2022_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2652_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> FE_OFN779_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1316_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN714_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_RN_1 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN714_memB_0 inC<0> FE_OFN937_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN714_memB_0 inA<0> FE_OFN245_memB_4 FE_OFN319_memA_4 VDD VSS n_16 
+ / OAI22D1
Xg2356 FE_OFN714_memB_0 inA<0> FE_OFN245_memB_4 FE_OFN319_memA_4 VDD VSS n_18 
+ / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> p1 inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p2 FE_OFN940_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN241_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p3 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN943_memC_6 FE_OFN1002_memB_6 n_8 inC<5> inB<7> inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 n_7 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN937_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN1316_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_OFC1528_memB_6 FE_OFN1002_memB_6 VDD VSS FE_OFN1316_memB_6 / INVD1
XFE_PHC2652_n_21 n_21 VDD VSS FE_PHN2652_n_21 / DEL0
XFE_PHC2614_n_33 n_33 VDD VSS FE_PHN2614_n_33 / DEL0
XFE_PHC2568_n_36 n_36 VDD VSS FE_PHN2568_n_36 / DEL0
XFE_PHC2022_n_22 n_22 VDD VSS FE_PHN2022_n_22 / DEL0
XFE_PHC1931_n_26 n_26 VDD VSS FE_PHN1931_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_377
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_377 FE_OFN1016_FE_OFN39_busRstInBufC VDD VSS clkA clkB 
+ clkC dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> 
+ dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> 
+ dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> 
+ dataInC<3> dataInC<2> dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> 
+ dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> 
+ dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> 
+ dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> 
+ defaultValueA<6> defaultValueA<5> defaultValueA<4> defaultValueA<3> 
+ defaultValueA<2> defaultValueA<1> defaultValueA<0> defaultValueB<7> 
+ defaultValueB<6> defaultValueB<5> defaultValueB<4> defaultValueB<3> 
+ defaultValueB<2> defaultValueB<1> defaultValueB<0> defaultValueC<7> 
+ defaultValueC<6> defaultValueC<5> defaultValueC<4> defaultValueC<3> 
+ defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA 
+ rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN1016_FE_OFN39_busRstInBufC:I clkA:I clkB:I clkC:I dataInA<7>:I 
*.PININFO dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I 
*.PININFO dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I 
*.PININFO dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I 
*.PININFO dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I 
*.PININFO dataInC<2>:I dataInC<1>:I dataInC<0>:I defaultValueA<7>:I 
*.PININFO defaultValueA<6>:I defaultValueA<5>:I defaultValueA<4>:I 
*.PININFO defaultValueA<3>:I defaultValueA<2>:I defaultValueA<1>:I 
*.PININFO defaultValueA<0>:I defaultValueB<7>:I defaultValueB<6>:I 
*.PININFO defaultValueB<5>:I defaultValueB<4>:I defaultValueB<3>:I 
*.PININFO defaultValueB<2>:I defaultValueB<1>:I defaultValueB<0>:I 
*.PININFO defaultValueC<7>:I defaultValueC<6>:I defaultValueC<5>:I 
*.PININFO defaultValueC<4>:I defaultValueC<3>:I defaultValueC<2>:I 
*.PININFO defaultValueC<1>:I defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I 
*.PININFO rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O 
*.PININFO dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O 
*.PININFO dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O 
*.PININFO dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O 
*.PININFO dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O 
*.PININFO dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O 
*.PININFO dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 FE_OFN1016_FE_OFN39_busRstInBufC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> FE_OFN1016_FE_OFN39_busRstInBufC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> FE_OFN1016_FE_OFN39_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN2132_pixelConfigIntA_205 memA<5> n_32 loadA 
+ dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA FE_PHN2058_pixelConfigIntA_206 memA<6> n_47 loadA 
+ dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA FE_PHN2016_pixelConfigIntA_207 memA<7> n_45 loadA 
+ dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 FE_OFN420_regWeB_25 dataInB<5> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB FE_PHN1957_pixelConfigIntB_204 memB<4> n_30 
+ FE_OFN420_regWeB_25 dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB FE_PHN2221_pixelConfigIntB_200 memB<0> n_19 
+ FE_OFN420_regWeB_25 dataInB<0> VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 FE_OFN420_regWeB_25 dataInB<6> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 FE_OFN420_regWeB_25 dataInB<2> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 FE_OFN420_regWeB_25 dataInB<1> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 FE_OFN420_regWeB_25 dataInB<7> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 FE_OFN420_regWeB_25 dataInB<3> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC FE_PHN1960_pixelConfigIntC_207 memC<7> n_13 loadC 
+ dataInC<7> VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD2
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD2
XmemVoterC FE_OFN243_memB_4 FE_OFN243_memB_4 FE_OFN1169_memB_0 
+ FE_OFN1193_memB_7 FE_OFN1273_memB_1 FE_OFN1274_memB_1 FE_OFN1315_memB_6 
+ FE_OFN1275_memC_6 VDD VSS memA<7> memA<6> memA<5> FE_OFN899_memA_4 memA<3> 
+ memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> memB<2> 
+ memB<1> memB<0> FE_OFN891_memC_7 memC<6> memC<5> memC<4> memC<3> memC<2> 
+ memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> FE_PHN1871_memB_2 FE_PHN1892_memA_1 
+ FE_PHN1902_memC_3 tmrErrorC / majorityVoter_WIDTH8_294
XmemVoterB FE_OFN241_memB_7 FE_OFN242_memB_6 FE_OFN243_memB_4 FE_OFN891_memC_7 
+ FE_OFN899_memA_4 FE_OFN243_memB_4 FE_OFN1169_memB_0 FE_OFN1193_memB_7 
+ FE_OFN1273_memB_1 FE_OFN1274_memB_1 FE_OFN1275_memC_6 FE_OFN1315_memB_6 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> memC<7> memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutB<7> dataOutB<6> 
+ dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ FE_PHN1871_memB_2 FE_PHN1892_memA_1 FE_PHN1902_memC_3 tmrErrorB / 
+ majorityVoter_WIDTH8_295
XmemVoterA memB<7> FE_OFN243_memB_4 FE_OFN899_memA_4 FE_OFN1051_n 
+ FE_OFN1169_memB_0 FE_OFN1193_memB_7 FE_OFN1273_memB_1 FE_OFN1274_memB_1 
+ FE_OFN1275_memC_6 FE_OFN1315_memB_6 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> FE_OFN241_memB_7 memB<6> memB<5> memB<4> 
+ memB<3> memB<2> memB<1> memB<0> FE_OFN891_memC_7 memC<6> memC<5> memC<4> 
+ memC<3> memC<2> memC<1> memC<0> dataOutA<7> dataOutA<6> dataOutA<5> 
+ dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ FE_PHN1871_memB_2 FE_PHN1892_memA_1 FE_PHN1902_memC_3 tmrErrorA / 
+ majorityVoter_WIDTH8_296
XFE_OFC899_memA_4 memA<4> VDD VSS FE_OFN899_memA_4 / BUFFD1
XFE_OFC891_memC_7 memC<7> VDD VSS FE_OFN891_memC_7 / BUFFD1
XFE_OFC960_regWeB_25 loadB VDD VSS FE_OFN420_regWeB_25 / CKBD3
XFE_OFC1233_memB_0 memB<0> VDD VSS FE_OFN1169_memB_0 / CKND2
XFE_OFC1526_memB_6 memB<6> VDD VSS FE_OFN242_memB_6 / CKND1
XFE_OFC1439_memB_1 FE_OFN1273_memB_1 VDD VSS FE_OFN1274_memB_1 / CKND1
XFE_OFC1311_memB_7 FE_OFN241_memB_7 VDD VSS FE_OFN1193_memB_7 / CKND1
XFE_OFC1310_memB_7 memB<7> VDD VSS FE_OFN241_memB_7 / CKND1
XFE_OFC1527_memB_6 FE_OFN242_memB_6 VDD VSS FE_OFN1315_memB_6 / INVD1
XFE_OFC1524_memB_4 memB<4> VDD VSS FE_OFN243_memB_4 / INVD1
XFE_OFC1441_memC_6 memC<6> VDD VSS FE_OFN1275_memC_6 / INVD1
XFE_OFC1438_memB_1 memB<1> VDD VSS FE_OFN1273_memB_1 / INVD1
XFE_PHC2221_pixelConfigIntB_200 dataOutB<0> VDD VSS 
+ FE_PHN2221_pixelConfigIntB_200 / DEL0
XFE_PHC2132_pixelConfigIntA_205 dataOutA<5> VDD VSS 
+ FE_PHN2132_pixelConfigIntA_205 / DEL0
XFE_PHC2058_pixelConfigIntA_206 dataOutA<6> VDD VSS 
+ FE_PHN2058_pixelConfigIntA_206 / DEL0
XFE_PHC2016_pixelConfigIntA_207 dataOutA<7> VDD VSS 
+ FE_PHN2016_pixelConfigIntA_207 / DEL0
XFE_PHC1960_pixelConfigIntC_207 dataOutC<7> VDD VSS 
+ FE_PHN1960_pixelConfigIntC_207 / DEL0
XFE_PHC1957_pixelConfigIntB_204 dataOutB<4> VDD VSS 
+ FE_PHN1957_pixelConfigIntB_204 / DEL0
XFE_PHC1902_memC_3 memC<3> VDD VSS FE_PHN1902_memC_3 / DEL0
XFE_PHC1892_memA_1 memA<1> VDD VSS FE_PHN1892_memA_1 / DEL0
XFE_PHC1871_memB_2 memB<2> VDD VSS FE_PHN1871_memB_2 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_297
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_297 FE_OFN236_memB_6 FE_OFN237_memB_3 
+ FE_OFN237_memB_4 FE_OFN239_memB_1 FE_OFN313_memA_5 FE_OFN347_memA_0 
+ FE_OFN503_n FE_OFN710_memB_5 FE_OFN713_memB_0 FE_OFN932_memB_2 
+ FE_OFN1271_memB_7 FE_OFN1272_memC_6 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN236_memB_6:I FE_OFN237_memB_3:I FE_OFN237_memB_4:I 
*.PININFO FE_OFN239_memB_1:I FE_OFN313_memA_5:I FE_OFN347_memA_0:I 
*.PININFO FE_OFN503_n:I FE_OFN710_memB_5:I FE_OFN713_memB_0:I 
*.PININFO FE_OFN932_memB_2:I FE_OFN1271_memB_7:I FE_OFN1272_memC_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2074_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2307_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2653_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2454_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2123_n_20 VDD VSS out<5> / CKND1
Xg2367 FE_OFN237_memB_3 VDD VSS n_7 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN503_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN932_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN237_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN236_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN932_memB_2 inC<2> FE_OFN713_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN713_memB_0 inC<0> FE_OFN239_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN710_memB_5 inC<5> FE_OFN1271_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN713_memB_0 FE_OFN347_memA_0 FE_OFN237_memB_4 inA<4> VDD VSS n_16 
+ / OAI22D1
Xg2356 FE_OFN713_memB_0 FE_OFN347_memA_0 FE_OFN237_memB_4 inA<4> VDD VSS n_18 
+ / AOI22D1
Xg2337 p2 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p3 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN313_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN1272_memC_6 inB<6> FE_OFN710_memB_5 inC<5> FE_OFN1271_memB_7 
+ inC<7> VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> FE_OFN710_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN239_memB_1 inC<1> FE_OFN932_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN236_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN313_memA_5 FE_OFN710_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2653_n_32 n_32 VDD VSS FE_PHN2653_n_32 / DEL0
XFE_PHC2454_n_26 n_26 VDD VSS FE_PHN2454_n_26 / DEL0
XFE_PHC2307_n_33 n_33 VDD VSS FE_PHN2307_n_33 / DEL0
XFE_PHC2123_n_20 n_20 VDD VSS FE_PHN2123_n_20 / DEL0
XFE_PHC2074_n_36 n_36 VDD VSS FE_PHN2074_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_298
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_298 FE_OFN238_memB_1 FE_OFN312_memA_5 
+ FE_OFN348_memA_0 FE_OFN502_n FE_OFN709_memB_5 FE_OFN712_memB_0 
+ FE_OFN769_memB_4 FE_OFN771_memB_4 FE_OFN773_memB_6 FE_OFN775_memB_6 
+ FE_OFN931_memB_2 FE_OFN934_memB_7 FE_OFN936_memC_6 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN238_memB_1:I FE_OFN312_memA_5:I FE_OFN348_memA_0:I 
*.PININFO FE_OFN502_n:I FE_OFN709_memB_5:I FE_OFN712_memB_0:I 
*.PININFO FE_OFN769_memB_4:I FE_OFN771_memB_4:I FE_OFN773_memB_6:I 
*.PININFO FE_OFN775_memB_6:I FE_OFN931_memB_2:I FE_OFN934_memB_7:I 
*.PININFO FE_OFN936_memC_6:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2630_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2658_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2468_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2572_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN1975_n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN502_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN931_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN773_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN931_memB_2 inC<2> FE_OFN712_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN771_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN712_memB_0 inC<0> FE_OFN238_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN709_memB_5 inC<5> FE_OFN934_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN712_memB_0 FE_OFN348_memA_0 FE_OFN769_memB_4 inA<4> VDD VSS n_16 
+ / OAI22D1
Xg2356 FE_OFN712_memB_0 FE_OFN348_memA_0 FE_OFN769_memB_4 inA<4> VDD VSS n_18 
+ / AOI22D1
Xg2337 p2 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p3 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN312_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN936_memC_6 FE_OFN775_memB_6 FE_OFN709_memB_5 inC<5> 
+ FE_OFN934_memB_7 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> FE_OFN709_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN238_memB_1 inC<1> FE_OFN931_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN773_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN312_memA_5 FE_OFN709_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2658_n_32 n_32 VDD VSS FE_PHN2658_n_32 / DEL0
XFE_PHC2630_n_37 n_37 VDD VSS FE_PHN2630_n_37 / DEL0
XFE_PHC2572_n_21 n_21 VDD VSS FE_PHN2572_n_21 / DEL0
XFE_PHC2468_n_26 n_26 VDD VSS FE_PHN2468_n_26 / DEL0
XFE_PHC1975_n_20 n_20 VDD VSS FE_PHN1975_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_299
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_299 FE_OFN311_memA_5 FE_OFN349_memA_0 FE_OFN500_n 
+ FE_OFN501_n FE_OFN708_memB_5 FE_OFN711_memB_0 FE_OFN770_memB_4 
+ FE_OFN772_memB_4 FE_OFN774_memB_6 FE_OFN776_memB_6 FE_OFN933_memB_7 
+ FE_OFN935_memC_6 FE_OFN1270_memB_2 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN311_memA_5:I FE_OFN349_memA_0:I FE_OFN500_n:I FE_OFN501_n:I 
*.PININFO FE_OFN708_memB_5:I FE_OFN711_memB_0:I FE_OFN770_memB_4:I 
*.PININFO FE_OFN772_memB_4:I FE_OFN774_memB_6:I FE_OFN776_memB_6:I 
*.PININFO FE_OFN933_memB_7:I FE_OFN935_memC_6:I FE_OFN1270_memB_2:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2588_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2589_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2313_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2080_n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN501_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN1270_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN774_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN1270_memB_2 inC<2> FE_OFN711_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN772_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN711_memB_0 inC<0> FE_OFN500_n inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN708_memB_5 inC<5> FE_OFN933_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN711_memB_0 FE_OFN349_memA_0 FE_OFN770_memB_4 inA<4> VDD VSS n_16 
+ / OAI22D1
Xg2356 FE_OFN711_memB_0 FE_OFN349_memA_0 FE_OFN770_memB_4 inA<4> VDD VSS n_18 
+ / AOI22D1
Xg2337 p2 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p3 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN311_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN935_memC_6 FE_OFN776_memB_6 FE_OFN708_memB_5 inC<5> 
+ FE_OFN933_memB_7 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> FE_OFN708_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN500_n inC<1> FE_OFN1270_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN774_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN311_memA_5 FE_OFN708_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2589_n_32 n_32 VDD VSS FE_PHN2589_n_32 / DEL0
XFE_PHC2588_n_37 n_37 VDD VSS FE_PHN2588_n_37 / DEL0
XFE_PHC2313_n_26 n_26 VDD VSS FE_PHN2313_n_26 / DEL0
XFE_PHC2080_n_22 n_22 VDD VSS FE_PHN2080_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_378
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_378 FE_OFN20_busRstInBufA FE_OFN47_busRstInBufB 
+ FE_OFN63_busRstInBufC FE_OFN66_busRstInBufC FE_OFN72_busRstInBufC 
+ FE_OFN76_busRstInBufC FE_OFN1013_FE_OFN39_busRstInBufC VDD VSS clkA clkB 
+ clkC dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> 
+ dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> 
+ dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> 
+ dataInC<3> dataInC<2> dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> 
+ dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> 
+ dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> 
+ dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> 
+ defaultValueA<6> defaultValueA<5> defaultValueA<4> defaultValueA<3> 
+ defaultValueA<2> defaultValueA<1> defaultValueA<0> defaultValueB<7> 
+ defaultValueB<6> defaultValueB<5> defaultValueB<4> defaultValueB<3> 
+ defaultValueB<2> defaultValueB<1> defaultValueB<0> defaultValueC<7> 
+ defaultValueC<6> defaultValueC<5> defaultValueC<4> defaultValueC<3> 
+ defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA 
+ rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN20_busRstInBufA:I FE_OFN47_busRstInBufB:I 
*.PININFO FE_OFN63_busRstInBufC:I FE_OFN66_busRstInBufC:I 
*.PININFO FE_OFN72_busRstInBufC:I FE_OFN76_busRstInBufC:I 
*.PININFO FE_OFN1013_FE_OFN39_busRstInBufC:I clkA:I clkB:I clkC:I dataInA<7>:I 
*.PININFO dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I 
*.PININFO dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I 
*.PININFO dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I 
*.PININFO dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I 
*.PININFO dataInC<2>:I dataInC<1>:I dataInC<0>:I defaultValueA<7>:I 
*.PININFO defaultValueA<6>:I defaultValueA<5>:I defaultValueA<4>:I 
*.PININFO defaultValueA<3>:I defaultValueA<2>:I defaultValueA<1>:I 
*.PININFO defaultValueA<0>:I defaultValueB<7>:I defaultValueB<6>:I 
*.PININFO defaultValueB<5>:I defaultValueB<4>:I defaultValueB<3>:I 
*.PININFO defaultValueB<2>:I defaultValueB<1>:I defaultValueB<0>:I 
*.PININFO defaultValueC<7>:I defaultValueC<6>:I defaultValueC<5>:I 
*.PININFO defaultValueC<4>:I defaultValueC<3>:I defaultValueC<2>:I 
*.PININFO defaultValueC<1>:I defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I 
*.PININFO rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O 
*.PININFO dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O 
*.PININFO dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O 
*.PININFO dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O 
*.PININFO dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O 
*.PININFO dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O 
*.PININFO dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 FE_OFN20_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 FE_OFN20_busRstInBufA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN20_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN20_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 FE_OFN20_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN20_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN20_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 FE_OFN47_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 FE_OFN63_busRstInBufC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 FE_OFN63_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 FE_OFN63_busRstInBufC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 FE_OFN1013_FE_OFN39_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 FE_OFN76_busRstInBufC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN20_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> FE_OFN20_busRstInBufA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN20_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN20_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> FE_OFN20_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN20_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN20_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> FE_OFN47_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> FE_OFN63_busRstInBufC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> FE_OFN63_busRstInBufC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> FE_OFN63_busRstInBufC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> FE_OFN66_busRstInBufC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> FE_OFN1013_FE_OFN39_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN1979_pixelConfigIntA_197 memA<5> n_32 loadA 
+ dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA FE_PHN1934_pixelConfigIntA_194 memA<2> n_36 loadA 
+ dataInA<2> VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA FE_PHN2034_pixelConfigIntA_193 memA<1> n_37 loadA 
+ dataInA<1> VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA FE_PHN2562_pixelConfigIntA_195 memA<3> n_33 loadA 
+ dataInA<3> VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 FE_OFN421_regWeB_24 dataInB<5> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 FE_OFN421_regWeB_24 dataInB<4> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB FE_PHN2038_pixelConfigIntB_192 memB<0> n_19 
+ FE_OFN421_regWeB_24 dataInB<0> VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 FE_OFN421_regWeB_24 dataInB<6> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB FE_PHN2036_pixelConfigIntB_194 memB<2> n_20 
+ FE_OFN421_regWeB_24 dataInB<2> VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB FE_PHN2106_pixelConfigIntB_193 memB<1> n_21 
+ FE_OFN421_regWeB_24 dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 FE_OFN421_regWeB_24 dataInB<7> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 FE_OFN421_regWeB_24 dataInB<3> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC FE_PHN2311_pixelConfigIntC_192 memC<0> n_3 loadC 
+ dataInC<0> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC FE_PHN2664_pixelConfigIntC_198 memC<6> n_15 loadC 
+ dataInC<6> VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC FE_PHN2644_pixelConfigIntC_195 memC<3> n_1 loadC 
+ dataInC<3> VDD VSS / SDFCSNQD1
XmemVoterC FE_OFN905_memB_6 memB<3> FE_OFN237_memB_4 FE_OFN1090_n 
+ FE_OFN894_memA_5 FE_OFN1625_memA_0 FE_OFN1091_n FE_OFN1167_memB_5 
+ FE_OFN1168_memB_0 FE_OFN1270_memB_2 FE_OFN1271_memB_7 FE_OFN1272_memC_6 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> FE_OFN1685_memC_7 
+ memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> FE_OFN240_memC_0 dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> FE_PHN1879_memC_3 FE_PHN1897_memA_6 FE_PHN1900_memA_7 tmrErrorC 
+ / majorityVoter_WIDTH8_297
XmemVoterB FE_OFN1090_n FE_OFN894_memA_5 FE_OFN1625_memA_0 FE_OFN1091_n 
+ FE_OFN1167_memB_5 FE_OFN1168_memB_0 FE_OFN237_memB_4 FE_OFN1191_memB_4 
+ FE_OFN905_memB_6 FE_OFN1192_memB_6 FE_OFN1270_memB_2 FE_OFN1271_memB_7 
+ FE_OFN1272_memC_6 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> 
+ memB<0> FE_OFN1685_memC_7 memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> 
+ FE_OFN240_memC_0 dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1879_memC_3 FE_PHN1897_memA_6 
+ FE_PHN1900_memA_7 tmrErrorB / majorityVoter_WIDTH8_298
XmemVoterA FE_OFN894_memA_5 FE_OFN1625_memA_0 FE_OFN1090_n FE_OFN1091_n 
+ FE_OFN1167_memB_5 FE_OFN1168_memB_0 FE_OFN237_memB_4 FE_OFN1191_memB_4 
+ FE_OFN905_memB_6 FE_OFN1192_memB_6 FE_OFN1271_memB_7 FE_OFN1272_memC_6 
+ FE_OFN1270_memB_2 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> 
+ memB<0> FE_OFN1685_memC_7 memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> 
+ FE_OFN240_memC_0 dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> FE_PHN1879_memC_3 FE_PHN1897_memA_6 
+ FE_PHN1900_memA_7 tmrErrorA / majorityVoter_WIDTH8_299
XFE_OFC1909_memC_7 memC<7> VDD VSS FE_OFN1685_memC_7 / BUFFD1
XFE_OFC1849_memA_0 memA<0> VDD VSS FE_OFN1625_memA_0 / BUFFD1
XFE_OFC894_memA_5 memA<5> VDD VSS FE_OFN894_memA_5 / BUFFD1
XFE_OFC240_memC_0 memC<0> VDD VSS FE_OFN240_memC_0 / BUFFD1
XFE_OFC421_regWeB_24 loadB VDD VSS FE_OFN421_regWeB_24 / BUFFD2
XFE_OFC1437_memC_6 memC<6> VDD VSS FE_OFN1272_memC_6 / INVD1
XFE_OFC1433_memB_2 memB<2> VDD VSS FE_OFN1270_memB_2 / INVD1
XFE_OFC1309_memB_1 memB<1> VDD VSS FE_OFN1090_n / INVD1
XFE_OFC1308_memB_6 FE_OFN905_memB_6 VDD VSS FE_OFN1192_memB_6 / INVD1
XFE_OFC1149_memB_1 FE_OFN1090_n VDD VSS FE_OFN1091_n / INVD1
XFE_OFC1232_memB_0 memB<0> VDD VSS FE_OFN1168_memB_0 / CKND2
XFE_OFC1231_memB_5 memB<5> VDD VSS FE_OFN1167_memB_5 / CKND2
XFE_OFC1435_memB_7 memB<7> VDD VSS FE_OFN1271_memB_7 / CKND1
XFE_OFC1307_memB_6 memB<6> VDD VSS FE_OFN905_memB_6 / CKND1
XFE_OFC1305_memB_4 FE_OFN237_memB_4 VDD VSS FE_OFN1191_memB_4 / CKND1
XFE_OFC1304_memB_4 memB<4> VDD VSS FE_OFN237_memB_4 / CKND1
XFE_PHC2664_pixelConfigIntC_198 dataOutC<6> VDD VSS 
+ FE_PHN2664_pixelConfigIntC_198 / DEL0
XFE_PHC2644_pixelConfigIntC_195 dataOutC<3> VDD VSS 
+ FE_PHN2644_pixelConfigIntC_195 / DEL0
XFE_PHC2562_pixelConfigIntA_195 dataOutA<3> VDD VSS 
+ FE_PHN2562_pixelConfigIntA_195 / DEL0
XFE_PHC2311_pixelConfigIntC_192 dataOutC<0> VDD VSS 
+ FE_PHN2311_pixelConfigIntC_192 / DEL0
XFE_PHC2106_pixelConfigIntB_193 dataOutB<1> VDD VSS 
+ FE_PHN2106_pixelConfigIntB_193 / DEL0
XFE_PHC2038_pixelConfigIntB_192 dataOutB<0> VDD VSS 
+ FE_PHN2038_pixelConfigIntB_192 / DEL0
XFE_PHC2036_pixelConfigIntB_194 dataOutB<2> VDD VSS 
+ FE_PHN2036_pixelConfigIntB_194 / DEL0
XFE_PHC2034_pixelConfigIntA_193 dataOutA<1> VDD VSS 
+ FE_PHN2034_pixelConfigIntA_193 / DEL0
XFE_PHC1979_pixelConfigIntA_197 dataOutA<5> VDD VSS 
+ FE_PHN1979_pixelConfigIntA_197 / DEL0
XFE_PHC1934_pixelConfigIntA_194 dataOutA<2> VDD VSS 
+ FE_PHN1934_pixelConfigIntA_194 / DEL0
XFE_PHC1900_memA_7 memA<7> VDD VSS FE_PHN1900_memA_7 / DEL0
XFE_PHC1897_memA_6 memA<6> VDD VSS FE_PHN1897_memA_6 / DEL0
XFE_PHC1879_memC_3 memC<3> VDD VSS FE_PHN1879_memC_3 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_300
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_300 FE_OFN228_memA_5 FE_OFN231_memA_0 
+ FE_OFN235_memB_1 FE_OFN499_n FE_OFN707_memB_2 FE_OFN765_memB_4 
+ FE_OFN767_memB_4 FE_OFN925_memB_6 FE_OFN928_memB_7 FE_OFN1269_memB_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ tmrErr
*.PININFO FE_OFN228_memA_5:I FE_OFN231_memA_0:I FE_OFN235_memB_1:I 
*.PININFO FE_OFN499_n:I FE_OFN707_memB_2:I FE_OFN765_memB_4:I 
*.PININFO FE_OFN767_memB_4:I FE_OFN925_memB_6:I FE_OFN928_memB_7:I 
*.PININFO FE_OFN1269_memB_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
XFE_OFC1427_memB_6 FE_OFN925_memB_6 VDD VSS FE_OFN1266_memB_6 / CKND1
Xg2335 FE_PHN2524_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2380_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2315_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2680_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2434_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2502_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2623_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2515_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> FE_OFN928_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN499_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN707_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN925_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN707_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN767_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 FE_OFN231_memA_0 FE_OFN765_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 FE_OFN231_memA_0 FE_OFN765_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN235_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p2 FE_OFN928_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 FE_OFN231_memA_0 inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN228_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 FE_OFN1266_memB_6 n_8 inC<5> inB<7> inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN1269_memB_3 inA<3> n_8 FE_OFN228_memA_5 n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 inB<1> inC<1> FE_OFN707_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN925_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN228_memA_5 n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN1269_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2680_n_32 n_32 VDD VSS FE_PHN2680_n_32 / DEL0
XFE_PHC2623_n_21 n_21 VDD VSS FE_PHN2623_n_21 / DEL0
XFE_PHC2524_n_37 n_37 VDD VSS FE_PHN2524_n_37 / DEL0
XFE_PHC2515_n_20 n_20 VDD VSS FE_PHN2515_n_20 / DEL0
XFE_PHC2502_n_22 n_22 VDD VSS FE_PHN2502_n_22 / DEL0
XFE_PHC2434_n_26 n_26 VDD VSS FE_PHN2434_n_26 / DEL0
XFE_PHC2380_n_36 n_36 VDD VSS FE_PHN2380_n_36 / DEL0
XFE_PHC2315_n_33 n_33 VDD VSS FE_PHN2315_n_33 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_301
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_301 FE_OFN230_memA_5 FE_OFN232_memA_0 
+ FE_OFN233_memB_4 FE_OFN234_memB_1 FE_OFN498_n FE_OFN706_memB_2 
+ FE_OFN768_memB_4 FE_OFN924_memB_6 FE_OFN927_memB_7 FE_OFN930_memB_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ tmrErr
*.PININFO FE_OFN230_memA_5:I FE_OFN232_memA_0:I FE_OFN233_memB_4:I 
*.PININFO FE_OFN234_memB_1:I FE_OFN498_n:I FE_OFN706_memB_2:I 
*.PININFO FE_OFN768_memB_4:I FE_OFN924_memB_6:I FE_OFN927_memB_7:I 
*.PININFO FE_OFN930_memB_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2529_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2240_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2266_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2620_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2425_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> FE_OFN927_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN498_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN706_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN924_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN706_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN768_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 FE_OFN232_memA_0 inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 FE_OFN232_memA_0 inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN234_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p2 FE_OFN927_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN233_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 FE_OFN232_memA_0 inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN230_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> n_8 inC<5> inB<7> inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN930_memB_3 inA<3> n_8 FE_OFN230_memA_5 n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 inB<1> inC<1> FE_OFN706_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN924_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN230_memA_5 n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN930_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2620_n_21 n_21 VDD VSS FE_PHN2620_n_21 / DEL0
XFE_PHC2529_n_37 n_37 VDD VSS FE_PHN2529_n_37 / DEL0
XFE_PHC2425_n_20 n_20 VDD VSS FE_PHN2425_n_20 / DEL0
XFE_PHC2266_n_26 n_26 VDD VSS FE_PHN2266_n_26 / DEL0
XFE_PHC2240_n_33 n_33 VDD VSS FE_PHN2240_n_33 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_302
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_302 FE_OFN229_memA_5 FE_OFN496_n FE_OFN497_n 
+ FE_OFN705_memB_2 FE_OFN766_memB_4 FE_OFN923_memB_6 FE_OFN926_memB_7 
+ FE_OFN929_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 tmrErr
*.PININFO FE_OFN229_memA_5:I FE_OFN496_n:I FE_OFN497_n:I FE_OFN705_memB_2:I 
*.PININFO FE_OFN766_memB_4:I FE_OFN923_memB_6:I FE_OFN926_memB_7:I 
*.PININFO FE_OFN929_memB_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2494_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2138_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN1996_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2660_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2263_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2373_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2566_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2383_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> FE_OFN926_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN497_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN705_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN923_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN705_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN766_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> FE_OFN496_n inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> FE_OFN1190_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 inA<0> FE_OFN1190_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p2 FE_OFN926_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN229_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> n_8 inC<5> inB<7> inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN929_memB_3 inA<3> n_8 FE_OFN229_memA_5 n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 FE_OFN496_n inC<1> FE_OFN705_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN923_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN229_memA_5 n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN929_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_OFC1301_memB_4 FE_OFN766_memB_4 VDD VSS FE_OFN1190_memB_4 / INVD1
XFE_PHC2660_n_32 n_32 VDD VSS FE_PHN2660_n_32 / DEL0
XFE_PHC2566_n_21 n_21 VDD VSS FE_PHN2566_n_21 / DEL0
XFE_PHC2494_n_37 n_37 VDD VSS FE_PHN2494_n_37 / DEL0
XFE_PHC2383_n_20 n_20 VDD VSS FE_PHN2383_n_20 / DEL0
XFE_PHC2373_n_22 n_22 VDD VSS FE_PHN2373_n_22 / DEL0
XFE_PHC2263_n_26 n_26 VDD VSS FE_PHN2263_n_26 / DEL0
XFE_PHC2138_n_36 n_36 VDD VSS FE_PHN2138_n_36 / DEL0
XFE_PHC1996_n_33 n_33 VDD VSS FE_PHN1996_n_33 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_379
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_379 FE_OFN19_busRstInBufA FE_OFN65_busRstInBufC 
+ FE_OFN70_busRstInBufC VDD VSS clkA clkB clkB_clone1 clkC dataInA<7> 
+ dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> 
+ dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> 
+ dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> 
+ dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> 
+ dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> 
+ dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> 
+ dataOutC<1> dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO FE_OFN19_busRstInBufA:I FE_OFN65_busRstInBufC:I 
*.PININFO FE_OFN70_busRstInBufC:I clkA:I clkB:I clkB_clone1:I clkC:I 
*.PININFO dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I 
*.PININFO dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I 
*.PININFO dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I 
*.PININFO dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I 
*.PININFO dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215 FE_OFN19_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 FE_OFN19_busRstInBufA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN19_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN19_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN19_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN19_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 FE_OFN70_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 FE_OFN65_busRstInBufC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 FE_OFN70_busRstInBufC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 FE_OFN65_busRstInBufC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN19_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> FE_OFN19_busRstInBufA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN19_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN19_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN19_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN19_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> FE_OFN70_busRstInBufC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> FE_OFN65_busRstInBufC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> FE_OFN70_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> FE_OFN65_busRstInBufC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB_clone1 dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB_clone1 dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB_clone1 FE_PHN2458_pixelConfigIntB_184 memB<0> n_19 
+ loadB dataInB<0> VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB_clone1 dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB_clone1 FE_PHN2091_pixelConfigIntB_186 memB<2> n_20 
+ loadB dataInB<2> VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB_clone1 FE_PHN2672_pixelConfigIntB_191 memB<7> n_29 
+ loadB dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB_clone1 dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD 
+ VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemVoterC memA<5> memA<0> memB<1> FE_OFN1089_n FE_OFN1166_memB_2 
+ FE_OFN233_memB_4 FE_OFN1189_memB_4 FE_OFN1265_memB_6 FE_OFN1268_memB_7 
+ FE_OFN1269_memB_3 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> FE_OFN1267_memB_7 memB<6> memB<5> memB<4> memB<3> memB<2> 
+ FE_OFN1088_n memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> 
+ memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> FE_PHN1885_memC_3 FE_PHN1916_memA_7 
+ tmrErrorC / majorityVoter_WIDTH8_300
XmemVoterB memA<5> memA<0> memB<4> memB<1> FE_OFN1089_n FE_OFN1166_memB_2 
+ FE_OFN1189_memB_4 FE_OFN1265_memB_6 FE_OFN1268_memB_7 FE_OFN1269_memB_3 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> 
+ FE_OFN1267_memB_7 memB<6> memB<5> FE_OFN233_memB_4 memB<3> memB<2> 
+ FE_OFN1088_n memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> 
+ memC<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1885_memC_3 FE_PHN1916_memA_7 
+ tmrErrorB / majorityVoter_WIDTH8_301
XmemVoterA memA<5> FE_OFN1088_n FE_OFN1089_n FE_OFN1166_memB_2 
+ FE_OFN1189_memB_4 FE_OFN1265_memB_6 FE_OFN1268_memB_7 FE_OFN1269_memB_3 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> 
+ FE_OFN1267_memB_7 memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> 
+ memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> FE_PHN1885_memC_3 FE_PHN1916_memA_7 tmrErrorA / 
+ majorityVoter_WIDTH8_302
XFE_OFC1429_memB_7 FE_OFN1267_memB_7 VDD VSS FE_OFN1268_memB_7 / INVD1
XFE_OFC1428_memB_7 memB<7> VDD VSS FE_OFN1267_memB_7 / INVD1
XFE_OFC1302_memB_1 memB<1> VDD VSS FE_OFN1088_n / INVD1
XFE_OFC1230_memB_2 memB<2> VDD VSS FE_OFN1166_memB_2 / INVD1
XFE_OFC1147_memB_1 FE_OFN1088_n VDD VSS FE_OFN1089_n / INVD1
XFE_OFC1431_memB_3 memB<3> VDD VSS FE_OFN1269_memB_3 / CKND1
XFE_OFC1426_memB_6 memB<6> VDD VSS FE_OFN1265_memB_6 / CKND1
XFE_OFC1300_memB_4 FE_OFN233_memB_4 VDD VSS FE_OFN1189_memB_4 / CKND1
XFE_OFC1299_memB_4 memB<4> VDD VSS FE_OFN233_memB_4 / CKND1
XFE_PHC2672_pixelConfigIntB_191 dataOutB<7> VDD VSS 
+ FE_PHN2672_pixelConfigIntB_191 / DEL0
XFE_PHC2458_pixelConfigIntB_184 dataOutB<0> VDD VSS 
+ FE_PHN2458_pixelConfigIntB_184 / DEL0
XFE_PHC2091_pixelConfigIntB_186 dataOutB<2> VDD VSS 
+ FE_PHN2091_pixelConfigIntB_186 / DEL0
XFE_PHC1916_memA_7 memA<7> VDD VSS FE_PHN1916_memA_7 / DEL0
XFE_PHC1885_memC_3 memC<3> VDD VSS FE_PHN1885_memC_3 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_303
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_303 FE_OFN219_memA_5 FE_OFN221_memA_4 
+ FE_OFN223_memB_4 FE_OFN324_memA_0 FE_OFN344_memC_1 FE_OFN410_n FE_OFN413_n 
+ FE_OFN578_memB_7 FE_OFN704_memB_0 FE_OFN915_memB_5 FE_OFN920_memB_2 
+ FE_OFN1261_memB_6 FE_OFN1264_memC_6 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN219_memA_5:I FE_OFN221_memA_4:I FE_OFN223_memB_4:I 
*.PININFO FE_OFN324_memA_0:I FE_OFN344_memC_1:I FE_OFN410_n:I FE_OFN413_n:I 
*.PININFO FE_OFN578_memB_7:I FE_OFN704_memB_0:I FE_OFN915_memB_5:I 
*.PININFO FE_OFN920_memB_2:I FE_OFN1261_memB_6:I FE_OFN1264_memC_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2349_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2249_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2646_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2338_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2183_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2137_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2414_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 inB<2> inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1261_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 inB<2> inC<2> FE_OFN704_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN413_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN704_memB_0 inC<0> FE_OFN410_n FE_OFN344_memC_1 VDD VSS n_19 / 
+ OAI22D1
Xg2357 FE_OFN915_memB_5 inC<5> FE_OFN578_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN704_memB_0 FE_OFN324_memA_0 inB<4> FE_OFN221_memA_4 VDD VSS n_16 
+ / OAI22D1
Xg2356 FE_OFN704_memB_0 FE_OFN324_memA_0 inB<4> FE_OFN221_memA_4 VDD VSS n_18 
+ / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> FE_OFN920_memB_2 inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p1 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN413_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN1264_memC_6 inB<6> FE_OFN915_memB_5 inC<5> FE_OFN578_memB_7 
+ inC<7> VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> FE_OFN915_memB_5 FE_OFN219_memA_5 n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 FE_OFN410_n FE_OFN344_memC_1 inB<2> inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN1261_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN219_memA_5 FE_OFN915_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2646_n_33 n_33 VDD VSS FE_PHN2646_n_33 / DEL0
XFE_PHC2414_n_21 n_21 VDD VSS FE_PHN2414_n_21 / DEL0
XFE_PHC2349_n_37 n_37 VDD VSS FE_PHN2349_n_37 / DEL0
XFE_PHC2338_n_32 n_32 VDD VSS FE_PHN2338_n_32 / DEL0
XFE_PHC2249_n_36 n_36 VDD VSS FE_PHN2249_n_36 / DEL0
XFE_PHC2183_n_26 n_26 VDD VSS FE_PHN2183_n_26 / DEL0
XFE_PHC2137_n_22 n_22 VDD VSS FE_PHN2137_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_304
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_304 FE_OFN220_memA_5 FE_OFN224_memB_4 
+ FE_OFN226_memB_1 FE_OFN326_memA_0 FE_OFN346_memC_1 FE_OFN411_n FE_OFN414_n 
+ FE_OFN577_memB_7 FE_OFN703_memB_0 FE_OFN917_memB_6 FE_OFN919_memB_2 
+ FE_OFN922_memC_6 FE_OFN1260_memB_5 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN220_memA_5:I FE_OFN224_memB_4:I FE_OFN226_memB_1:I 
*.PININFO FE_OFN326_memA_0:I FE_OFN346_memC_1:I FE_OFN411_n:I FE_OFN414_n:I 
*.PININFO FE_OFN577_memB_7:I FE_OFN703_memB_0:I FE_OFN917_memB_6:I 
*.PININFO FE_OFN919_memB_2:I FE_OFN922_memC_6:I FE_OFN1260_memB_5:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1523_memB_1 FE_OFN226_memB_1 VDD VSS FE_RN_1 / CKND1
Xg2335 FE_PHN2365_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2288_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2548_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2314_n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2331_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2068_n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_RN_1 VDD VSS n_13 / XNR2D1
Xg2362 inB<2> inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN917_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 inB<2> inC<2> FE_OFN703_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN414_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN703_memB_0 inC<0> FE_OFN226_memB_1 FE_OFN346_memC_1 VDD VSS n_19 
+ / OAI22D1
Xg2357 FE_OFN1260_memB_5 inC<5> FE_OFN577_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN703_memB_0 FE_OFN326_memA_0 inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN703_memB_0 FE_OFN326_memA_0 inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> FE_OFN919_memB_2 inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p1 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN414_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN922_memC_6 inB<6> FE_OFN1260_memB_5 inC<5> FE_OFN577_memB_7 
+ inC<7> VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> FE_OFN1260_memB_5 FE_OFN220_memA_5 n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 FE_OFN226_memB_1 FE_OFN346_memC_1 inB<2> inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN917_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN220_memA_5 FE_OFN1260_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2548_n_33 n_33 VDD VSS FE_PHN2548_n_33 / DEL0
XFE_PHC2365_n_37 n_37 VDD VSS FE_PHN2365_n_37 / DEL0
XFE_PHC2331_n_21 n_21 VDD VSS FE_PHN2331_n_21 / DEL0
XFE_PHC2314_n_32 n_32 VDD VSS FE_PHN2314_n_32 / DEL0
XFE_PHC2288_n_36 n_36 VDD VSS FE_PHN2288_n_36 / DEL0
XFE_PHC2068_n_20 n_20 VDD VSS FE_PHN2068_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_305
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_305 FE_OFN222_memA_4 FE_OFN225_memB_4 
+ FE_OFN227_memB_1 FE_OFN325_memA_0 FE_OFN345_memC_1 FE_OFN412_n FE_OFN415_n 
+ FE_OFN576_memB_7 FE_OFN702_memB_0 FE_OFN914_memB_5 FE_OFN916_memB_6 
+ FE_OFN918_memB_2 FE_OFN921_memC_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> 
+ inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> 
+ inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> 
+ out<4> out<3> out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN222_memA_4:I FE_OFN225_memB_4:I FE_OFN227_memB_1:I 
*.PININFO FE_OFN325_memA_0:I FE_OFN345_memC_1:I FE_OFN412_n:I FE_OFN415_n:I 
*.PININFO FE_OFN576_memB_7:I FE_OFN702_memB_0:I FE_OFN914_memB_5:I 
*.PININFO FE_OFN916_memB_6:I FE_OFN918_memB_2:I FE_OFN921_memC_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2255_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2290_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2599_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2278_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2063_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2062_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2273_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2387_n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 inB<2> inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN916_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 inB<2> inC<2> FE_OFN702_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN415_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN702_memB_0 inC<0> FE_OFN412_n FE_OFN345_memC_1 VDD VSS n_19 / 
+ OAI22D1
Xg2357 FE_OFN914_memB_5 inC<5> FE_OFN576_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN702_memB_0 FE_OFN325_memA_0 inB<4> FE_OFN222_memA_4 VDD VSS n_16 
+ / OAI22D1
Xg2356 FE_OFN702_memB_0 FE_OFN325_memA_0 inB<4> FE_OFN222_memA_4 VDD VSS n_18 
+ / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> FE_OFN918_memB_2 inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p1 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN415_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN921_memC_6 inB<6> FE_OFN914_memB_5 inC<5> FE_OFN576_memB_7 inC<7> 
+ VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> FE_OFN914_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN412_n FE_OFN345_memC_1 inB<2> inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN916_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN914_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2599_n_33 n_33 VDD VSS FE_PHN2599_n_33 / DEL0
XFE_PHC2387_n_20 n_20 VDD VSS FE_PHN2387_n_20 / DEL0
XFE_PHC2290_n_36 n_36 VDD VSS FE_PHN2290_n_36 / DEL0
XFE_PHC2278_n_32 n_32 VDD VSS FE_PHN2278_n_32 / DEL0
XFE_PHC2273_n_21 n_21 VDD VSS FE_PHN2273_n_21 / DEL0
XFE_PHC2255_n_37 n_37 VDD VSS FE_PHN2255_n_37 / DEL0
XFE_PHC2063_n_26 n_26 VDD VSS FE_PHN2063_n_26 / DEL0
XFE_PHC2062_n_22 n_22 VDD VSS FE_PHN2062_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_380
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_380 FE_OFN44_busRstInBufB FE_OFN54_busRstInBufB 
+ FE_OFN67_busRstInBufC FE_OFN357_n VDD VSS clkA clkB clkB_clone1 clkC 
+ dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> 
+ dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> 
+ dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> 
+ dataInC<2> dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> 
+ dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> defaultValueA<6> 
+ defaultValueA<5> defaultValueA<4> defaultValueA<3> defaultValueA<2> 
+ defaultValueA<1> defaultValueA<0> defaultValueB<7> defaultValueB<6> 
+ defaultValueB<5> defaultValueB<4> defaultValueB<3> defaultValueB<2> 
+ defaultValueB<1> defaultValueB<0> defaultValueC<7> defaultValueC<6> 
+ defaultValueC<5> defaultValueC<4> defaultValueC<3> defaultValueC<2> 
+ defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA 
+ tmrErrorB tmrErrorC
*.PININFO FE_OFN44_busRstInBufB:I FE_OFN54_busRstInBufB:I 
*.PININFO FE_OFN67_busRstInBufC:I FE_OFN357_n:I clkA:I clkB:I clkB_clone1:I 
*.PININFO clkC:I dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I 
*.PININFO dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I 
*.PININFO dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I 
*.PININFO dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I 
*.PININFO dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 FE_OFN54_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 FE_OFN54_busRstInBufB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 FE_OFN44_busRstInBufB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 FE_OFN54_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 FE_OFN44_busRstInBufB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 FE_OFN357_n defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 FE_OFN67_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 FE_OFN357_n defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 FE_OFN67_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 FE_OFN357_n defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 FE_OFN357_n defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 FE_OFN67_busRstInBufC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> FE_OFN54_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> FE_OFN54_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> FE_OFN44_busRstInBufB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> FE_OFN54_busRstInBufB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> FE_OFN44_busRstInBufB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> FE_OFN357_n VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> FE_OFN67_busRstInBufC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> FE_OFN357_n VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> FE_OFN357_n VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> FE_OFN357_n VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> FE_OFN67_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> FE_OFN357_n VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB_clone1 dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB FE_PHN2360_pixelConfigIntB_180 memB<4> n_30 loadB 
+ dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB_clone1 FE_PHN1956_pixelConfigIntB_176 memB<0> n_19 
+ loadB dataInB<0> VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB_clone1 dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB_clone1 dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB_clone1 dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB_clone1 dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB_clone1 dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD 
+ VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC FE_PHN2185_pixelConfigIntC_181 memC<5> n_0 loadC 
+ dataInC<5> VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemVoterC FE_OFN226_memA_5 FE_OFN227_memA_4 FE_OFN228_memB_4 FE_OFN902_memA_0 
+ FE_OFN928_memC_1 FE_OFN229_memB_1 memB<4> FE_OFN1123_memB_7 
+ FE_OFN1165_memB_0 FE_OFN1260_memB_5 FE_OFN1263_memB_2 FE_OFN1261_memB_6 
+ FE_OFN1264_memC_6 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> memB<7> memB<6> memB<5> FE_OFN1050_n memB<3> 
+ FE_OFN1262_memB_2 memB<1> memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> 
+ memC<2> FE_PHN1880_memC_1 FE_OFN230_memC_0 dataOutC<7> dataOutC<6> 
+ dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ FE_PHN1895_memA_1 tmrErrorC / majorityVoter_WIDTH8_303
XmemVoterB FE_OFN226_memA_5 FE_OFN228_memB_4 FE_OFN229_memB_1 FE_OFN902_memA_0 
+ FE_OFN928_memC_1 FE_OFN1049_n memB<4> FE_OFN1123_memB_7 FE_OFN1165_memB_0 
+ FE_OFN1261_memB_6 FE_OFN1263_memB_2 FE_OFN1264_memC_6 FE_OFN1260_memB_5 VDD 
+ VSS memA<7> memA<6> memA<5> FE_OFN227_memA_4 memA<3> memA<2> memA<1> memA<0> 
+ memB<7> memB<6> memB<5> FE_OFN1050_n memB<3> FE_OFN1262_memB_2 memB<1> 
+ memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> FE_PHN1880_memC_1 
+ FE_OFN230_memC_0 dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1895_memA_1 tmrErrorB / 
+ majorityVoter_WIDTH8_304
XmemVoterA FE_OFN227_memA_4 FE_OFN228_memB_4 FE_OFN229_memB_1 FE_OFN902_memA_0 
+ FE_OFN928_memC_1 FE_OFN229_memB_1 memB<4> FE_OFN1123_memB_7 
+ FE_OFN1165_memB_0 FE_OFN1260_memB_5 FE_OFN1261_memB_6 FE_OFN1263_memB_2 
+ FE_OFN1264_memC_6 VDD VSS memA<7> memA<6> FE_OFN226_memA_5 memA<4> memA<3> 
+ memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> FE_OFN1050_n memB<3> 
+ FE_OFN1262_memB_2 memB<1> memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> 
+ memC<2> FE_PHN1880_memC_1 FE_OFN230_memC_0 dataOutA<7> dataOutA<6> 
+ dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ FE_PHN1895_memA_1 tmrErrorA / majorityVoter_WIDTH8_305
XFE_OFC928_memC_1 memC<1> VDD VSS FE_OFN928_memC_1 / BUFFD1
XFE_OFC902_memA_0 memA<0> VDD VSS FE_OFN902_memA_0 / BUFFD1
XFE_OFC230_memC_0 memC<0> VDD VSS FE_OFN230_memC_0 / BUFFD1
XFE_OFC227_memA_4 memA<4> VDD VSS FE_OFN227_memA_4 / BUFFD1
XFE_OFC226_memA_5 memA<5> VDD VSS FE_OFN226_memA_5 / BUFFD1
XFE_OFC1425_memC_6 memC<6> VDD VSS FE_OFN1264_memC_6 / CKND1
XFE_OFC1423_memB_2 FE_OFN1262_memB_2 VDD VSS FE_OFN1263_memB_2 / CKND1
XFE_OFC1187_memB_7 memB<7> VDD VSS FE_OFN1123_memB_7 / CKND1
XFE_OFC1229_memB_0 memB<0> VDD VSS FE_OFN1165_memB_0 / CKND2
XFE_OFC1522_memB_1 memB<1> VDD VSS FE_OFN229_memB_1 / INVD1
XFE_OFC1422_memB_2 memB<2> VDD VSS FE_OFN1262_memB_2 / INVD1
XFE_OFC1420_memB_6 memB<6> VDD VSS FE_OFN1261_memB_6 / INVD1
XFE_OFC1419_memB_5 memB<5> VDD VSS FE_OFN1260_memB_5 / INVD1
XFE_OFC1298_memB_4 memB<4> VDD VSS FE_OFN1050_n / INVD1
XFE_PHC2360_pixelConfigIntB_180 dataOutB<4> VDD VSS 
+ FE_PHN2360_pixelConfigIntB_180 / DEL0
XFE_PHC2185_pixelConfigIntC_181 dataOutC<5> VDD VSS 
+ FE_PHN2185_pixelConfigIntC_181 / DEL0
XFE_PHC1956_pixelConfigIntB_176 dataOutB<0> VDD VSS 
+ FE_PHN1956_pixelConfigIntB_176 / DEL0
XFE_PHC1895_memA_1 memA<1> VDD VSS FE_PHN1895_memA_1 / DEL0
XFE_PHC1880_memC_1 memC<1> VDD VSS FE_PHN1880_memC_1 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_306
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_306 FE_OFN197_memA_5 FE_OFN200_memA_4 
+ FE_OFN202_memA_3 FE_OFN204_memA_0 FE_OFN206_memB_7 FE_OFN210_memB_6 
+ FE_OFN212_memB_4 FE_OFN215_memB_3 FE_OFN218_memC_7 FE_OFN335_memC_6 
+ FE_OFN352_memC_0 FE_OFN406_n FE_OFN408_n FE_OFN489_n FE_OFN491_n FE_OFN493_n 
+ FE_OFN495_n FE_OFN698_memB_5 FE_OFN701_memB_0 VDD VSS inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> 
+ inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> 
+ out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN197_memA_5:I FE_OFN200_memA_4:I FE_OFN202_memA_3:I 
*.PININFO FE_OFN204_memA_0:I FE_OFN206_memB_7:I FE_OFN210_memB_6:I 
*.PININFO FE_OFN212_memB_4:I FE_OFN215_memB_3:I FE_OFN218_memC_7:I 
*.PININFO FE_OFN335_memC_6:I FE_OFN352_memC_0:I FE_OFN406_n:I FE_OFN408_n:I 
*.PININFO FE_OFN489_n:I FE_OFN491_n:I FE_OFN493_n:I FE_OFN495_n:I 
*.PININFO FE_OFN698_memB_5:I FE_OFN701_memB_0:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1521_memB_3 FE_OFN215_memB_3 VDD VSS FE_RN_1 / CKND1
XFE_OFC1297_memC_6 inC<6> VDD VSS n_3 / CKND1
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2173_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2131_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2188_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2404_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN1970_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN1936_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2159_n_20 VDD VSS out<5> / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN491_n VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_RN_1 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN495_n inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN701_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN406_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN701_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN698_memB_5 inC<5> FE_OFN408_n FE_OFN218_memC_7 VDD VSS n_17 / 
+ OAI22D1
Xg2358 FE_OFN701_memB_0 FE_OFN204_memA_0 inB<4> FE_OFN200_memA_4 VDD VSS n_16 
+ / OAI22D1
Xg2356 FE_OFN701_memB_0 FE_OFN204_memA_0 inB<4> FE_OFN200_memA_4 VDD VSS n_18 
+ / AOI22D1
Xg2337 inA<6> inB<6> FE_OFN335_memC_6 VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN489_n inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 FE_OFN200_memA_4 FE_OFN406_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> FE_OFN352_memC_0 VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 FE_OFN210_memB_6 FE_OFN698_memB_5 inC<5> FE_OFN408_n 
+ FE_OFN218_memC_7 VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN215_memB_3 FE_OFN202_memA_3 FE_OFN698_memB_5 FE_OFN197_memA_5 
+ n_41 VDD VSS n_42 / AOI221D1
Xg2346 inB<1> inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN495_n inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN197_memA_5 FE_OFN698_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN202_memA_3 FE_OFN215_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2404_n_26 n_26 VDD VSS FE_PHN2404_n_26 / DEL0
XFE_PHC2188_n_32 n_32 VDD VSS FE_PHN2188_n_32 / DEL0
XFE_PHC2173_n_36 n_36 VDD VSS FE_PHN2173_n_36 / DEL0
XFE_PHC2159_n_20 n_20 VDD VSS FE_PHN2159_n_20 / DEL0
XFE_PHC2131_n_33 n_33 VDD VSS FE_PHN2131_n_33 / DEL0
XFE_PHC1970_n_22 n_22 VDD VSS FE_PHN1970_n_22 / DEL0
XFE_PHC1936_n_21 n_21 VDD VSS FE_PHN1936_n_21 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_307
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_307 FE_OFN195_memA_5 FE_OFN198_memA_4 
+ FE_OFN201_memA_3 FE_OFN203_memA_0 FE_OFN205_memB_7 FE_OFN208_memB_6 
+ FE_OFN211_memB_4 FE_OFN213_memB_3 FE_OFN216_memC_7 FE_OFN314_memB_1 
+ FE_OFN333_memC_6 FE_OFN405_n FE_OFN407_n FE_OFN488_n FE_OFN697_memB_5 
+ FE_OFN700_memB_0 FE_OFN763_memC_6 FE_OFN1087_n VDD VSS inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> 
+ inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> 
+ out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN195_memA_5:I FE_OFN198_memA_4:I FE_OFN201_memA_3:I 
*.PININFO FE_OFN203_memA_0:I FE_OFN205_memB_7:I FE_OFN208_memB_6:I 
*.PININFO FE_OFN211_memB_4:I FE_OFN213_memB_3:I FE_OFN216_memC_7:I 
*.PININFO FE_OFN314_memB_1:I FE_OFN333_memC_6:I FE_OFN405_n:I FE_OFN407_n:I 
*.PININFO FE_OFN488_n:I FE_OFN697_memB_5:I FE_OFN700_memB_0:I 
*.PININFO FE_OFN763_memC_6:I FE_OFN1087_n:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2049_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2257_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2470_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN1980_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2011_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2087_n_20 VDD VSS out<5> / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1087_n inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN700_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN405_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN700_memB_0 inC<0> FE_OFN488_n inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN697_memB_5 inC<5> FE_OFN407_n FE_OFN216_memC_7 VDD VSS n_17 / 
+ OAI22D1
Xg2358 FE_OFN700_memB_0 FE_OFN203_memA_0 inB<4> FE_OFN198_memA_4 VDD VSS n_16 
+ / OAI22D1
Xg2356 FE_OFN700_memB_0 FE_OFN203_memA_0 inB<4> FE_OFN198_memA_4 VDD VSS n_18 
+ / AOI22D1
Xg2337 inA<6> inB<6> FE_OFN333_memC_6 VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 FE_OFN198_memA_4 FE_OFN405_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 inC<6> FE_OFN208_memB_6 FE_OFN697_memB_5 inC<5> FE_OFN407_n 
+ FE_OFN216_memC_7 VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN213_memB_3 FE_OFN201_memA_3 FE_OFN697_memB_5 FE_OFN195_memA_5 
+ n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN488_n inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN1087_n FE_OFN763_memC_6 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN195_memA_5 FE_OFN697_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN201_memA_3 FE_OFN213_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2470_n_26 n_26 VDD VSS FE_PHN2470_n_26 / DEL0
XFE_PHC2257_n_32 n_32 VDD VSS FE_PHN2257_n_32 / DEL0
XFE_PHC2087_n_20 n_20 VDD VSS FE_PHN2087_n_20 / DEL0
XFE_PHC2049_n_37 n_37 VDD VSS FE_PHN2049_n_37 / DEL0
XFE_PHC2011_n_21 n_21 VDD VSS FE_PHN2011_n_21 / DEL0
XFE_PHC1980_n_22 n_22 VDD VSS FE_PHN1980_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_308
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_308 FE_OFN196_memA_5 FE_OFN199_memA_4 
+ FE_OFN207_memB_7 FE_OFN209_memB_6 FE_OFN214_memB_3 FE_OFN217_memC_7 
+ FE_OFN334_memC_6 FE_OFN351_memC_0 FE_OFN404_n FE_OFN409_n FE_OFN487_n 
+ FE_OFN490_n FE_OFN492_n FE_OFN494_n FE_OFN696_memB_5 FE_OFN699_memB_0 
+ FE_OFN764_memC_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN196_memA_5:I FE_OFN199_memA_4:I FE_OFN207_memB_7:I 
*.PININFO FE_OFN209_memB_6:I FE_OFN214_memB_3:I FE_OFN217_memC_7:I 
*.PININFO FE_OFN334_memC_6:I FE_OFN351_memC_0:I FE_OFN404_n:I FE_OFN409_n:I 
*.PININFO FE_OFN487_n:I FE_OFN490_n:I FE_OFN492_n:I FE_OFN494_n:I 
*.PININFO FE_OFN696_memB_5:I FE_OFN699_memB_0:I FE_OFN764_memC_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1520_memB_3 FE_OFN214_memB_3 VDD VSS FE_RN_1 / CKND1
XFE_OFC1518_memB_4 FE_OFN404_n VDD VSS FE_OFN1310_memB_4 / CKND1
Xg2335 FE_PHN2037_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2198_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2056_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2289_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2367_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2419_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2046_n_20 VDD VSS out<5> / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN490_n VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_RN_1 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN494_n inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN699_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN1310_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN699_memB_0 inC<0> FE_OFN487_n inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN696_memB_5 inC<5> FE_OFN409_n FE_OFN217_memC_7 VDD VSS n_17 / 
+ OAI22D1
Xg2358 FE_OFN699_memB_0 inA<0> FE_OFN404_n FE_OFN199_memA_4 VDD VSS n_16 / 
+ OAI22D1
Xg2356 FE_OFN699_memB_0 inA<0> FE_OFN404_n FE_OFN199_memA_4 VDD VSS n_18 / 
+ AOI22D1
Xg2337 inA<6> inB<6> FE_OFN334_memC_6 VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 FE_OFN199_memA_4 inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> FE_OFN351_memC_0 VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 inC<6> FE_OFN209_memB_6 FE_OFN696_memB_5 inC<5> FE_OFN409_n 
+ FE_OFN217_memC_7 VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN214_memB_3 inA<3> FE_OFN696_memB_5 FE_OFN196_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 FE_OFN487_n inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN494_n FE_OFN764_memC_6 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN196_memA_5 FE_OFN696_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN214_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2419_n_21 n_21 VDD VSS FE_PHN2419_n_21 / DEL0
XFE_PHC2367_n_26 n_26 VDD VSS FE_PHN2367_n_26 / DEL0
XFE_PHC2289_n_32 n_32 VDD VSS FE_PHN2289_n_32 / DEL0
XFE_PHC2198_n_36 n_36 VDD VSS FE_PHN2198_n_36 / DEL0
XFE_PHC2056_n_33 n_33 VDD VSS FE_PHN2056_n_33 / DEL0
XFE_PHC2046_n_20 n_20 VDD VSS FE_PHN2046_n_20 / DEL0
XFE_PHC2037_n_37 n_37 VDD VSS FE_PHN2037_n_37 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_381
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_381 FE_OFN7_busRstInBufA FE_OFN15_busRstInBufA VDD VSS 
+ clkA clkB clkB_clone1 clkC clkC_clone1 dataInA<7> dataInA<6> dataInA<5> 
+ dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> 
+ dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> 
+ dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> 
+ dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> 
+ dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> 
+ dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> 
+ dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ defaultValueA<7> defaultValueA<6> defaultValueA<5> defaultValueA<4> 
+ defaultValueA<3> defaultValueA<2> defaultValueA<1> defaultValueA<0> 
+ defaultValueB<7> defaultValueB<6> defaultValueB<5> defaultValueB<4> 
+ defaultValueB<3> defaultValueB<2> defaultValueB<1> defaultValueB<0> 
+ defaultValueC<7> defaultValueC<6> defaultValueC<5> defaultValueC<4> 
+ defaultValueC<3> defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA 
+ loadB loadC rstA rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN7_busRstInBufA:I FE_OFN15_busRstInBufA:I clkA:I clkB:I 
*.PININFO clkB_clone1:I clkC:I clkC_clone1:I dataInA<7>:I dataInA<6>:I 
*.PININFO dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I 
*.PININFO dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I 
*.PININFO dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I 
*.PININFO dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I 
*.PININFO dataInC<1>:I dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 FE_OFN15_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN15_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN15_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN15_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN15_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN7_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN15_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA FE_PHN2155_pixelConfigIntA_168 memA<0> n_35 loadA 
+ dataInA<0> VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 FE_OFN422_regWeB_21 dataInB<5> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 FE_OFN422_regWeB_21 dataInB<4> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 FE_OFN422_regWeB_21 dataInB<0> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB_clone1 dataOutB<6> memB<6> n_31 FE_OFN422_regWeB_21 
+ dataInB<6> VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB FE_PHN2337_pixelConfigIntB_170 memB<2> n_20 
+ FE_OFN422_regWeB_21 dataInB<2> VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB FE_PHN2301_pixelConfigIntB_169 memB<1> n_21 
+ FE_OFN422_regWeB_21 dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB_clone1 dataOutB<7> memB<7> n_29 FE_OFN422_regWeB_21 
+ dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB_clone1 dataOutB<3> memB<3> n_17 FE_OFN422_regWeB_21 
+ dataInB<3> VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC_clone1 dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS 
+ / SDFCSNQD1
XmemC_reg[4] n_11 clkC_clone1 dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD 
+ VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC_clone1 FE_PHN2180_pixelConfigIntC_174 memC<6> n_15 
+ loadC dataInC<6> VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC_clone1 dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS 
+ / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC_clone1 dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS 
+ / SDFCSNQD1
XmemC_reg[3] n_2 clkC_clone1 dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS 
+ / SDFCSNQD1
XmemVoterC FE_OFN217_memA_5 memA<4> FE_OFN219_memA_3 FE_OFN220_memA_0 
+ FE_OFN221_memB_7 FE_OFN222_memB_6 FE_OFN223_memB_4 FE_OFN224_memB_3 
+ FE_OFN225_memC_7 memC<6> FE_OFN937_memC_0 memB<4> FE_OFN1048_n memB<1> 
+ FE_OFN1085_n FE_OFN1086_n FE_OFN1087_n FE_OFN1163_memB_5 FE_OFN1164_memB_0 
+ VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> 
+ memB<7> memB<6> memB<5> FE_OFN223_memB_4 memB<3> memB<2> FE_OFN1084_n 
+ memB<0> memC<7> FE_OFN1188_memC_6 memC<5> memC<4> memC<3> memC<2> memC<1> 
+ memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> tmrErrorC / majorityVoter_WIDTH8_306
XmemVoterB FE_OFN217_memA_5 memA<4> FE_OFN219_memA_3 FE_OFN220_memA_0 
+ FE_OFN221_memB_7 FE_OFN222_memB_6 FE_OFN223_memB_4 FE_OFN224_memB_3 
+ FE_OFN225_memC_7 FE_OFN895_memB_1 memC<6> memB<4> FE_OFN1048_n FE_OFN1084_n 
+ FE_OFN1163_memB_5 FE_OFN1164_memB_0 FE_OFN1188_memC_6 FE_OFN1087_n VDD VSS 
+ memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> FE_OFN223_memB_4 memB<3> memB<2> memB<1> memB<0> memC<7> 
+ FE_OFN914_memC_6 memC<5> memC<4> memC<3> memC<2> memC<1> FE_OFN937_memC_0 
+ dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> 
+ dataOutB<1> dataOutB<0> tmrErrorB / majorityVoter_WIDTH8_307
XmemVoterA FE_OFN217_memA_5 memA<4> FE_OFN221_memB_7 FE_OFN222_memB_6 
+ FE_OFN224_memB_3 FE_OFN225_memC_7 memC<6> FE_OFN937_memC_0 FE_OFN223_memB_4 
+ FE_OFN1048_n FE_OFN1084_n FE_OFN1085_n FE_OFN1086_n FE_OFN1087_n 
+ FE_OFN1163_memB_5 FE_OFN1164_memB_0 FE_OFN1188_memC_6 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> FE_OFN219_memA_3 memA<2> memA<1> FE_OFN220_memA_0 
+ memB<7> memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> memC<7> 
+ FE_OFN914_memC_6 memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> tmrErrorA / majorityVoter_WIDTH8_308
XFE_OFC937_memC_0 memC<0> VDD VSS FE_OFN937_memC_0 / BUFFD1
XFE_OFC225_memC_7 memC<7> VDD VSS FE_OFN225_memC_7 / BUFFD1
XFE_OFC222_memB_6 memB<6> VDD VSS FE_OFN222_memB_6 / BUFFD1
XFE_OFC220_memA_0 memA<0> VDD VSS FE_OFN220_memA_0 / BUFFD1
XFE_OFC219_memA_3 memA<3> VDD VSS FE_OFN219_memA_3 / BUFFD1
XFE_OFC217_memA_5 memA<5> VDD VSS FE_OFN217_memA_5 / BUFFD1
XFE_OFC422_regWeB_21 loadB VDD VSS FE_OFN422_regWeB_21 / BUFFD2
XFE_OFC1296_memC_6 FE_OFN914_memC_6 VDD VSS FE_OFN1188_memC_6 / INVD1
XFE_OFC1293_memB_1 memB<1> VDD VSS FE_OFN1084_n / INVD1
XFE_OFC1145_memB_6 FE_OFN222_memB_6 VDD VSS FE_OFN1087_n / INVD1
XFE_OFC1141_memB_1 FE_OFN1084_n VDD VSS FE_OFN1085_n / INVD1
XFE_OFC1228_memB_0 memB<0> VDD VSS FE_OFN1164_memB_0 / CKND2
XFE_OFC1227_memB_5 memB<5> VDD VSS FE_OFN1163_memB_5 / CKND2
XFE_OFC1519_memB_3 memB<3> VDD VSS FE_OFN224_memB_3 / CKND1
XFE_OFC1517_memB_4 memB<4> VDD VSS FE_OFN223_memB_4 / CKND1
XFE_OFC1295_memC_6 memC<6> VDD VSS FE_OFN914_memC_6 / CKND1
XFE_OFC1294_memB_7 memB<7> VDD VSS FE_OFN1048_n / CKND1
XFE_PHC2337_pixelConfigIntB_170 dataOutB<2> VDD VSS 
+ FE_PHN2337_pixelConfigIntB_170 / DEL0
XFE_PHC2301_pixelConfigIntB_169 dataOutB<1> VDD VSS 
+ FE_PHN2301_pixelConfigIntB_169 / DEL0
XFE_PHC2180_pixelConfigIntC_174 dataOutC<6> VDD VSS 
+ FE_PHN2180_pixelConfigIntC_174 / DEL0
XFE_PHC2155_pixelConfigIntA_168 dataOutA<0> VDD VSS 
+ FE_PHN2155_pixelConfigIntA_168 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_309
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_309 FE_OFN402_n FE_OFN572_memB_2 FE_OFN575_memB_3 
+ FE_OFN695_memB_5 FE_OFN906_memB_4 FE_OFN909_memB_4 FE_OFN911_memB_0 
+ FE_OFN1259_memC_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN402_n:I FE_OFN572_memB_2:I FE_OFN575_memB_3:I 
*.PININFO FE_OFN695_memB_5:I FE_OFN906_memB_4:I FE_OFN909_memB_4:I 
*.PININFO FE_OFN911_memB_0:I FE_OFN1259_memC_6:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1516_memB_7 inB<7> VDD VSS FE_OFN1309_memB_7 / CKND1
Xg2335 FE_PHN2333_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2340_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2396_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2376_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2292_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2272_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2486_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2284_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2360 inA<7> FE_OFN402_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN572_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN572_memB_2 inC<2> FE_OFN911_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN909_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN911_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN695_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN911_memB_0 inA<0> FE_OFN906_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN911_memB_0 inA<0> FE_OFN906_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN1309_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN1259_memC_6 inB<6> FE_OFN695_memB_5 inC<5> inB<7> inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 FE_OFN575_memB_3 inA<3> FE_OFN695_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 n_4 inC<1> FE_OFN572_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN695_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN575_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2486_n_21 n_21 VDD VSS FE_PHN2486_n_21 / DEL0
XFE_PHC2396_n_33 n_33 VDD VSS FE_PHN2396_n_33 / DEL0
XFE_PHC2376_n_32 n_32 VDD VSS FE_PHN2376_n_32 / DEL0
XFE_PHC2340_n_36 n_36 VDD VSS FE_PHN2340_n_36 / DEL0
XFE_PHC2333_n_37 n_37 VDD VSS FE_PHN2333_n_37 / DEL0
XFE_PHC2292_n_26 n_26 VDD VSS FE_PHN2292_n_26 / DEL0
XFE_PHC2284_n_20 n_20 VDD VSS FE_PHN2284_n_20 / DEL0
XFE_PHC2272_n_22 n_22 VDD VSS FE_PHN2272_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR4XD1
* View Name:    schematic
************************************************************************

.SUBCKT OR4XD1 A1 A2 A3 A4 VDD VSS Z
*.PININFO A1:I A2:I A3:I A4:I Z:O VDD:B VSS:B
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u1 net13 A1 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u2 net9 A2 net13 VDD pch l=60n w=520.0n m=1
MMU8-M_u7 net5 A4 net1 VDD pch l=60n w=520.0n m=1
MMU8-M_u6 net1 A3 net9 VDD pch l=60n w=520.0n m=1
MMU8-M_u3 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MMU8-M_u8 net5 A4 VSS VSS nch l=60n w=390.0n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU8-M_u5 net5 A3 VSS VSS nch l=60n w=390.0n m=1
MMU8-M_u4 net5 A1 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_310
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_310 FE_OFN194_memB_7 FE_OFN403_n FE_OFN571_memB_2 
+ FE_OFN574_memB_3 FE_OFN694_memB_5 FE_OFN905_memB_4 FE_OFN908_memB_4 
+ FE_OFN913_memC_6 FE_OFN1258_memB_0 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN194_memB_7:I FE_OFN403_n:I FE_OFN571_memB_2:I 
*.PININFO FE_OFN574_memB_3:I FE_OFN694_memB_5:I FE_OFN905_memB_4:I 
*.PININFO FE_OFN908_memB_4:I FE_OFN913_memC_6:I FE_OFN1258_memB_0:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2298_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2368_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN1982_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2166_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2429_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2044_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2360 inA<7> FE_OFN403_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN571_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN571_memB_2 inC<2> FE_OFN1258_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN908_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN1258_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN694_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN1258_memB_0 inA<0> FE_OFN905_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN1258_memB_0 inA<0> FE_OFN905_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN403_n inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN913_memC_6 inB<6> FE_OFN694_memB_5 inC<5> inB<7> inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 FE_OFN574_memB_3 inA<3> FE_OFN694_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 n_4 inC<1> FE_OFN571_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN694_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN574_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4XD1
XFE_PHC2429_n_21 n_21 VDD VSS FE_PHN2429_n_21 / DEL0
XFE_PHC2368_n_33 n_33 VDD VSS FE_PHN2368_n_33 / DEL0
XFE_PHC2298_n_36 n_36 VDD VSS FE_PHN2298_n_36 / DEL0
XFE_PHC2166_n_22 n_22 VDD VSS FE_PHN2166_n_22 / DEL0
XFE_PHC2044_n_20 n_20 VDD VSS FE_PHN2044_n_20 / DEL0
XFE_PHC1982_n_26 n_26 VDD VSS FE_PHN1982_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_311
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_311 FE_OFN401_n FE_OFN570_memB_2 FE_OFN573_memB_3 
+ FE_OFN693_memB_5 FE_OFN904_memB_4 FE_OFN907_memB_4 FE_OFN910_memB_0 
+ FE_OFN912_memC_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN401_n:I FE_OFN570_memB_2:I FE_OFN573_memB_3:I 
*.PININFO FE_OFN693_memB_5:I FE_OFN904_memB_4:I FE_OFN907_memB_4:I 
*.PININFO FE_OFN910_memB_0:I FE_OFN912_memC_6:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2209_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2271_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2371_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2167_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2057_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2390_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN1986_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2360 inA<7> FE_OFN401_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN570_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN570_memB_2 inC<2> FE_OFN910_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN907_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN910_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN693_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN910_memB_0 inA<0> FE_OFN904_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN910_memB_0 inA<0> FE_OFN904_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN401_n inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN912_memC_6 inB<6> FE_OFN693_memB_5 inC<5> inB<7> inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 FE_OFN573_memB_3 inA<3> FE_OFN693_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 n_4 inC<1> FE_OFN570_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN693_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN573_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2390_n_21 n_21 VDD VSS FE_PHN2390_n_21 / DEL0
XFE_PHC2371_n_33 n_33 VDD VSS FE_PHN2371_n_33 / DEL0
XFE_PHC2271_n_36 n_36 VDD VSS FE_PHN2271_n_36 / DEL0
XFE_PHC2209_n_37 n_37 VDD VSS FE_PHN2209_n_37 / DEL0
XFE_PHC2167_n_32 n_32 VDD VSS FE_PHN2167_n_32 / DEL0
XFE_PHC2057_n_26 n_26 VDD VSS FE_PHN2057_n_26 / DEL0
XFE_PHC1986_n_20 n_20 VDD VSS FE_PHN1986_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_382
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_382 FE_OFN45_busRstInBufB VDD VSS clkA clkB clkC 
+ dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> 
+ dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> 
+ dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> 
+ dataInC<2> dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> 
+ dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> defaultValueA<6> 
+ defaultValueA<5> defaultValueA<4> defaultValueA<3> defaultValueA<2> 
+ defaultValueA<1> defaultValueA<0> defaultValueB<7> defaultValueB<6> 
+ defaultValueB<5> defaultValueB<4> defaultValueB<3> defaultValueB<2> 
+ defaultValueB<1> defaultValueB<0> defaultValueC<7> defaultValueC<6> 
+ defaultValueC<5> defaultValueC<4> defaultValueC<3> defaultValueC<2> 
+ defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA 
+ tmrErrorB tmrErrorC
*.PININFO FE_OFN45_busRstInBufB:I clkA:I clkB:I clkC:I dataInA<7>:I 
*.PININFO dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I 
*.PININFO dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I 
*.PININFO dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I 
*.PININFO dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I 
*.PININFO dataInC<2>:I dataInC<1>:I dataInC<0>:I defaultValueA<7>:I 
*.PININFO defaultValueA<6>:I defaultValueA<5>:I defaultValueA<4>:I 
*.PININFO defaultValueA<3>:I defaultValueA<2>:I defaultValueA<1>:I 
*.PININFO defaultValueA<0>:I defaultValueB<7>:I defaultValueB<6>:I 
*.PININFO defaultValueB<5>:I defaultValueB<4>:I defaultValueB<3>:I 
*.PININFO defaultValueB<2>:I defaultValueB<1>:I defaultValueB<0>:I 
*.PININFO defaultValueC<7>:I defaultValueC<6>:I defaultValueC<5>:I 
*.PININFO defaultValueC<4>:I defaultValueC<3>:I defaultValueC<2>:I 
*.PININFO defaultValueC<1>:I defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I 
*.PININFO rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O 
*.PININFO dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O 
*.PININFO dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O 
*.PININFO dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O 
*.PININFO dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O 
*.PININFO dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O 
*.PININFO dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 FE_OFN45_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 FE_OFN45_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 FE_OFN45_busRstInBufB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 FE_OFN45_busRstInBufB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 FE_OFN45_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 FE_OFN45_busRstInBufB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 FE_OFN45_busRstInBufB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> FE_OFN45_busRstInBufB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> FE_OFN45_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> FE_OFN45_busRstInBufB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> FE_OFN45_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> FE_OFN45_busRstInBufB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> FE_OFN45_busRstInBufB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> FE_OFN45_busRstInBufB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 FE_OFN411_regWeA_20 dataInA<5> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 FE_OFN411_regWeA_20 dataInA<4> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA FE_PHN1967_pixelConfigIntA_160 memA<0> n_35 
+ FE_OFN411_regWeA_20 dataInA<0> VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 FE_OFN411_regWeA_20 dataInA<6> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 FE_OFN411_regWeA_20 dataInA<2> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 FE_OFN411_regWeA_20 dataInA<1> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 FE_OFN411_regWeA_20 dataInA<7> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 FE_OFN411_regWeA_20 dataInA<3> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 FE_OFN423_regWeB_20 dataInB<5> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 FE_OFN423_regWeB_20 dataInB<4> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 FE_OFN423_regWeB_20 dataInB<0> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB FE_PHN2178_pixelConfigIntB_166 memB<6> n_31 
+ FE_OFN423_regWeB_20 dataInB<6> VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 FE_OFN423_regWeB_20 dataInB<2> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 FE_OFN423_regWeB_20 dataInB<1> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN2264_pixelConfigIntB_167 memB<7> n_29 
+ FE_OFN423_regWeB_20 dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 FE_OFN423_regWeB_20 dataInB<3> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 FE_OFN430_regWeC_20 dataInC<5> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 FE_OFN430_regWeC_20 dataInC<4> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 FE_OFN430_regWeC_20 dataInC<0> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 FE_OFN430_regWeC_20 dataInC<6> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 FE_OFN430_regWeC_20 dataInC<2> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 FE_OFN430_regWeC_20 dataInC<1> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 FE_OFN430_regWeC_20 dataInC<7> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 FE_OFN430_regWeC_20 dataInC<3> 
+ VDD VSS / SDFCSNQD1
XmemVoterC memB<7> FE_OFN1121_memB_2 FE_OFN1122_memB_3 FE_OFN1162_memB_5 
+ FE_OFN1256_memB_4 FE_OFN1257_memB_4 FE_OFN1258_memB_0 FE_OFN1259_memC_6 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> 
+ FE_OFN1046_n memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> memC<7> 
+ memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> tmrErrorC / majorityVoter_WIDTH8_309
XmemVoterB FE_OFN216_memB_7 memB<7> FE_OFN1121_memB_2 FE_OFN1122_memB_3 
+ FE_OFN1162_memB_5 FE_OFN1256_memB_4 FE_OFN1257_memB_4 FE_OFN1259_memC_6 
+ FE_OFN1258_memB_0 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> FE_OFN1046_n memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> 
+ memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> 
+ dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> 
+ dataOutB<1> dataOutB<0> tmrErrorB / majorityVoter_WIDTH8_310
XmemVoterA memB<7> FE_OFN1121_memB_2 FE_OFN1122_memB_3 FE_OFN1162_memB_5 
+ FE_OFN1256_memB_4 FE_OFN1257_memB_4 FE_OFN1258_memB_0 FE_OFN1259_memC_6 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> 
+ FE_OFN1046_n memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> memC<7> 
+ memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> tmrErrorA / majorityVoter_WIDTH8_311
XFE_OFC411_regWeA_20 loadA VDD VSS FE_OFN411_regWeA_20 / BUFFD3
XFE_OFC423_regWeB_20 loadB VDD VSS FE_OFN423_regWeB_20 / BUFFD2
XFE_OFC1515_memB_7 memB<7> VDD VSS FE_OFN1046_n / CKND1
XFE_OFC1413_memB_4 FE_OFN1256_memB_4 VDD VSS FE_OFN1257_memB_4 / CKND1
XFE_OFC1412_memB_4 memB<4> VDD VSS FE_OFN1256_memB_4 / CKND1
XFE_OFC1186_memB_3 memB<3> VDD VSS FE_OFN1122_memB_3 / CKND1
XFE_OFC429_regWeC_20 loadC VDD VSS FE_OFN429_regWeC_20 / CKND1
XFE_OFC430_regWeC_20 FE_OFN429_regWeC_20 VDD VSS FE_OFN430_regWeC_20 / INVD3
XFE_OFC1417_memC_6 memC<6> VDD VSS FE_OFN1259_memC_6 / INVD1
XFE_OFC1414_memB_0 memB<0> VDD VSS FE_OFN1258_memB_0 / INVD1
XFE_OFC1185_memB_2 memB<2> VDD VSS FE_OFN1121_memB_2 / INVD1
XFE_OFC1226_memB_5 memB<5> VDD VSS FE_OFN1162_memB_5 / CKND2
XFE_PHC2264_pixelConfigIntB_167 dataOutB<7> VDD VSS 
+ FE_PHN2264_pixelConfigIntB_167 / DEL0
XFE_PHC2178_pixelConfigIntB_166 dataOutB<6> VDD VSS 
+ FE_PHN2178_pixelConfigIntB_166 / DEL0
XFE_PHC1967_pixelConfigIntA_160 dataOutA<0> VDD VSS 
+ FE_PHN1967_pixelConfigIntA_160 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_312
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_312 FE_OFN309_memB_4 FE_OFN399_n FE_OFN485_n 
+ FE_OFN566_memB_2 FE_OFN569_memB_1 FE_OFN689_memB_5 FE_OFN692_memB_0 
+ FE_OFN900_memB_3 FE_OFN903_memC_6 FE_OFN1001_memB_7 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 tmrErr
*.PININFO FE_OFN309_memB_4:I FE_OFN399_n:I FE_OFN485_n:I FE_OFN566_memB_2:I 
*.PININFO FE_OFN569_memB_1:I FE_OFN689_memB_5:I FE_OFN692_memB_0:I 
*.PININFO FE_OFN900_memB_3:I FE_OFN903_memC_6:I FE_OFN1001_memB_7:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2439_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2585_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2615_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2232_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2129_n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2308_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2360 inA<7> FE_OFN1001_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN566_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN566_memB_2 inC<2> FE_OFN692_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN485_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN692_memB_0 inC<0> FE_OFN569_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN689_memB_5 inC<5> FE_OFN399_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN692_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN692_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p2 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p3 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN309_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN903_memC_6 inB<6> FE_OFN689_memB_5 p4 FE_OFN399_n inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 FE_OFN900_memB_3 inA<3> FE_OFN689_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 FE_OFN569_memB_1 inC<1> FE_OFN566_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN689_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN900_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2615_n_32 n_32 VDD VSS FE_PHN2615_n_32 / DEL0
XFE_PHC2585_n_33 n_33 VDD VSS FE_PHN2585_n_33 / DEL0
XFE_PHC2439_n_37 n_37 VDD VSS FE_PHN2439_n_37 / DEL0
XFE_PHC2308_n_20 n_20 VDD VSS FE_PHN2308_n_20 / DEL0
XFE_PHC2232_n_26 n_26 VDD VSS FE_PHN2232_n_26 / DEL0
XFE_PHC2129_n_22 n_22 VDD VSS FE_PHN2129_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_313
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_313 FE_OFN193_memB_7 FE_OFN310_memB_4 FE_OFN400_n 
+ FE_OFN486_n FE_OFN565_memB_2 FE_OFN568_memB_1 FE_OFN688_memB_5 
+ FE_OFN691_memB_0 FE_OFN899_memB_3 FE_OFN902_memC_6 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 tmrErr
*.PININFO FE_OFN193_memB_7:I FE_OFN310_memB_4:I FE_OFN400_n:I FE_OFN486_n:I 
*.PININFO FE_OFN565_memB_2:I FE_OFN568_memB_1:I FE_OFN688_memB_5:I 
*.PININFO FE_OFN691_memB_0:I FE_OFN899_memB_3:I FE_OFN902_memC_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1411_memC_6 FE_OFN902_memC_6 VDD VSS FE_OFN1255_memC_6 / CKND1
XFE_OFC1409_memB_3 FE_OFN899_memB_3 VDD VSS FE_OFN1253_memB_3 / CKND1
Xg2335 FE_PHN2321_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2145_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2543_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2550_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN1994_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2031_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2555_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2236_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2360 inA<7> FE_OFN193_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN565_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1253_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN565_memB_2 inC<2> FE_OFN691_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN486_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN691_memB_0 inC<0> FE_OFN568_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN688_memB_5 p4 inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN691_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN691_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p2 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p3 FE_OFN400_n inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN310_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN902_memC_6 inB<6> FE_OFN688_memB_5 p4 inB<7> inC<7> VDD VSS n_27 
+ / AOI222D1
Xg2332 FE_OFN899_memB_3 inA<3> FE_OFN688_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 FE_OFN568_memB_1 inC<1> FE_OFN565_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 n_6 FE_OFN1255_memC_6 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN688_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN899_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2555_n_21 n_21 VDD VSS FE_PHN2555_n_21 / DEL0
XFE_PHC2550_n_32 n_32 VDD VSS FE_PHN2550_n_32 / DEL0
XFE_PHC2543_n_33 n_33 VDD VSS FE_PHN2543_n_33 / DEL0
XFE_PHC2321_n_37 n_37 VDD VSS FE_PHN2321_n_37 / DEL0
XFE_PHC2236_n_20 n_20 VDD VSS FE_PHN2236_n_20 / DEL0
XFE_PHC2145_n_36 n_36 VDD VSS FE_PHN2145_n_36 / DEL0
XFE_PHC2031_n_22 n_22 VDD VSS FE_PHN2031_n_22 / DEL0
XFE_PHC1994_n_26 n_26 VDD VSS FE_PHN1994_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_314
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_314 FE_OFN398_n FE_OFN483_n FE_OFN484_n 
+ FE_OFN564_memB_2 FE_OFN567_memB_1 FE_OFN687_memB_5 FE_OFN690_memB_0 
+ FE_OFN898_memB_3 FE_OFN901_memC_6 FE_OFN1000_memB_7 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 tmrErr
*.PININFO FE_OFN398_n:I FE_OFN483_n:I FE_OFN484_n:I FE_OFN564_memB_2:I 
*.PININFO FE_OFN567_memB_1:I FE_OFN687_memB_5:I FE_OFN690_memB_0:I 
*.PININFO FE_OFN898_memB_3:I FE_OFN901_memC_6:I FE_OFN1000_memB_7:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2244_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN1941_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2539_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2009_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2533_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2360 inA<7> FE_OFN1000_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN564_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN564_memB_2 inC<2> FE_OFN690_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN484_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN690_memB_0 inC<0> FE_OFN567_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN687_memB_5 p4 FE_OFN398_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN690_memB_0 inA<0> FE_OFN483_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN690_memB_0 inA<0> FE_OFN483_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p2 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p3 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN901_memC_6 inB<6> FE_OFN687_memB_5 p4 FE_OFN398_n inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 FE_OFN898_memB_3 inA<3> FE_OFN687_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 FE_OFN567_memB_1 inC<1> FE_OFN564_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN687_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN898_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2539_n_33 n_33 VDD VSS FE_PHN2539_n_33 / DEL0
XFE_PHC2533_n_21 n_21 VDD VSS FE_PHN2533_n_21 / DEL0
XFE_PHC2244_n_37 n_37 VDD VSS FE_PHN2244_n_37 / DEL0
XFE_PHC2009_n_26 n_26 VDD VSS FE_PHN2009_n_26 / DEL0
XFE_PHC1941_n_36 n_36 VDD VSS FE_PHN1941_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_383
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_383 VDD VSS clkA clkB clkC dataInA<7> dataInA<6> 
+ dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> 
+ dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> 
+ dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> 
+ dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> 
+ dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO clkA:I clkB:I clkC:I dataInA<7>:I dataInA<6>:I dataInA<5>:I 
*.PININFO dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I 
*.PININFO dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I 
*.PININFO dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I 
*.PININFO dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I 
*.PININFO dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN2101_pixelConfigIntA_157 memA<5> n_32 loadA 
+ dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA FE_PHN1943_pixelConfigIntA_152 memA<0> n_35 loadA 
+ dataInA<0> VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA FE_PHN2541_pixelConfigIntA_159 memA<7> n_45 loadA 
+ dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC FE_PHN2110_pixelConfigIntC_154 memC<2> n_4 loadC 
+ dataInC<2> VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC FE_PHN2587_pixelConfigIntC_155 memC<3> n_1 loadC 
+ dataInC<3> VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD2
XmemVoterC memB<4> FE_OFN215_memB_7 FE_OFN1083_n FE_OFN1119_memB_2 
+ FE_OFN1120_memB_1 FE_OFN1160_memB_5 FE_OFN1161_memB_0 FE_OFN1252_memB_3 
+ FE_OFN1254_memC_6 FE_OFN1045_n VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> FE_OFN1082_n memB<3> 
+ memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> 
+ memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> FE_PHN1862_memC_3 FE_PHN1863_memA_1 
+ FE_PHN1884_memA_7 FE_PDN2687_memC_5 tmrErrorC / majorityVoter_WIDTH8_312
XmemVoterB FE_OFN1045_n memB<4> memB<7> FE_OFN1083_n FE_OFN1119_memB_2 
+ FE_OFN1120_memB_1 FE_OFN1160_memB_5 FE_OFN1161_memB_0 FE_OFN1252_memB_3 
+ FE_OFN1254_memC_6 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> FE_OFN215_memB_7 memB<6> memB<5> FE_OFN1082_n memB<3> 
+ memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> 
+ memC<1> memC<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1862_memC_3 FE_PHN1863_memA_1 
+ FE_PHN1884_memA_7 FE_PDN2687_memC_5 tmrErrorB / majorityVoter_WIDTH8_313
XmemVoterA FE_OFN215_memB_7 FE_OFN1082_n FE_OFN1083_n FE_OFN1119_memB_2 
+ FE_OFN1120_memB_1 FE_OFN1160_memB_5 FE_OFN1161_memB_0 FE_OFN1252_memB_3 
+ FE_OFN1254_memC_6 FE_OFN1045_n VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> 
+ memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> 
+ memC<1> memC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> FE_PHN1862_memC_3 FE_PHN1863_memA_1 
+ FE_PHN1884_memA_7 FE_PDN2687_memC_5 tmrErrorA / majorityVoter_WIDTH8_314
XFE_OFC1408_memB_3 memB<3> VDD VSS FE_OFN1252_memB_3 / CKND1
XFE_OFC1139_memB_4 FE_OFN1082_n VDD VSS FE_OFN1083_n / CKND1
XFE_OFC1514_memB_7 FE_OFN215_memB_7 VDD VSS FE_OFN1045_n / INVD1
XFE_OFC1513_memB_7 memB<7> VDD VSS FE_OFN215_memB_7 / INVD1
XFE_OFC1410_memC_6 memC<6> VDD VSS FE_OFN1254_memC_6 / INVD1
XFE_OFC1292_memB_4 memB<4> VDD VSS FE_OFN1082_n / INVD1
XFE_OFC1225_memB_0 memB<0> VDD VSS FE_OFN1161_memB_0 / INVD1
XFE_OFC1184_memB_1 memB<1> VDD VSS FE_OFN1120_memB_1 / INVD1
XFE_OFC1183_memB_2 memB<2> VDD VSS FE_OFN1119_memB_2 / INVD1
XFE_OFC1224_memB_5 memB<5> VDD VSS FE_OFN1160_memB_5 / CKND2
XFE_PHC2587_pixelConfigIntC_155 dataOutC<3> VDD VSS 
+ FE_PHN2587_pixelConfigIntC_155 / DEL0
XFE_PHC2541_pixelConfigIntA_159 dataOutA<7> VDD VSS 
+ FE_PHN2541_pixelConfigIntA_159 / DEL0
XFE_PHC2110_pixelConfigIntC_154 dataOutC<2> VDD VSS 
+ FE_PHN2110_pixelConfigIntC_154 / DEL0
XFE_PHC2101_pixelConfigIntA_157 dataOutA<5> VDD VSS 
+ FE_PHN2101_pixelConfigIntA_157 / DEL0
XFE_PHC1943_pixelConfigIntA_152 dataOutA<0> VDD VSS 
+ FE_PHN1943_pixelConfigIntA_152 / DEL0
XFE_PHC1884_memA_7 memA<7> VDD VSS FE_PHN1884_memA_7 / DEL0
XFE_PHC1863_memA_1 memA<1> VDD VSS FE_PHN1863_memA_1 / DEL0
XFE_PHC1862_memC_3 memC<3> VDD VSS FE_PHN1862_memC_3 / DEL0
XFE_PDC2687_memC_5 memC<5> VDD VSS FE_PDN2687_memC_5 / CKBD1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_315
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_315 FE_OFN336_memA_5 FE_OFN395_n FE_OFN480_n 
+ FE_OFN560_memB_2 FE_OFN563_memB_1 FE_OFN683_memB_5 FE_OFN686_memB_0 
+ FE_OFN897_memB_3 FE_OFN1249_memB_6 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 tmrErr
*.PININFO FE_OFN336_memA_5:I FE_OFN395_n:I FE_OFN480_n:I FE_OFN560_memB_2:I 
*.PININFO FE_OFN563_memB_1:I FE_OFN683_memB_5:I FE_OFN686_memB_0:I 
*.PININFO FE_OFN897_memB_3:I FE_OFN1249_memB_6:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO p2:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2574_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2163_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2019_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2430_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2025_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2112_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN1983_n_20 VDD VSS out<5> / CKND1
Xg2372 inB<4> VDD VSS n_2 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN560_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1249_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN560_memB_2 inC<2> FE_OFN686_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN686_memB_0 inC<0> FE_OFN563_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN683_memB_5 inC<5> FE_OFN395_n p2 VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN686_memB_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN686_memB_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p1 inB<6> FE_OFN480_n VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 inC<6> inB<6> FE_OFN683_memB_5 inC<5> FE_OFN395_n p2 VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN897_memB_3 inA<3> FE_OFN683_memB_5 FE_OFN336_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 FE_OFN563_memB_1 inC<1> FE_OFN560_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN1249_memB_6 FE_OFN480_n n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN336_memA_5 FE_OFN683_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN897_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2574_n_37 n_37 VDD VSS FE_PHN2574_n_37 / DEL0
XFE_PHC2430_n_26 n_26 VDD VSS FE_PHN2430_n_26 / DEL0
XFE_PHC2163_n_36 n_36 VDD VSS FE_PHN2163_n_36 / DEL0
XFE_PHC2112_n_21 n_21 VDD VSS FE_PHN2112_n_21 / DEL0
XFE_PHC2025_n_22 n_22 VDD VSS FE_PHN2025_n_22 / DEL0
XFE_PHC2019_n_33 n_33 VDD VSS FE_PHN2019_n_33 / DEL0
XFE_PHC1983_n_20 n_20 VDD VSS FE_PHN1983_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_316
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_316 FE_OFN188_memB_7 FE_OFN191_memC_6 
+ FE_OFN338_memA_5 FE_OFN396_n FE_OFN482_n FE_OFN559_memB_2 FE_OFN562_memB_1 
+ FE_OFN682_memB_5 FE_OFN685_memB_0 FE_OFN894_memB_6 FE_OFN896_memB_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ tmrErr
*.PININFO FE_OFN188_memB_7:I FE_OFN191_memC_6:I FE_OFN338_memA_5:I 
*.PININFO FE_OFN396_n:I FE_OFN482_n:I FE_OFN559_memB_2:I FE_OFN562_memB_1:I 
*.PININFO FE_OFN682_memB_5:I FE_OFN685_memB_0:I FE_OFN894_memB_6:I 
*.PININFO FE_OFN896_memB_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2636_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2070_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2172_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2443_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2150_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2223_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN1949_n_20 VDD VSS out<5> / CKND1
Xg2372 inB<4> VDD VSS n_2 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN559_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN894_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN559_memB_2 inC<2> FE_OFN685_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN685_memB_0 inC<0> FE_OFN562_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN682_memB_5 inC<5> FE_OFN396_n p2 VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN685_memB_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN685_memB_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p1 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN191_memC_6 inB<6> FE_OFN682_memB_5 inC<5> FE_OFN396_n inC<7> VDD 
+ VSS n_27 / AOI222D1
Xg2332 FE_OFN896_memB_3 inA<3> FE_OFN682_memB_5 FE_OFN338_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 FE_OFN562_memB_1 inC<1> FE_OFN559_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN894_memB_6 FE_OFN482_n n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN338_memA_5 FE_OFN682_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN896_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2636_n_37 n_37 VDD VSS FE_PHN2636_n_37 / DEL0
XFE_PHC2443_n_26 n_26 VDD VSS FE_PHN2443_n_26 / DEL0
XFE_PHC2223_n_21 n_21 VDD VSS FE_PHN2223_n_21 / DEL0
XFE_PHC2172_n_32 n_32 VDD VSS FE_PHN2172_n_32 / DEL0
XFE_PHC2150_n_22 n_22 VDD VSS FE_PHN2150_n_22 / DEL0
XFE_PHC2070_n_36 n_36 VDD VSS FE_PHN2070_n_36 / DEL0
XFE_PHC1949_n_20 n_20 VDD VSS FE_PHN1949_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_317
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_317 FE_OFN189_memB_7 FE_OFN190_memC_6 
+ FE_OFN192_memC_5 FE_OFN337_memA_5 FE_OFN397_n FE_OFN481_n FE_OFN558_memB_2 
+ FE_OFN561_memB_1 FE_OFN681_memB_5 FE_OFN684_memB_0 FE_OFN893_memB_6 
+ FE_OFN895_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN189_memB_7:I FE_OFN190_memC_6:I FE_OFN192_memC_5:I 
*.PININFO FE_OFN337_memA_5:I FE_OFN397_n:I FE_OFN481_n:I FE_OFN558_memB_2:I 
*.PININFO FE_OFN561_memB_1:I FE_OFN681_memB_5:I FE_OFN684_memB_0:I 
*.PININFO FE_OFN893_memB_6:I FE_OFN895_memB_3:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1407_memB_3 FE_OFN895_memB_3 VDD VSS FE_OFN1251_memB_3 / CKND1
Xg2335 FE_PHN2563_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2013_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2299_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN1946_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2050_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN1981_n_20 VDD VSS out<5> / CKND1
Xg2372 inB<4> VDD VSS n_2 / CKND1
Xg2360 inA<7> FE_OFN397_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN558_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1251_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN893_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN558_memB_2 inC<2> FE_OFN684_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN684_memB_0 inC<0> FE_OFN561_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN681_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN684_memB_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN684_memB_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p1 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN397_n inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN190_memC_6 inB<6> FE_OFN681_memB_5 inC<5> inB<7> inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 FE_OFN895_memB_3 inA<3> FE_OFN681_memB_5 FE_OFN337_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 FE_OFN561_memB_1 inC<1> FE_OFN558_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN893_memB_6 FE_OFN481_n n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN337_memA_5 FE_OFN681_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN895_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2563_n_37 n_37 VDD VSS FE_PHN2563_n_37 / DEL0
XFE_PHC2299_n_26 n_26 VDD VSS FE_PHN2299_n_26 / DEL0
XFE_PHC2050_n_21 n_21 VDD VSS FE_PHN2050_n_21 / DEL0
XFE_PHC2013_n_33 n_33 VDD VSS FE_PHN2013_n_33 / DEL0
XFE_PHC1981_n_20 n_20 VDD VSS FE_PHN1981_n_20 / DEL0
XFE_PHC1946_n_22 n_22 VDD VSS FE_PHN1946_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_384
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_384 FE_OFN16_busRstInBufA FE_OFN53_busRstInBufB 
+ FE_OFN71_busRstInBufC FE_OFN358_n VDD VSS clkA clkB clkB_clone1 clkC 
+ clkC_clone1 dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> 
+ dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> 
+ dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> 
+ dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> 
+ defaultValueA<6> defaultValueA<5> defaultValueA<4> defaultValueA<3> 
+ defaultValueA<2> defaultValueA<1> defaultValueA<0> defaultValueB<7> 
+ defaultValueB<6> defaultValueB<5> defaultValueB<4> defaultValueB<3> 
+ defaultValueB<2> defaultValueB<1> defaultValueB<0> defaultValueC<7> 
+ defaultValueC<6> defaultValueC<5> defaultValueC<4> defaultValueC<3> 
+ defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA 
+ rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN16_busRstInBufA:I FE_OFN53_busRstInBufB:I 
*.PININFO FE_OFN71_busRstInBufC:I FE_OFN358_n:I clkA:I clkB:I clkB_clone1:I 
*.PININFO clkC:I clkC_clone1:I dataInA<7>:I dataInA<6>:I dataInA<5>:I 
*.PININFO dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I 
*.PININFO dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I 
*.PININFO dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I 
*.PININFO dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I 
*.PININFO dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 FE_OFN16_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN16_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN16_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN16_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 FE_OFN53_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 FE_OFN53_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 FE_OFN53_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 FE_OFN53_busRstInBufB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 FE_OFN53_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 FE_OFN53_busRstInBufB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 FE_OFN71_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 FE_OFN71_busRstInBufC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 FE_OFN358_n defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 FE_OFN71_busRstInBufC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN16_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN16_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN16_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN16_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> FE_OFN53_busRstInBufB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> FE_OFN53_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> FE_OFN53_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> FE_OFN53_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> FE_OFN53_busRstInBufB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> FE_OFN71_busRstInBufC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> FE_OFN71_busRstInBufC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> FE_OFN71_busRstInBufC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> FE_OFN358_n VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA FE_PHN1963_pixelConfigIntA_146 memA<2> n_36 loadA 
+ dataInA<2> VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA FE_PHN2102_pixelConfigIntA_151 memA<7> n_45 loadA 
+ dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB_clone1 dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB FE_PHN2160_pixelConfigIntB_145 memB<1> n_21 loadB 
+ dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB_clone1 dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB_clone1 dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD 
+ VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 FE_OFN431_regWeC_18 dataInC<4> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 FE_OFN431_regWeC_18 dataInC<0> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC_clone1 dataOutC<6> memC<6> n_15 FE_OFN431_regWeC_18 
+ dataInC<6> VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC_clone1 dataOutC<2> memC<2> n_4 FE_OFN431_regWeC_18 
+ dataInC<2> VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC_clone1 dataOutC<1> memC<1> n_5 FE_OFN431_regWeC_18 
+ dataInC<1> VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC_clone1 FE_PHN2143_pixelConfigIntC_151 memC<7> n_13 
+ FE_OFN431_regWeC_18 dataInC<7> VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC_clone1 dataOutC<3> memC<3> n_1 FE_OFN431_regWeC_18 
+ dataInC<3> VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 FE_OFN431_regWeC_18 dataInC<5> 
+ VDD VSS / SDFCSNQD2
XmemVoterC FE_OFN915_memA_5 FE_OFN1044_n memC<6> FE_OFN1117_memB_2 
+ FE_OFN1118_memB_1 FE_OFN1158_memB_5 FE_OFN1159_memB_0 FE_OFN1250_memB_3 
+ FE_OFN1249_memB_6 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> 
+ memB<0> memC<7> FE_OFN1080_n memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> 
+ dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> 
+ dataOutC<1> dataOutC<0> FE_PHN1875_memA_6 FE_PDN2686_memC_7 tmrErrorC / 
+ majorityVoter_WIDTH8_315
XmemVoterB FE_OFN212_memB_7 FE_OFN1080_n FE_OFN915_memA_5 FE_OFN1044_n 
+ FE_OFN1081_n FE_OFN1117_memB_2 FE_OFN1118_memB_1 FE_OFN1158_memB_5 
+ FE_OFN1159_memB_0 FE_OFN1249_memB_6 FE_OFN1250_memB_3 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> 
+ memC<4> memC<3> memC<2> memC<1> memC<0> dataOutB<7> dataOutB<6> dataOutB<5> 
+ dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ FE_PHN1875_memA_6 FE_PDN2686_memC_7 tmrErrorB / majorityVoter_WIDTH8_316
XmemVoterA FE_OFN212_memB_7 FE_OFN1080_n FE_OFN214_memC_5 FE_OFN915_memA_5 
+ memB<7> FE_OFN1081_n FE_OFN1117_memB_2 FE_OFN1118_memB_1 FE_OFN1158_memB_5 
+ FE_OFN1159_memB_0 FE_OFN1249_memB_6 FE_OFN1250_memB_3 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> FE_OFN1044_n memB<6> 
+ memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> 
+ memC<4> memC<3> memC<2> memC<1> memC<0> dataOutA<7> dataOutA<6> dataOutA<5> 
+ dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ FE_PHN1875_memA_6 tmrErrorA / majorityVoter_WIDTH8_317
XFE_OFC431_regWeC_18 loadC VDD VSS FE_OFN431_regWeC_18 / BUFFD3
XFE_OFC915_memA_5 memA<5> VDD VSS FE_OFN915_memA_5 / BUFFD1
XFE_OFC1405_memB_6 memB<6> VDD VSS FE_OFN1249_memB_6 / INVD1
XFE_OFC1291_memC_6 memC<6> VDD VSS FE_OFN1080_n / INVD1
XFE_OFC1182_memB_1 memB<1> VDD VSS FE_OFN1118_memB_1 / INVD1
XFE_OFC1181_memB_2 memB<2> VDD VSS FE_OFN1117_memB_2 / INVD1
XFE_OFC1137_memC_6 FE_OFN1080_n VDD VSS FE_OFN1081_n / INVD1
XFE_OFC1223_memB_0 memB<0> VDD VSS FE_OFN1159_memB_0 / CKND2
XFE_OFC1222_memB_5 memB<5> VDD VSS FE_OFN1158_memB_5 / CKND2
XFE_OFC1406_memB_3 memB<3> VDD VSS FE_OFN1250_memB_3 / CKND1
XFE_OFC1290_memB_7 memB<7> VDD VSS FE_OFN1044_n / CKND1
XFE_PHC2160_pixelConfigIntB_145 dataOutB<1> VDD VSS 
+ FE_PHN2160_pixelConfigIntB_145 / DEL0
XFE_PHC2143_pixelConfigIntC_151 dataOutC<7> VDD VSS 
+ FE_PHN2143_pixelConfigIntC_151 / DEL0
XFE_PHC2102_pixelConfigIntA_151 dataOutA<7> VDD VSS 
+ FE_PHN2102_pixelConfigIntA_151 / DEL0
XFE_PHC1963_pixelConfigIntA_146 dataOutA<2> VDD VSS 
+ FE_PHN1963_pixelConfigIntA_146 / DEL0
XFE_PHC1875_memA_6 memA<6> VDD VSS FE_PHN1875_memA_6 / DEL0
XFE_PDC2686_memC_7 memC<7> VDD VSS FE_PDN2686_memC_7 / CKBD1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_318
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_318 FE_OFN182_memB_4 FE_OFN185_memB_1 
+ FE_OFN186_memC_1 FE_OFN187_memC_0 FE_OFN322_memA_0 FE_OFN342_memA_4 
+ FE_OFN393_n FE_OFN472_n FE_OFN477_n FE_OFN478_n FE_OFN680_memB_0 
+ FE_OFN890_memB_6 FE_OFN892_memB_2 FE_OFN995_memB_7 FE_OFN998_memB_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN182_memB_4:I FE_OFN185_memB_1:I FE_OFN186_memC_1:I 
*.PININFO FE_OFN187_memC_0:I FE_OFN322_memA_0:I FE_OFN342_memA_4:I 
*.PININFO FE_OFN393_n:I FE_OFN472_n:I FE_OFN477_n:I FE_OFN478_n:I 
*.PININFO FE_OFN680_memB_0:I FE_OFN890_memB_6:I FE_OFN892_memB_2:I 
*.PININFO FE_OFN995_memB_7:I FE_OFN998_memB_3:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2189_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2193_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2120_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2097_n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2317_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2366_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN995_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN477_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN892_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN998_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN890_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN892_memB_2 inC<2> FE_OFN680_memB_0 FE_OFN187_memC_0 VDD VSS n_10 
+ / MOAI22D1
Xg2359 FE_OFN182_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN680_memB_0 FE_OFN187_memC_0 FE_OFN185_memB_1 FE_OFN186_memC_1 VDD 
+ VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> FE_OFN478_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN680_memB_0 FE_OFN322_memA_0 FE_OFN393_n FE_OFN342_memA_4 VDD VSS 
+ n_16 / OAI22D1
Xg2356 FE_OFN680_memB_0 FE_OFN322_memA_0 FE_OFN393_n FE_OFN342_memA_4 VDD VSS 
+ n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> n_8 inC<5> FE_OFN478_n inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN472_n inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN185_memB_1 FE_OFN186_memC_1 FE_OFN892_memB_2 inC<2> n_10 VDD VSS 
+ n_28 / AOI221D1
Xg2344 FE_OFN890_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN472_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2366_n_20 n_20 VDD VSS FE_PHN2366_n_20 / DEL0
XFE_PHC2317_n_21 n_21 VDD VSS FE_PHN2317_n_21 / DEL0
XFE_PHC2193_n_36 n_36 VDD VSS FE_PHN2193_n_36 / DEL0
XFE_PHC2189_n_37 n_37 VDD VSS FE_PHN2189_n_37 / DEL0
XFE_PHC2120_n_33 n_33 VDD VSS FE_PHN2120_n_33 / DEL0
XFE_PHC2097_n_32 n_32 VDD VSS FE_PHN2097_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_319
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_319 FE_OFN181_memB_7 FE_OFN184_memB_1 
+ FE_OFN320_memA_0 FE_OFN340_memA_4 FE_OFN392_n FE_OFN476_n FE_OFN479_n 
+ FE_OFN679_memB_0 FE_OFN994_memB_4 FE_OFN997_memB_3 FE_OFN1076_n 
+ FE_OFN1247_memB_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN181_memB_7:I FE_OFN184_memB_1:I FE_OFN320_memA_0:I 
*.PININFO FE_OFN340_memA_4:I FE_OFN392_n:I FE_OFN476_n:I FE_OFN479_n:I 
*.PININFO FE_OFN679_memB_0:I FE_OFN994_memB_4:I FE_OFN997_memB_3:I 
*.PININFO FE_OFN1076_n:I FE_OFN1247_memB_6:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1403_memB_2 inB<2> VDD VSS n_1 / CKND1
Xg2335 FE_PHN2270_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2293_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2064_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2294_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2451_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN181_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN476_n VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1076_n inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1247_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN679_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN994_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN679_memB_0 inC<0> FE_OFN184_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN679_memB_0 FE_OFN320_memA_0 FE_OFN392_n FE_OFN340_memA_4 VDD VSS 
+ n_16 / OAI22D1
Xg2356 FE_OFN679_memB_0 FE_OFN320_memA_0 FE_OFN392_n FE_OFN340_memA_4 VDD VSS 
+ n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN479_n inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> n_8 inC<5> inB<7> inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN997_memB_3 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN184_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN1247_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN997_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2451_n_20 n_20 VDD VSS FE_PHN2451_n_20 / DEL0
XFE_PHC2294_n_21 n_21 VDD VSS FE_PHN2294_n_21 / DEL0
XFE_PHC2293_n_36 n_36 VDD VSS FE_PHN2293_n_36 / DEL0
XFE_PHC2270_n_37 n_37 VDD VSS FE_PHN2270_n_37 / DEL0
XFE_PHC2064_n_26 n_26 VDD VSS FE_PHN2064_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_320
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_320 FE_OFN183_memB_4 FE_OFN321_memA_0 
+ FE_OFN341_memA_4 FE_OFN394_n FE_OFN473_n FE_OFN474_n FE_OFN475_n 
+ FE_OFN678_memB_0 FE_OFN889_memB_6 FE_OFN891_memB_2 FE_OFN996_memB_7 
+ FE_OFN999_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN183_memB_4:I FE_OFN321_memA_0:I FE_OFN341_memA_4:I 
*.PININFO FE_OFN394_n:I FE_OFN473_n:I FE_OFN474_n:I FE_OFN475_n:I 
*.PININFO FE_OFN678_memB_0:I FE_OFN889_memB_6:I FE_OFN891_memB_2:I 
*.PININFO FE_OFN996_memB_7:I FE_OFN999_memB_3:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1509_memB_7 FE_OFN996_memB_7 VDD VSS FE_OFN1307_memB_7 / CKND1
Xg2335 FE_PHN2215_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2028_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2237_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2000_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2024_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2125_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2126_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2386_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN996_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN475_n VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN891_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN999_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN889_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN891_memB_2 inC<2> FE_OFN678_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN183_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN678_memB_0 inC<0> FE_OFN474_n inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> FE_OFN1307_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN678_memB_0 FE_OFN321_memA_0 inB<4> FE_OFN341_memA_4 VDD VSS n_16 
+ / OAI22D1
Xg2356 FE_OFN678_memB_0 FE_OFN321_memA_0 inB<4> FE_OFN341_memA_4 VDD VSS n_18 
+ / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN394_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> n_8 inC<5> FE_OFN1307_memB_7 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN473_n inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN474_n inC<1> FE_OFN891_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN889_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN473_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2386_n_20 n_20 VDD VSS FE_PHN2386_n_20 / DEL0
XFE_PHC2237_n_33 n_33 VDD VSS FE_PHN2237_n_33 / DEL0
XFE_PHC2215_n_37 n_37 VDD VSS FE_PHN2215_n_37 / DEL0
XFE_PHC2126_n_21 n_21 VDD VSS FE_PHN2126_n_21 / DEL0
XFE_PHC2125_n_22 n_22 VDD VSS FE_PHN2125_n_22 / DEL0
XFE_PHC2028_n_36 n_36 VDD VSS FE_PHN2028_n_36 / DEL0
XFE_PHC2024_n_26 n_26 VDD VSS FE_PHN2024_n_26 / DEL0
XFE_PHC2000_n_32 n_32 VDD VSS FE_PHN2000_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_385
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_385 FE_OFN18_busRstInBufA FE_OFN55_busRstInBufB 
+ FE_OFN69_busRstInBufC VDD VSS clkA clkB clkC dataInA<7> dataInA<6> 
+ dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> 
+ dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> 
+ dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> 
+ dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> 
+ dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO FE_OFN18_busRstInBufA:I FE_OFN55_busRstInBufB:I 
*.PININFO FE_OFN69_busRstInBufC:I clkA:I clkB:I clkC:I dataInA<7>:I 
*.PININFO dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I 
*.PININFO dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I 
*.PININFO dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I 
*.PININFO dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I 
*.PININFO dataInC<2>:I dataInC<1>:I dataInC<0>:I defaultValueA<7>:I 
*.PININFO defaultValueA<6>:I defaultValueA<5>:I defaultValueA<4>:I 
*.PININFO defaultValueA<3>:I defaultValueA<2>:I defaultValueA<1>:I 
*.PININFO defaultValueA<0>:I defaultValueB<7>:I defaultValueB<6>:I 
*.PININFO defaultValueB<5>:I defaultValueB<4>:I defaultValueB<3>:I 
*.PININFO defaultValueB<2>:I defaultValueB<1>:I defaultValueB<0>:I 
*.PININFO defaultValueC<7>:I defaultValueC<6>:I defaultValueC<5>:I 
*.PININFO defaultValueC<4>:I defaultValueC<3>:I defaultValueC<2>:I 
*.PININFO defaultValueC<1>:I defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I 
*.PININFO rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O 
*.PININFO dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O 
*.PININFO dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O 
*.PININFO dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O 
*.PININFO dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O 
*.PININFO dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O 
*.PININFO dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN18_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 FE_OFN55_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 FE_OFN69_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 FE_OFN69_busRstInBufC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 FE_OFN69_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 FE_OFN69_busRstInBufC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> FE_OFN55_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> FE_OFN69_busRstInBufC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> FE_OFN69_busRstInBufC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> FE_OFN69_busRstInBufC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> FE_OFN69_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 FE_OFN424_regWeB_17 dataInB<5> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 FE_OFN424_regWeB_17 dataInB<4> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB FE_PHN1973_pixelConfigIntB_136 memB<0> n_19 
+ FE_OFN424_regWeB_17 dataInB<0> VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 FE_OFN424_regWeB_17 dataInB<6> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 FE_OFN424_regWeB_17 dataInB<2> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB FE_PHN2135_pixelConfigIntB_137 memB<1> n_21 
+ FE_OFN424_regWeB_17 dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN1955_pixelConfigIntB_143 memB<7> n_29 
+ FE_OFN424_regWeB_17 dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 FE_OFN424_regWeB_17 dataInB<3> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC FE_PHN2078_pixelConfigIntC_140 memC<4> n_14 loadC 
+ dataInC<4> VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC FE_PHN1947_pixelConfigIntC_136 memC<0> n_3 loadC 
+ dataInC<0> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemVoterC FE_OFN208_memB_4 FE_OFN1077_n FE_OFN210_memC_1 FE_OFN211_memC_0 
+ FE_OFN900_memA_0 FE_OFN923_memA_4 FE_OFN1043_n FE_OFN916_memB_3 FE_OFN1078_n 
+ FE_OFN207_memB_7 FE_OFN1157_memB_0 FE_OFN1247_memB_6 FE_OFN1248_memB_2 
+ FE_OFN1079_n FE_OFN1076_n VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> 
+ memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> memB<2> 
+ memB<1> memB<0> FE_OFN929_memC_7 memC<6> memC<5> memC<4> memC<3> memC<2> 
+ memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> tmrErrorC / majorityVoter_WIDTH8_318
XmemVoterB FE_OFN1079_n FE_OFN1077_n FE_OFN900_memA_0 FE_OFN923_memA_4 
+ FE_OFN1043_n FE_OFN1078_n memB<7> FE_OFN1157_memB_0 FE_OFN208_memB_4 
+ FE_OFN916_memB_3 FE_OFN1076_n FE_OFN1247_memB_6 VDD VSS memA<7> memA<6> 
+ memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> FE_OFN207_memB_7 memB<6> 
+ memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> FE_OFN929_memC_7 memC<6> 
+ memC<5> memC<4> memC<3> memC<2> FE_OFN210_memC_1 FE_OFN211_memC_0 
+ dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> 
+ dataOutB<1> dataOutB<0> tmrErrorB / majorityVoter_WIDTH8_319
XmemVoterA FE_OFN208_memB_4 FE_OFN900_memA_0 FE_OFN923_memA_4 memB<4> 
+ FE_OFN916_memB_3 FE_OFN1077_n FE_OFN1078_n FE_OFN1157_memB_0 
+ FE_OFN1247_memB_6 FE_OFN1248_memB_2 FE_OFN1079_n FE_OFN1076_n VDD VSS 
+ memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> FE_OFN1043_n memB<3> memB<2> memB<1> memB<0> 
+ FE_OFN929_memC_7 memC<6> memC<5> memC<4> memC<3> memC<2> FE_OFN210_memC_1 
+ FE_OFN211_memC_0 dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> tmrErrorA / majorityVoter_WIDTH8_320
XFE_OFC929_memC_7 memC<7> VDD VSS FE_OFN929_memC_7 / BUFFD1
XFE_OFC923_memA_4 memA<4> VDD VSS FE_OFN923_memA_4 / BUFFD1
XFE_OFC900_memA_0 memA<0> VDD VSS FE_OFN900_memA_0 / BUFFD1
XFE_OFC211_memC_0 memC<0> VDD VSS FE_OFN211_memC_0 / BUFFD1
XFE_OFC210_memC_1 memC<1> VDD VSS FE_OFN210_memC_1 / BUFFD1
XFE_OFC424_regWeB_17 loadB VDD VSS FE_OFN424_regWeB_17 / BUFFD2
XFE_OFC1512_memB_3 FE_OFN916_memB_3 VDD VSS FE_OFN1076_n / INVD1
XFE_OFC1507_memB_7 memB<7> VDD VSS FE_OFN207_memB_7 / INVD1
XFE_OFC1400_memB_6 memB<6> VDD VSS FE_OFN1247_memB_6 / INVD1
XFE_OFC1289_memB_1 memB<1> VDD VSS FE_OFN1077_n / INVD1
XFE_OFC1133_memB_1 FE_OFN1077_n VDD VSS FE_OFN1078_n / INVD1
XFE_OFC1221_memB_0 memB<0> VDD VSS FE_OFN1157_memB_0 / CKND2
XFE_OFC1510_memB_3 memB<3> VDD VSS FE_OFN916_memB_3 / CKND1
XFE_OFC1508_memB_7 FE_OFN207_memB_7 VDD VSS FE_OFN1079_n / CKND1
XFE_OFC1506_memB_4 FE_OFN1043_n VDD VSS FE_OFN208_memB_4 / CKND1
XFE_OFC1505_memB_4 memB<4> VDD VSS FE_OFN1043_n / CKND1
XFE_OFC1402_memB_2 memB<2> VDD VSS FE_OFN1248_memB_2 / CKND1
XFE_PHC2135_pixelConfigIntB_137 dataOutB<1> VDD VSS 
+ FE_PHN2135_pixelConfigIntB_137 / DEL0
XFE_PHC2078_pixelConfigIntC_140 dataOutC<4> VDD VSS 
+ FE_PHN2078_pixelConfigIntC_140 / DEL0
XFE_PHC1973_pixelConfigIntB_136 dataOutB<0> VDD VSS 
+ FE_PHN1973_pixelConfigIntB_136 / DEL0
XFE_PHC1955_pixelConfigIntB_143 dataOutB<7> VDD VSS 
+ FE_PHN1955_pixelConfigIntB_143 / DEL0
XFE_PHC1947_pixelConfigIntC_136 dataOutC<0> VDD VSS 
+ FE_PHN1947_pixelConfigIntC_136 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_321
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_321 FE_OFN172_memB_6 FE_OFN177_memB_3 
+ FE_OFN179_memC_6 FE_OFN205_memB_3 FE_OFN466_n FE_OFN468_n FE_OFN469_n 
+ FE_OFN671_memB_5 FE_OFN674_memB_0 FE_OFN677_memB_2 FE_OFN888_memB_7 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN172_memB_6:I FE_OFN177_memB_3:I FE_OFN179_memC_6:I 
*.PININFO FE_OFN205_memB_3:I FE_OFN466_n:I FE_OFN468_n:I FE_OFN469_n:I 
*.PININFO FE_OFN671_memB_5:I FE_OFN674_memB_0:I FE_OFN677_memB_2:I 
*.PININFO FE_OFN888_memB_7:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1503_memC_6 FE_OFN179_memC_6 VDD VSS FE_RN_1 / CKND1
Xg2335 FE_PHN2029_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN1954_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2186_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2382_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2094_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN1989_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2174_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2035_n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN677_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN677_memB_2 inC<2> FE_OFN674_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN469_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN674_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN671_memB_5 inC<5> FE_OFN888_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN674_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN674_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> FE_OFN172_memB_6 inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN468_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN177_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN179_memC_6 inB<6> FE_OFN671_memB_5 inC<5> FE_OFN888_memB_7 inC<7> 
+ VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN205_memB_3 inA<3> FE_OFN671_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 n_4 inC<1> FE_OFN677_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 FE_RN_1 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN671_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN205_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_OFC1496_memB_6 inB<6> VDD VSS n_6 / INVD1
XFE_PHC2382_n_32 n_32 VDD VSS FE_PHN2382_n_32 / DEL0
XFE_PHC2186_n_33 n_33 VDD VSS FE_PHN2186_n_33 / DEL0
XFE_PHC2174_n_21 n_21 VDD VSS FE_PHN2174_n_21 / DEL0
XFE_PHC2094_n_26 n_26 VDD VSS FE_PHN2094_n_26 / DEL0
XFE_PHC2035_n_20 n_20 VDD VSS FE_PHN2035_n_20 / DEL0
XFE_PHC2029_n_37 n_37 VDD VSS FE_PHN2029_n_37 / DEL0
XFE_PHC1989_n_22 n_22 VDD VSS FE_PHN1989_n_22 / DEL0
XFE_PHC1954_n_36 n_36 VDD VSS FE_PHN1954_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_322
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_322 FE_OFN173_memB_6 FE_OFN174_memB_4 
+ FE_OFN176_memB_3 FE_OFN180_memC_6 FE_OFN467_n FE_OFN470_n FE_OFN670_memB_5 
+ FE_OFN673_memB_0 FE_OFN676_memB_2 FE_OFN887_memB_7 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN173_memB_6:I FE_OFN174_memB_4:I FE_OFN176_memB_3:I 
*.PININFO FE_OFN180_memC_6:I FE_OFN467_n:I FE_OFN470_n:I FE_OFN670_memB_5:I 
*.PININFO FE_OFN673_memB_0:I FE_OFN676_memB_2:I FE_OFN887_memB_7:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1504_memC_6 FE_OFN180_memC_6 VDD VSS FE_RN_1 / CKND1
Xg2335 FE_PHN2130_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2142_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2152_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2375_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2085_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN1988_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2250_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2065_n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN676_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN676_memB_2 inC<2> FE_OFN673_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN470_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN673_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN670_memB_5 inC<5> FE_OFN887_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN673_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN673_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> FE_OFN173_memB_6 inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN174_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN180_memC_6 inB<6> FE_OFN670_memB_5 inC<5> FE_OFN887_memB_7 inC<7> 
+ VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN176_memB_3 inA<3> FE_OFN670_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 n_4 inC<1> FE_OFN676_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 FE_RN_1 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN670_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN176_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_OFC1497_memB_6 inB<6> VDD VSS n_6 / INVD1
XFE_PHC2375_n_32 n_32 VDD VSS FE_PHN2375_n_32 / DEL0
XFE_PHC2250_n_21 n_21 VDD VSS FE_PHN2250_n_21 / DEL0
XFE_PHC2152_n_33 n_33 VDD VSS FE_PHN2152_n_33 / DEL0
XFE_PHC2142_n_36 n_36 VDD VSS FE_PHN2142_n_36 / DEL0
XFE_PHC2130_n_37 n_37 VDD VSS FE_PHN2130_n_37 / DEL0
XFE_PHC2085_n_26 n_26 VDD VSS FE_PHN2085_n_26 / DEL0
XFE_PHC2065_n_20 n_20 VDD VSS FE_PHN2065_n_20 / DEL0
XFE_PHC1988_n_22 n_22 VDD VSS FE_PHN1988_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_323
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_323 FE_OFN171_memB_6 FE_OFN175_memB_4 
+ FE_OFN178_memC_6 FE_OFN471_n FE_OFN669_memB_5 FE_OFN672_memB_0 
+ FE_OFN675_memB_2 FE_OFN991_memB_6 FE_OFN992_memB_3 FE_OFN993_memB_3 
+ FE_OFN1246_memB_7 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN171_memB_6:I FE_OFN175_memB_4:I FE_OFN178_memC_6:I 
*.PININFO FE_OFN471_n:I FE_OFN669_memB_5:I FE_OFN672_memB_0:I 
*.PININFO FE_OFN675_memB_2:I FE_OFN991_memB_6:I FE_OFN992_memB_3:I 
*.PININFO FE_OFN993_memB_3:I FE_OFN1246_memB_7:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2017_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2098_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN675_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 inB<6> inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN675_memB_2 inC<2> FE_OFN672_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN471_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN672_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN669_memB_5 inC<5> FE_OFN1246_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN672_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN672_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> FE_OFN171_memB_6 FE_OFN178_memC_6 VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN175_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN993_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 inC<6> FE_OFN991_memB_6 FE_OFN669_memB_5 inC<5> FE_OFN1246_memB_7 
+ inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN992_memB_3 inA<3> FE_OFN669_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 n_4 inC<1> FE_OFN675_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 inB<6> FE_OFN178_memC_6 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN669_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN992_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2098_n_21 n_21 VDD VSS FE_PHN2098_n_21 / DEL0
XFE_PHC2017_n_36 n_36 VDD VSS FE_PHN2017_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_386
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_386 FE_OFN52_busRstInBufB FE_OFN68_busRstInBufC VDD VSS 
+ clkA clkB clkC clkC_clone1 dataInA<7> dataInA<6> dataInA<5> dataInA<4> 
+ dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> 
+ dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> 
+ dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> 
+ dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> 
+ dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> 
+ dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> 
+ dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ defaultValueA<7> defaultValueA<6> defaultValueA<5> defaultValueA<4> 
+ defaultValueA<3> defaultValueA<2> defaultValueA<1> defaultValueA<0> 
+ defaultValueB<7> defaultValueB<6> defaultValueB<5> defaultValueB<4> 
+ defaultValueB<3> defaultValueB<2> defaultValueB<1> defaultValueB<0> 
+ defaultValueC<7> defaultValueC<6> defaultValueC<5> defaultValueC<4> 
+ defaultValueC<3> defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA 
+ loadB loadC rstA rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN52_busRstInBufB:I FE_OFN68_busRstInBufC:I clkA:I clkB:I clkC:I 
*.PININFO clkC_clone1:I dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I 
*.PININFO dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I 
*.PININFO dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I 
*.PININFO dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I 
*.PININFO dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 FE_OFN52_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 FE_OFN52_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 FE_OFN52_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 FE_OFN52_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 FE_OFN52_busRstInBufB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 FE_OFN68_busRstInBufC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 FE_OFN68_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 FE_OFN68_busRstInBufC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 FE_OFN68_busRstInBufC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> FE_OFN52_busRstInBufB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> FE_OFN52_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> FE_OFN52_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> FE_OFN52_busRstInBufB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> FE_OFN52_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> FE_OFN68_busRstInBufC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> FE_OFN68_busRstInBufC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> FE_OFN68_busRstInBufC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> FE_OFN68_busRstInBufC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[4] n_43 clkA FE_PHN1952_pixelConfigIntA_132 memA<4> n_46 loadA 
+ dataInA<4> VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA FE_PHN1929_pixelConfigIntA_128 memA<0> n_35 loadA 
+ dataInA<0> VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA FE_PHN1932_pixelConfigIntA_134 memA<6> n_47 loadA 
+ dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA FE_PHN1998_pixelConfigIntA_129 memA<1> n_37 loadA 
+ dataInA<1> VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA FE_PHN2234_pixelConfigIntA_135 memA<7> n_45 loadA 
+ dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 FE_OFN426_regWeB_16 dataInB<5> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 FE_OFN426_regWeB_16 dataInB<4> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 FE_OFN426_regWeB_16 dataInB<0> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 FE_OFN426_regWeB_16 dataInB<6> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 FE_OFN426_regWeB_16 dataInB<2> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 FE_OFN426_regWeB_16 dataInB<1> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 FE_OFN426_regWeB_16 dataInB<7> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 FE_OFN426_regWeB_16 dataInB<3> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC_clone1 dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD 
+ VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC_clone1 dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD 
+ VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC_clone1 dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS 
+ / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[5] n_44 clkA FE_PHN1951_pixelConfigIntA_133 memA<5> n_32 loadA 
+ dataInA<5> VDD VSS / SDFCSNQD2
XmemC_reg[5] n_12 clkC_clone1 dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS 
+ / SDFCSNQD2
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD2
XmemVoterC memB<6> FE_OFN1304_memB_3 FE_OFN206_memC_6 FE_OFN205_memB_3 
+ FE_OFN1073_n memB<4> FE_OFN1075_n FE_OFN1154_memB_5 FE_OFN1155_memB_0 
+ FE_OFN1156_memB_2 FE_OFN1246_memB_7 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> memB<7> FE_OFN1303_memB_6 memB<5> 
+ FE_OFN1074_n memB<3> memB<2> memB<1> memB<0> FE_OFN1690_memC_7 memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutC<7> dataOutC<6> 
+ dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ tmrErrorC / majorityVoter_WIDTH8_321
XmemVoterB memB<6> memB<4> FE_OFN205_memB_3 FE_OFN206_memC_6 FE_OFN1073_n 
+ FE_OFN1075_n FE_OFN1154_memB_5 FE_OFN1155_memB_0 FE_OFN1156_memB_2 
+ FE_OFN1246_memB_7 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> memB<7> FE_OFN1303_memB_6 memB<5> FE_OFN1074_n memB<3> 
+ memB<2> memB<1> memB<0> FE_OFN1690_memC_7 memC<6> memC<5> memC<4> memC<3> 
+ memC<2> memC<1> memC<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> 
+ dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> tmrErrorB / 
+ majorityVoter_WIDTH8_322
XmemVoterA memB<6> memB<4> memC<6> FE_OFN1075_n FE_OFN1154_memB_5 
+ FE_OFN1155_memB_0 FE_OFN1156_memB_2 FE_OFN1303_memB_6 FE_OFN205_memB_3 
+ FE_OFN1304_memB_3 FE_OFN1246_memB_7 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> memB<7> FE_OFN904_memB_6 memB<5> 
+ FE_OFN1074_n memB<3> memB<2> memB<1> memB<0> FE_OFN1690_memC_7 
+ FE_OFN206_memC_6 memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> tmrErrorA / majorityVoter_WIDTH8_323
XFE_OFC1501_memB_3 FE_OFN205_memB_3 VDD VSS FE_OFN1304_memB_3 / CKND1
XFE_OFC1500_memB_3 memB<3> VDD VSS FE_OFN205_memB_3 / CKND1
XFE_OFC1494_memB_6 memB<6> VDD VSS FE_OFN904_memB_6 / CKND1
XFE_OFC1399_memB_7 memB<7> VDD VSS FE_OFN1246_memB_7 / CKND1
XFE_OFC1129_memB_4 FE_OFN1074_n VDD VSS FE_OFN1075_n / CKND1
XFE_OFC425_regWeB_16 loadB VDD VSS FE_OFN425_regWeB_16 / CKND1
XFE_OFC1219_memB_0 memB<0> VDD VSS FE_OFN1155_memB_0 / CKND2
XFE_OFC1218_memB_5 memB<5> VDD VSS FE_OFN1154_memB_5 / CKND2
XFE_OFC426_regWeB_16 FE_OFN425_regWeB_16 VDD VSS FE_OFN426_regWeB_16 / CKND2
XFE_OFC1502_memC_6 memC<6> VDD VSS FE_OFN206_memC_6 / INVD1
XFE_OFC1495_memB_6 FE_OFN904_memB_6 VDD VSS FE_OFN1303_memB_6 / INVD1
XFE_OFC1288_memB_4 memB<4> VDD VSS FE_OFN1074_n / INVD1
XFE_OFC1220_memB_2 memB<2> VDD VSS FE_OFN1156_memB_2 / INVD1
XFE_OFC1914_memC_7 memC<7> VDD VSS FE_OFN1690_memC_7 / BUFFD1
XFE_PHC2234_pixelConfigIntA_135 dataOutA<7> VDD VSS 
+ FE_PHN2234_pixelConfigIntA_135 / DEL0
XFE_PHC1998_pixelConfigIntA_129 dataOutA<1> VDD VSS 
+ FE_PHN1998_pixelConfigIntA_129 / DEL0
XFE_PHC1952_pixelConfigIntA_132 dataOutA<4> VDD VSS 
+ FE_PHN1952_pixelConfigIntA_132 / DEL0
XFE_PHC1951_pixelConfigIntA_133 dataOutA<5> VDD VSS 
+ FE_PHN1951_pixelConfigIntA_133 / DEL0
XFE_PHC1932_pixelConfigIntA_134 dataOutA<6> VDD VSS 
+ FE_PHN1932_pixelConfigIntA_134 / DEL0
XFE_PHC1929_pixelConfigIntA_128 dataOutA<0> VDD VSS 
+ FE_PHN1929_pixelConfigIntA_128 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_324
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_324 FE_OFN163_memA_4 FE_OFN166_memB_7 
+ FE_OFN169_memB_4 FE_OFN170_memC_7 FE_OFN391_n FE_OFN465_n FE_OFN665_memB_5 
+ FE_OFN668_memB_2 FE_OFN762_memB_1 FE_OFN884_memB_0 FE_OFN886_memC_6 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ tmrErr
*.PININFO FE_OFN163_memA_4:I FE_OFN166_memB_7:I FE_OFN169_memB_4:I 
*.PININFO FE_OFN170_memC_7:I FE_OFN391_n:I FE_OFN465_n:I FE_OFN665_memB_5:I 
*.PININFO FE_OFN668_memB_2:I FE_OFN762_memB_1:I FE_OFN884_memB_0:I 
*.PININFO FE_OFN886_memC_6:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2242_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN1969_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2117_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2020_n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2360 inA<7> FE_OFN166_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN762_memB_1 VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN668_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN668_memB_2 inC<2> FE_OFN884_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN884_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN665_memB_5 inC<5> inB<7> FE_OFN170_memC_7 VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN884_memB_0 inA<0> FE_OFN391_n FE_OFN163_memA_4 VDD VSS n_16 / 
+ OAI22D1
Xg2356 FE_OFN884_memB_0 inA<0> FE_OFN391_n FE_OFN163_memA_4 VDD VSS n_18 / 
+ AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p2 FE_OFN762_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN465_n inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN886_memC_6 inB<6> FE_OFN665_memB_5 inC<5> inB<7> FE_OFN170_memC_7 
+ VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> FE_OFN665_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 inB<1> inC<1> FE_OFN668_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN665_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2242_n_37 n_37 VDD VSS FE_PHN2242_n_37 / DEL0
XFE_PHC2117_n_26 n_26 VDD VSS FE_PHN2117_n_26 / DEL0
XFE_PHC2020_n_22 n_22 VDD VSS FE_PHN2020_n_22 / DEL0
XFE_PHC1969_n_32 n_32 VDD VSS FE_PHN1969_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_325
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_325 FE_OFN162_memA_4 FE_OFN165_memB_7 
+ FE_OFN167_memB_4 FE_OFN343_memB_1 FE_OFN389_n FE_OFN664_memB_5 
+ FE_OFN667_memB_2 FE_OFN885_memC_6 FE_OFN989_memB_7 FE_OFN1244_memB_0 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ tmrErr
*.PININFO FE_OFN162_memA_4:I FE_OFN165_memB_7:I FE_OFN167_memB_4:I 
*.PININFO FE_OFN343_memB_1:I FE_OFN389_n:I FE_OFN664_memB_5:I 
*.PININFO FE_OFN667_memB_2:I FE_OFN885_memC_6:I FE_OFN989_memB_7:I 
*.PININFO FE_OFN1244_memB_0:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2316_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2254_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2639_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2258_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2631_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2360 inA<7> FE_OFN989_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN667_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN667_memB_2 inC<2> FE_OFN1244_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN389_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN1244_memB_0 inC<0> FE_OFN343_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN664_memB_5 inC<5> FE_OFN165_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN1244_memB_0 inA<0> inB<4> FE_OFN162_memA_4 VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN1244_memB_0 inA<0> inB<4> FE_OFN162_memA_4 VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p2 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN389_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN885_memC_6 inB<6> FE_OFN664_memB_5 inC<5> FE_OFN165_memB_7 inC<7> 
+ VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> FE_OFN664_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN343_memB_1 inC<1> FE_OFN667_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN664_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2639_n_33 n_33 VDD VSS FE_PHN2639_n_33 / DEL0
XFE_PHC2631_n_21 n_21 VDD VSS FE_PHN2631_n_21 / DEL0
XFE_PHC2316_n_37 n_37 VDD VSS FE_PHN2316_n_37 / DEL0
XFE_PHC2258_n_22 n_22 VDD VSS FE_PHN2258_n_22 / DEL0
XFE_PHC2254_n_36 n_36 VDD VSS FE_PHN2254_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_326
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_326 FE_OFN164_memA_4 FE_OFN168_memB_4 FE_OFN390_n 
+ FE_OFN464_n FE_OFN663_memB_5 FE_OFN666_memB_2 FE_OFN761_memB_1 
+ FE_OFN883_memB_0 FE_OFN990_memB_7 FE_OFN1245_memC_6 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 tmrErr
*.PININFO FE_OFN164_memA_4:I FE_OFN168_memB_4:I FE_OFN390_n:I FE_OFN464_n:I 
*.PININFO FE_OFN663_memB_5:I FE_OFN666_memB_2:I FE_OFN761_memB_1:I 
*.PININFO FE_OFN883_memB_0:I FE_OFN990_memB_7:I FE_OFN1245_memC_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2280_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2121_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2598_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN1968_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2082_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2103_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2577_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2360 inA<7> FE_OFN464_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN761_memB_1 VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN666_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN666_memB_2 inC<2> FE_OFN883_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN390_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN883_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN663_memB_5 inC<5> FE_OFN990_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN883_memB_0 inA<0> inB<4> FE_OFN164_memA_4 VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN883_memB_0 inA<0> inB<4> FE_OFN164_memA_4 VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p2 FE_OFN761_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN390_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN1245_memC_6 inB<6> FE_OFN663_memB_5 inC<5> FE_OFN990_memB_7 
+ inC<7> VDD VSS n_27 / AOI222D1
Xg2332 n_7 inA<3> FE_OFN663_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 inB<1> inC<1> FE_OFN666_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN663_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2598_n_33 n_33 VDD VSS FE_PHN2598_n_33 / DEL0
XFE_PHC2577_n_21 n_21 VDD VSS FE_PHN2577_n_21 / DEL0
XFE_PHC2280_n_37 n_37 VDD VSS FE_PHN2280_n_37 / DEL0
XFE_PHC2121_n_36 n_36 VDD VSS FE_PHN2121_n_36 / DEL0
XFE_PHC2103_n_22 n_22 VDD VSS FE_PHN2103_n_22 / DEL0
XFE_PHC2082_n_26 n_26 VDD VSS FE_PHN2082_n_26 / DEL0
XFE_PHC1968_n_32 n_32 VDD VSS FE_PHN1968_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_387
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_387 FE_OFN43_busRstInBufB FE_OFN51_busRstInBufB VDD VSS 
+ clkA clkB clkC dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> 
+ dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> 
+ dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> 
+ dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> 
+ defaultValueA<6> defaultValueA<5> defaultValueA<4> defaultValueA<3> 
+ defaultValueA<2> defaultValueA<1> defaultValueA<0> defaultValueB<7> 
+ defaultValueB<6> defaultValueB<5> defaultValueB<4> defaultValueB<3> 
+ defaultValueB<2> defaultValueB<1> defaultValueB<0> defaultValueC<7> 
+ defaultValueC<6> defaultValueC<5> defaultValueC<4> defaultValueC<3> 
+ defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA 
+ rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN43_busRstInBufB:I FE_OFN51_busRstInBufB:I clkA:I clkB:I clkC:I 
*.PININFO dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I 
*.PININFO dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I 
*.PININFO dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I 
*.PININFO dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I 
*.PININFO dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> FE_OFN51_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN1999_pixelConfigIntA_125 memA<5> n_32 loadA 
+ dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB FE_PHN2059_pixelConfigIntB_125 memB<5> n_16 loadB 
+ dataInB<5> VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB FE_PHN1993_pixelConfigIntB_124 memB<4> n_30 loadB 
+ dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN1939_pixelConfigIntB_127 memB<7> n_29 loadB 
+ dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC FE_PHN2048_pixelConfigIntC_125 memC<5> n_0 loadC 
+ dataInC<5> VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC FE_PHN2194_pixelConfigIntC_122 memC<2> n_4 loadC 
+ dataInC<2> VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC FE_PHN2579_pixelConfigIntC_121 memC<1> n_5 loadC 
+ dataInC<1> VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC FE_PHN2564_pixelConfigIntC_123 memC<3> n_1 loadC 
+ dataInC<3> VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD2
XmemVoterC FE_OFN198_memA_4 FE_OFN1072_n FE_OFN200_memB_4 FE_OFN201_memC_7 
+ FE_OFN1042_n memB<7> FE_OFN1152_memB_5 FE_OFN1153_memB_2 FE_OFN1187_memB_1 
+ FE_OFN1244_memB_0 FE_OFN1245_memC_6 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> FE_OFN1302_memB_7 memB<6> memB<5> memB<4> 
+ memB<3> memB<2> FE_OFN925_memB_1 memB<0> memC<7> memC<6> memC<5> memC<4> 
+ memC<3> memC<2> memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ FE_PHN1876_memC_3 FE_PHN1886_memA_1 tmrErrorC / majorityVoter_WIDTH8_324
XmemVoterB FE_OFN198_memA_4 FE_OFN199_memB_7 FE_OFN200_memB_4 FE_OFN925_memB_1 
+ memB<4> FE_OFN1152_memB_5 FE_OFN1153_memB_2 FE_OFN1245_memC_6 FE_OFN1072_n 
+ FE_OFN1244_memB_0 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> memB<7> memB<6> memB<5> FE_OFN1042_n memB<3> memB<2> 
+ FE_OFN1187_memB_1 memB<0> FE_OFN201_memC_7 memC<6> memC<5> memC<4> memC<3> 
+ memC<2> memC<1> memC<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> 
+ dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1876_memC_3 
+ FE_PHN1886_memA_1 tmrErrorB / majorityVoter_WIDTH8_325
XmemVoterA FE_OFN198_memA_4 FE_OFN200_memB_4 memB<4> FE_OFN1072_n 
+ FE_OFN1152_memB_5 FE_OFN1153_memB_2 FE_OFN1187_memB_1 FE_OFN1244_memB_0 
+ FE_OFN1302_memB_7 FE_OFN1245_memC_6 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> FE_OFN1042_n memB<3> 
+ memB<2> FE_OFN925_memB_1 memB<0> FE_OFN201_memC_7 memC<6> memC<5> memC<4> 
+ memC<3> memC<2> memC<1> memC<0> dataOutA<7> dataOutA<6> dataOutA<5> 
+ dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ FE_PHN1876_memC_3 FE_PHN1886_memA_1 tmrErrorA / majorityVoter_WIDTH8_326
XFE_OFC201_memC_7 memC<7> VDD VSS FE_OFN201_memC_7 / BUFFD1
XFE_OFC198_memA_4 memA<4> VDD VSS FE_OFN198_memA_4 / BUFFD1
XFE_OFC1216_memB_5 memB<5> VDD VSS FE_OFN1152_memB_5 / CKND2
XFE_OFC1396_memC_6 memC<6> VDD VSS FE_OFN1245_memC_6 / INVD1
XFE_OFC1394_memB_0 memB<0> VDD VSS FE_OFN1244_memB_0 / INVD1
XFE_OFC1287_memB_1 FE_OFN925_memB_1 VDD VSS FE_OFN1187_memB_1 / INVD1
XFE_OFC1285_memB_1 memB<1> VDD VSS FE_OFN925_memB_1 / INVD1
XFE_OFC1284_memB_4 memB<4> VDD VSS FE_OFN1042_n / INVD1
XFE_OFC1217_memB_2 memB<2> VDD VSS FE_OFN1153_memB_2 / INVD1
XFE_OFC1493_memB_7 FE_OFN1072_n VDD VSS FE_OFN1302_memB_7 / CKND1
XFE_OFC1492_memB_7 FE_OFN199_memB_7 VDD VSS FE_OFN1072_n / CKND1
XFE_OFC1491_memB_7 memB<7> VDD VSS FE_OFN199_memB_7 / CKND1
XFE_PHC2579_pixelConfigIntC_121 dataOutC<1> VDD VSS 
+ FE_PHN2579_pixelConfigIntC_121 / DEL0
XFE_PHC2564_pixelConfigIntC_123 dataOutC<3> VDD VSS 
+ FE_PHN2564_pixelConfigIntC_123 / DEL0
XFE_PHC2194_pixelConfigIntC_122 dataOutC<2> VDD VSS 
+ FE_PHN2194_pixelConfigIntC_122 / DEL0
XFE_PHC2059_pixelConfigIntB_125 dataOutB<5> VDD VSS 
+ FE_PHN2059_pixelConfigIntB_125 / DEL0
XFE_PHC2048_pixelConfigIntC_125 dataOutC<5> VDD VSS 
+ FE_PHN2048_pixelConfigIntC_125 / DEL0
XFE_PHC1999_pixelConfigIntA_125 dataOutA<5> VDD VSS 
+ FE_PHN1999_pixelConfigIntA_125 / DEL0
XFE_PHC1993_pixelConfigIntB_124 dataOutB<4> VDD VSS 
+ FE_PHN1993_pixelConfigIntB_124 / DEL0
XFE_PHC1939_pixelConfigIntB_127 dataOutB<7> VDD VSS 
+ FE_PHN1939_pixelConfigIntB_127 / DEL0
XFE_PHC1886_memA_1 memA<1> VDD VSS FE_PHN1886_memA_1 / DEL0
XFE_PHC1876_memC_3 memC<3> VDD VSS FE_PHN1876_memC_3 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_327
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_327 FE_OFN195_memB_6 FE_OFN659_memB_5 
+ FE_OFN662_memB_2 FE_OFN880_memB_7 FE_OFN882_memB_3 FE_OFN1030_memB_1 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ tmrErr
*.PININFO FE_OFN195_memB_6:I FE_OFN659_memB_5:I FE_OFN662_memB_2:I 
*.PININFO FE_OFN880_memB_7:I FE_OFN882_memB_3:I FE_OFN1030_memB_1:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2336 FE_PHN2169_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2593_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2243_n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2621_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2262_n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2372 inB<4> VDD VSS n_2 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> FE_OFN880_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN1030_memB_1 VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN662_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN195_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN662_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN659_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p1 FE_OFN1030_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN880_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p2 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN659_memB_5 inC<5> inB<7> inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN882_memB_3 inA<3> FE_OFN659_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 n_4 inC<1> FE_OFN662_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN195_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN659_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN882_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2335 FE_PHN2267_n_37 VDD VSS out<6> / CKND2
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D2
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2621_n_21 n_21 VDD VSS FE_PHN2621_n_21 / DEL0
XFE_PHC2593_n_33 n_33 VDD VSS FE_PHN2593_n_33 / DEL0
XFE_PHC2267_n_37 n_37 VDD VSS FE_PHN2267_n_37 / DEL0
XFE_PHC2262_n_20 n_20 VDD VSS FE_PHN2262_n_20 / DEL0
XFE_PHC2243_n_32 n_32 VDD VSS FE_PHN2243_n_32 / DEL0
XFE_PHC2169_n_36 n_36 VDD VSS FE_PHN2169_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_328
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_328 FE_OFN158_memA_5 FE_OFN658_memB_5 
+ FE_OFN661_memB_2 FE_OFN760_memB_6 FE_OFN879_memB_7 FE_OFN881_memB_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ tmrErr
*.PININFO FE_OFN158_memA_5:I FE_OFN658_memB_5:I FE_OFN661_memB_2:I 
*.PININFO FE_OFN760_memB_6:I FE_OFN879_memB_7:I FE_OFN881_memB_3:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1283_memB_6 FE_OFN760_memB_6 VDD VSS FE_OFN1186_memB_6 / CKND1
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2069_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2640_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2465_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2656_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2372 inB<4> VDD VSS n_2 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> FE_OFN879_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN661_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN760_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN661_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN658_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p1 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN879_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p2 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 FE_OFN1186_memB_6 FE_OFN658_memB_5 inC<5> inB<7> inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332 FE_OFN881_memB_3 inA<3> FE_OFN658_memB_5 FE_OFN158_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN661_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN760_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN158_memA_5 FE_OFN658_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN881_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2656_n_21 n_21 VDD VSS FE_PHN2656_n_21 / DEL0
XFE_PHC2640_n_33 n_33 VDD VSS FE_PHN2640_n_33 / DEL0
XFE_PHC2465_n_22 n_22 VDD VSS FE_PHN2465_n_22 / DEL0
XFE_PHC2069_n_36 n_36 VDD VSS FE_PHN2069_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_329
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_329 FE_OFN159_memA_5 FE_OFN160_memB_6 
+ FE_OFN161_memC_7 FE_OFN657_memB_5 FE_OFN660_memB_2 FE_OFN878_memB_7 
+ FE_OFN1243_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 tmrErr
*.PININFO FE_OFN159_memA_5:I FE_OFN160_memB_6:I FE_OFN161_memC_7:I 
*.PININFO FE_OFN657_memB_5:I FE_OFN660_memB_2:I FE_OFN878_memB_7:I 
*.PININFO FE_OFN1243_memB_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2246_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2190_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2584_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2217_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2447_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2351 FE_PHN1948_n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2372 inB<4> VDD VSS n_2 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> FE_OFN878_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN660_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN160_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN660_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN657_memB_5 inC<5> inB<7> FE_OFN161_memC_7 VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> n_2 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 inA<0> n_2 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 p1 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN878_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> p2 VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2350 FE_PHN2678_n_21 VDD VSS out<3> / CKND2
Xg2347 n_3 inB<6> FE_OFN657_memB_5 inC<5> inB<7> FE_OFN161_memC_7 VDD VSS n_27 
+ / AOI222D1
Xg2332 FE_OFN1243_memB_3 inA<3> FE_OFN657_memB_5 FE_OFN159_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN660_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN160_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN657_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN1243_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2678_n_21 n_21 VDD VSS FE_PHN2678_n_21 / DEL0
XFE_PHC2584_n_33 n_33 VDD VSS FE_PHN2584_n_33 / DEL0
XFE_PHC2447_n_26 n_26 VDD VSS FE_PHN2447_n_26 / DEL0
XFE_PHC2246_n_37 n_37 VDD VSS FE_PHN2246_n_37 / DEL0
XFE_PHC2217_n_32 n_32 VDD VSS FE_PHN2217_n_32 / DEL0
XFE_PHC2190_n_36 n_36 VDD VSS FE_PHN2190_n_36 / DEL0
XFE_PHC1948_n_20 n_20 VDD VSS FE_PHN1948_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_388
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_388 FE_OFN3_busRstInBufA FE_OFN34_busRstInBufB 
+ FE_OFN37_busRstInBufB FE_OFN77_busRstInBufC FE_OFN1015_FE_OFN39_busRstInBufC 
+ FE_OFN1017_FE_OFN39_busRstInBufC VDD VSS clkA clkB clkC dataInA<7> 
+ dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> 
+ dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> 
+ dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> 
+ dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> 
+ dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> 
+ dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> 
+ dataOutC<1> dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO FE_OFN3_busRstInBufA:I FE_OFN34_busRstInBufB:I 
*.PININFO FE_OFN37_busRstInBufB:I FE_OFN77_busRstInBufC:I 
*.PININFO FE_OFN1015_FE_OFN39_busRstInBufC:I 
*.PININFO FE_OFN1017_FE_OFN39_busRstInBufC:I clkA:I clkB:I clkC:I dataInA<7>:I 
*.PININFO dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I 
*.PININFO dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I 
*.PININFO dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I 
*.PININFO dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I 
*.PININFO dataInC<2>:I dataInC<1>:I dataInC<0>:I defaultValueA<7>:I 
*.PININFO defaultValueA<6>:I defaultValueA<5>:I defaultValueA<4>:I 
*.PININFO defaultValueA<3>:I defaultValueA<2>:I defaultValueA<1>:I 
*.PININFO defaultValueA<0>:I defaultValueB<7>:I defaultValueB<6>:I 
*.PININFO defaultValueB<5>:I defaultValueB<4>:I defaultValueB<3>:I 
*.PININFO defaultValueB<2>:I defaultValueB<1>:I defaultValueB<0>:I 
*.PININFO defaultValueC<7>:I defaultValueC<6>:I defaultValueC<5>:I 
*.PININFO defaultValueC<4>:I defaultValueC<3>:I defaultValueC<2>:I 
*.PININFO defaultValueC<1>:I defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I 
*.PININFO rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O 
*.PININFO dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O 
*.PININFO dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O 
*.PININFO dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O 
*.PININFO dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O 
*.PININFO dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O 
*.PININFO dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA FE_RN_1 VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN3_busRstInBufA FE_RN_7 VDD VSS n_45 / CKND2D1
Xg1225 FE_OFN3_busRstInBufA FE_RN_4 VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN3_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 FE_OFN3_busRstInBufA FE_RN_6 VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN3_busRstInBufA FE_RN_2 VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN3_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB FE_RN_1 VDD VSS n_30 / CKND2D1
Xg1233 rstB FE_RN_7 VDD VSS n_29 / CKND2D1
Xg1241 FE_OFN34_busRstInBufB FE_RN_4 VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 FE_OFN37_busRstInBufB FE_RN_6 VDD VSS n_19 / CKND2D1
Xg1245 FE_OFN34_busRstInBufB FE_RN_2 VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 FE_OFN1015_FE_OFN39_busRstInBufC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 FE_OFN77_busRstInBufC FE_RN_1 VDD VSS n_14 / CKND2D1
Xg1249 FE_OFN1015_FE_OFN39_busRstInBufC FE_RN_7 VDD VSS n_13 / CKND2D1
Xg1257 FE_OFN1017_FE_OFN39_busRstInBufC FE_RN_4 VDD VSS n_5 / CKND2D1
Xg1258 FE_OFN1015_FE_OFN39_busRstInBufC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 FE_OFN1017_FE_OFN39_busRstInBufC FE_RN_6 VDD VSS n_3 / CKND2D1
Xg1261 FE_OFN1017_FE_OFN39_busRstInBufC FE_RN_2 VDD VSS n_1 / CKND2D1
Xg1262 FE_OFN1015_FE_OFN39_busRstInBufC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN3_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 FE_RN_1 rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 FE_RN_7 FE_OFN3_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 FE_RN_6 FE_OFN3_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN3_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 FE_RN_4 FE_OFN3_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228 FE_RN_2 rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 FE_RN_1 rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 FE_RN_7 rstB VDD VSS n_25 / IND2D1
Xg1238 FE_RN_6 FE_OFN34_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 FE_RN_4 FE_OFN34_busRstInBufB VDD VSS n_22 / IND2D1
Xg1244 FE_RN_2 FE_OFN34_busRstInBufB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> FE_OFN1015_FE_OFN39_busRstInBufC VDD VSS n_12 / IND2D1
Xg1251 FE_RN_1 FE_OFN77_busRstInBufC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> FE_OFN1015_FE_OFN39_busRstInBufC VDD VSS n_10 / IND2D1
Xg1253 FE_RN_7 FE_OFN1015_FE_OFN39_busRstInBufC VDD VSS n_9 / IND2D1
Xg1254 FE_RN_6 FE_OFN1017_FE_OFN39_busRstInBufC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> FE_OFN1015_FE_OFN39_busRstInBufC VDD VSS n_7 / IND2D1
Xg1256 FE_RN_4 FE_OFN1017_FE_OFN39_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260 FE_RN_2 FE_OFN1017_FE_OFN39_busRstInBufC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA FE_PHN2075_pixelConfigIntA_112 memA<0> n_35 loadA 
+ dataInA<0> VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB FE_PHN1950_pixelConfigIntB_117 memB<5> n_16 loadB 
+ dataInB<5> VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB FE_PHN2432_pixelConfigIntB_116 memB<4> n_30 loadB 
+ dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB FE_PHN2241_pixelConfigIntB_118 memB<6> n_31 loadB 
+ dataInB<6> VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN2377_pixelConfigIntB_119 memB<7> n_29 loadB 
+ dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC FE_PHN2394_pixelConfigIntC_116 memC<4> n_14 loadC 
+ dataInC<4> VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC FE_PHN2165_pixelConfigIntC_112 memC<0> n_3 loadC 
+ dataInC<0> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemVoterC FE_OFN195_memB_6 FE_OFN1150_memB_5 FE_OFN1151_memB_2 
+ FE_OFN1242_memB_7 FE_OFN1243_memB_3 FE_OFN1624_memB_1 VDD VSS memA<7> 
+ memA<6> FE_OFN194_memA_5 memA<4> memA<3> memA<2> memA<1> memA<0> 
+ FE_OFN1241_memB_7 memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> 
+ FE_OFN196_memC_7 memC<6> memC<5> memC<4> memC<3> FE_OFN197_memC_2 memC<1> 
+ memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> FE_PHN1887_memA_1 FE_PHN1913_memC_3 
+ tmrErrorC / majorityVoter_WIDTH8_327
XmemVoterB FE_OFN194_memA_5 FE_OFN1150_memB_5 FE_OFN1151_memB_2 
+ FE_OFN195_memB_6 FE_OFN1242_memB_7 FE_OFN1243_memB_3 VDD VSS memA<7> memA<6> 
+ memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> FE_OFN1241_memB_7 memB<6> 
+ memB<5> memB<4> memB<3> memB<2> FE_OFN1624_memB_1 memB<0> FE_OFN196_memC_7 
+ memC<6> memC<5> memC<4> memC<3> FE_OFN197_memC_2 memC<1> memC<0> dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> FE_PHN1887_memA_1 FE_PHN1913_memC_3 tmrErrorB / 
+ majorityVoter_WIDTH8_328
XmemVoterA FE_OFN194_memA_5 FE_OFN195_memB_6 FE_OFN196_memC_7 
+ FE_OFN1150_memB_5 FE_OFN1151_memB_2 FE_OFN1242_memB_7 FE_OFN1243_memB_3 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> 
+ FE_OFN1241_memB_7 memB<6> memB<5> memB<4> memB<3> memB<2> FE_OFN1624_memB_1 
+ memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> FE_OFN197_memC_2 memC<1> 
+ memC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> FE_PHN1887_memA_1 FE_PHN1913_memC_3 
+ tmrErrorA / majorityVoter_WIDTH8_329
XFE_OFC1848_memB_1 memB<1> VDD VSS FE_OFN1624_memB_1 / BUFFD1
XFE_OFC197_memC_2 memC<2> VDD VSS FE_OFN197_memC_2 / BUFFD1
XFE_OFC196_memC_7 memC<7> VDD VSS FE_OFN196_memC_7 / BUFFD1
XFE_OFC194_memA_5 memA<5> VDD VSS FE_OFN194_memA_5 / BUFFD1
XFE_OFC1214_memB_5 memB<5> VDD VSS FE_OFN1150_memB_5 / CKND2
XFE_OFC1391_memB_7 FE_OFN1241_memB_7 VDD VSS FE_OFN1242_memB_7 / INVD1
XFE_OFC1215_memB_2 memB<2> VDD VSS FE_OFN1151_memB_2 / INVD1
XFE_OFC1557_defaultPixelConfig_112 FE_RN_5 VDD VSS FE_RN_6 / CKND1
XFE_OFC1556_defaultPixelConfig_112 defaultValueA<0> VDD VSS FE_RN_5 / CKND1
XFE_OFC1555_defaultPixelConfig_113 FE_RN_3 VDD VSS FE_RN_4 / CKND1
XFE_OFC1554_defaultPixelConfig_113 defaultValueA<1> VDD VSS FE_RN_3 / CKND1
XFE_OFC1392_memB_3 memB<3> VDD VSS FE_OFN1243_memB_3 / CKND1
XFE_OFC1390_memB_7 memB<7> VDD VSS FE_OFN1241_memB_7 / CKND1
XFE_OFC1282_memB_6 memB<6> VDD VSS FE_OFN195_memB_6 / CKND1
XFE_OFC1907_defaultPixelConfig_119 defaultValueA<7> VDD VSS FE_RN_7 / BUFFD2
XFE_OFC1553_defaultPixelConfig_115 defaultValueA<3> VDD VSS FE_RN_2 / BUFFD2
XFE_OFC1552_defaultPixelConfig_116 defaultValueB<4> VDD VSS FE_RN_1 / BUFFD2
XFE_PHC2432_pixelConfigIntB_116 dataOutB<4> VDD VSS 
+ FE_PHN2432_pixelConfigIntB_116 / DEL0
XFE_PHC2394_pixelConfigIntC_116 dataOutC<4> VDD VSS 
+ FE_PHN2394_pixelConfigIntC_116 / DEL0
XFE_PHC2377_pixelConfigIntB_119 dataOutB<7> VDD VSS 
+ FE_PHN2377_pixelConfigIntB_119 / DEL0
XFE_PHC2241_pixelConfigIntB_118 dataOutB<6> VDD VSS 
+ FE_PHN2241_pixelConfigIntB_118 / DEL0
XFE_PHC2165_pixelConfigIntC_112 dataOutC<0> VDD VSS 
+ FE_PHN2165_pixelConfigIntC_112 / DEL0
XFE_PHC2075_pixelConfigIntA_112 dataOutA<0> VDD VSS 
+ FE_PHN2075_pixelConfigIntA_112 / DEL0
XFE_PHC1950_pixelConfigIntB_117 dataOutB<5> VDD VSS 
+ FE_PHN1950_pixelConfigIntB_117 / DEL0
XFE_PHC1913_memC_3 memC<3> VDD VSS FE_PHN1913_memC_3 / DEL0
XFE_PHC1887_memA_1 memA<1> VDD VSS FE_PHN1887_memA_1 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_330
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_330 FE_OFN148_memA_5 FE_OFN150_memB_7 
+ FE_OFN157_memC_2 FE_OFN386_n FE_OFN534_memB_7 FE_OFN650_memB_5 
+ FE_OFN653_memB_0 FE_OFN656_memB_2 FE_OFN757_memB_6 FE_OFN759_memB_6 
+ FE_OFN874_memB_1 FE_OFN877_memB_1 FE_OFN988_memB_3 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN148_memA_5:I FE_OFN150_memB_7:I FE_OFN157_memC_2:I 
*.PININFO FE_OFN386_n:I FE_OFN534_memB_7:I FE_OFN650_memB_5:I 
*.PININFO FE_OFN653_memB_0:I FE_OFN656_memB_2:I FE_OFN757_memB_6:I 
*.PININFO FE_OFN759_memB_6:I FE_OFN874_memB_1:I FE_OFN877_memB_1:I 
*.PININFO FE_OFN988_memB_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1490_memB_3 FE_OFN988_memB_3 VDD VSS FE_OFN1301_memB_3 / CKND1
Xg2335 FE_PHN2042_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2300_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2261_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2144_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2334_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2071_n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN656_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1301_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN757_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN656_memB_2 FE_OFN157_memC_2 FE_OFN653_memB_0 inC<0> VDD VSS n_10 
+ / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN653_memB_0 inC<0> FE_OFN874_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN650_memB_5 inC<5> FE_OFN150_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN653_memB_0 inA<0> FE_OFN386_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN653_memB_0 inA<0> FE_OFN386_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN877_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN534_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 FE_OFN759_memB_6 FE_OFN650_memB_5 inC<5> FE_OFN150_memB_7 inC<7> 
+ VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN988_memB_3 inA<3> FE_OFN650_memB_5 FE_OFN148_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 FE_OFN874_memB_1 inC<1> FE_OFN656_memB_2 FE_OFN157_memC_2 n_10 VDD VSS 
+ n_28 / AOI221D1
Xg2344 FE_OFN757_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN148_memA_5 FE_OFN650_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN988_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2334_n_21 n_21 VDD VSS FE_PHN2334_n_21 / DEL0
XFE_PHC2300_n_36 n_36 VDD VSS FE_PHN2300_n_36 / DEL0
XFE_PHC2261_n_26 n_26 VDD VSS FE_PHN2261_n_26 / DEL0
XFE_PHC2144_n_22 n_22 VDD VSS FE_PHN2144_n_22 / DEL0
XFE_PHC2071_n_20 n_20 VDD VSS FE_PHN2071_n_20 / DEL0
XFE_PHC2042_n_37 n_37 VDD VSS FE_PHN2042_n_37 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_331
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_331 FE_OFN149_memA_5 FE_OFN152_memB_7 
+ FE_OFN153_memB_6 FE_OFN154_memB_4 FE_OFN293_memC_7 FE_OFN355_memC_5 
+ FE_OFN388_n FE_OFN536_memB_7 FE_OFN649_memB_5 FE_OFN652_memB_0 
+ FE_OFN655_memB_2 FE_OFN873_memB_1 FE_OFN876_memB_1 FE_OFN986_memB_3 
+ FE_OFN987_memB_3 FE_OFN1029_memC_2 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN149_memA_5:I FE_OFN152_memB_7:I FE_OFN153_memB_6:I 
*.PININFO FE_OFN154_memB_4:I FE_OFN293_memC_7:I FE_OFN355_memC_5:I 
*.PININFO FE_OFN388_n:I FE_OFN536_memB_7:I FE_OFN649_memB_5:I 
*.PININFO FE_OFN652_memB_0:I FE_OFN655_memB_2:I FE_OFN873_memB_1:I 
*.PININFO FE_OFN876_memB_1:I FE_OFN986_memB_3:I FE_OFN987_memB_3:I 
*.PININFO FE_OFN1029_memC_2:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1486_memB_4 FE_OFN154_memB_4 VDD VSS FE_RN_1 / CKND1
Xg2335 FE_PHN2226_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2230_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2007_n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2136_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2269_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN655_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN986_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN655_memB_2 FE_OFN1029_memC_2 FE_OFN652_memB_0 inC<0> VDD VSS n_10 
+ / MOAI22D1
Xg2359 FE_RN_1 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN652_memB_0 inC<0> FE_OFN873_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN649_memB_5 inC<5> FE_OFN152_memB_7 FE_OFN293_memC_7 VDD VSS n_17 
+ / OAI22D1
Xg2358 FE_OFN652_memB_0 inA<0> FE_OFN154_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN652_memB_0 inA<0> FE_OFN154_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> FE_OFN153_memB_6 inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN876_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN536_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> FE_OFN355_memC_5 VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN649_memB_5 inC<5> FE_OFN152_memB_7 FE_OFN293_memC_7 
+ VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN987_memB_3 inA<3> FE_OFN649_memB_5 FE_OFN149_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 FE_OFN873_memB_1 inC<1> FE_OFN655_memB_2 FE_OFN1029_memC_2 n_10 VDD VSS 
+ n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN149_memA_5 FE_OFN649_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN987_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_OFC1280_memB_6 inB<6> VDD VSS n_6 / INVD1
XFE_PHC2269_n_21 n_21 VDD VSS FE_PHN2269_n_21 / DEL0
XFE_PHC2230_n_36 n_36 VDD VSS FE_PHN2230_n_36 / DEL0
XFE_PHC2226_n_37 n_37 VDD VSS FE_PHN2226_n_37 / DEL0
XFE_PHC2136_n_22 n_22 VDD VSS FE_PHN2136_n_22 / DEL0
XFE_PHC2007_n_32 n_32 VDD VSS FE_PHN2007_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_332
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_332 FE_OFN147_memA_5 FE_OFN151_memB_7 
+ FE_OFN155_memB_3 FE_OFN156_memC_2 FE_OFN292_memC_7 FE_OFN387_n 
+ FE_OFN535_memB_7 FE_OFN648_memB_5 FE_OFN651_memB_0 FE_OFN654_memB_2 
+ FE_OFN756_memB_6 FE_OFN758_memB_6 FE_OFN872_memB_1 FE_OFN875_memB_1 
+ FE_OFN985_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN147_memA_5:I FE_OFN151_memB_7:I FE_OFN155_memB_3:I 
*.PININFO FE_OFN156_memC_2:I FE_OFN292_memC_7:I FE_OFN387_n:I 
*.PININFO FE_OFN535_memB_7:I FE_OFN648_memB_5:I FE_OFN651_memB_0:I 
*.PININFO FE_OFN654_memB_2:I FE_OFN756_memB_6:I FE_OFN758_memB_6:I 
*.PININFO FE_OFN872_memB_1:I FE_OFN875_memB_1:I FE_OFN985_memB_3:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2081_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2179_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2351_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2039_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2302_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2018_n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN654_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN985_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN756_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN654_memB_2 FE_OFN156_memC_2 FE_OFN651_memB_0 inC<0> VDD VSS n_10 
+ / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN651_memB_0 inC<0> FE_OFN872_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN648_memB_5 inC<5> FE_OFN151_memB_7 FE_OFN292_memC_7 VDD VSS n_17 
+ / OAI22D1
Xg2358 FE_OFN651_memB_0 inA<0> FE_OFN387_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN651_memB_0 inA<0> FE_OFN387_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN875_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN535_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN155_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 FE_OFN758_memB_6 FE_OFN648_memB_5 inC<5> FE_OFN151_memB_7 
+ FE_OFN292_memC_7 VDD VSS n_27 / AOI222D1
Xg2332 inB<3> inA<3> FE_OFN648_memB_5 FE_OFN147_memA_5 n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 FE_OFN872_memB_1 inC<1> FE_OFN654_memB_2 FE_OFN156_memC_2 n_10 VDD VSS 
+ n_28 / AOI221D1
Xg2344 FE_OFN756_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN147_memA_5 FE_OFN648_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2351_n_26 n_26 VDD VSS FE_PHN2351_n_26 / DEL0
XFE_PHC2302_n_21 n_21 VDD VSS FE_PHN2302_n_21 / DEL0
XFE_PHC2179_n_32 n_32 VDD VSS FE_PHN2179_n_32 / DEL0
XFE_PHC2081_n_36 n_36 VDD VSS FE_PHN2081_n_36 / DEL0
XFE_PHC2039_n_22 n_22 VDD VSS FE_PHN2039_n_22 / DEL0
XFE_PHC2018_n_20 n_20 VDD VSS FE_PHN2018_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_389
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_389 FE_OFN13_busRstInBufA FE_OFN30_busRstInBufB 
+ FE_OFN41_busRstInBufB FE_OFN56_busRstInBufC VDD VSS clkA clkB clkC 
+ dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> 
+ dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> 
+ dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> 
+ dataInC<2> dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> 
+ dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> defaultValueA<6> 
+ defaultValueA<5> defaultValueA<4> defaultValueA<3> defaultValueA<2> 
+ defaultValueA<1> defaultValueA<0> defaultValueB<7> defaultValueB<6> 
+ defaultValueB<5> defaultValueB<4> defaultValueB<3> defaultValueB<2> 
+ defaultValueB<1> defaultValueB<0> defaultValueC<7> defaultValueC<6> 
+ defaultValueC<5> defaultValueC<4> defaultValueC<3> defaultValueC<2> 
+ defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA 
+ tmrErrorB tmrErrorC
*.PININFO FE_OFN13_busRstInBufA:I FE_OFN30_busRstInBufB:I 
*.PININFO FE_OFN41_busRstInBufB:I FE_OFN56_busRstInBufC:I clkA:I clkB:I clkC:I 
*.PININFO dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I 
*.PININFO dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I 
*.PININFO dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I 
*.PININFO dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I 
*.PININFO dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215 FE_OFN13_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 FE_OFN13_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN13_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 FE_OFN13_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN13_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 FE_OFN41_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 FE_OFN41_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 FE_OFN41_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 FE_OFN41_busRstInBufB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 FE_OFN41_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 FE_OFN41_busRstInBufB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 FE_OFN41_busRstInBufB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 FE_OFN56_busRstInBufC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 FE_OFN56_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 FE_OFN56_busRstInBufC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 FE_OFN56_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 FE_OFN56_busRstInBufC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 FE_OFN56_busRstInBufC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 FE_OFN56_busRstInBufC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 FE_OFN56_busRstInBufC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN13_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN13_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> FE_OFN13_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN13_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> FE_OFN13_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN13_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> FE_OFN41_busRstInBufB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> FE_OFN41_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> FE_OFN41_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> FE_OFN41_busRstInBufB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> FE_OFN41_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> FE_OFN41_busRstInBufB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> FE_OFN41_busRstInBufB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> FE_OFN41_busRstInBufB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> FE_OFN56_busRstInBufC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> FE_OFN56_busRstInBufC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> FE_OFN56_busRstInBufC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> FE_OFN56_busRstInBufC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> FE_OFN56_busRstInBufC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> FE_OFN56_busRstInBufC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> FE_OFN56_busRstInBufC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA FE_PHN2061_pixelConfigIntA_110 memA<6> n_47 loadA 
+ dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA FE_PHN2438_pixelConfigIntA_105 memA<1> n_37 loadA 
+ dataInA<1> VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB FE_PHN2004_pixelConfigIntB_109 memB<5> n_16 loadB 
+ dataInB<5> VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB FE_PHN2345_pixelConfigIntB_108 memB<4> n_30 loadB 
+ dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB FE_PHN2461_pixelConfigIntB_105 memB<1> n_21 loadB 
+ dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC FE_PHN2445_pixelConfigIntC_105 memC<1> n_5 loadC 
+ dataInC<1> VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC FE_PHN2323_pixelConfigIntC_111 memC<7> n_13 loadC 
+ dataInC<7> VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD2
XmemVoterC FE_OFN188_memA_5 FE_OFN189_memB_7 FE_OFN1623_memC_2 
+ FE_OFN191_memB_4 FE_OFN1109_memB_7 FE_OFN1147_memB_5 FE_OFN1148_memB_0 
+ FE_OFN1149_memB_2 FE_OFN190_memB_6 FE_OFN1185_memB_6 FE_OFN1239_memB_1 
+ FE_OFN1240_memB_1 FE_OFN1300_memB_3 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> 
+ memB<2> memB<1> memB<0> FE_OFN876_memC_7 memC<6> memC<5> memC<4> memC<3> 
+ memC<2> memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> 
+ dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> tmrErrorC / 
+ majorityVoter_WIDTH8_330
XmemVoterB FE_OFN188_memA_5 FE_OFN189_memB_7 memB<6> FE_OFN191_memB_4 
+ FE_OFN876_memC_7 memC<5> FE_OFN1041_n FE_OFN1109_memB_7 FE_OFN1147_memB_5 
+ FE_OFN1148_memB_0 FE_OFN1149_memB_2 FE_OFN1239_memB_1 FE_OFN1240_memB_1 
+ FE_OFN1299_memB_3 FE_OFN1300_memB_3 FE_OFN1623_memC_2 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ FE_OFN1185_memB_6 memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> memC<7> 
+ memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> tmrErrorB / majorityVoter_WIDTH8_331
XmemVoterA FE_OFN188_memA_5 FE_OFN189_memB_7 memB<3> FE_OFN1623_memC_2 
+ FE_OFN876_memC_7 FE_OFN191_memB_4 FE_OFN1109_memB_7 FE_OFN1147_memB_5 
+ FE_OFN1148_memB_0 FE_OFN1149_memB_2 FE_OFN190_memB_6 FE_OFN1185_memB_6 
+ FE_OFN1239_memB_1 FE_OFN1240_memB_1 FE_OFN1299_memB_3 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> memB<4> FE_OFN192_memB_3 memB<2> memB<1> memB<0> memC<7> memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutA<7> dataOutA<6> 
+ dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ tmrErrorA / majorityVoter_WIDTH8_332
XFE_OFC1847_memC_2 memC<2> VDD VSS FE_OFN1623_memC_2 / BUFFD1
XFE_OFC876_memC_7 memC<7> VDD VSS FE_OFN876_memC_7 / BUFFD1
XFE_OFC188_memA_5 memA<5> VDD VSS FE_OFN188_memA_5 / BUFFD1
XFE_OFC1489_memB_3 FE_OFN1299_memB_3 VDD VSS FE_OFN1300_memB_3 / CKND1
XFE_OFC1487_memB_3 memB<3> VDD VSS FE_OFN192_memB_3 / CKND1
XFE_OFC1485_memB_4 memB<4> VDD VSS FE_OFN191_memB_4 / CKND1
XFE_OFC1389_memB_1 FE_OFN1239_memB_1 VDD VSS FE_OFN1240_memB_1 / CKND1
XFE_OFC1278_memB_6 memB<6> VDD VSS FE_OFN190_memB_6 / CKND1
XFE_OFC1173_memB_7 FE_OFN189_memB_7 VDD VSS FE_OFN1109_memB_7 / CKND1
XFE_OFC1172_memB_7 memB<7> VDD VSS FE_OFN189_memB_7 / CKND1
XFE_OFC1213_memB_2 memB<2> VDD VSS FE_OFN1149_memB_2 / CKND2
XFE_OFC1212_memB_0 memB<0> VDD VSS FE_OFN1148_memB_0 / CKND2
XFE_OFC1211_memB_5 memB<5> VDD VSS FE_OFN1147_memB_5 / CKND2
XFE_OFC1488_memB_3 FE_OFN192_memB_3 VDD VSS FE_OFN1299_memB_3 / INVD1
XFE_OFC1388_memB_1 memB<1> VDD VSS FE_OFN1239_memB_1 / INVD1
XFE_OFC1279_memB_6 FE_OFN190_memB_6 VDD VSS FE_OFN1185_memB_6 / INVD1
XFE_PHC2461_pixelConfigIntB_105 dataOutB<1> VDD VSS 
+ FE_PHN2461_pixelConfigIntB_105 / DEL0
XFE_PHC2445_pixelConfigIntC_105 dataOutC<1> VDD VSS 
+ FE_PHN2445_pixelConfigIntC_105 / DEL0
XFE_PHC2438_pixelConfigIntA_105 dataOutA<1> VDD VSS 
+ FE_PHN2438_pixelConfigIntA_105 / DEL0
XFE_PHC2345_pixelConfigIntB_108 dataOutB<4> VDD VSS 
+ FE_PHN2345_pixelConfigIntB_108 / DEL0
XFE_PHC2323_pixelConfigIntC_111 dataOutC<7> VDD VSS 
+ FE_PHN2323_pixelConfigIntC_111 / DEL0
XFE_PHC2061_pixelConfigIntA_110 dataOutA<6> VDD VSS 
+ FE_PHN2061_pixelConfigIntA_110 / DEL0
XFE_PHC2004_pixelConfigIntB_109 dataOutB<5> VDD VSS 
+ FE_PHN2004_pixelConfigIntB_109 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_333
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_333 FE_OFN132_memA_5 FE_OFN134_memA_4 
+ FE_OFN136_memA_3 FE_OFN138_memA_0 FE_OFN140_memB_4 FE_OFN143_memB_3 
+ FE_OFN144_memC_2 FE_OFN145_memC_0 FE_OFN384_n FE_OFN459_n FE_OFN460_n 
+ FE_OFN641_memB_5 FE_OFN644_memB_0 FE_OFN647_memB_2 FE_OFN1071_n VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 
+ tmrErr
*.PININFO FE_OFN132_memA_5:I FE_OFN134_memA_4:I FE_OFN136_memA_3:I 
*.PININFO FE_OFN138_memA_0:I FE_OFN140_memB_4:I FE_OFN143_memB_3:I 
*.PININFO FE_OFN144_memC_2:I FE_OFN145_memC_0:I FE_OFN384_n:I FE_OFN459_n:I 
*.PININFO FE_OFN460_n:I FE_OFN641_memB_5:I FE_OFN644_memB_0:I 
*.PININFO FE_OFN647_memB_2:I FE_OFN1071_n:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1484_memB_3 FE_OFN1071_n VDD VSS n_7 / CKND1
Xg2335 FE_PHN2668_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2093_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2442_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2306_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2107_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN1923_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2549_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2252_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN460_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN647_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 n_7 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN647_memB_2 FE_OFN144_memC_2 FE_OFN644_memB_0 FE_OFN145_memC_0 VDD 
+ VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN644_memB_0 FE_OFN145_memC_0 n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN641_memB_5 inC<5> FE_OFN459_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN644_memB_0 FE_OFN138_memA_0 FE_OFN384_n FE_OFN134_memA_4 VDD VSS 
+ n_16 / OAI22D1
Xg2356 FE_OFN644_memB_0 FE_OFN138_memA_0 FE_OFN384_n FE_OFN134_memA_4 VDD VSS 
+ n_18 / AOI22D1
Xg2337 p1 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN132_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN641_memB_5 inC<5> FE_OFN459_n inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN1071_n FE_OFN136_memA_3 FE_OFN641_memB_5 FE_OFN132_memA_5 n_41 
+ VDD VSS n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN647_memB_2 FE_OFN144_memC_2 n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN641_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN136_memA_3 FE_OFN1071_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2668_n_37 n_37 VDD VSS FE_PHN2668_n_37 / DEL0
XFE_PHC2549_n_21 n_21 VDD VSS FE_PHN2549_n_21 / DEL0
XFE_PHC2442_n_33 n_33 VDD VSS FE_PHN2442_n_33 / DEL0
XFE_PHC2306_n_32 n_32 VDD VSS FE_PHN2306_n_32 / DEL0
XFE_PHC2252_n_20 n_20 VDD VSS FE_PHN2252_n_20 / DEL0
XFE_PHC2107_n_26 n_26 VDD VSS FE_PHN2107_n_26 / DEL0
XFE_PHC2093_n_36 n_36 VDD VSS FE_PHN2093_n_36 / DEL0
XFE_PHC1923_n_22 n_22 VDD VSS FE_PHN1923_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_334
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_334 FE_OFN131_memA_5 FE_OFN137_memA_3 
+ FE_OFN139_memB_4 FE_OFN146_memC_0 FE_OFN297_memB_7 FE_OFN383_n FE_OFN461_n 
+ FE_OFN462_n FE_OFN640_memB_5 FE_OFN643_memB_0 FE_OFN646_memB_2 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 
+ tmrErr
*.PININFO FE_OFN131_memA_5:I FE_OFN137_memA_3:I FE_OFN139_memB_4:I 
*.PININFO FE_OFN146_memC_0:I FE_OFN297_memB_7:I FE_OFN383_n:I FE_OFN461_n:I 
*.PININFO FE_OFN462_n:I FE_OFN640_memB_5:I FE_OFN643_memB_0:I 
*.PININFO FE_OFN646_memB_2:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg2335 FE_PHN2600_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2464_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2355_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2651_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN461_n VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN646_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN462_n inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN646_memB_2 inC<2> FE_OFN643_memB_0 FE_OFN146_memC_0 VDD VSS n_10 
+ / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN643_memB_0 FE_OFN146_memC_0 n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN640_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN643_memB_0 inA<0> FE_OFN383_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN643_memB_0 inA<0> FE_OFN383_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337 p1 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN297_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN462_n inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN131_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN640_memB_5 inC<5> inB<7> inC<7> VDD VSS n_27 / AOI222D1
Xg2332 inB<3> FE_OFN137_memA_3 FE_OFN640_memB_5 FE_OFN131_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN646_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN640_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN137_memA_3 inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2651_n_21 n_21 VDD VSS FE_PHN2651_n_21 / DEL0
XFE_PHC2600_n_37 n_37 VDD VSS FE_PHN2600_n_37 / DEL0
XFE_PHC2464_n_33 n_33 VDD VSS FE_PHN2464_n_33 / DEL0
XFE_PHC2355_n_26 n_26 VDD VSS FE_PHN2355_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_335
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_335 FE_OFN130_memA_5 FE_OFN133_memA_4 
+ FE_OFN135_memA_3 FE_OFN141_memB_4 FE_OFN142_memB_3 FE_OFN298_memB_7 
+ FE_OFN385_n FE_OFN463_n FE_OFN639_memB_5 FE_OFN642_memB_0 FE_OFN645_memB_2 
+ VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> 
+ inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> 
+ inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> 
+ out<0> p1 tmrErr
*.PININFO FE_OFN130_memA_5:I FE_OFN133_memA_4:I FE_OFN135_memA_3:I 
*.PININFO FE_OFN141_memB_4:I FE_OFN142_memB_3:I FE_OFN298_memB_7:I 
*.PININFO FE_OFN385_n:I FE_OFN463_n:I FE_OFN639_memB_5:I FE_OFN642_memB_0:I 
*.PININFO FE_OFN645_memB_2:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg2335 FE_PHN2625_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2448_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2374_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2047_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2181_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2576_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2348_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> FE_OFN298_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN645_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN645_memB_2 inC<2> FE_OFN642_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN642_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN639_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN642_memB_0 inA<0> FE_OFN385_n FE_OFN133_memA_4 VDD VSS n_16 / 
+ OAI22D1
Xg2356 FE_OFN642_memB_0 inA<0> FE_OFN385_n FE_OFN133_memA_4 VDD VSS n_18 / 
+ AOI22D1
Xg2337 p1 inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> FE_OFN298_memB_7 inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN130_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN639_memB_5 inC<5> inB<7> inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN463_n FE_OFN135_memA_3 FE_OFN639_memB_5 FE_OFN130_memA_5 n_41 VDD 
+ VSS n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN645_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN639_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN135_memA_3 FE_OFN463_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2625_n_37 n_37 VDD VSS FE_PHN2625_n_37 / DEL0
XFE_PHC2576_n_21 n_21 VDD VSS FE_PHN2576_n_21 / DEL0
XFE_PHC2448_n_33 n_33 VDD VSS FE_PHN2448_n_33 / DEL0
XFE_PHC2374_n_32 n_32 VDD VSS FE_PHN2374_n_32 / DEL0
XFE_PHC2348_n_20 n_20 VDD VSS FE_PHN2348_n_20 / DEL0
XFE_PHC2181_n_22 n_22 VDD VSS FE_PHN2181_n_22 / DEL0
XFE_PHC2047_n_26 n_26 VDD VSS FE_PHN2047_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_390
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_390 FE_OFN6_busRstInBufA FE_OFN8_busRstInBufA 
+ FE_OFN14_busRstInBufA FE_OFN60_busRstInBufC FE_OFN73_busRstInBufC 
+ FE_OFN356_n VDD VSS clkA clkB clkC dataInA<7> dataInA<6> dataInA<5> 
+ dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> 
+ dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> 
+ dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> 
+ dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> 
+ dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> 
+ dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> 
+ dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ defaultValueA<7> defaultValueA<6> defaultValueA<5> defaultValueA<4> 
+ defaultValueA<3> defaultValueA<2> defaultValueA<1> defaultValueA<0> 
+ defaultValueB<7> defaultValueB<6> defaultValueB<5> defaultValueB<4> 
+ defaultValueB<3> defaultValueB<2> defaultValueB<1> defaultValueB<0> 
+ defaultValueC<7> defaultValueC<6> defaultValueC<5> defaultValueC<4> 
+ defaultValueC<3> defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA 
+ loadB loadC rstA rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN6_busRstInBufA:I FE_OFN8_busRstInBufA:I 
*.PININFO FE_OFN14_busRstInBufA:I FE_OFN60_busRstInBufC:I 
*.PININFO FE_OFN73_busRstInBufC:I FE_OFN356_n:I clkA:I clkB:I clkC:I 
*.PININFO dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I 
*.PININFO dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I 
*.PININFO dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I 
*.PININFO dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I 
*.PININFO dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215 FE_OFN6_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN6_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 FE_OFN8_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN8_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 FE_OFN14_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN8_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN6_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 FE_OFN356_n defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 FE_OFN356_n defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 FE_OFN356_n defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 FE_OFN356_n defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 FE_OFN73_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 FE_OFN60_busRstInBufC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN6_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> FE_OFN6_busRstInBufA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN6_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN6_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> FE_OFN14_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN8_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> FE_OFN8_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN8_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> FE_OFN356_n VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> FE_OFN356_n VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> FE_OFN356_n VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> FE_OFN356_n VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> FE_OFN73_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA FE_PHN2133_pixelConfigIntA_98 memA<2> n_36 loadA 
+ dataInA<2> VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB FE_PHN1995_pixelConfigIntB_101 memB<5> n_16 loadB 
+ dataInB<5> VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB FE_PHN2060_pixelConfigIntB_96 memB<0> n_19 loadB 
+ dataInB<0> VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB FE_PHN1991_pixelConfigIntB_98 memB<2> n_20 loadB 
+ dataInB<2> VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN2325_pixelConfigIntB_103 memB<7> n_29 loadB 
+ dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD2
XmemVoterC FE_OFN178_memA_5 FE_OFN179_memA_4 FE_OFN180_memA_3 FE_OFN181_memA_0 
+ FE_OFN182_memB_4 FE_OFN183_memB_3 FE_OFN185_memC_2 FE_OFN187_memC_0 
+ FE_OFN1040_n FE_OFN1069_n FE_OFN1070_n FE_OFN1144_memB_5 FE_OFN1145_memB_0 
+ FE_OFN1146_memB_2 FE_OFN1071_n VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ FE_PHN1874_memA_3 memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> 
+ memB<3> memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> 
+ memC<2> FE_OFN186_memC_1 memC<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ FE_PHN1903_memA_6 tmrErrorC / majorityVoter_WIDTH8_333
XmemVoterB FE_OFN178_memA_5 FE_OFN180_memA_3 FE_OFN182_memB_4 FE_OFN187_memC_0 
+ memB<7> FE_OFN1040_n FE_OFN1070_n memB<3> FE_OFN1144_memB_5 
+ FE_OFN1145_memB_0 FE_OFN1146_memB_2 VDD VSS memA<7> memA<6> memA<5> 
+ FE_OFN179_memA_4 FE_PHN1874_memA_3 memA<2> memA<1> FE_OFN181_memA_0 
+ FE_OFN1069_n memB<6> memB<5> memB<4> FE_OFN1071_n memB<2> memB<1> memB<0> 
+ memC<7> memC<6> memC<5> memC<4> memC<3> FE_OFN185_memC_2 FE_OFN186_memC_1 
+ memC<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1903_memA_6 tmrErrorB / 
+ majorityVoter_WIDTH8_334
XmemVoterA FE_OFN178_memA_5 FE_OFN179_memA_4 FE_OFN180_memA_3 FE_OFN182_memB_4 
+ FE_OFN183_memB_3 memB<7> FE_OFN1040_n FE_OFN1071_n FE_OFN1144_memB_5 
+ FE_OFN1145_memB_0 FE_OFN1146_memB_2 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ FE_PHN1874_memA_3 memA<2> memA<1> FE_OFN181_memA_0 FE_OFN1069_n memB<6> 
+ memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> 
+ memC<4> memC<3> FE_OFN185_memC_2 FE_OFN186_memC_1 FE_OFN187_memC_0 
+ dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> 
+ dataOutA<1> dataOutA<0> FE_PHN1903_memA_6 tmrErrorA / 
+ majorityVoter_WIDTH8_335
XFE_OFC187_memC_0 memC<0> VDD VSS FE_OFN187_memC_0 / BUFFD1
XFE_OFC186_memC_1 memC<1> VDD VSS FE_OFN186_memC_1 / BUFFD1
XFE_OFC185_memC_2 memC<2> VDD VSS FE_OFN185_memC_2 / BUFFD1
XFE_OFC181_memA_0 memA<0> VDD VSS FE_OFN181_memA_0 / BUFFD1
XFE_OFC180_memA_3 memA<3> VDD VSS FE_OFN180_memA_3 / BUFFD1
XFE_OFC179_memA_4 memA<4> VDD VSS FE_OFN179_memA_4 / BUFFD1
XFE_OFC178_memA_5 memA<5> VDD VSS FE_OFN178_memA_5 / BUFFD1
XFE_OFC1276_memB_4 memB<4> VDD VSS FE_OFN1040_n / INVD1
XFE_OFC1121_memB_7 FE_OFN1069_n VDD VSS FE_OFN1070_n / INVD1
XFE_OFC1210_memB_2 memB<2> VDD VSS FE_OFN1146_memB_2 / CKND2
XFE_OFC1209_memB_0 memB<0> VDD VSS FE_OFN1145_memB_0 / CKND2
XFE_OFC1208_memB_5 memB<5> VDD VSS FE_OFN1144_memB_5 / CKND2
XFE_OFC1482_memB_3 memB<3> VDD VSS FE_OFN1071_n / CKND1
XFE_OFC1277_memB_7 memB<7> VDD VSS FE_OFN1069_n / CKND1
XFE_PHC2325_pixelConfigIntB_103 dataOutB<7> VDD VSS 
+ FE_PHN2325_pixelConfigIntB_103 / DEL0
XFE_PHC2133_pixelConfigIntA_98 dataOutA<2> VDD VSS 
+ FE_PHN2133_pixelConfigIntA_98 / DEL0
XFE_PHC2060_pixelConfigIntB_96 dataOutB<0> VDD VSS 
+ FE_PHN2060_pixelConfigIntB_96 / DEL0
XFE_PHC1995_pixelConfigIntB_101 dataOutB<5> VDD VSS 
+ FE_PHN1995_pixelConfigIntB_101 / DEL0
XFE_PHC1991_pixelConfigIntB_98 dataOutB<2> VDD VSS 
+ FE_PHN1991_pixelConfigIntB_98 / DEL0
XFE_PHC1903_memA_6 memA<6> VDD VSS FE_PHN1903_memA_6 / DEL0
XFE_PHC1874_memA_3 memA<3> VDD VSS FE_PHN1874_memA_3 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_336
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_336 FE_OFN129_memA_5 FE_OFN557_memB_4 
+ FE_OFN638_memB_5 FE_OFN869_memB_0 FE_OFN871_memB_2 FE_OFN984_memB_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN129_memA_5:I FE_OFN557_memB_4:I FE_OFN638_memB_5:I 
*.PININFO FE_OFN869_memB_0:I FE_OFN871_memB_2:I FE_OFN984_memB_3:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1481_memB_3 FE_OFN984_memB_3 VDD VSS FE_OFN1296_memB_3 / CKND1
Xg2335 FE_PHN2339_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2488_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2341_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2392_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2201_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2268_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2460_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN1919_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN871_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1296_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN871_memB_2 inC<2> FE_OFN869_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN869_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN638_memB_5 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN869_memB_0 inA<0> FE_OFN557_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN869_memB_0 inA<0> FE_OFN557_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN638_memB_5 inC<5> n_5 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN984_memB_3 inA<3> FE_OFN638_memB_5 FE_OFN129_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN871_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN129_memA_5 FE_OFN638_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN984_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2488_n_36 n_36 VDD VSS FE_PHN2488_n_36 / DEL0
XFE_PHC2460_n_21 n_21 VDD VSS FE_PHN2460_n_21 / DEL0
XFE_PHC2392_n_32 n_32 VDD VSS FE_PHN2392_n_32 / DEL0
XFE_PHC2341_n_33 n_33 VDD VSS FE_PHN2341_n_33 / DEL0
XFE_PHC2339_n_37 n_37 VDD VSS FE_PHN2339_n_37 / DEL0
XFE_PHC2268_n_22 n_22 VDD VSS FE_PHN2268_n_22 / DEL0
XFE_PHC2201_n_26 n_26 VDD VSS FE_PHN2201_n_26 / DEL0
XFE_PHC1919_n_20 n_20 VDD VSS FE_PHN1919_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_337
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_337 FE_OFN128_memA_5 FE_OFN300_memB_3 
+ FE_OFN556_memB_4 FE_OFN637_memB_5 FE_OFN1027_memA_3 FE_OFN1237_memB_0 
+ FE_OFN1238_memB_2 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN128_memA_5:I FE_OFN300_memB_3:I FE_OFN556_memB_4:I 
*.PININFO FE_OFN637_memB_5:I FE_OFN1027_memA_3:I FE_OFN1237_memB_0:I 
*.PININFO FE_OFN1238_memB_2:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1479_memB_3 inB<3> VDD VSS n_7 / CKND1
Xg2335 FE_PHN2231_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2433_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2358_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2393_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2428_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2356_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2187_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2378_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN1238_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 n_7 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN1238_memB_2 inC<2> FE_OFN1237_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN1237_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN637_memB_5 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN1237_memB_0 inA<0> FE_OFN556_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN1237_memB_0 inA<0> FE_OFN556_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN300_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 FE_OFN128_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN637_memB_5 inC<5> n_5 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 inB<3> FE_OFN1027_memA_3 FE_OFN637_memB_5 FE_OFN128_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN1238_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN128_memA_5 FE_OFN637_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN1027_memA_3 inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2433_n_36 n_36 VDD VSS FE_PHN2433_n_36 / DEL0
XFE_PHC2428_n_26 n_26 VDD VSS FE_PHN2428_n_26 / DEL0
XFE_PHC2393_n_32 n_32 VDD VSS FE_PHN2393_n_32 / DEL0
XFE_PHC2378_n_20 n_20 VDD VSS FE_PHN2378_n_20 / DEL0
XFE_PHC2358_n_33 n_33 VDD VSS FE_PHN2358_n_33 / DEL0
XFE_PHC2356_n_22 n_22 VDD VSS FE_PHN2356_n_22 / DEL0
XFE_PHC2231_n_37 n_37 VDD VSS FE_PHN2231_n_37 / DEL0
XFE_PHC2187_n_21 n_21 VDD VSS FE_PHN2187_n_21 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_338
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_338 FE_OFN555_memB_4 FE_OFN636_memB_5 
+ FE_OFN868_memB_0 FE_OFN870_memB_2 FE_OFN983_memB_3 FE_OFN1026_memA_5 
+ FE_OFN1028_memA_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN555_memB_4:I FE_OFN636_memB_5:I FE_OFN868_memB_0:I 
*.PININFO FE_OFN870_memB_2:I FE_OFN983_memB_3:I FE_OFN1026_memA_5:I 
*.PININFO FE_OFN1028_memA_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1480_memB_3 FE_OFN983_memB_3 VDD VSS FE_OFN1295_memB_3 / CKND1
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2318_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2277_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2224_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN1966_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN1925_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN870_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1295_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN870_memB_2 inC<2> FE_OFN868_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN868_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN636_memB_5 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN868_memB_0 inA<0> FE_OFN555_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN868_memB_0 inA<0> FE_OFN555_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN636_memB_5 inC<5> n_5 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN983_memB_3 FE_OFN1028_memA_3 FE_OFN636_memB_5 FE_OFN1026_memA_5 
+ n_41 VDD VSS n_42 / AOI221D1
Xg2346 n_4 inC<1> FE_OFN870_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN1026_memA_5 FE_OFN636_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 FE_OFN1028_memA_3 FE_OFN983_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2318_n_36 n_36 VDD VSS FE_PHN2318_n_36 / DEL0
XFE_PHC2277_n_33 n_33 VDD VSS FE_PHN2277_n_33 / DEL0
XFE_PHC2224_n_22 n_22 VDD VSS FE_PHN2224_n_22 / DEL0
XFE_PHC1966_n_21 n_21 VDD VSS FE_PHN1966_n_21 / DEL0
XFE_PHC1925_n_20 n_20 VDD VSS FE_PHN1925_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_391
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_391 FE_OFN11_busRstInBufA FE_OFN24_busRstInBufA 
+ FE_OFN39_busRstInBufB FE_OFN59_busRstInBufC VDD VSS clkA clkB clkC 
+ dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> 
+ dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> 
+ dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> 
+ dataInC<2> dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> 
+ dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> defaultValueA<6> 
+ defaultValueA<5> defaultValueA<4> defaultValueA<3> defaultValueA<2> 
+ defaultValueA<1> defaultValueA<0> defaultValueB<7> defaultValueB<6> 
+ defaultValueB<5> defaultValueB<4> defaultValueB<3> defaultValueB<2> 
+ defaultValueB<1> defaultValueB<0> defaultValueC<7> defaultValueC<6> 
+ defaultValueC<5> defaultValueC<4> defaultValueC<3> defaultValueC<2> 
+ defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA 
+ tmrErrorB tmrErrorC
*.PININFO FE_OFN11_busRstInBufA:I FE_OFN24_busRstInBufA:I 
*.PININFO FE_OFN39_busRstInBufB:I FE_OFN59_busRstInBufC:I clkA:I clkB:I clkC:I 
*.PININFO dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I 
*.PININFO dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I 
*.PININFO dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I 
*.PININFO dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I 
*.PININFO dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215 FE_OFN11_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 FE_OFN11_busRstInBufA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN11_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN11_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 FE_OFN39_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 FE_OFN59_busRstInBufC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN11_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> FE_OFN11_busRstInBufA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN24_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN11_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> FE_OFN39_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> FE_OFN59_busRstInBufC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA FE_PHN2227_pixelConfigIntA_92 memA<4> n_46 loadA 
+ dataInA<4> VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA FE_PHN2235_pixelConfigIntA_94 memA<6> n_47 loadA 
+ dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA FE_PHN2327_pixelConfigIntA_95 memA<7> n_45 loadA 
+ dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 FE_OFN486_regWeC_11 dataInC<5> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 FE_OFN486_regWeC_11 dataInC<4> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 FE_OFN486_regWeC_11 dataInC<0> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 FE_OFN486_regWeC_11 dataInC<6> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 FE_OFN486_regWeC_11 dataInC<2> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 FE_OFN486_regWeC_11 dataInC<1> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 FE_OFN486_regWeC_11 dataInC<7> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 FE_OFN486_regWeC_11 dataInC<3> 
+ VDD VSS / SDFCSNQD1
XmemVoterC FE_OFN1619_memA_5 FE_OFN1116_memB_4 FE_OFN1143_memB_5 
+ FE_OFN1237_memB_0 FE_OFN1238_memB_2 FE_OFN884_memB_3 VDD VSS memA<7> memA<6> 
+ memA<5> memA<4> FE_OFN1620_memA_3 memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> FE_OFN1621_memC_7 
+ FE_OFN1622_memC_6 memC<5> memC<4> memC<3> FE_OFN903_memC_2 FE_PDN2683_memC_1 
+ memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> tmrErrorC / majorityVoter_WIDTH8_336
XmemVoterB FE_OFN1619_memA_5 memB<3> FE_OFN1116_memB_4 FE_OFN1143_memB_5 
+ FE_OFN1620_memA_3 FE_OFN1237_memB_0 FE_OFN1238_memB_2 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> memB<4> FE_OFN884_memB_3 memB<2> memB<1> memB<0> FE_OFN1621_memC_7 
+ FE_OFN1622_memC_6 memC<5> memC<4> memC<3> FE_OFN903_memC_2 FE_PDN2683_memC_1 
+ memC<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> tmrErrorB / majorityVoter_WIDTH8_337
XmemVoterA FE_OFN1116_memB_4 FE_OFN1143_memB_5 FE_OFN1237_memB_0 
+ FE_OFN1238_memB_2 FE_OFN884_memB_3 FE_OFN1619_memA_5 FE_OFN1620_memA_3 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> FE_OFN1621_memC_7 
+ FE_OFN1622_memC_6 memC<5> memC<4> memC<3> FE_OFN903_memC_2 FE_PDN2683_memC_1 
+ memC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> tmrErrorA / majorityVoter_WIDTH8_338
XFE_OFC486_regWeC_11 loadC VDD VSS FE_OFN486_regWeC_11 / BUFFD2
XFE_OFC1846_memC_6 memC<6> VDD VSS FE_OFN1622_memC_6 / BUFFD1
XFE_OFC1845_memC_7 memC<7> VDD VSS FE_OFN1621_memC_7 / BUFFD1
XFE_OFC1844_memA_3 memA<3> VDD VSS FE_OFN1620_memA_3 / BUFFD1
XFE_OFC1843_memA_5 memA<5> VDD VSS FE_OFN1619_memA_5 / BUFFD1
XFE_OFC903_memC_2 memC<2> VDD VSS FE_OFN903_memC_2 / BUFFD1
XFE_OFC1387_memB_2 memB<2> VDD VSS FE_OFN1238_memB_2 / INVD1
XFE_OFC1385_memB_0 memB<0> VDD VSS FE_OFN1237_memB_0 / INVD1
XFE_OFC1180_memB_4 memB<4> VDD VSS FE_OFN1116_memB_4 / INVD1
XFE_OFC1207_memB_5 memB<5> VDD VSS FE_OFN1143_memB_5 / CKND2
XFE_OFC1478_memB_3 memB<3> VDD VSS FE_OFN884_memB_3 / CKND1
XFE_PHC2327_pixelConfigIntA_95 dataOutA<7> VDD VSS 
+ FE_PHN2327_pixelConfigIntA_95 / DEL0
XFE_PHC2235_pixelConfigIntA_94 dataOutA<6> VDD VSS 
+ FE_PHN2235_pixelConfigIntA_94 / DEL0
XFE_PHC2227_pixelConfigIntA_92 dataOutA<4> VDD VSS 
+ FE_PHN2227_pixelConfigIntA_92 / DEL0
XFE_PDC2683_memC_1 memC<1> VDD VSS FE_PDN2683_memC_1 / CKBD1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_339
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_339 FE_OFN126_memC_6 FE_OFN381_n FE_OFN554_memB_2 
+ FE_OFN635_memB_5 FE_OFN864_memB_1 FE_OFN867_memB_3 FE_OFN1024_memA_5 
+ FE_OFN1232_memB_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 tmrErr
*.PININFO FE_OFN126_memC_6:I FE_OFN381_n:I FE_OFN554_memB_2:I 
*.PININFO FE_OFN635_memB_5:I FE_OFN864_memB_1:I FE_OFN867_memB_3:I 
*.PININFO FE_OFN1024_memA_5:I FE_OFN1232_memB_6:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO p2:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1383_memB_3 FE_OFN867_memB_3 VDD VSS FE_OFN1236_memB_3 / CKND1
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2339 FE_PHN2449_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2617_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2474_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2525_n_22 VDD VSS out<0> / CKND1
Xg2351 FE_PHN1930_n_20 VDD VSS out<5> / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2371 FE_OFN126_memC_6 VDD VSS n_3 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN864_memB_1 VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN554_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1236_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1232_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN554_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN381_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN635_memB_5 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 p2 inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN864_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN381_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2336 FE_PHN2616_n_36 VDD VSS out<2> / CKND2
Xg2350 FE_PHN2385_n_21 VDD VSS out<3> / CKND2
Xg2347 n_3 inB<6> FE_OFN635_memB_5 inC<5> n_5 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN867_memB_3 inA<3> FE_OFN635_memB_5 FE_OFN1024_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 inB<1> inC<1> FE_OFN554_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN1232_memB_6 FE_OFN126_memC_6 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN1024_memA_5 FE_OFN635_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN867_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2617_n_32 n_32 VDD VSS FE_PHN2617_n_32 / DEL0
XFE_PHC2616_n_36 n_36 VDD VSS FE_PHN2616_n_36 / DEL0
XFE_PHC2525_n_22 n_22 VDD VSS FE_PHN2525_n_22 / DEL0
XFE_PHC2474_n_26 n_26 VDD VSS FE_PHN2474_n_26 / DEL0
XFE_PHC2449_n_33 n_33 VDD VSS FE_PHN2449_n_33 / DEL0
XFE_PHC2385_n_21 n_21 VDD VSS FE_PHN2385_n_21 / DEL0
XFE_PHC1930_n_20 n_20 VDD VSS FE_PHN1930_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_340
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_340 FE_OFN125_memB_4 FE_OFN382_n FE_OFN553_memB_2 
+ FE_OFN634_memB_5 FE_OFN861_memB_6 FE_OFN863_memB_1 FE_OFN866_memB_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ tmrErr
*.PININFO FE_OFN125_memB_4:I FE_OFN382_n:I FE_OFN553_memB_2:I 
*.PININFO FE_OFN634_memB_5:I FE_OFN861_memB_6:I FE_OFN863_memB_1:I 
*.PININFO FE_OFN866_memB_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2507_n_37 VDD VSS out<6> / CKND1
Xg2339 FE_PHN2496_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2662_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2427_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2487_n_22 VDD VSS out<0> / CKND1
Xg2351 FE_PHN2286_n_20 VDD VSS out<5> / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN863_memB_1 VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN553_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN861_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN553_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN382_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN634_memB_5 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 p2 inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN863_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN382_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2336 FE_PHN2606_n_36 VDD VSS out<2> / CKND2
Xg2350 FE_PHN2384_n_21 VDD VSS out<3> / CKND2
Xg2347 n_3 inB<6> FE_OFN634_memB_5 inC<5> n_5 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN866_memB_3 inA<3> FE_OFN634_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346 inB<1> inC<1> FE_OFN553_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN861_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN634_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN866_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2662_n_32 n_32 VDD VSS FE_PHN2662_n_32 / DEL0
XFE_PHC2606_n_36 n_36 VDD VSS FE_PHN2606_n_36 / DEL0
XFE_PHC2507_n_37 n_37 VDD VSS FE_PHN2507_n_37 / DEL0
XFE_PHC2496_n_33 n_33 VDD VSS FE_PHN2496_n_33 / DEL0
XFE_PHC2487_n_22 n_22 VDD VSS FE_PHN2487_n_22 / DEL0
XFE_PHC2427_n_26 n_26 VDD VSS FE_PHN2427_n_26 / DEL0
XFE_PHC2384_n_21 n_21 VDD VSS FE_PHN2384_n_21 / DEL0
XFE_PHC2286_n_20 n_20 VDD VSS FE_PHN2286_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_341
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_341 FE_OFN127_memC_6 FE_OFN380_n FE_OFN552_memB_2 
+ FE_OFN633_memB_5 FE_OFN860_memB_6 FE_OFN862_memB_1 FE_OFN865_memB_3 
+ FE_OFN1025_memA_5 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 tmrErr
*.PININFO FE_OFN127_memC_6:I FE_OFN380_n:I FE_OFN552_memB_2:I 
*.PININFO FE_OFN633_memB_5:I FE_OFN860_memB_6:I FE_OFN862_memB_1:I 
*.PININFO FE_OFN865_memB_3:I FE_OFN1025_memA_5:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO p2:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1477_memB_4 inB<4> VDD VSS FE_OFN1294_memB_4 / CKND1
Xg2335 FE_PHN2462_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2669_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2491_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2612_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2399_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2446_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2518_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN1935_n_20 VDD VSS out<5> / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2371 FE_OFN127_memC_6 VDD VSS n_3 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN862_memB_1 VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN552_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN860_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN552_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN1294_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 n_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN633_memB_5 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356 n_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 p2 inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> FE_OFN862_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> FE_OFN380_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN633_memB_5 inC<5> n_5 inC<7> VDD VSS n_27 / AOI222D1
Xg2332 FE_OFN865_memB_3 inA<3> FE_OFN633_memB_5 FE_OFN1025_memA_5 n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2346 inB<1> inC<1> FE_OFN552_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN860_memB_6 FE_OFN127_memC_6 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 FE_OFN1025_memA_5 FE_OFN633_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN865_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2669_n_36 n_36 VDD VSS FE_PHN2669_n_36 / DEL0
XFE_PHC2612_n_32 n_32 VDD VSS FE_PHN2612_n_32 / DEL0
XFE_PHC2518_n_21 n_21 VDD VSS FE_PHN2518_n_21 / DEL0
XFE_PHC2491_n_33 n_33 VDD VSS FE_PHN2491_n_33 / DEL0
XFE_PHC2462_n_37 n_37 VDD VSS FE_PHN2462_n_37 / DEL0
XFE_PHC2446_n_22 n_22 VDD VSS FE_PHN2446_n_22 / DEL0
XFE_PHC2399_n_26 n_26 VDD VSS FE_PHN2399_n_26 / DEL0
XFE_PHC1935_n_20 n_20 VDD VSS FE_PHN1935_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_392
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_392 FE_OFN0_busRstInBufA FE_OFN12_busRstInBufA 
+ FE_OFN26_busRstInBufA VDD VSS clkA clkB clkC dataInA<7> dataInA<6> 
+ dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> 
+ dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> 
+ dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> 
+ dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> 
+ dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO FE_OFN0_busRstInBufA:I FE_OFN12_busRstInBufA:I 
*.PININFO FE_OFN26_busRstInBufA:I clkA:I clkB:I clkC:I dataInA<7>:I 
*.PININFO dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I 
*.PININFO dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I 
*.PININFO dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I 
*.PININFO dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I 
*.PININFO dataInC<2>:I dataInC<1>:I dataInC<0>:I defaultValueA<7>:I 
*.PININFO defaultValueA<6>:I defaultValueA<5>:I defaultValueA<4>:I 
*.PININFO defaultValueA<3>:I defaultValueA<2>:I defaultValueA<1>:I 
*.PININFO defaultValueA<0>:I defaultValueB<7>:I defaultValueB<6>:I 
*.PININFO defaultValueB<5>:I defaultValueB<4>:I defaultValueB<3>:I 
*.PININFO defaultValueB<2>:I defaultValueB<1>:I defaultValueB<0>:I 
*.PININFO defaultValueC<7>:I defaultValueC<6>:I defaultValueC<5>:I 
*.PININFO defaultValueC<4>:I defaultValueC<3>:I defaultValueC<2>:I 
*.PININFO defaultValueC<1>:I defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I 
*.PININFO rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O 
*.PININFO dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O 
*.PININFO dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O 
*.PININFO dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O 
*.PININFO dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O 
*.PININFO dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O 
*.PININFO dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 FE_OFN12_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 FE_OFN26_busRstInBufA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN12_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 FE_OFN26_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN26_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 FE_OFN26_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN26_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN12_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN12_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> FE_OFN26_busRstInBufA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN12_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN26_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN26_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> FE_OFN26_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN26_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 FE_OFN432_regWeC_10 dataInC<5> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 FE_OFN432_regWeC_10 dataInC<4> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 FE_OFN432_regWeC_10 dataInC<0> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC FE_PHN2521_pixelConfigIntC_86 memC<6> n_15 
+ FE_OFN432_regWeC_10 dataInC<6> VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 FE_OFN432_regWeC_10 dataInC<2> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 FE_OFN432_regWeC_10 dataInC<1> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 FE_OFN432_regWeC_10 dataInC<7> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 FE_OFN432_regWeC_10 dataInC<3> 
+ VDD VSS / SDFCSNQD1
XmemVoterC memC<6> memB<4> FE_OFN1115_memB_2 FE_OFN1142_memB_5 
+ FE_OFN1234_memB_1 FE_OFN1235_memB_3 FE_OFN1617_memA_5 FE_OFN1232_memB_6 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> FE_OFN1039_n memB<3> memB<2> FE_OFN1233_memB_1 memB<0> 
+ memC<7> memC<6> memC<5> memC<4> memC<3> FE_OFN1618_memC_2 memC<1> 
+ FE_OFN931_memC_0 dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> FE_PHN1898_memA_7 FE_PHN1901_memA_2 
+ tmrErrorC / majorityVoter_WIDTH8_339
XmemVoterB FE_OFN175_memB_4 memB<4> FE_OFN1115_memB_2 FE_OFN1142_memB_5 
+ FE_OFN1232_memB_6 FE_OFN1234_memB_1 FE_OFN1235_memB_3 VDD VSS memA<7> 
+ memA<6> FE_OFN1617_memA_5 memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> FE_OFN1039_n memB<3> memB<2> FE_OFN1233_memB_1 memB<0> 
+ memC<7> memC<6> memC<5> memC<4> memC<3> FE_OFN1618_memC_2 memC<1> 
+ FE_OFN931_memC_0 dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1898_memA_7 FE_PHN1901_memA_2 
+ tmrErrorB / majorityVoter_WIDTH8_340
XmemVoterA memC<6> memB<4> FE_OFN1115_memB_2 FE_OFN1142_memB_5 
+ FE_OFN1232_memB_6 FE_OFN1234_memB_1 FE_OFN1235_memB_3 FE_OFN1617_memA_5 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> FE_OFN1039_n memB<3> memB<2> FE_OFN1233_memB_1 memB<0> 
+ memC<7> memC<6> memC<5> memC<4> memC<3> FE_OFN1618_memC_2 memC<1> 
+ FE_OFN931_memC_0 dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> FE_PHN1898_memA_7 FE_PHN1901_memA_2 
+ tmrErrorA / majorityVoter_WIDTH8_341
XFE_OFC432_regWeC_10 loadC VDD VSS FE_OFN432_regWeC_10 / BUFFD2
XFE_OFC1842_memC_2 memC<2> VDD VSS FE_OFN1618_memC_2 / BUFFD1
XFE_OFC1841_memA_5 memA<5> VDD VSS FE_OFN1617_memA_5 / BUFFD1
XFE_OFC931_memC_0 memC<0> VDD VSS FE_OFN931_memC_0 / BUFFD1
XFE_OFC1381_memB_1 FE_OFN1233_memB_1 VDD VSS FE_OFN1234_memB_1 / INVD1
XFE_OFC1380_memB_1 memB<1> VDD VSS FE_OFN1233_memB_1 / INVD1
XFE_OFC1379_memB_6 memB<6> VDD VSS FE_OFN1232_memB_6 / INVD1
XFE_OFC1179_memB_2 memB<2> VDD VSS FE_OFN1115_memB_2 / INVD1
XFE_OFC1206_memB_5 memB<5> VDD VSS FE_OFN1142_memB_5 / CKND2
XFE_OFC1476_memB_4 memB<4> VDD VSS FE_OFN1039_n / CKND1
XFE_OFC1382_memB_3 memB<3> VDD VSS FE_OFN1235_memB_3 / CKND1
XFE_PHC2521_pixelConfigIntC_86 dataOutC<6> VDD VSS 
+ FE_PHN2521_pixelConfigIntC_86 / DEL0
XFE_PHC1901_memA_2 memA<2> VDD VSS FE_PHN1901_memA_2 / DEL0
XFE_PHC1898_memA_7 memA<7> VDD VSS FE_PHN1898_memA_7 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_342
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_342 FE_OFN378_n FE_OFN629_memB_5 FE_OFN632_memB_0 
+ FE_OFN853_memB_7 FE_OFN856_memB_7 FE_OFN859_memB_3 FE_OFN1227_memB_6 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 
+ tmrErr
*.PININFO FE_OFN378_n:I FE_OFN629_memB_5:I FE_OFN632_memB_0:I 
*.PININFO FE_OFN853_memB_7:I FE_OFN856_memB_7:I FE_OFN859_memB_3:I 
*.PININFO FE_OFN1227_memB_6:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg2335 FE_PHN2328_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2251_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN1961_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2553_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2319_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2099_n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> FE_OFN856_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN859_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1227_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN632_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN632_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN629_memB_5 inC<5> FE_OFN853_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN632_memB_0 inA<0> FE_OFN378_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN632_memB_0 inA<0> FE_OFN378_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> p1 VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN859_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN629_memB_5 inC<5> FE_OFN853_memB_7 inC<7> VDD VSS n_27 
+ / AOI222D1
Xg2332 inB<3> inA<3> FE_OFN629_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 n_4 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN1227_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN629_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2553_n_26 n_26 VDD VSS FE_PHN2553_n_26 / DEL0
XFE_PHC2328_n_37 n_37 VDD VSS FE_PHN2328_n_37 / DEL0
XFE_PHC2319_n_21 n_21 VDD VSS FE_PHN2319_n_21 / DEL0
XFE_PHC2251_n_33 n_33 VDD VSS FE_PHN2251_n_33 / DEL0
XFE_PHC2099_n_20 n_20 VDD VSS FE_PHN2099_n_20 / DEL0
XFE_PHC1961_n_32 n_32 VDD VSS FE_PHN1961_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_343
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_343 FE_OFN377_n FE_OFN628_memB_5 FE_OFN631_memB_0 
+ FE_OFN850_memB_6 FE_OFN852_memB_7 FE_OFN855_memB_7 FE_OFN858_memB_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 
+ tmrErr
*.PININFO FE_OFN377_n:I FE_OFN628_memB_5:I FE_OFN631_memB_0:I 
*.PININFO FE_OFN850_memB_6:I FE_OFN852_memB_7:I FE_OFN855_memB_7:I 
*.PININFO FE_OFN858_memB_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg2335 FE_PHN2119_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2199_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2012_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2627_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2021_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2426_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2100_n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> FE_OFN855_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN858_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN850_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN631_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN631_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN628_memB_5 inC<5> FE_OFN852_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN631_memB_0 inA<0> FE_OFN377_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN631_memB_0 inA<0> FE_OFN377_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> p1 VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN858_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN628_memB_5 inC<5> FE_OFN852_memB_7 inC<7> VDD VSS n_27 
+ / AOI222D1
Xg2332 inB<3> inA<3> FE_OFN628_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 n_4 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN850_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN628_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2627_n_26 n_26 VDD VSS FE_PHN2627_n_26 / DEL0
XFE_PHC2426_n_21 n_21 VDD VSS FE_PHN2426_n_21 / DEL0
XFE_PHC2199_n_36 n_36 VDD VSS FE_PHN2199_n_36 / DEL0
XFE_PHC2119_n_37 n_37 VDD VSS FE_PHN2119_n_37 / DEL0
XFE_PHC2100_n_20 n_20 VDD VSS FE_PHN2100_n_20 / DEL0
XFE_PHC2021_n_22 n_22 VDD VSS FE_PHN2021_n_22 / DEL0
XFE_PHC2012_n_32 n_32 VDD VSS FE_PHN2012_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_344
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_344 FE_OFN353_memB_4 FE_OFN379_n FE_OFN627_memB_5 
+ FE_OFN630_memB_0 FE_OFN849_memB_6 FE_OFN851_memB_7 FE_OFN854_memB_7 
+ FE_OFN857_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN353_memB_4:I FE_OFN379_n:I FE_OFN627_memB_5:I 
*.PININFO FE_OFN630_memB_0:I FE_OFN849_memB_6:I FE_OFN851_memB_7:I 
*.PININFO FE_OFN854_memB_7:I FE_OFN857_memB_3:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2195_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2116_n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN1940_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2546_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2026_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2361_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360 inA<7> FE_OFN854_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN857_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN849_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 n_1 inC<2> FE_OFN630_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN630_memB_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 FE_OFN627_memB_5 inC<5> FE_OFN851_memB_7 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN630_memB_0 inA<0> FE_OFN379_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356 FE_OFN630_memB_0 inA<0> FE_OFN379_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> p1 VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> FE_OFN857_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 n_3 inB<6> FE_OFN627_memB_5 inC<5> FE_OFN851_memB_7 inC<7> VDD VSS n_27 
+ / AOI222D1
Xg2332 inB<3> inA<3> FE_OFN627_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 n_4 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344 FE_OFN849_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> FE_OFN627_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2546_n_26 n_26 VDD VSS FE_PHN2546_n_26 / DEL0
XFE_PHC2361_n_21 n_21 VDD VSS FE_PHN2361_n_21 / DEL0
XFE_PHC2195_n_37 n_37 VDD VSS FE_PHN2195_n_37 / DEL0
XFE_PHC2116_n_36 n_36 VDD VSS FE_PHN2116_n_36 / DEL0
XFE_PHC2026_n_22 n_22 VDD VSS FE_PHN2026_n_22 / DEL0
XFE_PHC1940_n_32 n_32 VDD VSS FE_PHN1940_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_393
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_393 FE_OFN28_busRstInBufA FE_OFN57_busRstInBufC VDD VSS 
+ clkA clkB clkC dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> 
+ dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> 
+ dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> 
+ dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> 
+ defaultValueA<6> defaultValueA<5> defaultValueA<4> defaultValueA<3> 
+ defaultValueA<2> defaultValueA<1> defaultValueA<0> defaultValueB<7> 
+ defaultValueB<6> defaultValueB<5> defaultValueB<4> defaultValueB<3> 
+ defaultValueB<2> defaultValueB<1> defaultValueB<0> defaultValueC<7> 
+ defaultValueC<6> defaultValueC<5> defaultValueC<4> defaultValueC<3> 
+ defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA 
+ rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN28_busRstInBufA:I FE_OFN57_busRstInBufC:I clkA:I clkB:I clkC:I 
*.PININFO dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I 
*.PININFO dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I 
*.PININFO dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I 
*.PININFO dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I 
*.PININFO dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN28_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 FE_OFN28_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN28_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 FE_OFN28_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN28_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN28_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 FE_OFN57_busRstInBufC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 FE_OFN57_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN28_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN28_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> FE_OFN28_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN28_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> FE_OFN28_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN28_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> FE_OFN57_busRstInBufC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> FE_OFN57_busRstInBufC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN1958_pixelConfigIntA_77 memA<5> n_32 
+ FE_OFN576_regWeA_9 dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 FE_OFN576_regWeA_9 dataInA<4> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 FE_OFN576_regWeA_9 dataInA<0> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 FE_OFN576_regWeA_9 dataInA<6> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 FE_OFN576_regWeA_9 dataInA<2> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA FE_PHN2205_pixelConfigIntA_73 memA<1> n_37 
+ FE_OFN576_regWeA_9 dataInA<1> VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 FE_OFN576_regWeA_9 dataInA<7> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 FE_OFN576_regWeA_9 dataInA<3> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB FE_PHN2207_pixelConfigIntB_73 memB<1> n_21 loadB 
+ dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC FE_PHN2118_pixelConfigIntC_72 memC<0> n_3 loadC 
+ dataInC<0> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC FE_PHN2295_pixelConfigIntC_74 memC<2> n_4 loadC 
+ dataInC<2> VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemVoterC FE_OFN1038_n FE_OFN1140_memB_5 FE_OFN1141_memB_0 FE_OFN1228_memB_7 
+ FE_OFN1229_memB_7 FE_OFN1231_memB_3 FE_OFN1227_memB_6 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> memB<4> FE_OFN1230_memB_3 memB<2> memB<1> memB<0> memC<7> memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutC<7> dataOutC<6> 
+ dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ FE_PHN1867_memC_4 tmrErrorC / majorityVoter_WIDTH8_342
XmemVoterB FE_OFN1038_n FE_OFN1140_memB_5 FE_OFN1141_memB_0 FE_OFN1227_memB_6 
+ FE_OFN1228_memB_7 FE_OFN1229_memB_7 FE_OFN1231_memB_3 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> memB<4> FE_OFN1230_memB_3 memB<2> memB<1> memB<0> memC<7> memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutB<7> dataOutB<6> 
+ dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ FE_PHN1867_memC_4 tmrErrorB / majorityVoter_WIDTH8_343
XmemVoterA FE_OFN940_memB_4 FE_OFN1038_n FE_OFN1140_memB_5 FE_OFN1141_memB_0 
+ FE_OFN1227_memB_6 FE_OFN1228_memB_7 FE_OFN1229_memB_7 FE_OFN1231_memB_3 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> memB<4> FE_OFN1230_memB_3 memB<2> memB<1> memB<0> memC<7> 
+ memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> FE_PHN1867_memC_4 tmrErrorA / majorityVoter_WIDTH8_344
XFE_OFC576_regWeA_9 loadA VDD VSS FE_OFN576_regWeA_9 / BUFFD2
XFE_OFC1205_memB_0 memB<0> VDD VSS FE_OFN1141_memB_0 / CKND2
XFE_OFC1204_memB_5 memB<5> VDD VSS FE_OFN1140_memB_5 / CKND2
XFE_OFC1377_memB_3 FE_OFN1230_memB_3 VDD VSS FE_OFN1231_memB_3 / INVD1
XFE_OFC1375_memB_7 FE_OFN1228_memB_7 VDD VSS FE_OFN1229_memB_7 / INVD1
XFE_OFC1374_memB_7 memB<7> VDD VSS FE_OFN1228_memB_7 / INVD1
XFE_OFC1373_memB_6 memB<6> VDD VSS FE_OFN1227_memB_6 / INVD1
XFE_OFC1275_memB_4 memB<4> VDD VSS FE_OFN1038_n / INVD1
XFE_OFC1376_memB_3 memB<3> VDD VSS FE_OFN1230_memB_3 / CKND1
XFE_PHC2295_pixelConfigIntC_74 dataOutC<2> VDD VSS 
+ FE_PHN2295_pixelConfigIntC_74 / DEL0
XFE_PHC2207_pixelConfigIntB_73 dataOutB<1> VDD VSS 
+ FE_PHN2207_pixelConfigIntB_73 / DEL0
XFE_PHC2205_pixelConfigIntA_73 dataOutA<1> VDD VSS 
+ FE_PHN2205_pixelConfigIntA_73 / DEL0
XFE_PHC2118_pixelConfigIntC_72 dataOutC<0> VDD VSS 
+ FE_PHN2118_pixelConfigIntC_72 / DEL0
XFE_PHC1958_pixelConfigIntA_77 dataOutA<5> VDD VSS 
+ FE_PHN1958_pixelConfigIntA_77 / DEL0
XFE_PHC1867_memC_4 memC<4> VDD VSS FE_PHN1867_memC_4 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_345
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_345 FE_OFN120_memA_4 FE_OFN124_memB_4 FE_OFN376_n 
+ FE_OFN548_memB_2 FE_OFN551_memB_1 FE_OFN626_memB_0 FE_OFN752_memB_6 
+ FE_OFN754_memB_6 FE_OFN846_memB_3 FE_OFN848_memC_6 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN120_memA_4:I FE_OFN124_memB_4:I FE_OFN376_n:I 
*.PININFO FE_OFN548_memB_2:I FE_OFN551_memB_1:I FE_OFN626_memB_0:I 
*.PININFO FE_OFN752_memB_6:I FE_OFN754_memB_6:I FE_OFN846_memB_3:I 
*.PININFO FE_OFN848_memC_6:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1369_memB_3 FE_OFN846_memB_3 VDD VSS FE_OFN1225_memB_3 / CKND1
Xg2335 FE_PHN2003_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2220_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2342_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2108_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2362_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2489_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN548_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 FE_OFN1225_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN752_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN548_memB_2 inC<2> FE_OFN626_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN626_memB_0 inC<0> FE_OFN551_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN626_memB_0 inA<0> FE_OFN376_n FE_OFN120_memA_4 VDD VSS n_16 / 
+ OAI22D1
Xg2356 FE_OFN626_memB_0 inA<0> FE_OFN376_n FE_OFN120_memA_4 VDD VSS n_18 / 
+ AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN848_memC_6 FE_OFN754_memB_6 n_8 inC<5> n_5 inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN846_memB_3 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN551_memB_1 inC<1> FE_OFN548_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN752_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN846_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2489_n_21 n_21 VDD VSS FE_PHN2489_n_21 / DEL0
XFE_PHC2362_n_22 n_22 VDD VSS FE_PHN2362_n_22 / DEL0
XFE_PHC2342_n_33 n_33 VDD VSS FE_PHN2342_n_33 / DEL0
XFE_PHC2220_n_36 n_36 VDD VSS FE_PHN2220_n_36 / DEL0
XFE_PHC2108_n_26 n_26 VDD VSS FE_PHN2108_n_26 / DEL0
XFE_PHC2003_n_37 n_37 VDD VSS FE_PHN2003_n_37 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_346
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_346 FE_OFN118_memA_4 FE_OFN121_memB_6 
+ FE_OFN122_memB_4 FE_OFN374_n FE_OFN547_memB_2 FE_OFN550_memB_1 
+ FE_OFN625_memB_0 FE_OFN755_memB_6 FE_OFN845_memB_3 FE_OFN1023_memB_7 
+ FE_OFN1226_memC_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN118_memA_4:I FE_OFN121_memB_6:I FE_OFN122_memB_4:I 
*.PININFO FE_OFN374_n:I FE_OFN547_memB_2:I FE_OFN550_memB_1:I 
*.PININFO FE_OFN625_memB_0:I FE_OFN755_memB_6:I FE_OFN845_memB_3:I 
*.PININFO FE_OFN1023_memB_7:I FE_OFN1226_memC_6:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2040_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2238_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN1942_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2147_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2168_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2416_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2369 FE_OFN1023_memB_7 VDD VSS n_5 / CKND1
Xg2360 inA<7> FE_OFN1023_memB_7 VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN547_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 inB<6> inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN547_memB_2 inC<2> FE_OFN625_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN625_memB_0 inC<0> FE_OFN550_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN625_memB_0 inA<0> FE_OFN374_n FE_OFN118_memA_4 VDD VSS n_16 / 
+ OAI22D1
Xg2356 FE_OFN625_memB_0 inA<0> FE_OFN374_n FE_OFN118_memA_4 VDD VSS n_18 / 
+ AOI22D1
Xg2337 inA<6> FE_OFN121_memB_6 inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN1226_memC_6 FE_OFN755_memB_6 n_8 inC<5> n_5 inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN845_memB_3 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN550_memB_1 inC<1> FE_OFN547_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 inB<6> inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN845_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2416_n_21 n_21 VDD VSS FE_PHN2416_n_21 / DEL0
XFE_PHC2238_n_33 n_33 VDD VSS FE_PHN2238_n_33 / DEL0
XFE_PHC2168_n_22 n_22 VDD VSS FE_PHN2168_n_22 / DEL0
XFE_PHC2147_n_26 n_26 VDD VSS FE_PHN2147_n_26 / DEL0
XFE_PHC2040_n_36 n_36 VDD VSS FE_PHN2040_n_36 / DEL0
XFE_PHC1942_n_32 n_32 VDD VSS FE_PHN1942_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_347
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_347 FE_OFN119_memA_4 FE_OFN123_memB_4 FE_OFN375_n 
+ FE_OFN546_memB_2 FE_OFN549_memB_1 FE_OFN624_memB_0 FE_OFN753_memB_6 
+ FE_OFN844_memB_3 FE_OFN847_memC_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> 
+ inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> 
+ inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> 
+ out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN119_memA_4:I FE_OFN123_memB_4:I FE_OFN375_n:I 
*.PININFO FE_OFN546_memB_2:I FE_OFN549_memB_1:I FE_OFN624_memB_0:I 
*.PININFO FE_OFN753_memB_6:I FE_OFN844_memB_3:I FE_OFN847_memC_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2073_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2303_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2279_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2395_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2228_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN546_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 FE_OFN1184_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN546_memB_2 inC<2> FE_OFN624_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355 FE_OFN624_memB_0 inC<0> FE_OFN549_memB_1 inC<1> VDD VSS n_19 / OAI22D1
Xg2357 n_8 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 FE_OFN624_memB_0 inA<0> FE_OFN375_n FE_OFN119_memA_4 VDD VSS n_16 / 
+ OAI22D1
Xg2356 FE_OFN624_memB_0 inA<0> FE_OFN375_n FE_OFN119_memA_4 VDD VSS n_18 / 
+ AOI22D1
Xg2337 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347 FE_OFN847_memC_6 FE_OFN753_memB_6 n_8 inC<5> n_5 inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332 FE_OFN844_memB_3 inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346 FE_OFN549_memB_1 inC<1> FE_OFN546_memB_2 inC<2> n_10 VDD VSS n_28 / 
+ AOI221D1
Xg2344 FE_OFN1184_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343 inA<3> FE_OFN844_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_OFC1274_memB_6 FE_OFN753_memB_6 VDD VSS FE_OFN1184_memB_6 / INVD1
XFE_PHC2395_n_21 n_21 VDD VSS FE_PHN2395_n_21 / DEL0
XFE_PHC2303_n_33 n_33 VDD VSS FE_PHN2303_n_33 / DEL0
XFE_PHC2279_n_22 n_22 VDD VSS FE_PHN2279_n_22 / DEL0
XFE_PHC2228_n_20 n_20 VDD VSS FE_PHN2228_n_20 / DEL0
XFE_PHC2073_n_36 n_36 VDD VSS FE_PHN2073_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_394
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_394 FE_OFN27_busRstInBufA FE_OFN29_busRstInBufB 
+ FE_OFN58_busRstInBufC VDD VSS clkA clkB clkC dataInA<7> dataInA<6> 
+ dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> 
+ dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> 
+ dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> 
+ dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> 
+ dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO FE_OFN27_busRstInBufA:I FE_OFN29_busRstInBufB:I 
*.PININFO FE_OFN58_busRstInBufC:I clkA:I clkB:I clkC:I dataInA<7>:I 
*.PININFO dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I 
*.PININFO dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I 
*.PININFO dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I 
*.PININFO dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I 
*.PININFO dataInC<2>:I dataInC<1>:I dataInC<0>:I defaultValueA<7>:I 
*.PININFO defaultValueA<6>:I defaultValueA<5>:I defaultValueA<4>:I 
*.PININFO defaultValueA<3>:I defaultValueA<2>:I defaultValueA<1>:I 
*.PININFO defaultValueA<0>:I defaultValueB<7>:I defaultValueB<6>:I 
*.PININFO defaultValueB<5>:I defaultValueB<4>:I defaultValueB<3>:I 
*.PININFO defaultValueB<2>:I defaultValueB<1>:I defaultValueB<0>:I 
*.PININFO defaultValueC<7>:I defaultValueC<6>:I defaultValueC<5>:I 
*.PININFO defaultValueC<4>:I defaultValueC<3>:I defaultValueC<2>:I 
*.PININFO defaultValueC<1>:I defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I 
*.PININFO rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O 
*.PININFO dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O 
*.PININFO dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O 
*.PININFO dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O 
*.PININFO dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O 
*.PININFO dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O 
*.PININFO dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 FE_OFN27_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN27_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 FE_OFN27_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN27_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 FE_OFN27_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN27_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN27_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 FE_OFN29_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 FE_OFN29_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 FE_OFN29_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 FE_OFN29_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 FE_OFN58_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN27_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> FE_OFN27_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN27_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> FE_OFN27_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN27_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> FE_OFN27_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN27_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> FE_OFN29_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> FE_OFN29_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> FE_OFN29_busRstInBufB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA FE_PHN2043_pixelConfigIntA_68 memA<4> n_46 loadA 
+ dataInA<4> VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA FE_PHN1965_pixelConfigIntA_70 memA<6> n_47 loadA 
+ dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA FE_PHN2388_pixelConfigIntA_71 memA<7> n_45 loadA 
+ dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB FE_PHN2202_pixelConfigIntB_69 memB<5> n_16 
+ FE_OFN483_regWeB_8 dataInB<5> VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 FE_OFN483_regWeB_8 dataInB<4> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 FE_OFN483_regWeB_8 dataInB<0> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB FE_PHN1974_pixelConfigIntB_70 memB<6> n_31 
+ FE_OFN483_regWeB_8 dataInB<6> VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 FE_OFN483_regWeB_8 dataInB<2> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 FE_OFN483_regWeB_8 dataInB<1> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 FE_OFN483_regWeB_8 dataInB<7> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 FE_OFN483_regWeB_8 dataInB<3> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC FE_PHN2092_pixelConfigIntC_69 memC<5> n_0 
+ FE_OFN487_regWeC_8 dataInC<5> VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 FE_OFN487_regWeC_8 dataInC<4> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 FE_OFN487_regWeC_8 dataInC<0> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 FE_OFN487_regWeC_8 dataInC<6> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 FE_OFN487_regWeC_8 dataInC<2> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 FE_OFN487_regWeC_8 dataInC<1> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC FE_PHN2274_pixelConfigIntC_71 memC<7> n_13 
+ FE_OFN487_regWeC_8 dataInC<7> VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 FE_OFN487_regWeC_8 dataInC<3> 
+ VDD VSS / SDFCSNQD1
XmemVoterC FE_OFN172_memA_4 FE_OFN174_memB_4 FE_OFN1037_n FE_OFN1113_memB_2 
+ FE_OFN1114_memB_1 FE_OFN1139_memB_0 FE_OFN173_memB_6 FE_OFN1183_memB_6 
+ FE_OFN1224_memB_3 FE_OFN1226_memC_6 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> FE_OFN1615_memB_7 memB<6> memB<5> memB<4> 
+ memB<3> memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> 
+ FE_OFN1616_memC_2 memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> tmrErrorC / 
+ majorityVoter_WIDTH8_345
XmemVoterB FE_OFN172_memA_4 memB<6> FE_OFN174_memB_4 FE_OFN1037_n 
+ FE_OFN1113_memB_2 FE_OFN1114_memB_1 FE_OFN1139_memB_0 FE_OFN1183_memB_6 
+ FE_OFN1224_memB_3 FE_OFN1615_memB_7 FE_OFN1226_memC_6 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ FE_OFN173_memB_6 memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> memC<7> 
+ memC<6> memC<5> memC<4> memC<3> FE_OFN1616_memC_2 memC<1> memC<0> 
+ dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> 
+ dataOutB<1> dataOutB<0> tmrErrorB / majorityVoter_WIDTH8_346
XmemVoterA FE_OFN172_memA_4 FE_OFN174_memB_4 FE_OFN1037_n FE_OFN1113_memB_2 
+ FE_OFN1114_memB_1 FE_OFN1139_memB_0 FE_OFN1183_memB_6 FE_OFN1224_memB_3 
+ FE_OFN1226_memC_6 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> FE_OFN1615_memB_7 memB<6> memB<5> memB<4> memB<3> memB<2> 
+ memB<1> memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> FE_OFN1616_memC_2 
+ memC<1> memC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> tmrErrorA / majorityVoter_WIDTH8_347
XFE_OFC1840_memC_2 memC<2> VDD VSS FE_OFN1616_memC_2 / BUFFD1
XFE_OFC1839_memB_7 memB<7> VDD VSS FE_OFN1615_memB_7 / BUFFD1
XFE_OFC172_memA_4 memA<4> VDD VSS FE_OFN172_memA_4 / BUFFD1
XFE_OFC487_regWeC_8 loadC VDD VSS FE_OFN487_regWeC_8 / BUFFD3
XFE_OFC483_regWeB_8 loadB VDD VSS FE_OFN483_regWeB_8 / BUFFD3
XFE_OFC1371_memC_6 memC<6> VDD VSS FE_OFN1226_memC_6 / INVD1
XFE_OFC1273_memB_6 FE_OFN173_memB_6 VDD VSS FE_OFN1183_memB_6 / INVD1
XFE_OFC1271_memB_4 memB<4> VDD VSS FE_OFN1037_n / INVD1
XFE_OFC1178_memB_1 memB<1> VDD VSS FE_OFN1114_memB_1 / INVD1
XFE_OFC1177_memB_2 memB<2> VDD VSS FE_OFN1113_memB_2 / INVD1
XFE_OFC1203_memB_0 memB<0> VDD VSS FE_OFN1139_memB_0 / CKND2
XFE_OFC1368_memB_3 memB<3> VDD VSS FE_OFN1224_memB_3 / CKND1
XFE_OFC1272_memB_6 memB<6> VDD VSS FE_OFN173_memB_6 / CKND1
XFE_PHC2388_pixelConfigIntA_71 dataOutA<7> VDD VSS 
+ FE_PHN2388_pixelConfigIntA_71 / DEL0
XFE_PHC2274_pixelConfigIntC_71 dataOutC<7> VDD VSS 
+ FE_PHN2274_pixelConfigIntC_71 / DEL0
XFE_PHC2202_pixelConfigIntB_69 dataOutB<5> VDD VSS 
+ FE_PHN2202_pixelConfigIntB_69 / DEL0
XFE_PHC2092_pixelConfigIntC_69 dataOutC<5> VDD VSS 
+ FE_PHN2092_pixelConfigIntC_69 / DEL0
XFE_PHC2043_pixelConfigIntA_68 dataOutA<4> VDD VSS 
+ FE_PHN2043_pixelConfigIntA_68 / DEL0
XFE_PHC1974_pixelConfigIntB_70 dataOutB<6> VDD VSS 
+ FE_PHN1974_pixelConfigIntB_70 / DEL0
XFE_PHC1965_pixelConfigIntA_70 dataOutA<6> VDD VSS 
+ FE_PHN1965_pixelConfigIntA_70 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_348
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_348 FE_OFN113_memA_5 FE_OFN116_memB_1 
+ FE_OFN171_memC_6 FE_OFN354_memB_4 FE_OFN373_n FE_OFN458_n FE_OFN623_memB_2 
+ VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> 
+ inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> 
+ inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> 
+ out<0> p1 p2 tmrErr
*.PININFO FE_OFN113_memA_5:I FE_OFN116_memB_1:I FE_OFN171_memC_6:I 
*.PININFO FE_OFN354_memB_4:I FE_OFN373_n:I FE_OFN458_n:I FE_OFN623_memB_2:I 
*.PININFO inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I 
*.PININFO inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I 
*.PININFO inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I 
*.PININFO inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2115_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2610_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2370 FE_OFN116_memB_1 VDD VSS n_4 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361 inA<1> FE_OFN116_memB_1 VDD VSS n_13 / XNR2D1
Xg2362 FE_OFN623_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364 FE_OFN623_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359 FE_OFN458_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7482 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357__6161 n_8 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358 n_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__4733 n_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__5526 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6783 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__3680 p2 FE_OFN116_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__1617 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7098 inA<4> FE_OFN354_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6131 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__1881 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354__5115 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__8246 FE_OFN171_memC_6 inB<6> n_8 inC<5> n_5 inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332__6260 FE_OFN373_n inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346__5122 n_4 inC<1> FE_OFN623_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__1705 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__8428 inA<5> n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__2802 inA<3> FE_OFN373_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__4319 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__5107 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__2398 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2610_n_33 n_33 VDD VSS FE_PHN2610_n_33 / DEL0
XFE_PHC2115_n_36 n_36 VDD VSS FE_PHN2115_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_349
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_349 FE_OFN112_memA_5 FE_OFN115_memB_3 FE_OFN371_n 
+ FE_OFN455_n FE_OFN457_n FE_OFN622_memB_2 FE_OFN751_memC_6 FE_OFN1022_memA_5 
+ VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> 
+ inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> 
+ inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> 
+ out<0> p1 p2 tmrErr
*.PININFO FE_OFN112_memA_5:I FE_OFN115_memB_3:I FE_OFN371_n:I FE_OFN455_n:I 
*.PININFO FE_OFN457_n:I FE_OFN622_memB_2:I FE_OFN751_memC_6:I 
*.PININFO FE_OFN1022_memA_5:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
XFE_OFC1270_memC_6 FE_OFN751_memC_6 VDD VSS FE_OFN1182_memC_6 / CKND1
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2417_n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2405_n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2051_n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360__2883 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__2346 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362__1666 FE_OFN622_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7410 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__5477 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6417 FE_OFN622_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359__9945 FE_OFN457_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7482 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357__6161 n_8 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358__9315 n_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__4733 n_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__5526 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6783 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__3680 p2 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__1617 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7098 inA<4> FE_OFN455_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6131 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__1881 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354__5115 FE_OFN1022_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__8246 FE_OFN751_memC_6 inB<6> n_8 inC<5> n_5 inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332__6260 FE_OFN371_n inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346__5122 n_4 inC<1> FE_OFN622_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__1705 n_6 FE_OFN1182_memC_6 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__8428 FE_OFN1022_memA_5 n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__2802 inA<3> FE_OFN371_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__4319 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__5107 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__2398 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2417_n_32 n_32 VDD VSS FE_PHN2417_n_32 / DEL0
XFE_PHC2405_n_22 n_22 VDD VSS FE_PHN2405_n_22 / DEL0
XFE_PHC2051_n_20 n_20 VDD VSS FE_PHN2051_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_350
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_350 FE_OFN114_memA_5 FE_OFN117_memC_6 FE_OFN372_n 
+ FE_OFN454_n FE_OFN456_n FE_OFN621_memB_2 FE_OFN1021_memA_5 VDD VSS inA<7> 
+ inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> 
+ inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 tmrErr
*.PININFO FE_OFN114_memA_5:I FE_OFN117_memC_6:I FE_OFN372_n:I FE_OFN454_n:I 
*.PININFO FE_OFN456_n:I FE_OFN621_memB_2:I FE_OFN1021_memA_5:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2366 inB<5> VDD VSS n_8 / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360__2883 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__2346 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362__1666 FE_OFN621_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7410 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__5477 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6417 FE_OFN621_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359__9945 FE_OFN456_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7482 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357__6161 n_8 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358__9315 n_0 inA<0> FE_OFN454_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356__4733 n_0 inA<0> FE_OFN454_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337__5526 inA<6> inB<6> FE_OFN117_memC_6 VDD VSS n_37 / MAOI222D1
Xg2338__6783 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__3680 p2 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__1617 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7098 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6131 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__1881 inA<3> inB<3> p1 VDD VSS n_21 / MAOI222D1
Xg2354__5115 FE_OFN1021_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__8246 inC<6> inB<6> n_8 inC<5> n_5 inC<7> VDD VSS n_27 / AOI222D1
Xg2332__6260 FE_OFN372_n inA<3> n_8 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346__5122 n_4 inC<1> FE_OFN621_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__1705 n_6 FE_OFN117_memC_6 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__8428 FE_OFN1021_memA_5 n_8 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__2802 inA<3> FE_OFN372_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__4319 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__5107 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__2398 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_395
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_395 FE_OFN23_busRstInBufA FE_OFN40_busRstInBufB VDD VSS 
+ clkA clkB clkB_clone1 clkC dataInA<7> dataInA<6> dataInA<5> dataInA<4> 
+ dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> 
+ dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> 
+ dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> 
+ dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> 
+ dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> 
+ dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> 
+ dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ defaultValueA<7> defaultValueA<6> defaultValueA<5> defaultValueA<4> 
+ defaultValueA<3> defaultValueA<2> defaultValueA<1> defaultValueA<0> 
+ defaultValueB<7> defaultValueB<6> defaultValueB<5> defaultValueB<4> 
+ defaultValueB<3> defaultValueB<2> defaultValueB<1> defaultValueB<0> 
+ defaultValueC<7> defaultValueC<6> defaultValueC<5> defaultValueC<4> 
+ defaultValueC<3> defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA 
+ loadB loadC rstA rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN23_busRstInBufA:I FE_OFN40_busRstInBufB:I clkA:I clkB:I 
*.PININFO clkB_clone1:I clkC:I dataInA<7>:I dataInA<6>:I dataInA<5>:I 
*.PININFO dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I 
*.PININFO dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I 
*.PININFO dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I 
*.PININFO dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I 
*.PININFO dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215 FE_OFN23_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216 FE_OFN23_busRstInBufA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217 FE_OFN23_busRstInBufA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225 FE_OFN23_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226 FE_OFN23_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227 FE_OFN23_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229 FE_OFN23_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230 FE_OFN23_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241 FE_OFN40_busRstInBufB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243 FE_OFN40_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245 FE_OFN40_busRstInBufB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218 defaultValueA<5> FE_OFN23_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219 defaultValueA<4> FE_OFN23_busRstInBufA VDD VSS n_43 / IND2D1
Xg1220 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221 defaultValueA<7> FE_OFN23_busRstInBufA VDD VSS n_41 / IND2D1
Xg1222 defaultValueA<0> FE_OFN23_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223 defaultValueA<2> FE_OFN23_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224 defaultValueA<1> FE_OFN23_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228 defaultValueA<3> FE_OFN23_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238 defaultValueB<0> FE_OFN40_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240 defaultValueB<1> FE_OFN40_busRstInBufB VDD VSS n_22 / IND2D1
Xg1244 defaultValueB<3> FE_OFN40_busRstInBufB VDD VSS n_18 / IND2D1
Xg1250 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN2175_pixelConfigIntA_61 memA<5> n_32 
+ FE_OFN577_regWeA_7 dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA FE_PHN1953_pixelConfigIntA_60 memA<4> n_46 loadA 
+ dataInA<4> VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA FE_PHN2072_pixelConfigIntA_56 memA<0> n_35 
+ FE_OFN577_regWeA_7 dataInA<0> VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA FE_PHN2247_pixelConfigIntA_62 memA<6> n_47 loadA 
+ dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA FE_PHN1926_pixelConfigIntA_58 memA<2> n_36 
+ FE_OFN577_regWeA_7 dataInA<2> VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA FE_PHN2551_pixelConfigIntA_57 memA<1> n_37 
+ FE_OFN577_regWeA_7 dataInA<1> VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA FE_PHN2415_pixelConfigIntA_63 memA<7> n_45 
+ FE_OFN577_regWeA_7 dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA FE_PHN2537_pixelConfigIntA_59 memA<3> n_33 
+ FE_OFN577_regWeA_7 dataInA<3> VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB_clone1 dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB_clone1 FE_PHN2001_pixelConfigIntB_60 memB<4> n_30 loadB 
+ dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB_clone1 FE_PHN2347_pixelConfigIntB_62 memB<6> n_31 loadB 
+ dataInB<6> VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB_clone1 FE_PHN2010_pixelConfigIntB_58 memB<2> n_20 loadB 
+ dataInB<2> VDD VSS / SDFCSNQD1
XmemB_reg[1] n_22 clkB_clone1 FE_PHN2565_pixelConfigIntB_57 memB<1> n_21 loadB 
+ dataInB<1> VDD VSS / SDFCSNQD1
XmemB_reg[7] n_25 clkB_clone1 dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD 
+ VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB FE_PHN2613_pixelConfigIntB_59 memB<3> n_17 loadB 
+ dataInB<3> VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC FE_PHN2156_pixelConfigIntC_61 memC<5> n_0 loadC 
+ dataInC<5> VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC FE_PHN2140_pixelConfigIntC_60 memC<4> n_14 loadC 
+ dataInC<4> VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC FE_PHN2309_pixelConfigIntC_56 memC<0> n_3 loadC 
+ dataInC<0> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC FE_PHN2353_pixelConfigIntC_62 memC<6> n_15 loadC 
+ dataInC<6> VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC FE_PHN2475_pixelConfigIntC_63 memC<7> n_13 loadC 
+ dataInC<7> VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC FE_PHN2569_pixelConfigIntC_59 memC<3> n_1 loadC 
+ dataInC<3> VDD VSS / SDFCSNQD1
XmemVoterC FE_OFN168_memA_5 FE_OFN1613_memB_1 FE_OFN171_memC_6 memB<4> 
+ FE_OFN1036_n FE_OFN1068_n FE_OFN1138_memB_2 VDD VSS memA<7> memA<6> 
+ FE_OFN1612_memA_5 memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> FE_OFN1067_n memB<3> memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> 
+ memC<4> memC<3> FE_OFN1614_memC_2 memC<1> memC<0> dataOutC<7> dataOutC<6> 
+ dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ FE_PHN1865_memC_3 FE_PHN1868_memA_1 tmrErrorC / majorityVoter_WIDTH8_348
XmemVoterB FE_OFN168_memA_5 FE_OFN169_memB_3 FE_OFN1036_n memB<4> FE_OFN1068_n 
+ FE_OFN1138_memB_2 FE_OFN171_memC_6 FE_OFN1612_memA_5 VDD VSS memA<7> memA<6> 
+ memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> 
+ FE_OFN1067_n memB<3> memB<2> FE_OFN1613_memB_1 memB<0> memC<7> memC<6> 
+ memC<5> memC<4> memC<3> FE_OFN1614_memC_2 memC<1> memC<0> dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> FE_PHN1865_memC_3 FE_PHN1868_memA_1 tmrErrorB / 
+ majorityVoter_WIDTH8_349
XmemVoterA FE_OFN168_memA_5 memC<6> FE_OFN1036_n FE_OFN1067_n FE_OFN1068_n 
+ FE_OFN1138_memB_2 FE_OFN1612_memA_5 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> memB<4> memB<3> 
+ memB<2> FE_OFN1613_memB_1 memB<0> memC<7> FE_OFN171_memC_6 memC<5> memC<4> 
+ memC<3> FE_OFN1614_memC_2 memC<1> memC<0> dataOutA<7> dataOutA<6> 
+ dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ FE_PHN1865_memC_3 FE_PHN1868_memA_1 tmrErrorA / majorityVoter_WIDTH8_350
XFE_OFC577_regWeA_7 loadA VDD VSS FE_OFN577_regWeA_7 / BUFFD2
XFE_OFC1268_memC_6 memC<6> VDD VSS FE_OFN171_memC_6 / CKND1
XFE_OFC1267_memB_3 memB<3> VDD VSS FE_OFN1036_n / CKND1
XFE_OFC1119_memB_4 FE_OFN1067_n VDD VSS FE_OFN1068_n / CKND1
XFE_OFC1266_memB_4 memB<4> VDD VSS FE_OFN1067_n / INVD1
XFE_OFC1202_memB_2 memB<2> VDD VSS FE_OFN1138_memB_2 / INVD1
XFE_OFC1838_memC_2 memC<2> VDD VSS FE_OFN1614_memC_2 / BUFFD1
XFE_OFC1837_memB_1 memB<1> VDD VSS FE_OFN1613_memB_1 / BUFFD1
XFE_OFC1836_memA_5 memA<5> VDD VSS FE_OFN1612_memA_5 / BUFFD1
XFE_PHC2613_pixelConfigIntB_59 dataOutB<3> VDD VSS 
+ FE_PHN2613_pixelConfigIntB_59 / DEL0
XFE_PHC2569_pixelConfigIntC_59 dataOutC<3> VDD VSS 
+ FE_PHN2569_pixelConfigIntC_59 / DEL0
XFE_PHC2565_pixelConfigIntB_57 dataOutB<1> VDD VSS 
+ FE_PHN2565_pixelConfigIntB_57 / DEL0
XFE_PHC2551_pixelConfigIntA_57 dataOutA<1> VDD VSS 
+ FE_PHN2551_pixelConfigIntA_57 / DEL0
XFE_PHC2537_pixelConfigIntA_59 dataOutA<3> VDD VSS 
+ FE_PHN2537_pixelConfigIntA_59 / DEL0
XFE_PHC2475_pixelConfigIntC_63 dataOutC<7> VDD VSS 
+ FE_PHN2475_pixelConfigIntC_63 / DEL0
XFE_PHC2415_pixelConfigIntA_63 dataOutA<7> VDD VSS 
+ FE_PHN2415_pixelConfigIntA_63 / DEL0
XFE_PHC2353_pixelConfigIntC_62 dataOutC<6> VDD VSS 
+ FE_PHN2353_pixelConfigIntC_62 / DEL0
XFE_PHC2347_pixelConfigIntB_62 dataOutB<6> VDD VSS 
+ FE_PHN2347_pixelConfigIntB_62 / DEL0
XFE_PHC2309_pixelConfigIntC_56 dataOutC<0> VDD VSS 
+ FE_PHN2309_pixelConfigIntC_56 / DEL0
XFE_PHC2247_pixelConfigIntA_62 dataOutA<6> VDD VSS 
+ FE_PHN2247_pixelConfigIntA_62 / DEL0
XFE_PHC2175_pixelConfigIntA_61 dataOutA<5> VDD VSS 
+ FE_PHN2175_pixelConfigIntA_61 / DEL0
XFE_PHC2156_pixelConfigIntC_61 dataOutC<5> VDD VSS 
+ FE_PHN2156_pixelConfigIntC_61 / DEL0
XFE_PHC2140_pixelConfigIntC_60 dataOutC<4> VDD VSS 
+ FE_PHN2140_pixelConfigIntC_60 / DEL0
XFE_PHC2072_pixelConfigIntA_56 dataOutA<0> VDD VSS 
+ FE_PHN2072_pixelConfigIntA_56 / DEL0
XFE_PHC2010_pixelConfigIntB_58 dataOutB<2> VDD VSS 
+ FE_PHN2010_pixelConfigIntB_58 / DEL0
XFE_PHC2001_pixelConfigIntB_60 dataOutB<4> VDD VSS 
+ FE_PHN2001_pixelConfigIntB_60 / DEL0
XFE_PHC1953_pixelConfigIntA_60 dataOutA<4> VDD VSS 
+ FE_PHN1953_pixelConfigIntA_60 / DEL0
XFE_PHC1926_pixelConfigIntA_58 dataOutA<2> VDD VSS 
+ FE_PHN1926_pixelConfigIntA_58 / DEL0
XFE_PHC1868_memA_1 memA<1> VDD VSS FE_PHN1868_memA_1 / DEL0
XFE_PHC1865_memC_3 memC<3> VDD VSS FE_PHN1865_memC_3 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_351
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_351 FE_OFN295_memB_3 FE_OFN542_memB_2 
+ FE_OFN545_memB_7 FE_OFN620_memB_5 FE_OFN838_memB_4 FE_OFN841_memB_4 
+ FE_OFN1223_memB_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 tmrErr
*.PININFO FE_OFN295_memB_3:I FE_OFN542_memB_2:I FE_OFN545_memB_7:I 
*.PININFO FE_OFN620_memB_5:I FE_OFN838_memB_4:I FE_OFN841_memB_4:I 
*.PININFO FE_OFN1223_memB_6:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2481_n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2609_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2643_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2482_n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2344_n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360__6260 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__4319 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362__8428 FE_OFN542_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__5526 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__3680 FE_OFN1223_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6783 FE_OFN542_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359__5107 FE_OFN841_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7410 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357__5477 FE_OFN620_memB_5 inC<5> FE_OFN545_memB_7 inC<7> VDD VSS n_17 / 
+ OAI22D1
Xg2358__2398 n_0 inA<0> FE_OFN838_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356__6417 n_0 inA<0> FE_OFN838_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337__7098 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6131 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__1881 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__5115 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__9945 inA<4> inB<4> p2 VDD VSS n_26 / MAOI222D1
Xg2352__2883 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__2346 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__1666 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__9315 n_3 inB<6> FE_OFN620_memB_5 inC<5> FE_OFN545_memB_7 inC<7> VDD 
+ VSS n_27 / AOI222D1
Xg2332__1705 FE_OFN295_memB_3 inA<3> FE_OFN620_memB_5 inA<5> n_41 VDD VSS n_42 
+ / AOI221D1
Xg2346__6161 n_4 inC<1> FE_OFN542_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__4733 FE_OFN1223_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__8246 inA<5> FE_OFN620_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__7482 inA<3> FE_OFN295_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__5122 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__2802 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__1617 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2643_n_26 n_26 VDD VSS FE_PHN2643_n_26 / DEL0
XFE_PHC2609_n_32 n_32 VDD VSS FE_PHN2609_n_32 / DEL0
XFE_PHC2482_n_22 n_22 VDD VSS FE_PHN2482_n_22 / DEL0
XFE_PHC2481_n_37 n_37 VDD VSS FE_PHN2481_n_37 / DEL0
XFE_PHC2344_n_20 n_20 VDD VSS FE_PHN2344_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_352
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_352 FE_OFN452_n FE_OFN541_memB_2 FE_OFN544_memB_7 
+ FE_OFN619_memB_5 FE_OFN837_memB_4 FE_OFN840_memB_4 FE_OFN843_memB_6 
+ FE_OFN982_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 tmrErr
*.PININFO FE_OFN452_n:I FE_OFN541_memB_2:I FE_OFN544_memB_7:I 
*.PININFO FE_OFN619_memB_5:I FE_OFN837_memB_4:I FE_OFN840_memB_4:I 
*.PININFO FE_OFN843_memB_6:I FE_OFN982_memB_3:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO p2:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2171_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2359_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360__6260 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__4319 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362__8428 FE_OFN541_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__5526 FE_OFN452_n inC<3> VDD VSS n_11 / XNR2D1
Xg2365__3680 FE_OFN843_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6783 FE_OFN541_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359__5107 FE_OFN840_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7410 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357__5477 FE_OFN619_memB_5 inC<5> FE_OFN544_memB_7 inC<7> VDD VSS n_17 / 
+ OAI22D1
Xg2358__2398 n_0 inA<0> FE_OFN837_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356__6417 n_0 inA<0> FE_OFN837_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337__7098 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6131 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__1881 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__5115 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__9945 inA<4> inB<4> p2 VDD VSS n_26 / MAOI222D1
Xg2352__2883 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__2346 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__1666 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__9315 n_3 inB<6> FE_OFN619_memB_5 inC<5> FE_OFN544_memB_7 inC<7> VDD 
+ VSS n_27 / AOI222D1
Xg2332__1705 FE_OFN982_memB_3 inA<3> FE_OFN619_memB_5 inA<5> n_41 VDD VSS n_42 
+ / AOI221D1
Xg2346__6161 n_4 inC<1> FE_OFN541_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__4733 FE_OFN843_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__8246 inA<5> FE_OFN619_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__7482 inA<3> FE_OFN982_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__5122 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__2802 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__1617 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2359_n_33 n_33 VDD VSS FE_PHN2359_n_33 / DEL0
XFE_PHC2171_n_36 n_36 VDD VSS FE_PHN2171_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_353
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_353 FE_OFN296_memB_3 FE_OFN453_n FE_OFN540_memB_2 
+ FE_OFN543_memB_7 FE_OFN618_memB_5 FE_OFN836_memB_4 FE_OFN839_memB_4 
+ FE_OFN842_memB_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 tmrErr
*.PININFO FE_OFN296_memB_3:I FE_OFN453_n:I FE_OFN540_memB_2:I 
*.PININFO FE_OFN543_memB_7:I FE_OFN618_memB_5:I FE_OFN836_memB_4:I 
*.PININFO FE_OFN839_memB_4:I FE_OFN842_memB_6:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO p2:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2493_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2212_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2296_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2618_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2582_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2441_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2436_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2350_n_20 VDD VSS out<5> / CKND1
Xg2370 inB<1> VDD VSS n_4 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2374 inB<0> VDD VSS n_0 / CKND1
Xg2360__6260 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__4319 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362__8428 FE_OFN540_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__5526 FE_OFN296_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365__3680 FE_OFN842_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6783 FE_OFN540_memB_2 inC<2> n_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359__5107 FE_OFN839_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7410 n_0 inC<0> n_4 inC<1> VDD VSS n_19 / OAI22D1
Xg2357__5477 FE_OFN618_memB_5 inC<5> FE_OFN543_memB_7 inC<7> VDD VSS n_17 / 
+ OAI22D1
Xg2358__2398 n_0 inA<0> FE_OFN836_memB_4 inA<4> VDD VSS n_16 / OAI22D1
Xg2356__6417 n_0 inA<0> FE_OFN836_memB_4 inA<4> VDD VSS n_18 / AOI22D1
Xg2337__7098 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6131 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__1881 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__5115 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__9945 inA<4> inB<4> p2 VDD VSS n_26 / MAOI222D1
Xg2352__2883 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__2346 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__1666 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__9315 n_3 inB<6> FE_OFN618_memB_5 inC<5> FE_OFN543_memB_7 inC<7> VDD 
+ VSS n_27 / AOI222D1
Xg2332__1705 FE_OFN453_n inA<3> FE_OFN618_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346__6161 n_4 inC<1> FE_OFN540_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__4733 FE_OFN842_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__8246 inA<5> FE_OFN618_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__7482 inA<3> FE_OFN453_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__5122 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__2802 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__1617 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2618_n_32 n_32 VDD VSS FE_PHN2618_n_32 / DEL0
XFE_PHC2582_n_26 n_26 VDD VSS FE_PHN2582_n_26 / DEL0
XFE_PHC2493_n_37 n_37 VDD VSS FE_PHN2493_n_37 / DEL0
XFE_PHC2441_n_22 n_22 VDD VSS FE_PHN2441_n_22 / DEL0
XFE_PHC2436_n_21 n_21 VDD VSS FE_PHN2436_n_21 / DEL0
XFE_PHC2350_n_20 n_20 VDD VSS FE_PHN2350_n_20 / DEL0
XFE_PHC2296_n_33 n_33 VDD VSS FE_PHN2296_n_33 / DEL0
XFE_PHC2212_n_36 n_36 VDD VSS FE_PHN2212_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_396
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_396 FE_OFN31_busRstInBufB VDD VSS clkA clkB clkC 
+ clkC_clone1 dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> 
+ dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> 
+ dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> 
+ dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> 
+ defaultValueA<6> defaultValueA<5> defaultValueA<4> defaultValueA<3> 
+ defaultValueA<2> defaultValueA<1> defaultValueA<0> defaultValueB<7> 
+ defaultValueB<6> defaultValueB<5> defaultValueB<4> defaultValueB<3> 
+ defaultValueB<2> defaultValueB<1> defaultValueB<0> defaultValueC<7> 
+ defaultValueC<6> defaultValueC<5> defaultValueC<4> defaultValueC<3> 
+ defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA 
+ rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN31_busRstInBufB:I clkA:I clkB:I clkC:I clkC_clone1:I 
*.PININFO dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I 
*.PININFO dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I 
*.PININFO dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I 
*.PININFO dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I 
*.PININFO dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215__1617 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216__2802 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217__1705 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225__4733 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226__6161 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227__9315 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229__2883 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230__2346 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231__1666 FE_OFN31_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232__7410 FE_OFN31_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233__6417 FE_OFN31_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241__6783 FE_OFN31_busRstInBufB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242__3680 FE_OFN31_busRstInBufB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243__1617 FE_OFN31_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245__1705 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246__5122 FE_OFN31_busRstInBufB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247__8246 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248__7098 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249__6131 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257__2883 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258__2346 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259__1666 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261__6417 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262__5477 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218__5122 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219__8246 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220__7098 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221__6131 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222__1881 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223__5115 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224__7482 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228__9945 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234__5477 defaultValueB<5> FE_OFN31_busRstInBufB VDD VSS n_28 / IND2D1
Xg1235__2398 defaultValueB<4> FE_OFN31_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236__5107 defaultValueB<6> FE_OFN31_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237__6260 defaultValueB<7> FE_OFN31_busRstInBufB VDD VSS n_25 / IND2D1
Xg1238__4319 defaultValueB<0> FE_OFN31_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239__8428 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240__5526 defaultValueB<1> FE_OFN31_busRstInBufB VDD VSS n_22 / IND2D1
Xg1244__2802 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250__1881 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251__5115 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252__7482 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253__4733 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254__6161 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255__9315 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256__9945 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260__7410 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 loadA dataInA<4> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB FE_PHN2203_pixelConfigIntB_53 memB<5> n_16 loadB 
+ dataInB<5> VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB FE_PHN2547_pixelConfigIntB_52 memB<4> n_30 loadB 
+ dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB FE_PHN2437_pixelConfigIntB_48 memB<0> n_19 loadB 
+ dataInB<0> VDD VSS / SDFCSNQD1
XmemB_reg[6] n_26 clkB FE_PHN2406_pixelConfigIntB_54 memB<6> n_31 loadB 
+ dataInB<6> VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN2552_pixelConfigIntB_55 memB<7> n_29 loadB 
+ dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB FE_PHN2480_pixelConfigIntB_51 memB<3> n_17 loadB 
+ dataInB<3> VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC_clone1 dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD 
+ VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC FE_PHN2330_pixelConfigIntC_50 memC<2> n_4 loadC 
+ dataInC<2> VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC FE_PHN2423_pixelConfigIntC_49 memC<1> n_5 loadC 
+ dataInC<1> VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC FE_PHN2452_pixelConfigIntC_51 memC<3> n_1 loadC 
+ dataInC<3> VDD VSS / SDFCSNQD1
XmemVoterC FE_OFN878_memB_3 FE_OFN1111_memB_2 FE_OFN1112_memB_7 
+ FE_OFN1137_memB_5 FE_OFN1221_memB_4 FE_OFN1222_memB_4 FE_OFN1223_memB_6 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> FE_PHN1872_memB_4 memB<3> memB<2> FE_OFN1609_memB_1 memB<0> 
+ memC<7> memC<6> memC<5> memC<4> memC<3> FE_OFN1610_memC_2 FE_OFN1611_memC_1 
+ memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> FE_PHN1877_memA_7 FE_PHN1904_memC_4 
+ tmrErrorC / majorityVoter_WIDTH8_351
XmemVoterB FE_OFN1066_n FE_OFN1111_memB_2 FE_OFN1112_memB_7 FE_OFN1137_memB_5 
+ FE_OFN1221_memB_4 FE_OFN1222_memB_4 FE_OFN1223_memB_6 FE_OFN1293_memB_3 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> FE_PHN1872_memB_4 memB<3> memB<2> FE_OFN1609_memB_1 memB<0> 
+ memC<7> memC<6> memC<5> memC<4> memC<3> FE_OFN1610_memC_2 FE_OFN1611_memC_1 
+ memC<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1877_memA_7 FE_PHN1904_memC_4 
+ tmrErrorB / majorityVoter_WIDTH8_352
XmemVoterA FE_OFN1066_n FE_OFN1293_memB_3 FE_OFN1111_memB_2 FE_OFN1112_memB_7 
+ FE_OFN1137_memB_5 FE_OFN1221_memB_4 FE_OFN1222_memB_4 FE_OFN1223_memB_6 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ memB<6> memB<5> FE_PHN1872_memB_4 memB<3> memB<2> FE_OFN1609_memB_1 memB<0> 
+ memC<7> memC<6> memC<5> memC<4> memC<3> FE_OFN1610_memC_2 FE_OFN1611_memC_1 
+ memC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> FE_PHN1877_memA_7 FE_PHN1904_memC_4 
+ tmrErrorA / majorityVoter_WIDTH8_353
XFE_OFC1366_memB_6 memB<6> VDD VSS FE_OFN1223_memB_6 / INVD1
XFE_OFC1175_memB_2 memB<2> VDD VSS FE_OFN1111_memB_2 / INVD1
XFE_OFC1475_memB_3 FE_OFN1066_n VDD VSS FE_OFN1293_memB_3 / CKND1
XFE_OFC1474_memB_3 FE_OFN878_memB_3 VDD VSS FE_OFN1066_n / CKND1
XFE_OFC1473_memB_3 memB<3> VDD VSS FE_OFN878_memB_3 / CKND1
XFE_OFC1365_memB_4 FE_OFN1221_memB_4 VDD VSS FE_OFN1222_memB_4 / CKND1
XFE_OFC1364_memB_4 memB<4> VDD VSS FE_OFN1221_memB_4 / CKND1
XFE_OFC1176_memB_7 memB<7> VDD VSS FE_OFN1112_memB_7 / CKND1
XFE_OFC1201_memB_5 memB<5> VDD VSS FE_OFN1137_memB_5 / CKND2
XFE_OFC1835_memC_1 memC<1> VDD VSS FE_OFN1611_memC_1 / BUFFD1
XFE_OFC1834_memC_2 memC<2> VDD VSS FE_OFN1610_memC_2 / BUFFD1
XFE_OFC1833_memB_1 memB<1> VDD VSS FE_OFN1609_memB_1 / BUFFD1
XFE_PHC2552_pixelConfigIntB_55 dataOutB<7> VDD VSS 
+ FE_PHN2552_pixelConfigIntB_55 / DEL0
XFE_PHC2547_pixelConfigIntB_52 dataOutB<4> VDD VSS 
+ FE_PHN2547_pixelConfigIntB_52 / DEL0
XFE_PHC2480_pixelConfigIntB_51 dataOutB<3> VDD VSS 
+ FE_PHN2480_pixelConfigIntB_51 / DEL0
XFE_PHC2452_pixelConfigIntC_51 dataOutC<3> VDD VSS 
+ FE_PHN2452_pixelConfigIntC_51 / DEL0
XFE_PHC2437_pixelConfigIntB_48 dataOutB<0> VDD VSS 
+ FE_PHN2437_pixelConfigIntB_48 / DEL0
XFE_PHC2423_pixelConfigIntC_49 dataOutC<1> VDD VSS 
+ FE_PHN2423_pixelConfigIntC_49 / DEL0
XFE_PHC2406_pixelConfigIntB_54 dataOutB<6> VDD VSS 
+ FE_PHN2406_pixelConfigIntB_54 / DEL0
XFE_PHC2330_pixelConfigIntC_50 dataOutC<2> VDD VSS 
+ FE_PHN2330_pixelConfigIntC_50 / DEL0
XFE_PHC2203_pixelConfigIntB_53 dataOutB<5> VDD VSS 
+ FE_PHN2203_pixelConfigIntB_53 / DEL0
XFE_PHC1904_memC_4 memC<4> VDD VSS FE_PHN1904_memC_4 / DEL0
XFE_PHC1877_memA_7 memA<7> VDD VSS FE_PHN1877_memA_7 / DEL0
XFE_PHC1872_memB_4 memB<4> VDD VSS FE_PHN1872_memB_4 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_354
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_354 FE_OFN111_memB_4 FE_OFN294_memB_3 
+ FE_OFN302_memA_3 FE_OFN368_n FE_OFN451_n FE_OFN539_memB_2 FE_OFN617_memB_5 
+ FE_OFN827_memB_0 FE_OFN830_memB_1 FE_OFN833_memB_1 FE_OFN1220_memC_6 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 
+ tmrErr
*.PININFO FE_OFN111_memB_4:I FE_OFN294_memB_3:I FE_OFN302_memA_3:I 
*.PININFO FE_OFN368_n:I FE_OFN451_n:I FE_OFN539_memB_2:I FE_OFN617_memB_5:I 
*.PININFO FE_OFN827_memB_0:I FE_OFN830_memB_1:I FE_OFN833_memB_1:I 
*.PININFO FE_OFN1220_memC_6:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1264_memB_3 FE_OFN294_memB_3 VDD VSS n_7 / CKND1
Xg2335 FE_PHN2104_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2162_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2084_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2594_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2283_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2455_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN1962_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2192_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2360__1705 inA<7> FE_OFN368_n VDD VSS n_14 / XNR2D1
Xg2361__5122 inA<1> FE_OFN833_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__8246 FE_OFN539_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7098 n_7 inC<3> VDD VSS n_11 / XNR2D1
Xg2365__1881 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6131 FE_OFN539_memB_2 inC<2> FE_OFN827_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__2802 FE_OFN451_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__5526 FE_OFN827_memB_0 inC<0> FE_OFN830_memB_1 inC<1> VDD VSS n_19 / 
+ OAI22D1
Xg2357__3680 FE_OFN617_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358__1617 FE_OFN827_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__6783 FE_OFN827_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__9945 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__2883 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__2346 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__1666 p1 FE_OFN368_n inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__5107 inA<4> FE_OFN111_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6260 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__4319 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__8428 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__2398 FE_OFN1220_memC_6 inB<6> FE_OFN617_memB_5 inC<5> inB<7> inC<7> 
+ VDD VSS n_27 / AOI222D1
Xg2332__4733 FE_OFN294_memB_3 FE_OFN302_memA_3 FE_OFN617_memB_5 inA<5> n_41 
+ VDD VSS n_42 / AOI221D1
Xg2346__5477 FE_OFN830_memB_1 inC<1> FE_OFN539_memB_2 inC<2> n_10 VDD VSS n_28 
+ / AOI221D1
Xg2344__6417 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__9315 inA<5> FE_OFN617_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__7410 FE_OFN302_memA_3 FE_OFN294_memB_3 n_28 n_11 VDD VSS n_31 / 
+ OAI211D1
Xg2333__6161 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__7482 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__5115 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2594_n_32 n_32 VDD VSS FE_PHN2594_n_32 / DEL0
XFE_PHC2455_n_22 n_22 VDD VSS FE_PHN2455_n_22 / DEL0
XFE_PHC2283_n_26 n_26 VDD VSS FE_PHN2283_n_26 / DEL0
XFE_PHC2192_n_20 n_20 VDD VSS FE_PHN2192_n_20 / DEL0
XFE_PHC2162_n_36 n_36 VDD VSS FE_PHN2162_n_36 / DEL0
XFE_PHC2104_n_37 n_37 VDD VSS FE_PHN2104_n_37 / DEL0
XFE_PHC2084_n_33 n_33 VDD VSS FE_PHN2084_n_33 / DEL0
XFE_PHC1962_n_21 n_21 VDD VSS FE_PHN1962_n_21 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_355
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_355 FE_OFN106_memA_4 FE_OFN108_memB_7 
+ FE_OFN110_memB_4 FE_OFN370_n FE_OFN450_n FE_OFN538_memB_2 FE_OFN616_memB_5 
+ FE_OFN750_memB_3 FE_OFN826_memB_0 FE_OFN829_memB_1 FE_OFN832_memB_1 
+ FE_OFN835_memC_6 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN106_memA_4:I FE_OFN108_memB_7:I FE_OFN110_memB_4:I 
*.PININFO FE_OFN370_n:I FE_OFN450_n:I FE_OFN538_memB_2:I FE_OFN616_memB_5:I 
*.PININFO FE_OFN750_memB_3:I FE_OFN826_memB_0:I FE_OFN829_memB_1:I 
*.PININFO FE_OFN832_memB_1:I FE_OFN835_memC_6:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2005_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2336_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2346_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2335_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2457_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2360__1705 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__5122 inA<1> FE_OFN832_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__8246 FE_OFN538_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7098 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__1881 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6131 FE_OFN538_memB_2 inC<2> FE_OFN826_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__2802 FE_OFN450_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__5526 FE_OFN826_memB_0 inC<0> FE_OFN829_memB_1 inC<1> VDD VSS n_19 / 
+ OAI22D1
Xg2357__3680 FE_OFN616_memB_5 inC<5> FE_OFN370_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358__1617 FE_OFN826_memB_0 inA<0> FE_OFN110_memB_4 FE_OFN106_memA_4 VDD VSS 
+ n_16 / OAI22D1
Xg2356__6783 FE_OFN826_memB_0 inA<0> FE_OFN110_memB_4 FE_OFN106_memA_4 VDD VSS 
+ n_18 / AOI22D1
Xg2337__9945 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__2883 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__2346 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__1666 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__5107 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6260 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__4319 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__8428 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__2398 FE_OFN835_memC_6 inB<6> FE_OFN616_memB_5 inC<5> FE_OFN370_n 
+ inC<7> VDD VSS n_27 / AOI222D1
Xg2332__4733 FE_OFN750_memB_3 inA<3> FE_OFN616_memB_5 inA<5> n_41 VDD VSS n_42 
+ / AOI221D1
Xg2346__5477 FE_OFN829_memB_1 inC<1> FE_OFN538_memB_2 inC<2> n_10 VDD VSS n_28 
+ / AOI221D1
Xg2344__6417 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__9315 inA<5> FE_OFN616_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__7410 inA<3> FE_OFN750_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__6161 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__7482 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__5115 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2457_n_21 n_21 VDD VSS FE_PHN2457_n_21 / DEL0
XFE_PHC2346_n_33 n_33 VDD VSS FE_PHN2346_n_33 / DEL0
XFE_PHC2336_n_36 n_36 VDD VSS FE_PHN2336_n_36 / DEL0
XFE_PHC2335_n_22 n_22 VDD VSS FE_PHN2335_n_22 / DEL0
XFE_PHC2005_n_37 n_37 VDD VSS FE_PHN2005_n_37 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_356
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_356 FE_OFN105_memA_4 FE_OFN107_memB_7 
+ FE_OFN109_memB_4 FE_OFN301_memA_3 FE_OFN369_n FE_OFN449_n FE_OFN537_memB_2 
+ FE_OFN615_memB_5 FE_OFN749_memB_3 FE_OFN828_memB_1 FE_OFN831_memB_1 
+ FE_OFN834_memC_6 FE_OFN1217_memB_0 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN105_memA_4:I FE_OFN107_memB_7:I FE_OFN109_memB_4:I 
*.PININFO FE_OFN301_memA_3:I FE_OFN369_n:I FE_OFN449_n:I FE_OFN537_memB_2:I 
*.PININFO FE_OFN615_memB_5:I FE_OFN749_memB_3:I FE_OFN828_memB_1:I 
*.PININFO FE_OFN831_memB_1:I FE_OFN834_memC_6:I FE_OFN1217_memB_0:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1265_memB_3 FE_OFN749_memB_3 VDD VSS FE_OFN1181_memB_3 / CKND1
Xg2335 FE_PHN2027_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2259_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2157_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2655_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN1928_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2253_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2182_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2360__1705 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__5122 inA<1> FE_OFN831_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__8246 FE_OFN537_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7098 FE_OFN1181_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365__1881 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6131 FE_OFN537_memB_2 inC<2> FE_OFN1217_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__2802 FE_OFN449_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__5526 FE_OFN1217_memB_0 inC<0> FE_OFN828_memB_1 inC<1> VDD VSS n_19 / 
+ OAI22D1
Xg2357__3680 FE_OFN615_memB_5 inC<5> FE_OFN369_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358__1617 FE_OFN1217_memB_0 inA<0> inB<4> FE_OFN105_memA_4 VDD VSS n_16 / 
+ OAI22D1
Xg2356__6783 FE_OFN1217_memB_0 inA<0> inB<4> FE_OFN105_memA_4 VDD VSS n_18 / 
+ AOI22D1
Xg2337__9945 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__2883 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__2346 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__1666 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__5107 inA<4> FE_OFN109_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6260 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__4319 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__8428 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__2398 FE_OFN834_memC_6 inB<6> FE_OFN615_memB_5 inC<5> FE_OFN369_n 
+ inC<7> VDD VSS n_27 / AOI222D1
Xg2332__4733 FE_OFN749_memB_3 FE_OFN301_memA_3 FE_OFN615_memB_5 inA<5> n_41 
+ VDD VSS n_42 / AOI221D1
Xg2346__5477 FE_OFN828_memB_1 inC<1> FE_OFN537_memB_2 inC<2> n_10 VDD VSS n_28 
+ / AOI221D1
Xg2344__6417 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__9315 inA<5> FE_OFN615_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__7410 FE_OFN301_memA_3 FE_OFN749_memB_3 n_28 n_11 VDD VSS n_31 / 
+ OAI211D1
Xg2333__6161 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__7482 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__5115 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2655_n_32 n_32 VDD VSS FE_PHN2655_n_32 / DEL0
XFE_PHC2259_n_36 n_36 VDD VSS FE_PHN2259_n_36 / DEL0
XFE_PHC2253_n_22 n_22 VDD VSS FE_PHN2253_n_22 / DEL0
XFE_PHC2182_n_21 n_21 VDD VSS FE_PHN2182_n_21 / DEL0
XFE_PHC2157_n_33 n_33 VDD VSS FE_PHN2157_n_33 / DEL0
XFE_PHC2027_n_37 n_37 VDD VSS FE_PHN2027_n_37 / DEL0
XFE_PHC1928_n_26 n_26 VDD VSS FE_PHN1928_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_397
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_397 VDD VSS clkA clkB clkC dataInA<7> dataInA<6> 
+ dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> 
+ dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> 
+ dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> 
+ dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> 
+ dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO clkA:I clkB:I clkC:I dataInA<7>:I dataInA<6>:I dataInA<5>:I 
*.PININFO dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I 
*.PININFO dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I 
*.PININFO dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I 
*.PININFO dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I 
*.PININFO dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215__5115 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216__7482 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217__4733 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225__6417 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226__5477 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227__2398 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229__6260 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230__4319 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231__8428 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232__5526 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233__6783 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241__6131 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242__1881 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243__5115 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245__4733 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246__6161 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247__9315 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248__9945 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249__2883 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257__6260 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258__4319 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259__8428 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261__6783 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262__3680 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218__6161 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219__9315 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220__9945 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221__2883 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222__2346 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223__1666 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224__7410 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228__5107 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234__3680 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235__1617 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236__2802 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237__1705 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238__5122 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239__8246 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240__7098 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244__7482 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250__2346 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251__1666 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252__7410 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253__6417 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254__5477 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255__2398 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256__5107 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260__5526 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN2077_pixelConfigIntA_45 memA<5> n_32 
+ FE_OFN414_regWeA_5 dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 FE_OFN414_regWeA_5 dataInA<4> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 FE_OFN414_regWeA_5 dataInA<0> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 FE_OFN414_regWeA_5 dataInA<6> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 FE_OFN414_regWeA_5 dataInA<2> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 FE_OFN414_regWeA_5 dataInA<1> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 FE_OFN414_regWeA_5 dataInA<7> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 FE_OFN414_regWeA_5 dataInA<3> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB FE_PHN2033_pixelConfigIntB_45 memB<5> n_16 loadB 
+ dataInB<5> VDD VSS / SDFCSNQD1
XmemB_reg[4] n_27 clkB FE_PHN1920_pixelConfigIntB_44 memB<4> n_30 loadB 
+ dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN2637_pixelConfigIntB_47 memB<7> n_29 loadB 
+ dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemVoterC memB<4> FE_OFN877_memB_3 FE_OFN889_memA_3 memB<7> FE_OFN1065_n 
+ FE_OFN1110_memB_2 FE_OFN1136_memB_5 FE_OFN1217_memB_0 FE_OFN1218_memB_1 
+ FE_OFN1219_memB_1 FE_OFN1220_memC_6 VDD VSS memA<7> memA<6> memA<5> 
+ FE_OFN165_memA_4 memA<3> memA<2> memA<1> memA<0> FE_OFN1035_n memB<6> 
+ memB<5> FE_OFN1064_n memB<3> memB<2> memB<1> memB<0> memC<7> memC<6> memC<5> 
+ memC<4> memC<3> memC<2> memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ FE_PHN1896_memA_7 tmrErrorC / majorityVoter_WIDTH8_354
XmemVoterB FE_OFN165_memA_4 FE_OFN166_memB_7 FE_OFN1064_n FE_OFN1035_n 
+ FE_OFN1065_n FE_OFN1110_memB_2 FE_OFN1136_memB_5 FE_OFN877_memB_3 
+ FE_OFN1217_memB_0 FE_OFN1218_memB_1 FE_OFN1219_memB_1 FE_OFN1220_memC_6 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> FE_OFN889_memA_3 memA<2> memA<1> memA<0> 
+ memB<7> memB<6> memB<5> memB<4> memB<3> memB<2> memB<1> memB<0> memC<7> 
+ memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> FE_PHN1896_memA_7 tmrErrorB / majorityVoter_WIDTH8_355
XmemVoterA FE_OFN165_memA_4 FE_OFN166_memB_7 memB<4> FE_OFN889_memA_3 
+ FE_OFN1035_n FE_OFN1065_n FE_OFN1110_memB_2 FE_OFN1136_memB_5 
+ FE_OFN877_memB_3 FE_OFN1218_memB_1 FE_OFN1219_memB_1 FE_OFN1220_memC_6 
+ FE_OFN1217_memB_0 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> memA<0> memB<7> memB<6> memB<5> FE_OFN1064_n memB<3> memB<2> memB<1> 
+ memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> 
+ dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> 
+ dataOutA<1> dataOutA<0> FE_PHN1896_memA_7 tmrErrorA / 
+ majorityVoter_WIDTH8_356
XFE_OFC889_memA_3 memA<3> VDD VSS FE_OFN889_memA_3 / BUFFD1
XFE_OFC165_memA_4 memA<4> VDD VSS FE_OFN165_memA_4 / BUFFD1
XFE_OFC414_regWeA_5 loadA VDD VSS FE_OFN414_regWeA_5 / BUFFD2
XFE_OFC1263_memB_3 memB<3> VDD VSS FE_OFN877_memB_3 / CKND1
XFE_OFC1262_memB_7 memB<7> VDD VSS FE_OFN1035_n / CKND1
XFE_OFC1115_memB_4 FE_OFN1064_n VDD VSS FE_OFN1065_n / CKND1
XFE_OFC1362_memC_6 memC<6> VDD VSS FE_OFN1220_memC_6 / INVD1
XFE_OFC1361_memB_1 FE_OFN1218_memB_1 VDD VSS FE_OFN1219_memB_1 / INVD1
XFE_OFC1360_memB_1 memB<1> VDD VSS FE_OFN1218_memB_1 / INVD1
XFE_OFC1359_memB_0 memB<0> VDD VSS FE_OFN1217_memB_0 / INVD1
XFE_OFC1261_memB_4 memB<4> VDD VSS FE_OFN1064_n / INVD1
XFE_OFC1174_memB_2 memB<2> VDD VSS FE_OFN1110_memB_2 / INVD1
XFE_OFC1200_memB_5 memB<5> VDD VSS FE_OFN1136_memB_5 / CKND2
XFE_PHC2637_pixelConfigIntB_47 dataOutB<7> VDD VSS 
+ FE_PHN2637_pixelConfigIntB_47 / DEL0
XFE_PHC2077_pixelConfigIntA_45 dataOutA<5> VDD VSS 
+ FE_PHN2077_pixelConfigIntA_45 / DEL0
XFE_PHC2033_pixelConfigIntB_45 dataOutB<5> VDD VSS 
+ FE_PHN2033_pixelConfigIntB_45 / DEL0
XFE_PHC1920_pixelConfigIntB_44 dataOutB<4> VDD VSS 
+ FE_PHN1920_pixelConfigIntB_44 / DEL0
XFE_PHC1896_memA_7 memA<7> VDD VSS FE_PHN1896_memA_7 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_357
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_357 FE_OFN445_n FE_OFN448_n FE_OFN611_memB_5 
+ FE_OFN614_memB_0 FE_OFN748_memB_6 FE_OFN981_memB_4 FE_OFN1035_memA_5 
+ FE_OFN1216_memB_1 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN445_n:I FE_OFN448_n:I FE_OFN611_memB_5:I FE_OFN614_memB_0:I 
*.PININFO FE_OFN748_memB_6:I FE_OFN981_memB_4:I FE_OFN1035_memA_5:I 
*.PININFO FE_OFN1216_memB_1:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2511_n_37 VDD VSS out<6> / CKND1
Xg2340 FE_PHN2667_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2248_n_26 VDD VSS out<4> / CKND1
Xg2351 FE_PHN2225_n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360__4733 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__6161 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362__9315 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__9945 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__2346 inB<6> inA<6> VDD VSS n_9 / XNR2D1
Xg2364__2883 n_1 inC<2> FE_OFN614_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359__7482 FE_OFN981_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7098 FE_OFN614_memB_0 inC<0> FE_OFN1216_memB_1 inC<1> VDD VSS n_19 / 
+ OAI22D1
Xg2357__1881 FE_OFN611_memB_5 inC<5> FE_OFN448_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358__5115 FE_OFN614_memB_0 inA<0> FE_OFN445_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356__6131 FE_OFN614_memB_0 inA<0> FE_OFN445_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337__5107 inA<6> FE_OFN748_memB_6 inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6260 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__4319 p2 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__8428 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__2802 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__1705 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__5122 inA<3> inB<3> p3 VDD VSS n_21 / MAOI222D1
Xg2354__8246 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2336 n_36 VDD VSS out<2> / CKND2
Xg2339 FE_PHN2675_n_33 VDD VSS out<1> / CKND2
Xg2349 FE_PHN2459_n_22 VDD VSS out<0> / CKND2
Xg2350 FE_PHN2682_n_21 VDD VSS out<3> / CKND2
Xg2347__1617 n_3 FE_OFN748_memB_6 FE_OFN611_memB_5 inC<5> FE_OFN448_n inC<7> 
+ VDD VSS n_27 / AOI222D1
Xg2332__6417 n_7 inA<3> FE_OFN611_memB_5 FE_OFN1035_memA_5 n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346__3680 FE_OFN1216_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__6783 inB<6> inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__2398 FE_OFN1035_memA_5 FE_OFN611_memB_5 n_30 n_27 VDD VSS n_40 / 
+ OAI211D1
Xg2343__5526 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__5477 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__7410 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__1666 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2682_n_21 n_21 VDD VSS FE_PHN2682_n_21 / DEL0
XFE_PHC2675_n_33 n_33 VDD VSS FE_PHN2675_n_33 / DEL0
XFE_PHC2667_n_32 n_32 VDD VSS FE_PHN2667_n_32 / DEL0
XFE_PHC2511_n_37 n_37 VDD VSS FE_PHN2511_n_37 / DEL0
XFE_PHC2459_n_22 n_22 VDD VSS FE_PHN2459_n_22 / DEL0
XFE_PHC2248_n_26 n_26 VDD VSS FE_PHN2248_n_26 / DEL0
XFE_PHC2225_n_20 n_20 VDD VSS FE_PHN2225_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_358
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_358 FE_OFN101_memA_5 FE_OFN102_memB_7 
+ FE_OFN103_memB_4 FE_OFN610_memB_5 FE_OFN613_memB_0 FE_OFN746_memB_6 
+ FE_OFN747_memB_6 FE_OFN825_memB_1 FE_OFN1019_memB_3 FE_OFN1062_n 
+ FE_OFN1063_n VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> 
+ inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> 
+ inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> 
+ out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN101_memA_5:I FE_OFN102_memB_7:I FE_OFN103_memB_4:I 
*.PININFO FE_OFN610_memB_5:I FE_OFN613_memB_0:I FE_OFN746_memB_6:I 
*.PININFO FE_OFN747_memB_6:I FE_OFN825_memB_1:I FE_OFN1019_memB_3:I 
*.PININFO FE_OFN1062_n:I FE_OFN1063_n:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I 
*.PININFO inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I 
*.PININFO inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I 
*.PININFO inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2473_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2513_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2605_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2590_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2463_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2161_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2677_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2467_n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360__4733 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__6161 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362__9315 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__9945 FE_OFN1019_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365__2346 FE_OFN746_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__2883 n_1 inC<2> FE_OFN613_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359__7482 FE_OFN1062_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7098 FE_OFN613_memB_0 inC<0> FE_OFN825_memB_1 inC<1> VDD VSS n_19 / 
+ OAI22D1
Xg2357__1881 FE_OFN610_memB_5 inC<5> FE_OFN1063_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358__5115 FE_OFN613_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__6131 FE_OFN613_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__5107 inA<6> FE_OFN747_memB_6 inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6260 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__4319 p2 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__8428 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__2802 inA<4> FE_OFN103_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__1705 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__5122 inA<3> FE_OFN1019_memB_3 p3 VDD VSS n_21 / MAOI222D1
Xg2354__8246 FE_OFN101_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__1617 n_3 inB<6> FE_OFN610_memB_5 inC<5> FE_OFN1063_n inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332__6417 n_7 inA<3> FE_OFN610_memB_5 FE_OFN101_memA_5 n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346__3680 FE_OFN825_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__6783 FE_OFN746_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__2398 FE_OFN101_memA_5 FE_OFN610_memB_5 n_30 n_27 VDD VSS n_40 / 
+ OAI211D1
Xg2343__5526 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__5477 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__7410 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__1666 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2677_n_21 n_21 VDD VSS FE_PHN2677_n_21 / DEL0
XFE_PHC2605_n_33 n_33 VDD VSS FE_PHN2605_n_33 / DEL0
XFE_PHC2590_n_32 n_32 VDD VSS FE_PHN2590_n_32 / DEL0
XFE_PHC2513_n_36 n_36 VDD VSS FE_PHN2513_n_36 / DEL0
XFE_PHC2473_n_37 n_37 VDD VSS FE_PHN2473_n_37 / DEL0
XFE_PHC2467_n_20 n_20 VDD VSS FE_PHN2467_n_20 / DEL0
XFE_PHC2463_n_26 n_26 VDD VSS FE_PHN2463_n_26 / DEL0
XFE_PHC2161_n_22 n_22 VDD VSS FE_PHN2161_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_359
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_359 FE_OFN104_memB_4 FE_OFN446_n FE_OFN447_n 
+ FE_OFN609_memB_5 FE_OFN612_memB_0 FE_OFN824_memB_1 FE_OFN1020_memC_0 
+ FE_OFN1036_memA_5 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> 
+ inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN104_memB_4:I FE_OFN446_n:I FE_OFN447_n:I FE_OFN609_memB_5:I 
*.PININFO FE_OFN612_memB_0:I FE_OFN824_memB_1:I FE_OFN1020_memC_0:I 
*.PININFO FE_OFN1036_memA_5:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2505_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2522_n_36 VDD VSS out<2> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2418_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2214_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2657_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2030_n_20 VDD VSS out<5> / CKND1
Xg2367 inB<3> VDD VSS n_7 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360__4733 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__6161 inA<1> inB<1> VDD VSS n_13 / XNR2D1
Xg2362__9315 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__9945 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__2346 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__2883 n_1 inC<2> FE_OFN612_memB_0 FE_OFN1020_memC_0 VDD VSS n_10 / 
+ MOAI22D1
Xg2359__7482 FE_OFN104_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7098 FE_OFN612_memB_0 FE_OFN1020_memC_0 FE_OFN824_memB_1 inC<1> VDD 
+ VSS n_19 / OAI22D1
Xg2357__1881 FE_OFN609_memB_5 inC<5> FE_OFN447_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358__5115 FE_OFN612_memB_0 inA<0> FE_OFN446_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356__6131 FE_OFN612_memB_0 inA<0> FE_OFN446_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337__5107 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6260 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__4319 p2 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__8428 p1 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__2802 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__1705 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__5122 inA<3> inB<3> p3 VDD VSS n_21 / MAOI222D1
Xg2354__8246 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__1617 n_3 inB<6> FE_OFN609_memB_5 inC<5> FE_OFN447_n inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332__6417 n_7 inA<3> FE_OFN609_memB_5 FE_OFN1036_memA_5 n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346__3680 FE_OFN824_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__6783 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__2398 FE_OFN1036_memA_5 FE_OFN609_memB_5 n_30 n_27 VDD VSS n_40 / 
+ OAI211D1
Xg2343__5526 inA<3> n_7 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2339 FE_PHN2648_n_33 VDD VSS out<1> / CKND2
Xg2333__5477 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__7410 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__1666 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_OFC1258_memB_6 inB<6> VDD VSS n_6 / INVD1
XFE_PHC2657_n_21 n_21 VDD VSS FE_PHN2657_n_21 / DEL0
XFE_PHC2648_n_33 n_33 VDD VSS FE_PHN2648_n_33 / DEL0
XFE_PHC2522_n_36 n_36 VDD VSS FE_PHN2522_n_36 / DEL0
XFE_PHC2505_n_37 n_37 VDD VSS FE_PHN2505_n_37 / DEL0
XFE_PHC2418_n_26 n_26 VDD VSS FE_PHN2418_n_26 / DEL0
XFE_PHC2214_n_22 n_22 VDD VSS FE_PHN2214_n_22 / DEL0
XFE_PHC2030_n_20 n_20 VDD VSS FE_PHN2030_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_398
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_398 FE_OFN4_busRstInBufA VDD VSS clkA clkB clkC 
+ dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> 
+ dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> 
+ dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> 
+ dataInC<2> dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> 
+ dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> 
+ dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> defaultValueA<6> 
+ defaultValueA<5> defaultValueA<4> defaultValueA<3> defaultValueA<2> 
+ defaultValueA<1> defaultValueA<0> defaultValueB<7> defaultValueB<6> 
+ defaultValueB<5> defaultValueB<4> defaultValueB<3> defaultValueB<2> 
+ defaultValueB<1> defaultValueB<0> defaultValueC<7> defaultValueC<6> 
+ defaultValueC<5> defaultValueC<4> defaultValueC<3> defaultValueC<2> 
+ defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA 
+ tmrErrorB tmrErrorC
*.PININFO FE_OFN4_busRstInBufA:I clkA:I clkB:I clkC:I dataInA<7>:I 
*.PININFO dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I dataInA<2>:I 
*.PININFO dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I dataInB<5>:I 
*.PININFO dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I dataInB<0>:I 
*.PININFO dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I dataInC<3>:I 
*.PININFO dataInC<2>:I dataInC<1>:I dataInC<0>:I defaultValueA<7>:I 
*.PININFO defaultValueA<6>:I defaultValueA<5>:I defaultValueA<4>:I 
*.PININFO defaultValueA<3>:I defaultValueA<2>:I defaultValueA<1>:I 
*.PININFO defaultValueA<0>:I defaultValueB<7>:I defaultValueB<6>:I 
*.PININFO defaultValueB<5>:I defaultValueB<4>:I defaultValueB<3>:I 
*.PININFO defaultValueB<2>:I defaultValueB<1>:I defaultValueB<0>:I 
*.PININFO defaultValueC<7>:I defaultValueC<6>:I defaultValueC<5>:I 
*.PININFO defaultValueC<4>:I defaultValueC<3>:I defaultValueC<2>:I 
*.PININFO defaultValueC<1>:I defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I 
*.PININFO rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O 
*.PININFO dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O 
*.PININFO dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O 
*.PININFO dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O 
*.PININFO dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O 
*.PININFO dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O 
*.PININFO dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215__1666 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216__7410 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217__6417 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225__6783 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226__3680 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227__1617 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229__1705 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230__5122 FE_OFN4_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231__8246 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232__7098 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233__6131 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241__2883 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242__2346 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243__1666 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245__6417 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246__5477 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247__2398 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248__5107 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249__6260 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257__1705 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258__5122 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259__8246 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261__6131 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262__1881 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218__5477 defaultValueA<5> FE_OFN4_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219__2398 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220__5107 defaultValueA<6> FE_OFN4_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221__6260 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222__4319 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223__8428 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224__5526 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228__2802 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234__1881 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235__5115 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236__7482 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237__4733 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238__6161 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239__9315 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240__9945 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244__7410 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250__4319 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251__8428 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252__5526 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253__6783 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254__3680 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255__1617 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256__2802 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260__7098 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 FE_OFN415_regWeA_4 dataInA<5> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 FE_OFN415_regWeA_4 dataInA<4> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 FE_OFN415_regWeA_4 dataInA<0> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 FE_OFN415_regWeA_4 dataInA<6> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 FE_OFN415_regWeA_4 dataInA<2> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 FE_OFN415_regWeA_4 dataInA<1> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA FE_PHN2578_pixelConfigIntA_39 memA<7> n_45 
+ FE_OFN415_regWeA_4 dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 FE_OFN415_regWeA_4 dataInA<3> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 loadC dataInC<6> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[2] n_7 clkC FE_PHN2527_pixelConfigIntC_34 memC<2> n_4 loadC 
+ dataInC<2> VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 loadC dataInC<7> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 loadC dataInC<3> VDD VSS / 
+ SDFCSNQD1
XmemVoterC FE_OFN164_memB_4 FE_OFN1063_n FE_OFN1134_memB_5 FE_OFN1135_memB_0 
+ FE_OFN1180_memB_6 FE_OFN1062_n FE_OFN1681_memA_5 FE_OFN1216_memB_1 VDD VSS 
+ memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ FE_OFN163_memB_6 memB<5> memB<4> FE_OFN1607_memB_3 memB<2> memB<1> memB<0> 
+ FE_OFN1680_memC_7 memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> 
+ FE_OFN1608_memC_0 dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> 
+ dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> FE_PHN1891_memA_7 
+ FE_PHN1910_memA_1 FE_PHN1917_memC_3 tmrErrorC / majorityVoter_WIDTH8_357
XmemVoterB FE_OFN1681_memA_5 FE_OFN162_memB_7 memB<4> FE_OFN1134_memB_5 
+ FE_OFN1135_memB_0 FE_OFN163_memB_6 FE_OFN1180_memB_6 FE_OFN1216_memB_1 
+ FE_OFN1607_memB_3 FE_OFN1062_n FE_OFN1063_n VDD VSS memA<7> memA<6> memA<5> 
+ memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> 
+ FE_OFN164_memB_4 memB<3> memB<2> memB<1> memB<0> FE_OFN1680_memC_7 memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> FE_OFN1608_memC_0 dataOutB<7> 
+ dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> 
+ dataOutB<0> FE_PHN1891_memA_7 FE_PHN1910_memA_1 FE_PHN1917_memC_3 tmrErrorB 
+ / majorityVoter_WIDTH8_358
XmemVoterA FE_OFN1062_n FE_OFN164_memB_4 FE_OFN1063_n FE_OFN1134_memB_5 
+ FE_OFN1135_memB_0 FE_OFN1216_memB_1 FE_OFN1608_memC_0 FE_OFN1681_memA_5 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ FE_OFN1180_memB_6 memB<5> memB<4> FE_OFN1607_memB_3 memB<2> memB<1> memB<0> 
+ FE_OFN1680_memC_7 memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> 
+ dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> 
+ dataOutA<1> dataOutA<0> FE_PHN1891_memA_7 FE_PHN1910_memA_1 
+ FE_PHN1917_memC_3 tmrErrorA / majorityVoter_WIDTH8_359
XFE_OFC415_regWeA_4 loadA VDD VSS FE_OFN415_regWeA_4 / BUFFD2
XFE_OFC1199_memB_0 memB<0> VDD VSS FE_OFN1135_memB_0 / CKND2
XFE_OFC1198_memB_5 memB<5> VDD VSS FE_OFN1134_memB_5 / CKND2
XFE_OFC1472_memB_4 FE_OFN164_memB_4 VDD VSS FE_OFN1062_n / CKND1
XFE_OFC1470_memB_4 memB<4> VDD VSS FE_OFN164_memB_4 / CKND1
XFE_OFC1260_memB_7 memB<7> VDD VSS FE_OFN1063_n / CKND1
XFE_OFC1256_memB_6 memB<6> VDD VSS FE_OFN163_memB_6 / CKND1
XFE_OFC1356_memB_1 memB<1> VDD VSS FE_OFN1216_memB_1 / INVD1
XFE_OFC1257_memB_6 FE_OFN163_memB_6 VDD VSS FE_OFN1180_memB_6 / INVD1
XFE_OFC1905_memA_5 memA<5> VDD VSS FE_OFN1681_memA_5 / BUFFD1
XFE_OFC1904_memC_7 memC<7> VDD VSS FE_OFN1680_memC_7 / BUFFD1
XFE_OFC1832_memC_0 memC<0> VDD VSS FE_OFN1608_memC_0 / BUFFD1
XFE_OFC1831_memB_3 memB<3> VDD VSS FE_OFN1607_memB_3 / BUFFD1
XFE_PHC2578_pixelConfigIntA_39 dataOutA<7> VDD VSS 
+ FE_PHN2578_pixelConfigIntA_39 / DEL0
XFE_PHC2527_pixelConfigIntC_34 dataOutC<2> VDD VSS 
+ FE_PHN2527_pixelConfigIntC_34 / DEL0
XFE_PHC1917_memC_3 memC<3> VDD VSS FE_PHN1917_memC_3 / DEL0
XFE_PHC1910_memA_1 memA<1> VDD VSS FE_PHN1910_memA_1 / DEL0
XFE_PHC1891_memA_7 memA<7> VDD VSS FE_PHN1891_memA_7 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_360
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_360 FE_OFN93_memA_5 FE_OFN94_memB_6 
+ FE_OFN98_memB_4 FE_OFN605_memB_5 FE_OFN608_memB_0 FE_OFN742_memC_6 
+ FE_OFN744_memC_6 FE_OFN811_memB_1 FE_OFN814_memB_1 FE_OFN817_memB_7 
+ FE_OFN820_memB_7 FE_OFN823_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> 
+ inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> 
+ inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> 
+ out<4> out<3> out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN93_memA_5:I FE_OFN94_memB_6:I FE_OFN98_memB_4:I 
*.PININFO FE_OFN605_memB_5:I FE_OFN608_memB_0:I FE_OFN742_memC_6:I 
*.PININFO FE_OFN744_memC_6:I FE_OFN811_memB_1:I FE_OFN814_memB_1:I 
*.PININFO FE_OFN817_memB_7:I FE_OFN820_memB_7:I FE_OFN823_memB_3:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
XFE_OFC1251_memB_6 inB<6> VDD VSS n_6 / CKND1
Xg2335 FE_PHN2619_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2510_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2595_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2164_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2603_n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2498_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2196_n_20 VDD VSS out<5> / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360__6417 inA<7> FE_OFN820_memB_7 VDD VSS n_14 / XNR2D1
Xg2361__5477 inA<1> FE_OFN814_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__2398 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__5107 FE_OFN823_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365__4319 inB<6> inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6260 n_1 inC<2> FE_OFN608_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359__7410 FE_OFN98_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__9945 FE_OFN608_memB_0 inC<0> FE_OFN811_memB_1 inC<1> VDD VSS n_19 / 
+ OAI22D1
Xg2357__2346 FE_OFN605_memB_5 inC<5> FE_OFN817_memB_7 inC<7> VDD VSS n_17 / 
+ OAI22D1
Xg2358__1666 FE_OFN608_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__2883 FE_OFN608_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__2802 p2 FE_OFN94_memB_6 FE_OFN744_memC_6 VDD VSS n_37 / MAOI222D1
Xg2338__1705 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__5122 p3 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__8246 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7482 inA<4> FE_OFN98_memB_4 p1 VDD VSS n_26 / MAOI222D1
Xg2352__4733 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__6161 inA<3> FE_OFN823_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__9315 FE_OFN93_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__5115 FE_OFN742_memC_6 n_6 FE_OFN605_memB_5 inC<5> FE_OFN817_memB_7 
+ inC<7> VDD VSS n_27 / AOI222D1
Xg2332__6783 inB<3> inA<3> FE_OFN605_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346__1881 FE_OFN811_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__6131 inB<6> inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__1617 FE_OFN93_memA_5 FE_OFN605_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__7098 inA<3> inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__3680 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__5526 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__8428 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2619_n_37 n_37 VDD VSS FE_PHN2619_n_37 / DEL0
XFE_PHC2603_n_26 n_26 VDD VSS FE_PHN2603_n_26 / DEL0
XFE_PHC2595_n_33 n_33 VDD VSS FE_PHN2595_n_33 / DEL0
XFE_PHC2510_n_36 n_36 VDD VSS FE_PHN2510_n_36 / DEL0
XFE_PHC2498_n_21 n_21 VDD VSS FE_PHN2498_n_21 / DEL0
XFE_PHC2196_n_20 n_20 VDD VSS FE_PHN2196_n_20 / DEL0
XFE_PHC2164_n_32 n_32 VDD VSS FE_PHN2164_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_361
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_361 FE_OFN92_memA_5 FE_OFN96_memB_6 
+ FE_OFN99_memB_4 FE_OFN100_memC_6 FE_OFN533_memB_4 FE_OFN604_memB_5 
+ FE_OFN607_memB_0 FE_OFN743_memC_6 FE_OFN810_memB_1 FE_OFN813_memB_1 
+ FE_OFN816_memB_7 FE_OFN819_memB_7 FE_OFN822_memB_3 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN92_memA_5:I FE_OFN96_memB_6:I FE_OFN99_memB_4:I 
*.PININFO FE_OFN100_memC_6:I FE_OFN533_memB_4:I FE_OFN604_memB_5:I 
*.PININFO FE_OFN607_memB_0:I FE_OFN743_memC_6:I FE_OFN810_memB_1:I 
*.PININFO FE_OFN813_memB_1:I FE_OFN816_memB_7:I FE_OFN819_memB_7:I 
*.PININFO FE_OFN822_memB_3:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
XFE_OFC1252_memB_6 inB<6> VDD VSS n_6 / CKND1
Xg2335 FE_PHN2676_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2450_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2673_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2530_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2276_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2517_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2088_n_20 VDD VSS out<5> / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360__6417 inA<7> FE_OFN819_memB_7 VDD VSS n_14 / XNR2D1
Xg2361__5477 inA<1> FE_OFN813_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__2398 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__5107 FE_OFN822_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365__4319 inB<6> inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6260 n_1 inC<2> FE_OFN607_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359__7410 FE_OFN533_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__9945 FE_OFN607_memB_0 inC<0> FE_OFN810_memB_1 inC<1> VDD VSS n_19 / 
+ OAI22D1
Xg2357__2346 FE_OFN604_memB_5 inC<5> FE_OFN816_memB_7 inC<7> VDD VSS n_17 / 
+ OAI22D1
Xg2358__1666 FE_OFN607_memB_0 inA<0> FE_OFN99_memB_4 inA<4> VDD VSS n_16 / 
+ OAI22D1
Xg2356__2883 FE_OFN607_memB_0 inA<0> FE_OFN99_memB_4 inA<4> VDD VSS n_18 / 
+ AOI22D1
Xg2337__2802 p2 FE_OFN96_memB_6 FE_OFN743_memC_6 VDD VSS n_37 / MAOI222D1
Xg2338__1705 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__5122 p3 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__8246 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7482 inA<4> inB<4> p1 VDD VSS n_26 / MAOI222D1
Xg2352__4733 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__6161 inA<3> FE_OFN822_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__9315 FE_OFN92_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__5115 FE_OFN100_memC_6 n_6 FE_OFN604_memB_5 inC<5> FE_OFN816_memB_7 
+ inC<7> VDD VSS n_27 / AOI222D1
Xg2332__6783 inB<3> inA<3> FE_OFN604_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346__1881 FE_OFN810_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__6131 inB<6> inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__1617 FE_OFN92_memA_5 FE_OFN604_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__7098 inA<3> inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__3680 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__5526 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__8428 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2676_n_37 n_37 VDD VSS FE_PHN2676_n_37 / DEL0
XFE_PHC2673_n_33 n_33 VDD VSS FE_PHN2673_n_33 / DEL0
XFE_PHC2530_n_26 n_26 VDD VSS FE_PHN2530_n_26 / DEL0
XFE_PHC2517_n_21 n_21 VDD VSS FE_PHN2517_n_21 / DEL0
XFE_PHC2450_n_36 n_36 VDD VSS FE_PHN2450_n_36 / DEL0
XFE_PHC2276_n_22 n_22 VDD VSS FE_PHN2276_n_22 / DEL0
XFE_PHC2088_n_20 n_20 VDD VSS FE_PHN2088_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_362
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_362 FE_OFN91_memA_5 FE_OFN95_memB_6 
+ FE_OFN97_memB_4 FE_OFN603_memB_5 FE_OFN606_memB_0 FE_OFN745_memC_6 
+ FE_OFN809_memB_1 FE_OFN812_memB_1 FE_OFN815_memB_7 FE_OFN818_memB_7 
+ FE_OFN821_memB_3 FE_OFN1018_memA_3 VDD VSS inA<7> inA<6> inA<5> inA<4> 
+ inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> 
+ inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> 
+ out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 tmrErr
*.PININFO FE_OFN91_memA_5:I FE_OFN95_memB_6:I FE_OFN97_memB_4:I 
*.PININFO FE_OFN603_memB_5:I FE_OFN606_memB_0:I FE_OFN745_memC_6:I 
*.PININFO FE_OFN809_memB_1:I FE_OFN812_memB_1:I FE_OFN815_memB_7:I 
*.PININFO FE_OFN818_memB_7:I FE_OFN821_memB_3:I FE_OFN1018_memA_3:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2431_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2661_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2041_n_20 VDD VSS out<5> / CKND1
Xg2373 inB<2> VDD VSS n_1 / CKND1
Xg2360__6417 inA<7> FE_OFN818_memB_7 VDD VSS n_14 / XNR2D1
Xg2361__5477 inA<1> FE_OFN812_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__2398 n_1 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__5107 FE_OFN821_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365__4319 inB<6> inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6260 n_1 inC<2> FE_OFN606_memB_0 inC<0> VDD VSS n_10 / MOAI22D1
Xg2359__7410 FE_OFN97_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__9945 FE_OFN606_memB_0 inC<0> FE_OFN809_memB_1 inC<1> VDD VSS n_19 / 
+ OAI22D1
Xg2357__2346 FE_OFN603_memB_5 inC<5> FE_OFN815_memB_7 inC<7> VDD VSS n_17 / 
+ OAI22D1
Xg2358__1666 FE_OFN606_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__2883 FE_OFN606_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__2802 p3 p2 FE_OFN745_memC_6 VDD VSS n_37 / MAOI222D1
Xg2338__1705 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__5122 p4 inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__8246 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7482 inA<4> FE_OFN97_memB_4 p1 VDD VSS n_26 / MAOI222D1
Xg2352__4733 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__6161 FE_OFN1018_memA_3 FE_OFN821_memB_3 inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__9315 FE_OFN91_memA_5 inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__5115 inC<6> FE_OFN95_memB_6 FE_OFN603_memB_5 inC<5> FE_OFN815_memB_7 
+ inC<7> VDD VSS n_27 / AOI222D1
Xg2332__6783 inB<3> inA<3> FE_OFN603_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346__1881 FE_OFN809_memB_1 inC<1> n_1 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__6131 inB<6> FE_OFN745_memC_6 n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__1617 inA<5> FE_OFN603_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__7098 FE_OFN1018_memA_3 inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__3680 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__5526 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__8428 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2661_n_33 n_33 VDD VSS FE_PHN2661_n_33 / DEL0
XFE_PHC2431_n_36 n_36 VDD VSS FE_PHN2431_n_36 / DEL0
XFE_PHC2041_n_20 n_20 VDD VSS FE_PHN2041_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_399
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_399 FE_OFN38_busRstInBufB FE_OFN61_busRstInBufC VDD VSS 
+ clkA clkB clkC dataInA<7> dataInA<6> dataInA<5> dataInA<4> dataInA<3> 
+ dataInA<2> dataInA<1> dataInA<0> dataInB<7> dataInB<6> dataInB<5> dataInB<4> 
+ dataInB<3> dataInB<2> dataInB<1> dataInB<0> dataInC<7> dataInC<6> dataInC<5> 
+ dataInC<4> dataInC<3> dataInC<2> dataInC<1> dataInC<0> dataOutA<7> 
+ dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> 
+ dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> 
+ dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> defaultValueA<7> 
+ defaultValueA<6> defaultValueA<5> defaultValueA<4> defaultValueA<3> 
+ defaultValueA<2> defaultValueA<1> defaultValueA<0> defaultValueB<7> 
+ defaultValueB<6> defaultValueB<5> defaultValueB<4> defaultValueB<3> 
+ defaultValueB<2> defaultValueB<1> defaultValueB<0> defaultValueC<7> 
+ defaultValueC<6> defaultValueC<5> defaultValueC<4> defaultValueC<3> 
+ defaultValueC<2> defaultValueC<1> defaultValueC<0> loadA loadB loadC rstA 
+ rstB rstC tmrErrorA tmrErrorB tmrErrorC
*.PININFO FE_OFN38_busRstInBufB:I FE_OFN61_busRstInBufC:I clkA:I clkB:I clkC:I 
*.PININFO dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I dataInA<3>:I 
*.PININFO dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I dataInB<6>:I 
*.PININFO dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I dataInB<1>:I 
*.PININFO dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I dataInC<4>:I 
*.PININFO dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215__8428 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216__5526 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217__6783 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225__6131 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226__1881 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227__5115 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229__4733 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230__6161 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231__9315 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232__9945 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233__2883 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241__6260 FE_OFN38_busRstInBufB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242__4319 FE_OFN38_busRstInBufB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243__8428 FE_OFN38_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245__6783 FE_OFN38_busRstInBufB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246__3680 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247__1617 FE_OFN61_busRstInBufC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248__2802 FE_OFN61_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249__1705 FE_OFN61_busRstInBufC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257__4733 FE_OFN61_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258__6161 FE_OFN61_busRstInBufC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259__9315 FE_OFN61_busRstInBufC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261__2883 FE_OFN61_busRstInBufC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262__2346 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218__3680 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219__1617 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220__2802 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221__1705 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222__5122 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223__8246 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224__7098 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228__7482 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234__2346 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235__1666 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236__7410 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237__6417 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238__5477 defaultValueB<0> FE_OFN38_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239__2398 defaultValueB<2> FE_OFN38_busRstInBufB VDD VSS n_23 / IND2D1
Xg1240__5107 defaultValueB<1> FE_OFN38_busRstInBufB VDD VSS n_22 / IND2D1
Xg1244__5526 defaultValueB<3> FE_OFN38_busRstInBufB VDD VSS n_18 / IND2D1
Xg1250__5122 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251__8246 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252__7098 defaultValueC<6> FE_OFN61_busRstInBufC VDD VSS n_10 / IND2D1
Xg1253__6131 defaultValueC<7> FE_OFN61_busRstInBufC VDD VSS n_9 / IND2D1
Xg1254__1881 defaultValueC<0> FE_OFN61_busRstInBufC VDD VSS n_8 / IND2D1
Xg1255__5115 defaultValueC<2> FE_OFN61_busRstInBufC VDD VSS n_7 / IND2D1
Xg1256__7482 defaultValueC<1> FE_OFN61_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260__9945 defaultValueC<3> FE_OFN61_busRstInBufC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 loadA dataInA<5> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[4] n_43 clkA FE_PHN2596_pixelConfigIntA_28 memA<4> n_46 loadA 
+ dataInA<4> VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA FE_PHN2066_pixelConfigIntA_24 memA<0> n_35 loadA 
+ dataInA<0> VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA FE_PHN2567_pixelConfigIntA_30 memA<6> n_47 loadA 
+ dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA FE_PHN1971_pixelConfigIntA_31 memA<7> n_45 loadA 
+ dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA FE_PHN2512_pixelConfigIntA_27 memA<3> n_33 loadA 
+ dataInA<3> VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN1985_pixelConfigIntB_31 memB<7> n_29 loadB 
+ dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 FE_OFN433_regWeC_3 dataInC<5> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 FE_OFN433_regWeC_3 dataInC<4> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC FE_PHN2310_pixelConfigIntC_24 memC<0> n_3 
+ FE_OFN433_regWeC_3 dataInC<0> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 FE_OFN433_regWeC_3 dataInC<6> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 FE_OFN433_regWeC_3 dataInC<2> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 FE_OFN433_regWeC_3 dataInC<1> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 FE_OFN433_regWeC_3 dataInC<7> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 FE_OFN433_regWeC_3 dataInC<3> 
+ VDD VSS / SDFCSNQD1
XmemVoterC FE_OFN157_memA_5 FE_PHN1899_memB_6 FE_OFN1108_memB_4 
+ FE_OFN1132_memB_5 FE_OFN1133_memB_0 FE_OFN883_memC_6 FE_OFN1179_memC_6 
+ FE_OFN1210_memB_1 FE_OFN1211_memB_1 FE_OFN1212_memB_7 FE_OFN1213_memB_7 
+ FE_OFN1215_memB_3 VDD VSS memA<7> memA<6> memA<5> memA<4> FE_OFN1606_memA_3 
+ memA<2> memA<1> memA<0> memB<7> FE_OFN158_memB_6 memB<5> FE_OFN159_memB_4 
+ FE_OFN1214_memB_3 memB<2> memB<1> memB<0> FE_OFN920_memC_7 memC<6> memC<5> 
+ memC<4> memC<3> memC<2> memC<1> memC<0> dataOutC<7> dataOutC<6> dataOutC<5> 
+ dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> 
+ FE_PHN1866_memC_4 FE_PHN1911_memA_6 FE_PHN1915_memA_1 tmrErrorC / 
+ majorityVoter_WIDTH8_360
XmemVoterB FE_OFN157_memA_5 FE_PHN1899_memB_6 FE_OFN159_memB_4 
+ FE_OFN883_memC_6 FE_OFN1108_memB_4 FE_OFN1132_memB_5 FE_OFN1133_memB_0 
+ FE_OFN1179_memC_6 FE_OFN1210_memB_1 FE_OFN1211_memB_1 FE_OFN1212_memB_7 
+ FE_OFN1213_memB_7 FE_OFN1215_memB_3 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ FE_OFN1606_memA_3 memA<2> memA<1> memA<0> memB<7> FE_OFN158_memB_6 memB<5> 
+ memB<4> FE_OFN1214_memB_3 memB<2> memB<1> memB<0> FE_OFN920_memC_7 memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutB<7> dataOutB<6> 
+ dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ FE_PHN1866_memC_4 FE_PHN1911_memA_6 FE_PHN1915_memA_1 tmrErrorB / 
+ majorityVoter_WIDTH8_361
XmemVoterA FE_OFN157_memA_5 memB<6> FE_OFN1108_memB_4 FE_OFN1132_memB_5 
+ FE_OFN1133_memB_0 FE_OFN1179_memC_6 FE_OFN1210_memB_1 FE_OFN1211_memB_1 
+ FE_OFN1212_memB_7 FE_OFN1213_memB_7 FE_OFN1215_memB_3 FE_OFN1606_memA_3 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ FE_OFN158_memB_6 memB<5> FE_OFN159_memB_4 FE_OFN1214_memB_3 memB<2> memB<1> 
+ memB<0> FE_OFN920_memC_7 FE_OFN883_memC_6 memC<5> memC<4> memC<3> memC<2> 
+ memC<1> memC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> FE_PHN1866_memC_4 FE_PHN1899_memB_6 
+ FE_PHN1911_memA_6 FE_PHN1915_memA_1 tmrErrorA / majorityVoter_WIDTH8_362
XFE_OFC1830_memA_3 memA<3> VDD VSS FE_OFN1606_memA_3 / BUFFD1
XFE_OFC920_memC_7 memC<7> VDD VSS FE_OFN920_memC_7 / BUFFD1
XFE_OFC157_memA_5 memA<5> VDD VSS FE_OFN157_memA_5 / BUFFD1
XFE_OFC959_regWeC_3 loadC VDD VSS FE_OFN433_regWeC_3 / CKBD3
XFE_OFC1354_memB_3 memB<3> VDD VSS FE_OFN1214_memB_3 / CKND1
XFE_OFC1255_memC_6 FE_OFN883_memC_6 VDD VSS FE_OFN1179_memC_6 / CKND1
XFE_OFC1253_memC_6 memC<6> VDD VSS FE_OFN883_memC_6 / CKND1
XFE_OFC1250_memB_6 memB<6> VDD VSS FE_OFN158_memB_6 / CKND1
XFE_OFC1171_memB_4 FE_OFN159_memB_4 VDD VSS FE_OFN1108_memB_4 / CKND1
XFE_OFC1170_memB_4 memB<4> VDD VSS FE_OFN159_memB_4 / CKND1
XFE_OFC1197_memB_0 memB<0> VDD VSS FE_OFN1133_memB_0 / CKND2
XFE_OFC1196_memB_5 memB<5> VDD VSS FE_OFN1132_memB_5 / CKND2
XFE_OFC1355_memB_3 FE_OFN1214_memB_3 VDD VSS FE_OFN1215_memB_3 / INVD1
XFE_OFC1353_memB_7 FE_OFN1212_memB_7 VDD VSS FE_OFN1213_memB_7 / INVD1
XFE_OFC1352_memB_7 memB<7> VDD VSS FE_OFN1212_memB_7 / INVD1
XFE_OFC1351_memB_1 FE_OFN1210_memB_1 VDD VSS FE_OFN1211_memB_1 / INVD1
XFE_OFC1350_memB_1 memB<1> VDD VSS FE_OFN1210_memB_1 / INVD1
XFE_PHC2596_pixelConfigIntA_28 dataOutA<4> VDD VSS 
+ FE_PHN2596_pixelConfigIntA_28 / DEL0
XFE_PHC2567_pixelConfigIntA_30 dataOutA<6> VDD VSS 
+ FE_PHN2567_pixelConfigIntA_30 / DEL0
XFE_PHC2512_pixelConfigIntA_27 dataOutA<3> VDD VSS 
+ FE_PHN2512_pixelConfigIntA_27 / DEL0
XFE_PHC2310_pixelConfigIntC_24 dataOutC<0> VDD VSS 
+ FE_PHN2310_pixelConfigIntC_24 / DEL0
XFE_PHC2066_pixelConfigIntA_24 dataOutA<0> VDD VSS 
+ FE_PHN2066_pixelConfigIntA_24 / DEL0
XFE_PHC1985_pixelConfigIntB_31 dataOutB<7> VDD VSS 
+ FE_PHN1985_pixelConfigIntB_31 / DEL0
XFE_PHC1971_pixelConfigIntA_31 dataOutA<7> VDD VSS 
+ FE_PHN1971_pixelConfigIntA_31 / DEL0
XFE_PHC1915_memA_1 memA<1> VDD VSS FE_PHN1915_memA_1 / DEL0
XFE_PHC1911_memA_6 memA<6> VDD VSS FE_PHN1911_memA_6 / DEL0
XFE_PHC1899_memB_6 memB<6> VDD VSS FE_PHN1899_memB_6 / DEL0
XFE_PHC1866_memC_4 memC<4> VDD VSS FE_PHN1866_memC_4 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_363
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_363 FE_OFN90_memB_6 FE_OFN330_memB_1 FE_OFN366_n 
+ FE_OFN602_memB_5 FE_OFN741_memB_1 FE_OFN798_memB_4 FE_OFN802_memB_2 
+ FE_OFN805_memB_7 FE_OFN808_memB_7 FE_OFN1206_memB_0 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN90_memB_6:I FE_OFN330_memB_1:I FE_OFN366_n:I 
*.PININFO FE_OFN602_memB_5:I FE_OFN741_memB_1:I FE_OFN798_memB_4:I 
*.PININFO FE_OFN802_memB_2:I FE_OFN805_memB_7:I FE_OFN808_memB_7:I 
*.PININFO FE_OFN1206_memB_0:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1245_memB_6 inB<6> VDD VSS n_6 / CKND1
Xg2335 FE_PHN2561_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2401_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2466_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2320_n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2490_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2469_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360__6783 inA<7> FE_OFN808_memB_7 VDD VSS n_14 / XNR2D1
Xg2361__3680 inA<1> FE_OFN741_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__1617 FE_OFN802_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__2802 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__5122 inB<6> inA<6> VDD VSS n_9 / XNR2D1
Xg2364__1705 FE_OFN802_memB_2 inC<2> FE_OFN1206_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__5526 FE_OFN798_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__5107 FE_OFN1206_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357__4319 FE_OFN602_memB_5 inC<5> FE_OFN805_memB_7 inC<7> VDD VSS n_17 / 
+ OAI22D1
Xg2358__8428 FE_OFN1206_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__6260 FE_OFN1206_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__7482 p1 FE_OFN90_memB_6 inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__4733 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__6161 inA<1> FE_OFN330_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__9315 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7410 inA<4> FE_OFN798_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6417 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__5477 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__2398 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__1666 n_3 n_6 FE_OFN602_memB_5 inC<5> FE_OFN805_memB_7 inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332__6131 FE_OFN366_n inA<3> FE_OFN602_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346__2346 inB<1> inC<1> FE_OFN802_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__2883 inB<6> inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__5115 inA<5> FE_OFN602_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__9945 inA<3> FE_OFN366_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__1881 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__7098 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__8246 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2561_n_37 n_37 VDD VSS FE_PHN2561_n_37 / DEL0
XFE_PHC2490_n_22 n_22 VDD VSS FE_PHN2490_n_22 / DEL0
XFE_PHC2469_n_21 n_21 VDD VSS FE_PHN2469_n_21 / DEL0
XFE_PHC2466_n_33 n_33 VDD VSS FE_PHN2466_n_33 / DEL0
XFE_PHC2401_n_36 n_36 VDD VSS FE_PHN2401_n_36 / DEL0
XFE_PHC2320_n_32 n_32 VDD VSS FE_PHN2320_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_364
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_364 FE_OFN89_memB_6 FE_OFN329_memB_1 FE_OFN365_n 
+ FE_OFN601_memB_5 FE_OFN740_memB_1 FE_OFN797_memB_4 FE_OFN800_memB_0 
+ FE_OFN801_memB_2 FE_OFN804_memB_7 FE_OFN807_memB_7 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 tmrErr
*.PININFO FE_OFN89_memB_6:I FE_OFN329_memB_1:I FE_OFN365_n:I 
*.PININFO FE_OFN601_memB_5:I FE_OFN740_memB_1:I FE_OFN797_memB_4:I 
*.PININFO FE_OFN800_memB_0:I FE_OFN801_memB_2:I FE_OFN804_memB_7:I 
*.PININFO FE_OFN807_memB_7:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I inC<6>:I inC<5>:I 
*.PININFO inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
XFE_OFC1469_memB_3 FE_OFN365_n VDD VSS FE_OFN1292_memB_3 / CKND1
XFE_OFC1246_memB_6 inB<6> VDD VSS n_6 / CKND1
Xg2336 FE_PHN2304_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2472_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2083_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2409_n_26 VDD VSS out<4> / CKND1
Xg2350 FE_PHN2424_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2124_n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360__6783 inA<7> FE_OFN807_memB_7 VDD VSS n_14 / XNR2D1
Xg2361__3680 inA<1> FE_OFN740_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__1617 FE_OFN801_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__2802 FE_OFN1292_memB_3 inC<3> VDD VSS n_11 / XNR2D1
Xg2365__5122 inB<6> inA<6> VDD VSS n_9 / XNR2D1
Xg2364__1705 FE_OFN801_memB_2 inC<2> FE_OFN800_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__5526 FE_OFN797_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__5107 FE_OFN800_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357__4319 FE_OFN601_memB_5 inC<5> FE_OFN804_memB_7 inC<7> VDD VSS n_17 / 
+ OAI22D1
Xg2358__8428 FE_OFN800_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__6260 FE_OFN800_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__7482 p1 FE_OFN89_memB_6 inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__4733 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__6161 inA<1> FE_OFN329_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__9315 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7410 inA<4> FE_OFN797_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6417 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__5477 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__2398 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2335 FE_PHN2674_n_37 VDD VSS out<6> / CKND2
Xg2349 FE_PHN2421_n_22 VDD VSS out<0> / CKND2
Xg2347__1666 n_3 n_6 FE_OFN601_memB_5 inC<5> FE_OFN804_memB_7 inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2332__6131 FE_OFN365_n inA<3> FE_OFN601_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346__2346 inB<1> inC<1> FE_OFN801_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__2883 inB<6> inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__5115 inA<5> FE_OFN601_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__9945 inA<3> FE_OFN365_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__1881 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__7098 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__8246 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2674_n_37 n_37 VDD VSS FE_PHN2674_n_37 / DEL0
XFE_PHC2472_n_33 n_33 VDD VSS FE_PHN2472_n_33 / DEL0
XFE_PHC2424_n_21 n_21 VDD VSS FE_PHN2424_n_21 / DEL0
XFE_PHC2421_n_22 n_22 VDD VSS FE_PHN2421_n_22 / DEL0
XFE_PHC2409_n_26 n_26 VDD VSS FE_PHN2409_n_26 / DEL0
XFE_PHC2304_n_36 n_36 VDD VSS FE_PHN2304_n_36 / DEL0
XFE_PHC2124_n_20 n_20 VDD VSS FE_PHN2124_n_20 / DEL0
XFE_PHC2083_n_32 n_32 VDD VSS FE_PHN2083_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_365
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_365 FE_OFN328_memB_1 FE_OFN350_memB_3 FE_OFN367_n 
+ FE_OFN600_memB_5 FE_OFN738_memB_6 FE_OFN739_memB_1 FE_OFN796_memB_4 
+ FE_OFN799_memB_0 FE_OFN803_memB_7 FE_OFN806_memB_7 FE_OFN1207_memB_2 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ tmrErr
*.PININFO FE_OFN328_memB_1:I FE_OFN350_memB_3:I FE_OFN367_n:I 
*.PININFO FE_OFN600_memB_5:I FE_OFN738_memB_6:I FE_OFN739_memB_1:I 
*.PININFO FE_OFN796_memB_4:I FE_OFN799_memB_0:I FE_OFN803_memB_7:I 
*.PININFO FE_OFN806_memB_7:I FE_OFN1207_memB_2:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I 
*.PININFO p2:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2597_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2364_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2477_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2153_n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2287_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2435_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360__6783 inA<7> FE_OFN806_memB_7 VDD VSS n_14 / XNR2D1
Xg2361__3680 inA<1> FE_OFN739_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__1617 FE_OFN1207_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__2802 FE_OFN367_n inC<3> VDD VSS n_11 / XNR2D1
Xg2365__5122 FE_OFN738_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__1705 FE_OFN1207_memB_2 inC<2> FE_OFN799_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__5526 FE_OFN796_memB_4 inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__5107 FE_OFN799_memB_0 inC<0> FE_OFN328_memB_1 inC<1> VDD VSS n_19 / 
+ OAI22D1
Xg2357__4319 FE_OFN600_memB_5 inC<5> FE_OFN803_memB_7 inC<7> VDD VSS n_17 / 
+ OAI22D1
Xg2358__8428 FE_OFN799_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__6260 FE_OFN799_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__7482 p2 p1 inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__4733 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__6161 inA<1> inB<1> inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__9315 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7410 inA<4> FE_OFN796_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6417 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__5477 inA<3> FE_OFN367_n inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__2398 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__1666 n_3 inB<6> FE_OFN600_memB_5 inC<5> FE_OFN803_memB_7 inC<7> VDD 
+ VSS n_27 / AOI222D1
Xg2332__6131 inB<3> inA<3> FE_OFN600_memB_5 inA<5> n_41 VDD VSS n_42 / AOI221D1
Xg2346__2346 FE_OFN328_memB_1 inC<1> FE_OFN1207_memB_2 inC<2> n_10 VDD VSS 
+ n_28 / AOI221D1
Xg2344__2883 FE_OFN738_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__5115 inA<5> FE_OFN600_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__9945 inA<3> inB<3> n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__1881 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__7098 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__8246 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2597_n_37 n_37 VDD VSS FE_PHN2597_n_37 / DEL0
XFE_PHC2477_n_33 n_33 VDD VSS FE_PHN2477_n_33 / DEL0
XFE_PHC2435_n_21 n_21 VDD VSS FE_PHN2435_n_21 / DEL0
XFE_PHC2364_n_36 n_36 VDD VSS FE_PHN2364_n_36 / DEL0
XFE_PHC2287_n_22 n_22 VDD VSS FE_PHN2287_n_22 / DEL0
XFE_PHC2153_n_32 n_32 VDD VSS FE_PHN2153_n_32 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_400
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_400 VDD VSS clkA clkB clkC dataInA<7> dataInA<6> 
+ dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> 
+ dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> 
+ dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> 
+ dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> 
+ dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO clkA:I clkB:I clkC:I dataInA<7>:I dataInA<6>:I dataInA<5>:I 
*.PININFO dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I 
*.PININFO dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I 
*.PININFO dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I 
*.PININFO dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I 
*.PININFO dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215__8246 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216__7098 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217__6131 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225__2883 rstA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226__2346 rstA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227__1666 rstA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229__6417 rstA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230__5477 rstA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231__2398 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232__5107 rstB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233__6260 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241__1705 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242__5122 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243__8246 rstB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245__6131 rstB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246__1881 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247__5115 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248__7482 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249__4733 rstC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257__6417 rstC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258__5477 rstC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259__2398 rstC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261__6260 rstC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262__4319 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218__1881 defaultValueA<5> rstA VDD VSS n_44 / IND2D1
Xg1219__5115 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220__7482 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221__4733 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222__6161 defaultValueA<0> rstA VDD VSS n_40 / IND2D1
Xg1223__9315 defaultValueA<2> rstA VDD VSS n_39 / IND2D1
Xg1224__9945 defaultValueA<1> rstA VDD VSS n_38 / IND2D1
Xg1228__7410 defaultValueA<3> rstA VDD VSS n_34 / IND2D1
Xg1234__4319 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235__8428 defaultValueB<4> rstB VDD VSS n_27 / IND2D1
Xg1236__5526 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237__6783 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238__3680 defaultValueB<0> rstB VDD VSS n_24 / IND2D1
Xg1239__1617 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240__2802 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244__7098 defaultValueB<3> rstB VDD VSS n_18 / IND2D1
Xg1250__6161 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251__9315 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252__9945 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253__2883 defaultValueC<7> rstC VDD VSS n_9 / IND2D1
Xg1254__2346 defaultValueC<0> rstC VDD VSS n_8 / IND2D1
Xg1255__1666 defaultValueC<2> rstC VDD VSS n_7 / IND2D1
Xg1256__7410 defaultValueC<1> rstC VDD VSS n_6 / IND2D1
Xg1260__5107 defaultValueC<3> rstC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA FE_PHN1976_pixelConfigIntA_21 memA<5> n_32 loadA 
+ dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA FE_PHN2285_pixelConfigIntA_20 memA<4> n_46 loadA 
+ dataInA<4> VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 loadA dataInA<0> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[6] n_42 clkA dataOutA<6> memA<6> n_47 loadA dataInA<6> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[2] n_39 clkA dataOutA<2> memA<2> n_36 loadA dataInA<2> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 loadA dataInA<1> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 loadA dataInA<7> VDD VSS / 
+ SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 loadA dataInA<3> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC FE_PHN2146_pixelConfigIntC_21 memC<5> n_0 
+ FE_OFN435_regWeC_2 dataInC<5> VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC FE_PHN2381_pixelConfigIntC_20 memC<4> n_14 
+ FE_OFN435_regWeC_2 dataInC<4> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 FE_OFN435_regWeC_2 dataInC<6> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 FE_OFN435_regWeC_2 dataInC<2> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[1] n_6 clkC dataOutC<1> memC<1> n_5 FE_OFN435_regWeC_2 dataInC<1> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC dataOutC<7> memC<7> n_13 FE_OFN435_regWeC_2 dataInC<7> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC dataOutC<3> memC<3> n_1 FE_OFN435_regWeC_2 dataInC<3> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 FE_OFN435_regWeC_2 dataInC<0> 
+ VDD VSS / SDFCSNQD2
XmemVoterC FE_PHN1893_memB_6 FE_OFN1178_memB_1 FE_OFN932_memB_3 
+ FE_OFN1131_memB_5 FE_OFN1178_memB_1 FE_OFN1205_memB_4 FE_OFN1207_memB_2 
+ FE_OFN1208_memB_7 FE_OFN1209_memB_7 FE_OFN1206_memB_0 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ FE_OFN156_memB_6 memB<5> FE_OFN1204_memB_4 memB<3> memB<2> FE_OFN907_memB_1 
+ memB<0> FE_OFN1686_memC_7 FE_OFN1605_memC_6 memC<5> memC<4> memC<3> memC<2> 
+ FE_OFN943_memC_1 memC<0> dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> 
+ dataOutC<3> dataOutC<2> dataOutC<1> dataOutC<0> FE_PHN1907_memA_6 tmrErrorC 
+ / majorityVoter_WIDTH8_363
XmemVoterB FE_PHN1893_memB_6 FE_OFN1178_memB_1 FE_OFN932_memB_3 
+ FE_OFN1131_memB_5 FE_OFN1178_memB_1 FE_OFN1205_memB_4 FE_OFN1206_memB_0 
+ FE_OFN1207_memB_2 FE_OFN1208_memB_7 FE_OFN1209_memB_7 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> 
+ FE_OFN156_memB_6 memB<5> FE_OFN1204_memB_4 memB<3> memB<2> FE_OFN907_memB_1 
+ memB<0> FE_OFN1686_memC_7 FE_OFN1605_memC_6 memC<5> memC<4> memC<3> memC<2> 
+ FE_OFN943_memC_1 memC<0> dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> 
+ dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> FE_PHN1907_memA_6 tmrErrorB 
+ / majorityVoter_WIDTH8_364
XmemVoterA FE_OFN907_memB_1 FE_OFN932_memB_3 memB<3> FE_OFN1131_memB_5 
+ FE_OFN156_memB_6 FE_OFN1178_memB_1 FE_OFN1205_memB_4 FE_OFN1206_memB_0 
+ FE_OFN1208_memB_7 FE_OFN1209_memB_7 FE_OFN1207_memB_2 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> FE_OFN1204_memB_4 FE_OFN932_memB_3 memB<2> FE_OFN1178_memB_1 memB<0> 
+ FE_OFN1686_memC_7 FE_OFN1605_memC_6 memC<5> memC<4> memC<3> memC<2> 
+ FE_OFN943_memC_1 memC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> 
+ dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> FE_PHN1893_memB_6 
+ FE_PHN1907_memA_6 tmrErrorA / majorityVoter_WIDTH8_365
XFE_OFC1468_memB_3 memB<3> VDD VSS FE_OFN932_memB_3 / CKND1
XFE_OFC1346_memB_2 memB<2> VDD VSS FE_OFN1207_memB_2 / CKND1
XFE_OFC1343_memB_4 FE_OFN1204_memB_4 VDD VSS FE_OFN1205_memB_4 / CKND1
XFE_OFC1342_memB_4 memB<4> VDD VSS FE_OFN1204_memB_4 / CKND1
XFE_OFC1244_memB_6 memB<6> VDD VSS FE_OFN156_memB_6 / CKND1
XFE_OFC434_regWeC_2 loadC VDD VSS FE_OFN434_regWeC_2 / CKND1
XFE_OFC1195_memB_5 memB<5> VDD VSS FE_OFN1131_memB_5 / CKND2
XFE_OFC435_regWeC_2 FE_OFN434_regWeC_2 VDD VSS FE_OFN435_regWeC_2 / CKND2
XFE_OFC1910_memC_7 memC<7> VDD VSS FE_OFN1686_memC_7 / BUFFD1
XFE_OFC1829_memC_6 memC<6> VDD VSS FE_OFN1605_memC_6 / BUFFD1
XFE_OFC943_memC_1 memC<1> VDD VSS FE_OFN943_memC_1 / BUFFD1
XFE_OFC1349_memB_7 FE_OFN1208_memB_7 VDD VSS FE_OFN1209_memB_7 / INVD1
XFE_OFC1348_memB_7 memB<7> VDD VSS FE_OFN1208_memB_7 / INVD1
XFE_OFC1345_memB_0 memB<0> VDD VSS FE_OFN1206_memB_0 / INVD1
XFE_OFC1249_memB_1 FE_OFN907_memB_1 VDD VSS FE_OFN1178_memB_1 / INVD1
XFE_OFC1247_memB_1 memB<1> VDD VSS FE_OFN907_memB_1 / INVD1
XFE_PHC2381_pixelConfigIntC_20 dataOutC<4> VDD VSS 
+ FE_PHN2381_pixelConfigIntC_20 / DEL0
XFE_PHC2285_pixelConfigIntA_20 dataOutA<4> VDD VSS 
+ FE_PHN2285_pixelConfigIntA_20 / DEL0
XFE_PHC2146_pixelConfigIntC_21 dataOutC<5> VDD VSS 
+ FE_PHN2146_pixelConfigIntC_21 / DEL0
XFE_PHC1976_pixelConfigIntA_21 dataOutA<5> VDD VSS 
+ FE_PHN1976_pixelConfigIntA_21 / DEL0
XFE_PHC1907_memA_6 memA<6> VDD VSS FE_PHN1907_memA_6 / DEL0
XFE_PHC1893_memB_6 memB<6> VDD VSS FE_PHN1893_memB_6 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_366
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_366 FE_OFN82_memA_4 FE_OFN84_memB_4 
+ FE_OFN323_memA_0 FE_OFN437_n FE_OFN440_n FE_OFN442_n FE_OFN596_memB_5 
+ FE_OFN599_memB_2 FE_OFN790_memB_0 FE_OFN792_memB_6 FE_OFN795_memB_1 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ p3 tmrErr
*.PININFO FE_OFN82_memA_4:I FE_OFN84_memB_4:I FE_OFN323_memA_0:I FE_OFN437_n:I 
*.PININFO FE_OFN440_n:I FE_OFN442_n:I FE_OFN596_memB_5:I FE_OFN599_memB_2:I 
*.PININFO FE_OFN790_memB_0:I FE_OFN792_memB_6:I FE_OFN795_memB_1:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2583_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2535_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2089_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN1918_n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2052_n_20 VDD VSS out<5> / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360__6131 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__1881 inA<1> FE_OFN795_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__5115 FE_OFN599_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7482 FE_OFN440_n inC<3> VDD VSS n_11 / XNR2D1
Xg2365__6161 FE_OFN792_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__4733 FE_OFN599_memB_2 inC<2> FE_OFN790_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__7098 FE_OFN442_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__2802 FE_OFN790_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357__5122 FE_OFN596_memB_5 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358__8246 FE_OFN790_memB_0 FE_OFN323_memA_0 inB<4> FE_OFN82_memA_4 VDD VSS 
+ n_16 / OAI22D1
Xg2356__1705 FE_OFN790_memB_0 FE_OFN323_memA_0 inB<4> FE_OFN82_memA_4 VDD VSS 
+ n_18 / AOI22D1
Xg2337__7410 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6417 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__5477 p1 FE_OFN795_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__2398 p3 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__5526 inA<4> FE_OFN84_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6783 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__3680 inA<3> inB<3> p2 VDD VSS n_21 / MAOI222D1
Xg2354__1617 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__8428 n_3 inB<6> FE_OFN596_memB_5 inC<5> n_5 inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332__2883 FE_OFN437_n inA<3> FE_OFN596_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346__4319 inB<1> inC<1> FE_OFN599_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__6260 FE_OFN792_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__1666 inA<5> FE_OFN596_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__5107 inA<3> FE_OFN437_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__2346 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__9945 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__9315 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2583_n_36 n_36 VDD VSS FE_PHN2583_n_36 / DEL0
XFE_PHC2535_n_33 n_33 VDD VSS FE_PHN2535_n_33 / DEL0
XFE_PHC2089_n_26 n_26 VDD VSS FE_PHN2089_n_26 / DEL0
XFE_PHC2052_n_20 n_20 VDD VSS FE_PHN2052_n_20 / DEL0
XFE_PHC1918_n_22 n_22 VDD VSS FE_PHN1918_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_367
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_367 FE_OFN81_memA_4 FE_OFN85_memB_4 
+ FE_OFN87_memB_3 FE_OFN439_n FE_OFN443_n FE_OFN595_memB_5 FE_OFN598_memB_2 
+ FE_OFN794_memB_1 FE_OFN1200_memB_0 FE_OFN1201_memB_6 VDD VSS inA<7> inA<6> 
+ inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> 
+ inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> 
+ out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 tmrErr
*.PININFO FE_OFN81_memA_4:I FE_OFN85_memB_4:I FE_OFN87_memB_3:I FE_OFN439_n:I 
*.PININFO FE_OFN443_n:I FE_OFN595_memB_5:I FE_OFN598_memB_2:I 
*.PININFO FE_OFN794_memB_1:I FE_OFN1200_memB_0:I FE_OFN1201_memB_6:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2532_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2573_n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2322_n_22 VDD VSS out<0> / CKND1
Xg2350 n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2014_n_20 VDD VSS out<5> / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360__6131 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__1881 inA<1> FE_OFN794_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__5115 FE_OFN598_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7482 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__6161 FE_OFN1201_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__4733 FE_OFN598_memB_2 inC<2> FE_OFN1200_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__7098 FE_OFN443_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__2802 FE_OFN1200_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357__5122 FE_OFN595_memB_5 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358__8246 FE_OFN1200_memB_0 inA<0> inB<4> FE_OFN81_memA_4 VDD VSS n_16 / 
+ OAI22D1
Xg2356__1705 FE_OFN1200_memB_0 inA<0> inB<4> FE_OFN81_memA_4 VDD VSS n_18 / 
+ AOI22D1
Xg2337__7410 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6417 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__5477 p1 FE_OFN794_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__2398 p3 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__5526 inA<4> FE_OFN85_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6783 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__3680 inA<3> inB<3> p2 VDD VSS n_21 / MAOI222D1
Xg2354__1617 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__8428 n_3 inB<6> FE_OFN595_memB_5 inC<5> n_5 inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332__2883 FE_OFN439_n inA<3> FE_OFN595_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346__4319 inB<1> inC<1> FE_OFN598_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__6260 FE_OFN1201_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__1666 inA<5> FE_OFN595_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__5107 inA<3> FE_OFN439_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__2346 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__9945 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__9315 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2573_n_33 n_33 VDD VSS FE_PHN2573_n_33 / DEL0
XFE_PHC2532_n_36 n_36 VDD VSS FE_PHN2532_n_36 / DEL0
XFE_PHC2322_n_22 n_22 VDD VSS FE_PHN2322_n_22 / DEL0
XFE_PHC2014_n_20 n_20 VDD VSS FE_PHN2014_n_20 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_368
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_368 FE_OFN83_memA_4 FE_OFN86_memB_4 
+ FE_OFN88_memC_4 FE_OFN438_n FE_OFN441_n FE_OFN444_n FE_OFN594_memB_5 
+ FE_OFN597_memB_2 FE_OFN789_memB_0 FE_OFN791_memB_6 FE_OFN793_memB_1 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ p3 tmrErr
*.PININFO FE_OFN83_memA_4:I FE_OFN86_memB_4:I FE_OFN88_memC_4:I FE_OFN438_n:I 
*.PININFO FE_OFN441_n:I FE_OFN444_n:I FE_OFN594_memB_5:I FE_OFN597_memB_2:I 
*.PININFO FE_OFN789_memB_0:I FE_OFN791_memB_6:I FE_OFN793_memB_1:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 n_33 VDD VSS out<1> / CKND1
Xg2340 n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2114_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2128_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2663_n_21 VDD VSS out<3> / CKND1
Xg2351 n_20 VDD VSS out<5> / CKND1
Xg2369 inB<7> VDD VSS n_5 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360__6131 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__1881 inA<1> FE_OFN793_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__5115 FE_OFN597_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7482 FE_OFN441_n inC<3> VDD VSS n_11 / XNR2D1
Xg2365__6161 FE_OFN791_memB_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__4733 FE_OFN597_memB_2 inC<2> FE_OFN789_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__7098 FE_OFN444_n FE_OFN88_memC_4 VDD VSS n_15 / CKXOR2D1
Xg2355__2802 FE_OFN789_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357__5122 FE_OFN594_memB_5 inC<5> n_5 inC<7> VDD VSS n_17 / OAI22D1
Xg2358__8246 FE_OFN789_memB_0 inA<0> inB<4> FE_OFN83_memA_4 VDD VSS n_16 / 
+ OAI22D1
Xg2356__1705 FE_OFN789_memB_0 inA<0> inB<4> FE_OFN83_memA_4 VDD VSS n_18 / 
+ AOI22D1
Xg2337__7410 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6417 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__5477 p1 FE_OFN793_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__2398 p3 inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__5526 inA<4> FE_OFN86_memB_4 inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6783 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__3680 inA<3> inB<3> p2 VDD VSS n_21 / MAOI222D1
Xg2354__1617 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__8428 n_3 inB<6> FE_OFN594_memB_5 inC<5> n_5 inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332__2883 FE_OFN438_n inA<3> FE_OFN594_memB_5 inA<5> n_41 VDD VSS n_42 / 
+ AOI221D1
Xg2346__4319 inB<1> inC<1> FE_OFN597_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__6260 FE_OFN791_memB_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__1666 inA<5> FE_OFN594_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__5107 inA<3> FE_OFN438_n n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__2346 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__9945 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__9315 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2663_n_21 n_21 VDD VSS FE_PHN2663_n_21 / DEL0
XFE_PHC2128_n_22 n_22 VDD VSS FE_PHN2128_n_22 / DEL0
XFE_PHC2114_n_26 n_26 VDD VSS FE_PHN2114_n_26 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR_401
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR_401 FE_OFN2_busRstInBufA FE_OFN5_busRstInBufA 
+ FE_OFN9_busRstInBufA FE_OFN33_busRstInBufB FE_OFN35_busRstInBufB 
+ FE_OFN42_busRstInBufB FE_OFN74_busRstInBufC FE_OFN1014_FE_OFN39_busRstInBufC 
+ VDD VSS clkA clkA_clone1 clkB clkC clkC_clone1 dataInA<7> dataInA<6> 
+ dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> dataInB<7> 
+ dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> dataInB<0> 
+ dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> dataInC<1> 
+ dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> 
+ dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> dataOutB<5> 
+ dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO FE_OFN2_busRstInBufA:I FE_OFN5_busRstInBufA:I FE_OFN9_busRstInBufA:I 
*.PININFO FE_OFN33_busRstInBufB:I FE_OFN35_busRstInBufB:I 
*.PININFO FE_OFN42_busRstInBufB:I FE_OFN74_busRstInBufC:I 
*.PININFO FE_OFN1014_FE_OFN39_busRstInBufC:I clkA:I clkA_clone1:I clkB:I 
*.PININFO clkC:I clkC_clone1:I dataInA<7>:I dataInA<6>:I dataInA<5>:I 
*.PININFO dataInA<4>:I dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I 
*.PININFO dataInB<7>:I dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I 
*.PININFO dataInB<2>:I dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I 
*.PININFO dataInC<5>:I dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I 
*.PININFO dataInC<0>:I defaultValueA<7>:I defaultValueA<6>:I 
*.PININFO defaultValueA<5>:I defaultValueA<4>:I defaultValueA<3>:I 
*.PININFO defaultValueA<2>:I defaultValueA<1>:I defaultValueA<0>:I 
*.PININFO defaultValueB<7>:I defaultValueB<6>:I defaultValueB<5>:I 
*.PININFO defaultValueB<4>:I defaultValueB<3>:I defaultValueB<2>:I 
*.PININFO defaultValueB<1>:I defaultValueB<0>:I defaultValueC<7>:I 
*.PININFO defaultValueC<6>:I defaultValueC<5>:I defaultValueC<4>:I 
*.PININFO defaultValueC<3>:I defaultValueC<2>:I defaultValueC<1>:I 
*.PININFO defaultValueC<0>:I loadA:I loadB:I loadC:I rstA:I rstB:I rstC:I 
*.PININFO dataOutA<7>:O dataOutA<6>:O dataOutA<5>:O dataOutA<4>:O 
*.PININFO dataOutA<3>:O dataOutA<2>:O dataOutA<1>:O dataOutA<0>:O 
*.PININFO dataOutB<7>:O dataOutB<6>:O dataOutB<5>:O dataOutB<4>:O 
*.PININFO dataOutB<3>:O dataOutB<2>:O dataOutB<1>:O dataOutB<0>:O 
*.PININFO dataOutC<7>:O dataOutC<6>:O dataOutC<5>:O dataOutC<4>:O 
*.PININFO dataOutC<3>:O dataOutC<2>:O dataOutC<1>:O dataOutC<0>:O tmrErrorA:O 
*.PININFO tmrErrorB:O tmrErrorC:O VDD:B VSS:B
Xg1215__9315 rstA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216__9945 FE_OFN9_busRstInBufA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217__2883 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225__6260 FE_OFN5_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226__4319 FE_OFN9_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227__8428 FE_OFN9_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229__6783 FE_OFN9_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230__3680 FE_OFN2_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231__1617 rstB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232__2802 FE_OFN42_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233__1705 rstB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241__4733 rstB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242__6161 rstB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243__9315 FE_OFN42_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245__2883 FE_OFN35_busRstInBufB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246__2346 rstB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247__1666 FE_OFN1014_FE_OFN39_busRstInBufC defaultValueC<6> VDD VSS n_15 / 
+ CKND2D1
Xg1248__7410 rstC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249__6417 FE_OFN1014_FE_OFN39_busRstInBufC defaultValueC<7> VDD VSS n_13 / 
+ CKND2D1
Xg1257__6783 FE_OFN74_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258__3680 FE_OFN1014_FE_OFN39_busRstInBufC defaultValueC<2> VDD VSS n_4 / 
+ CKND2D1
Xg1259__1617 FE_OFN1014_FE_OFN39_busRstInBufC defaultValueC<0> VDD VSS n_3 / 
+ CKND2D1
Xg1261__1705 FE_OFN1014_FE_OFN39_busRstInBufC defaultValueC<3> VDD VSS n_1 / 
+ CKND2D1
Xg1262__5122 FE_OFN1014_FE_OFN39_busRstInBufC defaultValueC<5> VDD VSS n_0 / 
+ CKND2D1
Xg1218__2346 defaultValueA<5> FE_OFN2_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219__1666 defaultValueA<4> FE_OFN9_busRstInBufA VDD VSS n_43 / IND2D1
Xg1220__7410 defaultValueA<6> rstA VDD VSS n_42 / IND2D1
Xg1221__6417 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222__5477 defaultValueA<0> FE_OFN9_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223__2398 defaultValueA<2> FE_OFN9_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224__5107 defaultValueA<1> FE_OFN5_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228__5526 defaultValueA<3> FE_OFN9_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234__5122 defaultValueB<5> rstB VDD VSS n_28 / IND2D1
Xg1235__8246 defaultValueB<4> FE_OFN33_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236__7098 defaultValueB<6> rstB VDD VSS n_26 / IND2D1
Xg1237__6131 defaultValueB<7> rstB VDD VSS n_25 / IND2D1
Xg1238__1881 defaultValueB<0> FE_OFN42_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239__5115 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240__7482 defaultValueB<1> rstB VDD VSS n_22 / IND2D1
Xg1244__9945 defaultValueB<3> FE_OFN33_busRstInBufB VDD VSS n_18 / IND2D1
Xg1250__5477 defaultValueC<5> FE_OFN1014_FE_OFN39_busRstInBufC VDD VSS n_12 / 
+ IND2D1
Xg1251__2398 defaultValueC<4> rstC VDD VSS n_11 / IND2D1
Xg1252__5107 defaultValueC<6> FE_OFN1014_FE_OFN39_busRstInBufC VDD VSS n_10 / 
+ IND2D1
Xg1253__6260 defaultValueC<7> FE_OFN1014_FE_OFN39_busRstInBufC VDD VSS n_9 / 
+ IND2D1
Xg1254__4319 defaultValueC<0> FE_OFN1014_FE_OFN39_busRstInBufC VDD VSS n_8 / 
+ IND2D1
Xg1255__8428 defaultValueC<2> FE_OFN1014_FE_OFN39_busRstInBufC VDD VSS n_7 / 
+ IND2D1
Xg1256__5526 defaultValueC<1> FE_OFN74_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260__2802 defaultValueC<3> FE_OFN1014_FE_OFN39_busRstInBufC VDD VSS n_2 / 
+ IND2D1
XmemA_reg[5] n_44 clkA_clone1 FE_PHN1933_pixelConfigIntA_13 memA<5> n_32 
+ FE_OFN579_regWeA_1 dataInA<5> VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA_clone1 dataOutA<4> memA<4> n_46 FE_OFN579_regWeA_1 
+ dataInA<4> VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 FE_OFN579_regWeA_1 dataInA<0> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA_clone1 FE_PHN2332_pixelConfigIntA_14 memA<6> n_47 
+ FE_OFN579_regWeA_1 dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA_clone1 FE_PHN2531_pixelConfigIntA_10 memA<2> n_36 
+ FE_OFN579_regWeA_1 dataInA<2> VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA_clone1 FE_PHN2536_pixelConfigIntA_9 memA<1> n_37 
+ FE_OFN579_regWeA_1 dataInA<1> VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA_clone1 FE_PHN2544_pixelConfigIntA_15 memA<7> n_45 
+ FE_OFN579_regWeA_1 dataInA<7> VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA_clone1 dataOutA<3> memA<3> n_33 FE_OFN579_regWeA_1 
+ dataInA<3> VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB FE_PHN2006_pixelConfigIntB_12 memB<4> n_30 loadB 
+ dataInB<4> VDD VSS / SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB FE_PHN2352_pixelConfigIntB_14 memB<6> n_31 loadB 
+ dataInB<6> VDD VSS / SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB FE_PHN2629_pixelConfigIntB_15 memB<7> n_29 loadB 
+ dataInB<7> VDD VSS / SDFCSNQD1
XmemB_reg[3] n_18 clkB FE_PHN2571_pixelConfigIntB_11 memB<3> n_17 loadB 
+ dataInB<3> VDD VSS / SDFCSNQD1
XmemC_reg[5] n_12 clkC_clone1 dataOutC<5> memC<5> n_0 loadC dataInC<5> VDD VSS 
+ / SDFCSNQD1
XmemC_reg[4] n_11 clkC dataOutC<4> memC<4> n_14 loadC dataInC<4> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[0] n_8 clkC dataOutC<0> memC<0> n_3 loadC dataInC<0> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[6] n_10 clkC_clone1 FE_PHN2312_pixelConfigIntC_14 memC<6> n_15 loadC 
+ dataInC<6> VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC dataOutC<2> memC<2> n_4 loadC dataInC<2> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[1] n_6 clkC_clone1 dataOutC<1> memC<1> n_5 loadC dataInC<1> VDD VSS 
+ / SDFCSNQD1
XmemC_reg[7] n_9 clkC FE_PHN2633_pixelConfigIntC_15 memC<7> n_13 loadC 
+ dataInC<7> VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC FE_PHN2554_pixelConfigIntC_11 memC<3> n_1 loadC 
+ dataInC<3> VDD VSS / SDFCSNQD1
XmemVoterC FE_OFN152_memA_4 memB<4> FE_OFN901_memA_0 FE_OFN1058_n FE_OFN1059_n 
+ FE_OFN1061_n FE_OFN1129_memB_5 FE_OFN1130_memB_2 FE_OFN1200_memB_0 
+ FE_OFN1201_memB_6 FE_OFN1203_memB_1 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> memB<5> FE_OFN1060_n memB<3> 
+ FE_PHN1860_memB_2 FE_OFN1202_memB_1 memB<0> memC<7> memC<6> memC<5> 
+ FE_OFN155_memC_4 memC<3> FE_OFN939_memC_2 memC<1> FE_OFN910_memC_0 
+ dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> 
+ dataOutC<1> dataOutC<0> FE_PHN1861_memA_1 FE_PHN1881_memC_3 
+ FE_PHN1883_memA_7 tmrErrorC / majorityVoter_WIDTH8_366
XmemVoterB FE_OFN152_memA_4 memB<4> FE_OFN154_memB_3 FE_OFN1058_n FE_OFN1061_n 
+ FE_OFN1129_memB_5 FE_OFN1130_memB_2 FE_OFN1203_memB_1 FE_OFN1200_memB_0 
+ FE_OFN1201_memB_6 VDD VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> 
+ memA<1> FE_OFN901_memA_0 memB<7> memB<6> memB<5> FE_OFN1060_n memB<3> 
+ FE_PHN1860_memB_2 FE_OFN1202_memB_1 memB<0> memC<7> memC<6> memC<5> 
+ FE_OFN155_memC_4 memC<3> FE_OFN939_memC_2 memC<1> FE_OFN910_memC_0 
+ dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> 
+ dataOutB<1> dataOutB<0> FE_PHN1861_memA_1 FE_PHN1881_memC_3 
+ FE_PHN1883_memA_7 tmrErrorB / majorityVoter_WIDTH8_367
XmemVoterA FE_OFN152_memA_4 memB<4> FE_OFN155_memC_4 FE_OFN1058_n FE_OFN1059_n 
+ FE_OFN1061_n FE_OFN1129_memB_5 FE_OFN1130_memB_2 FE_OFN1200_memB_0 
+ FE_OFN1201_memB_6 FE_OFN1203_memB_1 VDD VSS memA<7> memA<6> memA<5> memA<4> 
+ memA<3> memA<2> memA<1> FE_OFN901_memA_0 memB<7> memB<6> memB<5> 
+ FE_OFN1060_n memB<3> FE_PHN1860_memB_2 FE_OFN1202_memB_1 memB<0> memC<7> 
+ memC<6> memC<5> memC<4> memC<3> FE_OFN939_memC_2 memC<1> FE_OFN910_memC_0 
+ dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> 
+ dataOutA<1> dataOutA<0> FE_PHN1861_memA_1 FE_PHN1881_memC_3 
+ FE_PHN1883_memA_7 tmrErrorA / majorityVoter_WIDTH8_368
XFE_OFC939_memC_2 memC<2> VDD VSS FE_OFN939_memC_2 / BUFFD1
XFE_OFC910_memC_0 memC<0> VDD VSS FE_OFN910_memC_0 / BUFFD1
XFE_OFC901_memA_0 memA<0> VDD VSS FE_OFN901_memA_0 / BUFFD1
XFE_OFC155_memC_4 memC<4> VDD VSS FE_OFN155_memC_4 / BUFFD1
XFE_OFC152_memA_4 memA<4> VDD VSS FE_OFN152_memA_4 / BUFFD1
XFE_OFC579_regWeA_1 loadA VDD VSS FE_OFN579_regWeA_1 / BUFFD2
XFE_OFC1341_memB_1 FE_OFN1202_memB_1 VDD VSS FE_OFN1203_memB_1 / INVD1
XFE_OFC1340_memB_1 memB<1> VDD VSS FE_OFN1202_memB_1 / INVD1
XFE_OFC1339_memB_6 memB<6> VDD VSS FE_OFN1201_memB_6 / INVD1
XFE_OFC1336_memB_0 memB<0> VDD VSS FE_OFN1200_memB_0 / INVD1
XFE_OFC1335_memB_4 memB<4> VDD VSS FE_OFN1060_n / INVD1
XFE_OFC1243_memB_3 memB<3> VDD VSS FE_OFN1058_n / INVD1
XFE_OFC1107_memB_3 FE_OFN1058_n VDD VSS FE_OFN1059_n / INVD1
XFE_OFC1109_memB_4 FE_OFN1060_n VDD VSS FE_OFN1061_n / CKND1
XFE_OFC1194_memB_2 memB<2> VDD VSS FE_OFN1130_memB_2 / CKND2
XFE_OFC1193_memB_5 memB<5> VDD VSS FE_OFN1129_memB_5 / CKND2
XFE_PHC2633_pixelConfigIntC_15 dataOutC<7> VDD VSS 
+ FE_PHN2633_pixelConfigIntC_15 / DEL0
XFE_PHC2629_pixelConfigIntB_15 dataOutB<7> VDD VSS 
+ FE_PHN2629_pixelConfigIntB_15 / DEL0
XFE_PHC2571_pixelConfigIntB_11 dataOutB<3> VDD VSS 
+ FE_PHN2571_pixelConfigIntB_11 / DEL0
XFE_PHC2554_pixelConfigIntC_11 dataOutC<3> VDD VSS 
+ FE_PHN2554_pixelConfigIntC_11 / DEL0
XFE_PHC2544_pixelConfigIntA_15 dataOutA<7> VDD VSS 
+ FE_PHN2544_pixelConfigIntA_15 / DEL0
XFE_PHC2536_pixelConfigIntA_9 dataOutA<1> VDD VSS FE_PHN2536_pixelConfigIntA_9 
+ / DEL0
XFE_PHC2531_pixelConfigIntA_10 dataOutA<2> VDD VSS 
+ FE_PHN2531_pixelConfigIntA_10 / DEL0
XFE_PHC2352_pixelConfigIntB_14 dataOutB<6> VDD VSS 
+ FE_PHN2352_pixelConfigIntB_14 / DEL0
XFE_PHC2332_pixelConfigIntA_14 dataOutA<6> VDD VSS 
+ FE_PHN2332_pixelConfigIntA_14 / DEL0
XFE_PHC2312_pixelConfigIntC_14 dataOutC<6> VDD VSS 
+ FE_PHN2312_pixelConfigIntC_14 / DEL0
XFE_PHC2006_pixelConfigIntB_12 dataOutB<4> VDD VSS 
+ FE_PHN2006_pixelConfigIntB_12 / DEL0
XFE_PHC1933_pixelConfigIntA_13 dataOutA<5> VDD VSS 
+ FE_PHN1933_pixelConfigIntA_13 / DEL0
XFE_PHC1883_memA_7 memA<7> VDD VSS FE_PHN1883_memA_7 / DEL0
XFE_PHC1881_memC_3 memC<3> VDD VSS FE_PHN1881_memC_3 / DEL0
XFE_PHC1861_memA_1 memA<1> VDD VSS FE_PHN1861_memA_1 / DEL0
XFE_PHC1860_memB_2 memB<2> VDD VSS FE_PHN1860_memB_2 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_369
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_369 FE_OFN361_n FE_OFN363_n FE_OFN587_memB_5 
+ FE_OFN590_memB_0 FE_OFN593_memB_2 FE_OFN786_memB_1 FE_OFN1199_memB_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN361_n:I FE_OFN363_n:I FE_OFN587_memB_5:I FE_OFN590_memB_0:I 
*.PININFO FE_OFN593_memB_2:I FE_OFN786_memB_1:I FE_OFN1199_memB_3:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2519_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2105_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2485_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2506_n_32 VDD VSS out<7> / CKND1
Xg2345 n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2400_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2509_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2363_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360__2883 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__2346 inA<1> FE_OFN786_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__1666 FE_OFN593_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7410 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__5477 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6417 FE_OFN593_memB_2 inC<2> FE_OFN590_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__9945 FE_OFN361_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7482 FE_OFN590_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357__6161 FE_OFN587_memB_5 inC<5> FE_OFN363_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358__9315 FE_OFN590_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__4733 FE_OFN590_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__5526 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6783 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__3680 inA<1> FE_OFN786_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__1617 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7098 inA<4> FE_OFN361_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6131 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__1881 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__5115 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__8246 n_3 inB<6> FE_OFN587_memB_5 inC<5> FE_OFN363_n inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2346__5122 inB<1> inC<1> FE_OFN593_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D2
Xg2344__1705 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__8428 inA<5> FE_OFN587_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__2802 inA<3> FE_OFN1199_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__4319 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2332__6260 FE_OFN1199_memB_3 inA<3> FE_OFN587_memB_5 inA<5> n_41 VDD VSS 
+ n_42 / AOI221D1
Xg2331__5107 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__2398 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D2
XFE_PHC2519_n_37 n_37 VDD VSS FE_PHN2519_n_37 / DEL0
XFE_PHC2509_n_21 n_21 VDD VSS FE_PHN2509_n_21 / DEL0
XFE_PHC2506_n_32 n_32 VDD VSS FE_PHN2506_n_32 / DEL0
XFE_PHC2485_n_33 n_33 VDD VSS FE_PHN2485_n_33 / DEL0
XFE_PHC2400_n_22 n_22 VDD VSS FE_PHN2400_n_22 / DEL0
XFE_PHC2363_n_20 n_20 VDD VSS FE_PHN2363_n_20 / DEL0
XFE_PHC2105_n_36 n_36 VDD VSS FE_PHN2105_n_36 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8_370
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8_370 FE_OFN80_memB_7 FE_OFN331_memB_4 FE_OFN359_n 
+ FE_OFN364_n FE_OFN586_memB_5 FE_OFN589_memB_0 FE_OFN592_memB_2 
+ FE_OFN785_memB_1 FE_OFN788_memB_3 VDD VSS inA<7> inA<6> inA<5> inA<4> inA<3> 
+ inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> 
+ inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<7> out<6> out<5> 
+ out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN80_memB_7:I FE_OFN331_memB_4:I FE_OFN359_n:I FE_OFN364_n:I 
*.PININFO FE_OFN586_memB_5:I FE_OFN589_memB_0:I FE_OFN592_memB_2:I 
*.PININFO FE_OFN785_memB_1:I FE_OFN788_memB_3:I inA<7>:I inA<6>:I inA<5>:I 
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<7>:I 
*.PININFO inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 FE_PHN2478_n_37 VDD VSS out<6> / CKND1
Xg2336 FE_PHN2408_n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2372_n_33 VDD VSS out<1> / CKND1
Xg2340 FE_PHN2504_n_32 VDD VSS out<7> / CKND1
Xg2345 FE_PHN2520_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2492_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2528_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2495_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360__2883 inA<7> FE_OFN364_n VDD VSS n_14 / XNR2D1
Xg2361__2346 inA<1> FE_OFN785_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__1666 FE_OFN592_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7410 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__5477 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6417 FE_OFN592_memB_2 inC<2> FE_OFN589_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__9945 FE_OFN359_n inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7482 FE_OFN589_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357__6161 FE_OFN586_memB_5 inC<5> inB<7> inC<7> VDD VSS n_17 / OAI22D1
Xg2358__9315 FE_OFN589_memB_0 inA<0> inB<4> inA<4> VDD VSS n_16 / OAI22D1
Xg2356__4733 FE_OFN589_memB_0 inA<0> inB<4> inA<4> VDD VSS n_18 / AOI22D1
Xg2337__5526 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6783 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__3680 inA<1> FE_OFN785_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__1617 inA<7> FE_OFN364_n inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7098 inA<4> FE_OFN359_n inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6131 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__1881 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__5115 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__8246 n_3 inB<6> FE_OFN586_memB_5 inC<5> inB<7> inC<7> VDD VSS n_27 / 
+ AOI222D1
Xg2332__6260 FE_OFN788_memB_3 inA<3> FE_OFN586_memB_5 inA<5> n_41 VDD VSS n_42 
+ / AOI221D1
Xg2346__5122 inB<1> inC<1> FE_OFN592_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D1
Xg2344__1705 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__8428 inA<5> FE_OFN586_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__2802 inA<3> FE_OFN788_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2333__4319 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2331__5107 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__2398 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2528_n_21 n_21 VDD VSS FE_PHN2528_n_21 / DEL0
XFE_PHC2520_n_26 n_26 VDD VSS FE_PHN2520_n_26 / DEL0
XFE_PHC2504_n_32 n_32 VDD VSS FE_PHN2504_n_32 / DEL0
XFE_PHC2495_n_20 n_20 VDD VSS FE_PHN2495_n_20 / DEL0
XFE_PHC2492_n_22 n_22 VDD VSS FE_PHN2492_n_22 / DEL0
XFE_PHC2478_n_37 n_37 VDD VSS FE_PHN2478_n_37 / DEL0
XFE_PHC2408_n_36 n_36 VDD VSS FE_PHN2408_n_36 / DEL0
XFE_PHC2372_n_33 n_33 VDD VSS FE_PHN2372_n_33 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    majorityVoter_WIDTH8
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH8 FE_OFN360_n FE_OFN362_n FE_OFN585_memB_5 
+ FE_OFN588_memB_0 FE_OFN591_memB_2 FE_OFN784_memB_1 FE_OFN787_memB_3 VDD VSS 
+ inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<7> inB<6> inB<5> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> 
+ inC<1> inC<0> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO FE_OFN360_n:I FE_OFN362_n:I FE_OFN585_memB_5:I FE_OFN588_memB_0:I 
*.PININFO FE_OFN591_memB_2:I FE_OFN784_memB_1:I FE_OFN787_memB_3:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2335 n_37 VDD VSS out<6> / CKND1
Xg2336 n_36 VDD VSS out<2> / CKND1
Xg2339 FE_PHN2410_n_33 VDD VSS out<1> / CKND1
Xg2345 FE_PHN2497_n_26 VDD VSS out<4> / CKND1
Xg2349 FE_PHN2158_n_22 VDD VSS out<0> / CKND1
Xg2350 FE_PHN2523_n_21 VDD VSS out<3> / CKND1
Xg2351 FE_PHN2256_n_20 VDD VSS out<5> / CKND1
Xg2368 inB<6> VDD VSS n_6 / CKND1
Xg2371 inC<6> VDD VSS n_3 / CKND1
Xg2360__2883 inA<7> inB<7> VDD VSS n_14 / XNR2D1
Xg2361__2346 inA<1> FE_OFN784_memB_1 VDD VSS n_13 / XNR2D1
Xg2362__1666 FE_OFN591_memB_2 inA<2> VDD VSS n_12 / XNR2D1
Xg2363__7410 inB<3> inC<3> VDD VSS n_11 / XNR2D1
Xg2365__5477 n_6 inA<6> VDD VSS n_9 / XNR2D1
Xg2364__6417 FE_OFN591_memB_2 inC<2> FE_OFN588_memB_0 inC<0> VDD VSS n_10 / 
+ MOAI22D1
Xg2359__9945 inB<4> inC<4> VDD VSS n_15 / CKXOR2D1
Xg2355__7482 FE_OFN588_memB_0 inC<0> inB<1> inC<1> VDD VSS n_19 / OAI22D1
Xg2357__6161 FE_OFN585_memB_5 inC<5> FE_OFN362_n inC<7> VDD VSS n_17 / OAI22D1
Xg2358__9315 FE_OFN588_memB_0 inA<0> FE_OFN360_n inA<4> VDD VSS n_16 / OAI22D1
Xg2356__4733 FE_OFN588_memB_0 inA<0> FE_OFN360_n inA<4> VDD VSS n_18 / AOI22D1
Xg2337__5526 inA<6> inB<6> inC<6> VDD VSS n_37 / MAOI222D1
Xg2338__6783 inA<2> inB<2> inC<2> VDD VSS n_36 / MAOI222D1
Xg2341__3680 inA<1> FE_OFN784_memB_1 inC<1> VDD VSS n_33 / MAOI222D1
Xg2342__1617 inA<7> inB<7> inC<7> VDD VSS n_32 / MAOI222D1
Xg2348__7098 inA<4> inB<4> inC<4> VDD VSS n_26 / MAOI222D1
Xg2352__6131 inA<0> inB<0> inC<0> VDD VSS n_22 / MAOI222D1
Xg2353__1881 inA<3> inB<3> inC<3> VDD VSS n_21 / MAOI222D1
Xg2354__5115 inA<5> inB<5> inC<5> VDD VSS n_20 / MAOI222D1
Xg2347__8246 n_3 inB<6> FE_OFN585_memB_5 inC<5> FE_OFN362_n inC<7> VDD VSS 
+ n_27 / AOI222D1
Xg2346__5122 inB<1> inC<1> FE_OFN591_memB_2 inC<2> n_10 VDD VSS n_28 / AOI221D2
Xg2344__1705 n_6 inC<6> n_17 n_15 VDD VSS n_30 / AOI211D1
Xg2334__8428 inA<5> FE_OFN585_memB_5 n_30 n_27 VDD VSS n_40 / OAI211D1
Xg2343__2802 inA<3> FE_OFN787_memB_3 n_28 n_11 VDD VSS n_31 / OAI211D1
Xg2340 FE_PHN2499_n_32 VDD VSS out<7> / CKND2
Xg2333__4319 n_12 n_19 n_31 VDD VSS n_41 / OR3D1
Xg2332__6260 FE_OFN787_memB_3 inA<3> FE_OFN585_memB_5 inA<5> n_41 VDD VSS n_42 
+ / AOI221D1
Xg2331__5107 n_42 n_13 n_14 n_18 VDD VSS n_43 / ND4D1
Xg2330__2398 n_16 n_9 n_40 n_43 VDD VSS tmrErr / OR4D1
XFE_PHC2523_n_21 n_21 VDD VSS FE_PHN2523_n_21 / DEL0
XFE_PHC2499_n_32 n_32 VDD VSS FE_PHN2499_n_32 / DEL0
XFE_PHC2497_n_26 n_26 VDD VSS FE_PHN2497_n_26 / DEL0
XFE_PHC2410_n_33 n_33 VDD VSS FE_PHN2410_n_33 / DEL0
XFE_PHC2256_n_20 n_20 VDD VSS FE_PHN2256_n_20 / DEL0
XFE_PHC2158_n_22 n_22 VDD VSS FE_PHN2158_n_22 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    memoryCellTMR
* View Name:    schematic
************************************************************************

.SUBCKT memoryCellTMR FE_OFN1_busRstInBufA FE_OFN10_busRstInBufA 
+ FE_OFN25_busRstInBufA FE_OFN32_busRstInBufB FE_OFN36_busRstInBufB 
+ FE_OFN62_busRstInBufC VDD VSS clkA clkB clkC clkC_clone1 dataInA<7> 
+ dataInA<6> dataInA<5> dataInA<4> dataInA<3> dataInA<2> dataInA<1> dataInA<0> 
+ dataInB<7> dataInB<6> dataInB<5> dataInB<4> dataInB<3> dataInB<2> dataInB<1> 
+ dataInB<0> dataInC<7> dataInC<6> dataInC<5> dataInC<4> dataInC<3> dataInC<2> 
+ dataInC<1> dataInC<0> dataOutA<7> dataOutA<6> dataOutA<5> dataOutA<4> 
+ dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> dataOutB<7> dataOutB<6> 
+ dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> dataOutB<1> dataOutB<0> 
+ dataOutC<7> dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> 
+ dataOutC<1> dataOutC<0> defaultValueA<7> defaultValueA<6> defaultValueA<5> 
+ defaultValueA<4> defaultValueA<3> defaultValueA<2> defaultValueA<1> 
+ defaultValueA<0> defaultValueB<7> defaultValueB<6> defaultValueB<5> 
+ defaultValueB<4> defaultValueB<3> defaultValueB<2> defaultValueB<1> 
+ defaultValueB<0> defaultValueC<7> defaultValueC<6> defaultValueC<5> 
+ defaultValueC<4> defaultValueC<3> defaultValueC<2> defaultValueC<1> 
+ defaultValueC<0> loadA loadB loadC rstA rstB rstC tmrErrorA tmrErrorB 
+ tmrErrorC
*.PININFO FE_OFN1_busRstInBufA:I FE_OFN10_busRstInBufA:I 
*.PININFO FE_OFN25_busRstInBufA:I FE_OFN32_busRstInBufB:I 
*.PININFO FE_OFN36_busRstInBufB:I FE_OFN62_busRstInBufC:I clkA:I clkB:I clkC:I 
*.PININFO clkC_clone1:I dataInA<7>:I dataInA<6>:I dataInA<5>:I dataInA<4>:I 
*.PININFO dataInA<3>:I dataInA<2>:I dataInA<1>:I dataInA<0>:I dataInB<7>:I 
*.PININFO dataInB<6>:I dataInB<5>:I dataInB<4>:I dataInB<3>:I dataInB<2>:I 
*.PININFO dataInB<1>:I dataInB<0>:I dataInC<7>:I dataInC<6>:I dataInC<5>:I 
*.PININFO dataInC<4>:I dataInC<3>:I dataInC<2>:I dataInC<1>:I dataInC<0>:I 
*.PININFO defaultValueA<7>:I defaultValueA<6>:I defaultValueA<5>:I 
*.PININFO defaultValueA<4>:I defaultValueA<3>:I defaultValueA<2>:I 
*.PININFO defaultValueA<1>:I defaultValueA<0>:I defaultValueB<7>:I 
*.PININFO defaultValueB<6>:I defaultValueB<5>:I defaultValueB<4>:I 
*.PININFO defaultValueB<3>:I defaultValueB<2>:I defaultValueB<1>:I 
*.PININFO defaultValueB<0>:I defaultValueC<7>:I defaultValueC<6>:I 
*.PININFO defaultValueC<5>:I defaultValueC<4>:I defaultValueC<3>:I 
*.PININFO defaultValueC<2>:I defaultValueC<1>:I defaultValueC<0>:I loadA:I 
*.PININFO loadB:I loadC:I rstA:I rstB:I rstC:I dataOutA<7>:O dataOutA<6>:O 
*.PININFO dataOutA<5>:O dataOutA<4>:O dataOutA<3>:O dataOutA<2>:O 
*.PININFO dataOutA<1>:O dataOutA<0>:O dataOutB<7>:O dataOutB<6>:O 
*.PININFO dataOutB<5>:O dataOutB<4>:O dataOutB<3>:O dataOutB<2>:O 
*.PININFO dataOutB<1>:O dataOutB<0>:O dataOutC<7>:O dataOutC<6>:O 
*.PININFO dataOutC<5>:O dataOutC<4>:O dataOutC<3>:O dataOutC<2>:O 
*.PININFO dataOutC<1>:O dataOutC<0>:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
Xg1215__2398 FE_OFN25_busRstInBufA defaultValueA<6> VDD VSS n_47 / CKND2D1
Xg1216__5107 rstA defaultValueA<4> VDD VSS n_46 / CKND2D1
Xg1217__6260 rstA defaultValueA<7> VDD VSS n_45 / CKND2D1
Xg1225__1705 FE_OFN1_busRstInBufA defaultValueA<1> VDD VSS n_37 / CKND2D1
Xg1226__5122 FE_OFN1_busRstInBufA defaultValueA<2> VDD VSS n_36 / CKND2D1
Xg1227__8246 FE_OFN1_busRstInBufA defaultValueA<0> VDD VSS n_35 / CKND2D1
Xg1229__6131 FE_OFN10_busRstInBufA defaultValueA<3> VDD VSS n_33 / CKND2D1
Xg1230__1881 FE_OFN10_busRstInBufA defaultValueA<5> VDD VSS n_32 / CKND2D1
Xg1231__5115 FE_OFN32_busRstInBufB defaultValueB<6> VDD VSS n_31 / CKND2D1
Xg1232__7482 FE_OFN32_busRstInBufB defaultValueB<4> VDD VSS n_30 / CKND2D1
Xg1233__4733 FE_OFN36_busRstInBufB defaultValueB<7> VDD VSS n_29 / CKND2D1
Xg1241__6417 FE_OFN36_busRstInBufB defaultValueB<1> VDD VSS n_21 / CKND2D1
Xg1242__5477 FE_OFN36_busRstInBufB defaultValueB<2> VDD VSS n_20 / CKND2D1
Xg1243__2398 FE_OFN36_busRstInBufB defaultValueB<0> VDD VSS n_19 / CKND2D1
Xg1245__6260 FE_OFN36_busRstInBufB defaultValueB<3> VDD VSS n_17 / CKND2D1
Xg1246__4319 FE_OFN32_busRstInBufB defaultValueB<5> VDD VSS n_16 / CKND2D1
Xg1247__8428 rstC defaultValueC<6> VDD VSS n_15 / CKND2D1
Xg1248__5526 FE_OFN62_busRstInBufC defaultValueC<4> VDD VSS n_14 / CKND2D1
Xg1249__6783 FE_OFN62_busRstInBufC defaultValueC<7> VDD VSS n_13 / CKND2D1
Xg1257__6131 FE_OFN62_busRstInBufC defaultValueC<1> VDD VSS n_5 / CKND2D1
Xg1258__1881 FE_OFN62_busRstInBufC defaultValueC<2> VDD VSS n_4 / CKND2D1
Xg1259__5115 FE_OFN62_busRstInBufC defaultValueC<0> VDD VSS n_3 / CKND2D1
Xg1261__4733 FE_OFN62_busRstInBufC defaultValueC<3> VDD VSS n_1 / CKND2D1
Xg1262__6161 rstC defaultValueC<5> VDD VSS n_0 / CKND2D1
Xg1218__4319 defaultValueA<5> FE_OFN10_busRstInBufA VDD VSS n_44 / IND2D1
Xg1219__8428 defaultValueA<4> rstA VDD VSS n_43 / IND2D1
Xg1220__5526 defaultValueA<6> FE_OFN10_busRstInBufA VDD VSS n_42 / IND2D1
Xg1221__6783 defaultValueA<7> rstA VDD VSS n_41 / IND2D1
Xg1222__3680 defaultValueA<0> FE_OFN1_busRstInBufA VDD VSS n_40 / IND2D1
Xg1223__1617 defaultValueA<2> FE_OFN1_busRstInBufA VDD VSS n_39 / IND2D1
Xg1224__2802 defaultValueA<1> FE_OFN1_busRstInBufA VDD VSS n_38 / IND2D1
Xg1228__7098 defaultValueA<3> FE_OFN1_busRstInBufA VDD VSS n_34 / IND2D1
Xg1234__6161 defaultValueB<5> FE_OFN32_busRstInBufB VDD VSS n_28 / IND2D1
Xg1235__9315 defaultValueB<4> FE_OFN32_busRstInBufB VDD VSS n_27 / IND2D1
Xg1236__9945 defaultValueB<6> FE_OFN32_busRstInBufB VDD VSS n_26 / IND2D1
Xg1237__2883 defaultValueB<7> FE_OFN36_busRstInBufB VDD VSS n_25 / IND2D1
Xg1238__2346 defaultValueB<0> FE_OFN36_busRstInBufB VDD VSS n_24 / IND2D1
Xg1239__1666 defaultValueB<2> rstB VDD VSS n_23 / IND2D1
Xg1240__7410 defaultValueB<1> FE_OFN36_busRstInBufB VDD VSS n_22 / IND2D1
Xg1244__5107 defaultValueB<3> FE_OFN36_busRstInBufB VDD VSS n_18 / IND2D1
Xg1250__3680 defaultValueC<5> rstC VDD VSS n_12 / IND2D1
Xg1251__1617 defaultValueC<4> FE_OFN62_busRstInBufC VDD VSS n_11 / IND2D1
Xg1252__2802 defaultValueC<6> rstC VDD VSS n_10 / IND2D1
Xg1253__1705 defaultValueC<7> FE_OFN62_busRstInBufC VDD VSS n_9 / IND2D1
Xg1254__5122 defaultValueC<0> FE_OFN62_busRstInBufC VDD VSS n_8 / IND2D1
Xg1255__8246 defaultValueC<2> FE_OFN62_busRstInBufC VDD VSS n_7 / IND2D1
Xg1256__7098 defaultValueC<1> FE_OFN62_busRstInBufC VDD VSS n_6 / IND2D1
Xg1260__7482 defaultValueC<3> FE_OFN62_busRstInBufC VDD VSS n_2 / IND2D1
XmemA_reg[5] n_44 clkA dataOutA<5> memA<5> n_32 FE_OFN580_regWeA_0 dataInA<5> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[4] n_43 clkA dataOutA<4> memA<4> n_46 FE_OFN580_regWeA_0 dataInA<4> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[0] n_40 clkA dataOutA<0> memA<0> n_35 FE_OFN580_regWeA_0 dataInA<0> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[6] n_42 clkA FE_PHN2483_pixelConfigIntA_6 memA<6> n_47 
+ FE_OFN580_regWeA_0 dataInA<6> VDD VSS / SDFCSNQD1
XmemA_reg[2] n_39 clkA FE_PHN2045_pixelConfigIntA_2 memA<2> n_36 
+ FE_OFN580_regWeA_0 dataInA<2> VDD VSS / SDFCSNQD1
XmemA_reg[1] n_38 clkA dataOutA<1> memA<1> n_37 FE_OFN580_regWeA_0 dataInA<1> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[7] n_41 clkA dataOutA<7> memA<7> n_45 FE_OFN580_regWeA_0 dataInA<7> 
+ VDD VSS / SDFCSNQD1
XmemA_reg[3] n_34 clkA dataOutA<3> memA<3> n_33 FE_OFN580_regWeA_0 dataInA<3> 
+ VDD VSS / SDFCSNQD1
XmemB_reg[5] n_28 clkB dataOutB<5> memB<5> n_16 loadB dataInB<5> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[4] n_27 clkB dataOutB<4> memB<4> n_30 loadB dataInB<4> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[0] n_24 clkB dataOutB<0> memB<0> n_19 loadB dataInB<0> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[6] n_26 clkB dataOutB<6> memB<6> n_31 loadB dataInB<6> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[2] n_23 clkB dataOutB<2> memB<2> n_20 loadB dataInB<2> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[1] n_22 clkB dataOutB<1> memB<1> n_21 loadB dataInB<1> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[7] n_25 clkB dataOutB<7> memB<7> n_29 loadB dataInB<7> VDD VSS / 
+ SDFCSNQD1
XmemB_reg[3] n_18 clkB dataOutB<3> memB<3> n_17 loadB dataInB<3> VDD VSS / 
+ SDFCSNQD1
XmemC_reg[5] n_12 clkC dataOutC<5> memC<5> n_0 FE_OFN488_regWeC_0 dataInC<5> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[4] n_11 clkC_clone1 FE_PHN2484_pixelConfigIntC_4 memC<4> n_14 
+ FE_OFN488_regWeC_0 dataInC<4> VDD VSS / SDFCSNQD1
XmemC_reg[6] n_10 clkC dataOutC<6> memC<6> n_15 FE_OFN488_regWeC_0 dataInC<6> 
+ VDD VSS / SDFCSNQD1
XmemC_reg[2] n_7 clkC_clone1 dataOutC<2> memC<2> n_4 FE_OFN488_regWeC_0 
+ dataInC<2> VDD VSS / SDFCSNQD1
XmemC_reg[7] n_9 clkC_clone1 dataOutC<7> memC<7> n_13 FE_OFN488_regWeC_0 
+ dataInC<7> VDD VSS / SDFCSNQD1
XmemC_reg[3] n_2 clkC_clone1 dataOutC<3> memC<3> n_1 FE_OFN488_regWeC_0 
+ dataInC<3> VDD VSS / SDFCSNQD1
XmemC_reg[0] n_8 clkC_clone1 dataOutC<0> memC<0> n_3 FE_OFN488_regWeC_0 
+ dataInC<0> VDD VSS / SDFCSNQD2
XmemC_reg[1] n_6 clkC_clone1 dataOutC<1> memC<1> n_5 FE_OFN488_regWeC_0 
+ dataInC<1> VDD VSS / SDFCSNQD2
XmemVoterC memB<4> FE_OFN1033_n FE_OFN1126_memB_5 FE_OFN1127_memB_0 
+ FE_OFN1128_memB_2 FE_OFN1198_memB_1 FE_OFN1199_memB_3 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> FE_OFN1032_n memB<3> memB<2> FE_OFN1197_memB_1 memB<0> memC<7> 
+ memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutC<7> 
+ dataOutC<6> dataOutC<5> dataOutC<4> dataOutC<3> dataOutC<2> dataOutC<1> 
+ dataOutC<0> tmrErrorC / majorityVoter_WIDTH8_369
XmemVoterB FE_OFN151_memB_7 FE_OFN908_memB_4 memB<4> memB<7> FE_OFN1126_memB_5 
+ FE_OFN1127_memB_0 FE_OFN1128_memB_2 FE_OFN1198_memB_1 FE_OFN1199_memB_3 VDD 
+ VSS memA<7> memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> 
+ FE_OFN1033_n memB<6> memB<5> FE_OFN1032_n memB<3> memB<2> FE_OFN1197_memB_1 
+ memB<0> memC<7> memC<6> memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> 
+ dataOutB<7> dataOutB<6> dataOutB<5> dataOutB<4> dataOutB<3> dataOutB<2> 
+ dataOutB<1> dataOutB<0> tmrErrorB / majorityVoter_WIDTH8_370
XmemVoterA FE_OFN1032_n FE_OFN1033_n FE_OFN1126_memB_5 FE_OFN1127_memB_0 
+ FE_OFN1128_memB_2 FE_OFN1198_memB_1 FE_OFN1199_memB_3 VDD VSS memA<7> 
+ memA<6> memA<5> memA<4> memA<3> memA<2> memA<1> memA<0> memB<7> memB<6> 
+ memB<5> memB<4> memB<3> memB<2> FE_OFN1197_memB_1 memB<0> memC<7> memC<6> 
+ memC<5> memC<4> memC<3> memC<2> memC<1> memC<0> dataOutA<7> dataOutA<6> 
+ dataOutA<5> dataOutA<4> dataOutA<3> dataOutA<2> dataOutA<1> dataOutA<0> 
+ tmrErrorA / majorityVoter_WIDTH8
XFE_OFC580_regWeA_0 loadA VDD VSS FE_OFN580_regWeA_0 / BUFFD2
XFE_OFC488_regWeC_0 loadC VDD VSS FE_OFN488_regWeC_0 / BUFFD2
XFE_OFC1192_memB_2 memB<2> VDD VSS FE_OFN1128_memB_2 / CKND2
XFE_OFC1191_memB_0 memB<0> VDD VSS FE_OFN1127_memB_0 / CKND2
XFE_OFC1190_memB_5 memB<5> VDD VSS FE_OFN1126_memB_5 / CKND2
XFE_OFC1332_memB_1 FE_OFN1197_memB_1 VDD VSS FE_OFN1198_memB_1 / INVD1
XFE_OFC1331_memB_1 memB<1> VDD VSS FE_OFN1197_memB_1 / INVD1
XFE_OFC1241_memB_4 memB<4> VDD VSS FE_OFN1032_n / INVD1
XFE_OFC1334_memB_3 memB<3> VDD VSS FE_OFN1199_memB_3 / CKND1
XFE_OFC1242_memB_7 memB<7> VDD VSS FE_OFN1033_n / CKND1
XFE_PHC2484_pixelConfigIntC_4 dataOutC<4> VDD VSS FE_PHN2484_pixelConfigIntC_4 
+ / DEL0
XFE_PHC2483_pixelConfigIntA_6 dataOutA<6> VDD VSS FE_PHN2483_pixelConfigIntA_6 
+ / DEL0
XFE_PHC2045_pixelConfigIntA_2 dataOutA<2> VDD VSS FE_PHN2045_pixelConfigIntA_2 
+ / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    pixelDigitalOutBufTMR_WIDTH8
* View Name:    schematic
************************************************************************

.SUBCKT pixelDigitalOutBufTMR_WIDTH8 IA<7> IA<6> IA<5> IA<4> IA<3> IA<2> IA<1> 
+ IA<0> IB<7> IB<6> IB<5> IB<4> IB<3> IB<2> IB<1> IB<0> IC<7> IC<6> IC<5> 
+ IC<4> IC<3> IC<2> IC<1> IC<0> VDD VSS ZA<7> ZA<6> ZA<5> ZA<4> ZA<3> ZA<2> 
+ ZA<1> ZA<0> ZB<7> ZB<6> ZB<5> ZB<4> ZB<3> ZB<2> ZB<1> ZB<0> ZC<7> ZC<6> 
+ ZC<5> ZC<4> ZC<3> ZC<2> ZC<1> ZC<0>
*.PININFO IA<7>:I IA<6>:I IA<5>:I IA<4>:I IA<3>:I IA<2>:I IA<1>:I IA<0>:I 
*.PININFO IB<7>:I IB<6>:I IB<5>:I IB<4>:I IB<3>:I IB<2>:I IB<1>:I IB<0>:I 
*.PININFO IC<7>:I IC<6>:I IC<5>:I IC<4>:I IC<3>:I IC<2>:I IC<1>:I IC<0>:I 
*.PININFO ZA<7>:O ZA<6>:O ZA<5>:O ZA<4>:O ZA<3>:O ZA<2>:O ZA<1>:O ZA<0>:O 
*.PININFO ZB<7>:O ZB<6>:O ZB<5>:O ZB<4>:O ZB<3>:O ZB<2>:O ZB<1>:O ZB<0>:O 
*.PININFO ZC<7>:O ZC<6>:O ZC<5>:O ZC<4>:O ZC<3>:O ZC<2>:O ZC<1>:O ZC<0>:O 
*.PININFO VDD:B VSS:B
Xgenblk1[0].B_preserveA IA<0> VDD VSS ZA<0> / CKBD8
Xgenblk1[0].B_preserveB IB<0> VDD VSS ZB<0> / CKBD8
Xgenblk1[0].B_preserveC IC<0> VDD VSS ZC<0> / CKBD8
Xgenblk1[1].B_preserveA IA<1> VDD VSS ZA<1> / CKBD8
Xgenblk1[1].B_preserveB IB<1> VDD VSS ZB<1> / CKBD8
Xgenblk1[1].B_preserveC IC<1> VDD VSS ZC<1> / CKBD8
Xgenblk1[2].B_preserveA IA<2> VDD VSS ZA<2> / CKBD8
Xgenblk1[2].B_preserveB IB<2> VDD VSS ZB<2> / CKBD8
Xgenblk1[2].B_preserveC IC<2> VDD VSS ZC<2> / CKBD8
Xgenblk1[3].B_preserveA IA<3> VDD VSS ZA<3> / CKBD8
Xgenblk1[3].B_preserveB IB<3> VDD VSS ZB<3> / CKBD8
Xgenblk1[3].B_preserveC IC<3> VDD VSS ZC<3> / CKBD8
Xgenblk1[4].B_preserveA IA<4> VDD VSS ZA<4> / CKBD8
Xgenblk1[4].B_preserveB IB<4> VDD VSS ZB<4> / CKBD8
Xgenblk1[4].B_preserveC IC<4> VDD VSS ZC<4> / CKBD8
Xgenblk1[5].B_preserveA IA<5> VDD VSS ZA<5> / CKBD8
Xgenblk1[5].B_preserveB IB<5> VDD VSS ZB<5> / CKBD8
Xgenblk1[5].B_preserveC IC<5> VDD VSS ZC<5> / CKBD8
Xgenblk1[6].B_preserveA IA<6> VDD VSS ZA<6> / CKBD8
Xgenblk1[6].B_preserveB IB<6> VDD VSS ZB<6> / CKBD8
Xgenblk1[6].B_preserveC IC<6> VDD VSS ZC<6> / CKBD8
Xgenblk1[7].B_preserveA IA<7> VDD VSS ZA<7> / CKBD8
Xgenblk1[7].B_preserveB IB<7> VDD VSS ZB<7> / CKBD8
Xgenblk1[7].B_preserveC IC<7> VDD VSS ZC<7> / CKBD8
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    pixelDigitalOutBufTMR_WIDTH256
* View Name:    schematic
************************************************************************

.SUBCKT pixelDigitalOutBufTMR_WIDTH256 IA<255> IA<254> IA<253> IA<252> IA<251> 
+ IA<250> IA<249> IA<248> IA<247> IA<246> IA<245> IA<244> IA<243> IA<242> 
+ IA<241> IA<240> IA<239> IA<238> IA<237> IA<236> IA<235> IA<234> IA<233> 
+ IA<232> IA<231> IA<230> IA<229> IA<228> IA<227> IA<226> IA<225> IA<224> 
+ IA<223> IA<222> IA<221> IA<220> IA<219> IA<218> IA<217> IA<216> IA<215> 
+ IA<214> IA<213> IA<212> IA<211> IA<210> IA<209> IA<208> IA<207> IA<206> 
+ IA<205> IA<204> IA<203> IA<202> IA<201> IA<200> IA<199> IA<198> IA<197> 
+ IA<196> IA<195> IA<194> IA<193> IA<192> IA<191> IA<190> IA<189> IA<188> 
+ IA<187> IA<186> IA<185> IA<184> IA<183> IA<182> IA<181> IA<180> IA<179> 
+ IA<178> IA<177> IA<176> IA<175> IA<174> IA<173> IA<172> IA<171> IA<170> 
+ IA<169> IA<168> IA<167> IA<166> IA<165> IA<164> IA<163> IA<162> IA<161> 
+ IA<160> IA<159> IA<158> IA<157> IA<156> IA<155> IA<154> IA<153> IA<152> 
+ IA<151> IA<150> IA<149> IA<148> IA<147> IA<146> IA<145> IA<144> IA<143> 
+ IA<142> IA<141> IA<140> IA<139> IA<138> IA<137> IA<136> IA<135> IA<134> 
+ IA<133> IA<132> IA<131> IA<130> IA<129> IA<128> IA<127> IA<126> IA<125> 
+ IA<124> IA<123> IA<122> IA<121> IA<120> IA<119> IA<118> IA<117> IA<116> 
+ IA<115> IA<114> IA<113> IA<112> IA<111> IA<110> IA<109> IA<108> IA<107> 
+ IA<106> IA<105> IA<104> IA<103> IA<102> IA<101> IA<100> IA<99> IA<98> IA<97> 
+ IA<96> IA<95> IA<94> IA<93> IA<92> IA<91> IA<90> IA<89> IA<88> IA<87> IA<86> 
+ IA<85> IA<84> IA<83> IA<82> IA<81> IA<80> IA<79> IA<78> IA<77> IA<76> IA<75> 
+ IA<74> IA<73> IA<72> IA<71> IA<70> IA<69> IA<68> IA<67> IA<66> IA<65> IA<64> 
+ IA<63> IA<62> IA<61> IA<60> IA<59> IA<58> IA<57> IA<56> IA<55> IA<54> IA<53> 
+ IA<52> IA<51> IA<50> IA<49> IA<48> IA<47> IA<46> IA<45> IA<44> IA<43> IA<42> 
+ IA<41> IA<40> IA<39> IA<38> IA<37> IA<36> IA<35> IA<34> IA<33> IA<32> IA<31> 
+ IA<30> IA<29> IA<28> IA<27> IA<26> IA<25> IA<24> IA<23> IA<22> IA<21> IA<20> 
+ IA<19> IA<18> IA<17> IA<16> IA<15> IA<14> IA<13> IA<12> IA<11> IA<10> IA<9> 
+ IA<8> IA<7> IA<6> IA<5> IA<4> IA<3> IA<2> IA<1> IA<0> IB<255> IB<254> 
+ IB<253> IB<252> IB<251> IB<250> IB<249> IB<248> IB<247> IB<246> IB<245> 
+ IB<244> IB<243> IB<242> IB<241> IB<240> IB<239> IB<238> IB<237> IB<236> 
+ IB<235> IB<234> IB<233> IB<232> IB<231> IB<230> IB<229> IB<228> IB<227> 
+ IB<226> IB<225> IB<224> IB<223> IB<222> IB<221> IB<220> IB<219> IB<218> 
+ IB<217> IB<216> IB<215> IB<214> IB<213> IB<212> IB<211> IB<210> IB<209> 
+ IB<208> IB<207> IB<206> IB<205> IB<204> IB<203> IB<202> IB<201> IB<200> 
+ IB<199> IB<198> IB<197> IB<196> IB<195> IB<194> IB<193> IB<192> IB<191> 
+ IB<190> IB<189> IB<188> IB<187> IB<186> IB<185> IB<184> IB<183> IB<182> 
+ IB<181> IB<180> IB<179> IB<178> IB<177> IB<176> IB<175> IB<174> IB<173> 
+ IB<172> IB<171> IB<170> IB<169> IB<168> IB<167> IB<166> IB<165> IB<164> 
+ IB<163> IB<162> IB<161> IB<160> IB<159> IB<158> IB<157> IB<156> IB<155> 
+ IB<154> IB<153> IB<152> IB<151> IB<150> IB<149> IB<148> IB<147> IB<146> 
+ IB<145> IB<144> IB<143> IB<142> IB<141> IB<140> IB<139> IB<138> IB<137> 
+ IB<136> IB<135> IB<134> IB<133> IB<132> IB<131> IB<130> IB<129> IB<128> 
+ IB<127> IB<126> IB<125> IB<124> IB<123> IB<122> IB<121> IB<120> IB<119> 
+ IB<118> IB<117> IB<116> IB<115> IB<114> IB<113> IB<112> IB<111> IB<110> 
+ IB<109> IB<108> IB<107> IB<106> IB<105> IB<104> IB<103> IB<102> IB<101> 
+ IB<100> IB<99> IB<98> IB<97> IB<96> IB<95> IB<94> IB<93> IB<92> IB<91> 
+ IB<90> IB<89> IB<88> IB<87> IB<86> IB<85> IB<84> IB<83> IB<82> IB<81> IB<80> 
+ IB<79> IB<78> IB<77> IB<76> IB<75> IB<74> IB<73> IB<72> IB<71> IB<70> IB<69> 
+ IB<68> IB<67> IB<66> IB<65> IB<64> IB<63> IB<62> IB<61> IB<60> IB<59> IB<58> 
+ IB<57> IB<56> IB<55> IB<54> IB<53> IB<52> IB<51> IB<50> IB<49> IB<48> IB<47> 
+ IB<46> IB<45> IB<44> IB<43> IB<42> IB<41> IB<40> IB<39> IB<38> IB<37> IB<36> 
+ IB<35> IB<34> IB<33> IB<32> IB<31> IB<30> IB<29> IB<28> IB<27> IB<26> IB<25> 
+ IB<24> IB<23> IB<22> IB<21> IB<20> IB<19> IB<18> IB<17> IB<16> IB<15> IB<14> 
+ IB<13> IB<12> IB<11> IB<10> IB<9> IB<8> IB<7> IB<6> IB<5> IB<4> IB<3> IB<2> 
+ IB<1> IB<0> IC<255> IC<254> IC<253> IC<252> IC<251> IC<250> IC<249> IC<248> 
+ IC<247> IC<246> IC<245> IC<244> IC<243> IC<242> IC<241> IC<240> IC<239> 
+ IC<238> IC<237> IC<236> IC<235> IC<234> IC<233> IC<232> IC<231> IC<230> 
+ IC<229> IC<228> IC<227> IC<226> IC<225> IC<224> IC<223> IC<222> IC<221> 
+ IC<220> IC<219> IC<218> IC<217> IC<216> IC<215> IC<214> IC<213> IC<212> 
+ IC<211> IC<210> IC<209> IC<208> IC<207> IC<206> IC<205> IC<204> IC<203> 
+ IC<202> IC<201> IC<200> IC<199> IC<198> IC<197> IC<196> IC<195> IC<194> 
+ IC<193> IC<192> IC<191> IC<190> IC<189> IC<188> IC<187> IC<186> IC<185> 
+ IC<184> IC<183> IC<182> IC<181> IC<180> IC<179> IC<178> IC<177> IC<176> 
+ IC<175> IC<174> IC<173> IC<172> IC<171> IC<170> IC<169> IC<168> IC<167> 
+ IC<166> IC<165> IC<164> IC<163> IC<162> IC<161> IC<160> IC<159> IC<158> 
+ IC<157> IC<156> IC<155> IC<154> IC<153> IC<152> IC<151> IC<150> IC<149> 
+ IC<148> IC<147> IC<146> IC<145> IC<144> IC<143> IC<142> IC<141> IC<140> 
+ IC<139> IC<138> IC<137> IC<136> IC<135> IC<134> IC<133> IC<132> IC<131> 
+ IC<130> IC<129> IC<128> IC<127> IC<126> IC<125> IC<124> IC<123> IC<122> 
+ IC<121> IC<120> IC<119> IC<118> IC<117> IC<116> IC<115> IC<114> IC<113> 
+ IC<112> IC<111> IC<110> IC<109> IC<108> IC<107> IC<106> IC<105> IC<104> 
+ IC<103> IC<102> IC<101> IC<100> IC<99> IC<98> IC<97> IC<96> IC<95> IC<94> 
+ IC<93> IC<92> IC<91> IC<90> IC<89> IC<88> IC<87> IC<86> IC<85> IC<84> IC<83> 
+ IC<82> IC<81> IC<80> IC<79> IC<78> IC<77> IC<76> IC<75> IC<74> IC<73> IC<72> 
+ IC<71> IC<70> IC<69> IC<68> IC<67> IC<66> IC<65> IC<64> IC<63> IC<62> IC<61> 
+ IC<60> IC<59> IC<58> IC<57> IC<56> IC<55> IC<54> IC<53> IC<52> IC<51> IC<50> 
+ IC<49> IC<48> IC<47> IC<46> IC<45> IC<44> IC<43> IC<42> IC<41> IC<40> IC<39> 
+ IC<38> IC<37> IC<36> IC<35> IC<34> IC<33> IC<32> IC<31> IC<30> IC<29> IC<28> 
+ IC<27> IC<26> IC<25> IC<24> IC<23> IC<22> IC<21> IC<20> IC<19> IC<18> IC<17> 
+ IC<16> IC<15> IC<14> IC<13> IC<12> IC<11> IC<10> IC<9> IC<8> IC<7> IC<6> 
+ IC<5> IC<4> IC<3> IC<2> IC<1> IC<0> VDD VSS ZA<255> ZA<254> ZA<253> ZA<252> 
+ ZA<251> ZA<250> ZA<249> ZA<248> ZA<247> ZA<246> ZA<245> ZA<244> ZA<243> 
+ ZA<242> ZA<241> ZA<240> ZA<239> ZA<238> ZA<237> ZA<236> ZA<235> ZA<234> 
+ ZA<233> ZA<232> ZA<231> ZA<230> ZA<229> ZA<228> ZA<227> ZA<226> ZA<225> 
+ ZA<224> ZA<223> ZA<222> ZA<221> ZA<220> ZA<219> ZA<218> ZA<217> ZA<216> 
+ ZA<215> ZA<214> ZA<213> ZA<212> ZA<211> ZA<210> ZA<209> ZA<208> ZA<207> 
+ ZA<206> ZA<205> ZA<204> ZA<203> ZA<202> ZA<201> ZA<200> ZA<199> ZA<198> 
+ ZA<197> ZA<196> ZA<195> ZA<194> ZA<193> ZA<192> ZA<191> ZA<190> ZA<189> 
+ ZA<188> ZA<187> ZA<186> ZA<185> ZA<184> ZA<183> ZA<182> ZA<181> ZA<180> 
+ ZA<179> ZA<178> ZA<177> ZA<176> ZA<175> ZA<174> ZA<173> ZA<172> ZA<171> 
+ ZA<170> ZA<169> ZA<168> ZA<167> ZA<166> ZA<165> ZA<164> ZA<163> ZA<162> 
+ ZA<161> ZA<160> ZA<159> ZA<158> ZA<157> ZA<156> ZA<155> ZA<154> ZA<153> 
+ ZA<152> ZA<151> ZA<150> ZA<149> ZA<148> ZA<147> ZA<146> ZA<145> ZA<144> 
+ ZA<143> ZA<142> ZA<141> ZA<140> ZA<139> ZA<138> ZA<137> ZA<136> ZA<135> 
+ ZA<134> ZA<133> ZA<132> ZA<131> ZA<130> ZA<129> ZA<128> ZA<127> ZA<126> 
+ ZA<125> ZA<124> ZA<123> ZA<122> ZA<121> ZA<120> ZA<119> ZA<118> ZA<117> 
+ ZA<116> ZA<115> ZA<114> ZA<113> ZA<112> ZA<111> ZA<110> ZA<109> ZA<108> 
+ ZA<107> ZA<106> ZA<105> ZA<104> ZA<103> ZA<102> ZA<101> ZA<100> ZA<99> 
+ ZA<98> ZA<97> ZA<96> ZA<95> ZA<94> ZA<93> ZA<92> ZA<91> ZA<90> ZA<89> ZA<88> 
+ ZA<87> ZA<86> ZA<85> ZA<84> ZA<83> ZA<82> ZA<81> ZA<80> ZA<79> ZA<78> ZA<77> 
+ ZA<76> ZA<75> ZA<74> ZA<73> ZA<72> ZA<71> ZA<70> ZA<69> ZA<68> ZA<67> ZA<66> 
+ ZA<65> ZA<64> ZA<63> ZA<62> ZA<61> ZA<60> ZA<59> ZA<58> ZA<57> ZA<56> ZA<55> 
+ ZA<54> ZA<53> ZA<52> ZA<51> ZA<50> ZA<49> ZA<48> ZA<47> ZA<46> ZA<45> ZA<44> 
+ ZA<43> ZA<42> ZA<41> ZA<40> ZA<39> ZA<38> ZA<37> ZA<36> ZA<35> ZA<34> ZA<33> 
+ ZA<32> ZA<31> ZA<30> ZA<29> ZA<28> ZA<27> ZA<26> ZA<25> ZA<24> ZA<23> ZA<22> 
+ ZA<21> ZA<20> ZA<19> ZA<18> ZA<17> ZA<16> ZA<15> ZA<14> ZA<13> ZA<12> ZA<11> 
+ ZA<10> ZA<9> ZA<8> ZA<7> ZA<6> ZA<5> ZA<4> ZA<3> ZA<2> ZA<1> ZA<0> ZB<255> 
+ ZB<254> ZB<253> ZB<252> ZB<251> ZB<250> ZB<249> ZB<248> ZB<247> ZB<246> 
+ ZB<245> ZB<244> ZB<243> ZB<242> ZB<241> ZB<240> ZB<239> ZB<238> ZB<237> 
+ ZB<236> ZB<235> ZB<234> ZB<233> ZB<232> ZB<231> ZB<230> ZB<229> ZB<228> 
+ ZB<227> ZB<226> ZB<225> ZB<224> ZB<223> ZB<222> ZB<221> ZB<220> ZB<219> 
+ ZB<218> ZB<217> ZB<216> ZB<215> ZB<214> ZB<213> ZB<212> ZB<211> ZB<210> 
+ ZB<209> ZB<208> ZB<207> ZB<206> ZB<205> ZB<204> ZB<203> ZB<202> ZB<201> 
+ ZB<200> ZB<199> ZB<198> ZB<197> ZB<196> ZB<195> ZB<194> ZB<193> ZB<192> 
+ ZB<191> ZB<190> ZB<189> ZB<188> ZB<187> ZB<186> ZB<185> ZB<184> ZB<183> 
+ ZB<182> ZB<181> ZB<180> ZB<179> ZB<178> ZB<177> ZB<176> ZB<175> ZB<174> 
+ ZB<173> ZB<172> ZB<171> ZB<170> ZB<169> ZB<168> ZB<167> ZB<166> ZB<165> 
+ ZB<164> ZB<163> ZB<162> ZB<161> ZB<160> ZB<159> ZB<158> ZB<157> ZB<156> 
+ ZB<155> ZB<154> ZB<153> ZB<152> ZB<151> ZB<150> ZB<149> ZB<148> ZB<147> 
+ ZB<146> ZB<145> ZB<144> ZB<143> ZB<142> ZB<141> ZB<140> ZB<139> ZB<138> 
+ ZB<137> ZB<136> ZB<135> ZB<134> ZB<133> ZB<132> ZB<131> ZB<130> ZB<129> 
+ ZB<128> ZB<127> ZB<126> ZB<125> ZB<124> ZB<123> ZB<122> ZB<121> ZB<120> 
+ ZB<119> ZB<118> ZB<117> ZB<116> ZB<115> ZB<114> ZB<113> ZB<112> ZB<111> 
+ ZB<110> ZB<109> ZB<108> ZB<107> ZB<106> ZB<105> ZB<104> ZB<103> ZB<102> 
+ ZB<101> ZB<100> ZB<99> ZB<98> ZB<97> ZB<96> ZB<95> ZB<94> ZB<93> ZB<92> 
+ ZB<91> ZB<90> ZB<89> ZB<88> ZB<87> ZB<86> ZB<85> ZB<84> ZB<83> ZB<82> ZB<81> 
+ ZB<80> ZB<79> ZB<78> ZB<77> ZB<76> ZB<75> ZB<74> ZB<73> ZB<72> ZB<71> ZB<70> 
+ ZB<69> ZB<68> ZB<67> ZB<66> ZB<65> ZB<64> ZB<63> ZB<62> ZB<61> ZB<60> ZB<59> 
+ ZB<58> ZB<57> ZB<56> ZB<55> ZB<54> ZB<53> ZB<52> ZB<51> ZB<50> ZB<49> ZB<48> 
+ ZB<47> ZB<46> ZB<45> ZB<44> ZB<43> ZB<42> ZB<41> ZB<40> ZB<39> ZB<38> ZB<37> 
+ ZB<36> ZB<35> ZB<34> ZB<33> ZB<32> ZB<31> ZB<30> ZB<29> ZB<28> ZB<27> ZB<26> 
+ ZB<25> ZB<24> ZB<23> ZB<22> ZB<21> ZB<20> ZB<19> ZB<18> ZB<17> ZB<16> ZB<15> 
+ ZB<14> ZB<13> ZB<12> ZB<11> ZB<10> ZB<9> ZB<8> ZB<7> ZB<6> ZB<5> ZB<4> ZB<3> 
+ ZB<2> ZB<1> ZB<0> ZC<255> ZC<254> ZC<253> ZC<252> ZC<251> ZC<250> ZC<249> 
+ ZC<248> ZC<247> ZC<246> ZC<245> ZC<244> ZC<243> ZC<242> ZC<241> ZC<240> 
+ ZC<239> ZC<238> ZC<237> ZC<236> ZC<235> ZC<234> ZC<233> ZC<232> ZC<231> 
+ ZC<230> ZC<229> ZC<228> ZC<227> ZC<226> ZC<225> ZC<224> ZC<223> ZC<222> 
+ ZC<221> ZC<220> ZC<219> ZC<218> ZC<217> ZC<216> ZC<215> ZC<214> ZC<213> 
+ ZC<212> ZC<211> ZC<210> ZC<209> ZC<208> ZC<207> ZC<206> ZC<205> ZC<204> 
+ ZC<203> ZC<202> ZC<201> ZC<200> ZC<199> ZC<198> ZC<197> ZC<196> ZC<195> 
+ ZC<194> ZC<193> ZC<192> ZC<191> ZC<190> ZC<189> ZC<188> ZC<187> ZC<186> 
+ ZC<185> ZC<184> ZC<183> ZC<182> ZC<181> ZC<180> ZC<179> ZC<178> ZC<177> 
+ ZC<176> ZC<175> ZC<174> ZC<173> ZC<172> ZC<171> ZC<170> ZC<169> ZC<168> 
+ ZC<167> ZC<166> ZC<165> ZC<164> ZC<163> ZC<162> ZC<161> ZC<160> ZC<159> 
+ ZC<158> ZC<157> ZC<156> ZC<155> ZC<154> ZC<153> ZC<152> ZC<151> ZC<150> 
+ ZC<149> ZC<148> ZC<147> ZC<146> ZC<145> ZC<144> ZC<143> ZC<142> ZC<141> 
+ ZC<140> ZC<139> ZC<138> ZC<137> ZC<136> ZC<135> ZC<134> ZC<133> ZC<132> 
+ ZC<131> ZC<130> ZC<129> ZC<128> ZC<127> ZC<126> ZC<125> ZC<124> ZC<123> 
+ ZC<122> ZC<121> ZC<120> ZC<119> ZC<118> ZC<117> ZC<116> ZC<115> ZC<114> 
+ ZC<113> ZC<112> ZC<111> ZC<110> ZC<109> ZC<108> ZC<107> ZC<106> ZC<105> 
+ ZC<104> ZC<103> ZC<102> ZC<101> ZC<100> ZC<99> ZC<98> ZC<97> ZC<96> ZC<95> 
+ ZC<94> ZC<93> ZC<92> ZC<91> ZC<90> ZC<89> ZC<88> ZC<87> ZC<86> ZC<85> ZC<84> 
+ ZC<83> ZC<82> ZC<81> ZC<80> ZC<79> ZC<78> ZC<77> ZC<76> ZC<75> ZC<74> ZC<73> 
+ ZC<72> ZC<71> ZC<70> ZC<69> ZC<68> ZC<67> ZC<66> ZC<65> ZC<64> ZC<63> ZC<62> 
+ ZC<61> ZC<60> ZC<59> ZC<58> ZC<57> ZC<56> ZC<55> ZC<54> ZC<53> ZC<52> ZC<51> 
+ ZC<50> ZC<49> ZC<48> ZC<47> ZC<46> ZC<45> ZC<44> ZC<43> ZC<42> ZC<41> ZC<40> 
+ ZC<39> ZC<38> ZC<37> ZC<36> ZC<35> ZC<34> ZC<33> ZC<32> ZC<31> ZC<30> ZC<29> 
+ ZC<28> ZC<27> ZC<26> ZC<25> ZC<24> ZC<23> ZC<22> ZC<21> ZC<20> ZC<19> ZC<18> 
+ ZC<17> ZC<16> ZC<15> ZC<14> ZC<13> ZC<12> ZC<11> ZC<10> ZC<9> ZC<8> ZC<7> 
+ ZC<6> ZC<5> ZC<4> ZC<3> ZC<2> ZC<1> ZC<0>
*.PININFO IA<255>:I IA<254>:I IA<253>:I IA<252>:I IA<251>:I IA<250>:I 
*.PININFO IA<249>:I IA<248>:I IA<247>:I IA<246>:I IA<245>:I IA<244>:I 
*.PININFO IA<243>:I IA<242>:I IA<241>:I IA<240>:I IA<239>:I IA<238>:I 
*.PININFO IA<237>:I IA<236>:I IA<235>:I IA<234>:I IA<233>:I IA<232>:I 
*.PININFO IA<231>:I IA<230>:I IA<229>:I IA<228>:I IA<227>:I IA<226>:I 
*.PININFO IA<225>:I IA<224>:I IA<223>:I IA<222>:I IA<221>:I IA<220>:I 
*.PININFO IA<219>:I IA<218>:I IA<217>:I IA<216>:I IA<215>:I IA<214>:I 
*.PININFO IA<213>:I IA<212>:I IA<211>:I IA<210>:I IA<209>:I IA<208>:I 
*.PININFO IA<207>:I IA<206>:I IA<205>:I IA<204>:I IA<203>:I IA<202>:I 
*.PININFO IA<201>:I IA<200>:I IA<199>:I IA<198>:I IA<197>:I IA<196>:I 
*.PININFO IA<195>:I IA<194>:I IA<193>:I IA<192>:I IA<191>:I IA<190>:I 
*.PININFO IA<189>:I IA<188>:I IA<187>:I IA<186>:I IA<185>:I IA<184>:I 
*.PININFO IA<183>:I IA<182>:I IA<181>:I IA<180>:I IA<179>:I IA<178>:I 
*.PININFO IA<177>:I IA<176>:I IA<175>:I IA<174>:I IA<173>:I IA<172>:I 
*.PININFO IA<171>:I IA<170>:I IA<169>:I IA<168>:I IA<167>:I IA<166>:I 
*.PININFO IA<165>:I IA<164>:I IA<163>:I IA<162>:I IA<161>:I IA<160>:I 
*.PININFO IA<159>:I IA<158>:I IA<157>:I IA<156>:I IA<155>:I IA<154>:I 
*.PININFO IA<153>:I IA<152>:I IA<151>:I IA<150>:I IA<149>:I IA<148>:I 
*.PININFO IA<147>:I IA<146>:I IA<145>:I IA<144>:I IA<143>:I IA<142>:I 
*.PININFO IA<141>:I IA<140>:I IA<139>:I IA<138>:I IA<137>:I IA<136>:I 
*.PININFO IA<135>:I IA<134>:I IA<133>:I IA<132>:I IA<131>:I IA<130>:I 
*.PININFO IA<129>:I IA<128>:I IA<127>:I IA<126>:I IA<125>:I IA<124>:I 
*.PININFO IA<123>:I IA<122>:I IA<121>:I IA<120>:I IA<119>:I IA<118>:I 
*.PININFO IA<117>:I IA<116>:I IA<115>:I IA<114>:I IA<113>:I IA<112>:I 
*.PININFO IA<111>:I IA<110>:I IA<109>:I IA<108>:I IA<107>:I IA<106>:I 
*.PININFO IA<105>:I IA<104>:I IA<103>:I IA<102>:I IA<101>:I IA<100>:I IA<99>:I 
*.PININFO IA<98>:I IA<97>:I IA<96>:I IA<95>:I IA<94>:I IA<93>:I IA<92>:I 
*.PININFO IA<91>:I IA<90>:I IA<89>:I IA<88>:I IA<87>:I IA<86>:I IA<85>:I 
*.PININFO IA<84>:I IA<83>:I IA<82>:I IA<81>:I IA<80>:I IA<79>:I IA<78>:I 
*.PININFO IA<77>:I IA<76>:I IA<75>:I IA<74>:I IA<73>:I IA<72>:I IA<71>:I 
*.PININFO IA<70>:I IA<69>:I IA<68>:I IA<67>:I IA<66>:I IA<65>:I IA<64>:I 
*.PININFO IA<63>:I IA<62>:I IA<61>:I IA<60>:I IA<59>:I IA<58>:I IA<57>:I 
*.PININFO IA<56>:I IA<55>:I IA<54>:I IA<53>:I IA<52>:I IA<51>:I IA<50>:I 
*.PININFO IA<49>:I IA<48>:I IA<47>:I IA<46>:I IA<45>:I IA<44>:I IA<43>:I 
*.PININFO IA<42>:I IA<41>:I IA<40>:I IA<39>:I IA<38>:I IA<37>:I IA<36>:I 
*.PININFO IA<35>:I IA<34>:I IA<33>:I IA<32>:I IA<31>:I IA<30>:I IA<29>:I 
*.PININFO IA<28>:I IA<27>:I IA<26>:I IA<25>:I IA<24>:I IA<23>:I IA<22>:I 
*.PININFO IA<21>:I IA<20>:I IA<19>:I IA<18>:I IA<17>:I IA<16>:I IA<15>:I 
*.PININFO IA<14>:I IA<13>:I IA<12>:I IA<11>:I IA<10>:I IA<9>:I IA<8>:I IA<7>:I 
*.PININFO IA<6>:I IA<5>:I IA<4>:I IA<3>:I IA<2>:I IA<1>:I IA<0>:I IB<255>:I 
*.PININFO IB<254>:I IB<253>:I IB<252>:I IB<251>:I IB<250>:I IB<249>:I 
*.PININFO IB<248>:I IB<247>:I IB<246>:I IB<245>:I IB<244>:I IB<243>:I 
*.PININFO IB<242>:I IB<241>:I IB<240>:I IB<239>:I IB<238>:I IB<237>:I 
*.PININFO IB<236>:I IB<235>:I IB<234>:I IB<233>:I IB<232>:I IB<231>:I 
*.PININFO IB<230>:I IB<229>:I IB<228>:I IB<227>:I IB<226>:I IB<225>:I 
*.PININFO IB<224>:I IB<223>:I IB<222>:I IB<221>:I IB<220>:I IB<219>:I 
*.PININFO IB<218>:I IB<217>:I IB<216>:I IB<215>:I IB<214>:I IB<213>:I 
*.PININFO IB<212>:I IB<211>:I IB<210>:I IB<209>:I IB<208>:I IB<207>:I 
*.PININFO IB<206>:I IB<205>:I IB<204>:I IB<203>:I IB<202>:I IB<201>:I 
*.PININFO IB<200>:I IB<199>:I IB<198>:I IB<197>:I IB<196>:I IB<195>:I 
*.PININFO IB<194>:I IB<193>:I IB<192>:I IB<191>:I IB<190>:I IB<189>:I 
*.PININFO IB<188>:I IB<187>:I IB<186>:I IB<185>:I IB<184>:I IB<183>:I 
*.PININFO IB<182>:I IB<181>:I IB<180>:I IB<179>:I IB<178>:I IB<177>:I 
*.PININFO IB<176>:I IB<175>:I IB<174>:I IB<173>:I IB<172>:I IB<171>:I 
*.PININFO IB<170>:I IB<169>:I IB<168>:I IB<167>:I IB<166>:I IB<165>:I 
*.PININFO IB<164>:I IB<163>:I IB<162>:I IB<161>:I IB<160>:I IB<159>:I 
*.PININFO IB<158>:I IB<157>:I IB<156>:I IB<155>:I IB<154>:I IB<153>:I 
*.PININFO IB<152>:I IB<151>:I IB<150>:I IB<149>:I IB<148>:I IB<147>:I 
*.PININFO IB<146>:I IB<145>:I IB<144>:I IB<143>:I IB<142>:I IB<141>:I 
*.PININFO IB<140>:I IB<139>:I IB<138>:I IB<137>:I IB<136>:I IB<135>:I 
*.PININFO IB<134>:I IB<133>:I IB<132>:I IB<131>:I IB<130>:I IB<129>:I 
*.PININFO IB<128>:I IB<127>:I IB<126>:I IB<125>:I IB<124>:I IB<123>:I 
*.PININFO IB<122>:I IB<121>:I IB<120>:I IB<119>:I IB<118>:I IB<117>:I 
*.PININFO IB<116>:I IB<115>:I IB<114>:I IB<113>:I IB<112>:I IB<111>:I 
*.PININFO IB<110>:I IB<109>:I IB<108>:I IB<107>:I IB<106>:I IB<105>:I 
*.PININFO IB<104>:I IB<103>:I IB<102>:I IB<101>:I IB<100>:I IB<99>:I IB<98>:I 
*.PININFO IB<97>:I IB<96>:I IB<95>:I IB<94>:I IB<93>:I IB<92>:I IB<91>:I 
*.PININFO IB<90>:I IB<89>:I IB<88>:I IB<87>:I IB<86>:I IB<85>:I IB<84>:I 
*.PININFO IB<83>:I IB<82>:I IB<81>:I IB<80>:I IB<79>:I IB<78>:I IB<77>:I 
*.PININFO IB<76>:I IB<75>:I IB<74>:I IB<73>:I IB<72>:I IB<71>:I IB<70>:I 
*.PININFO IB<69>:I IB<68>:I IB<67>:I IB<66>:I IB<65>:I IB<64>:I IB<63>:I 
*.PININFO IB<62>:I IB<61>:I IB<60>:I IB<59>:I IB<58>:I IB<57>:I IB<56>:I 
*.PININFO IB<55>:I IB<54>:I IB<53>:I IB<52>:I IB<51>:I IB<50>:I IB<49>:I 
*.PININFO IB<48>:I IB<47>:I IB<46>:I IB<45>:I IB<44>:I IB<43>:I IB<42>:I 
*.PININFO IB<41>:I IB<40>:I IB<39>:I IB<38>:I IB<37>:I IB<36>:I IB<35>:I 
*.PININFO IB<34>:I IB<33>:I IB<32>:I IB<31>:I IB<30>:I IB<29>:I IB<28>:I 
*.PININFO IB<27>:I IB<26>:I IB<25>:I IB<24>:I IB<23>:I IB<22>:I IB<21>:I 
*.PININFO IB<20>:I IB<19>:I IB<18>:I IB<17>:I IB<16>:I IB<15>:I IB<14>:I 
*.PININFO IB<13>:I IB<12>:I IB<11>:I IB<10>:I IB<9>:I IB<8>:I IB<7>:I IB<6>:I 
*.PININFO IB<5>:I IB<4>:I IB<3>:I IB<2>:I IB<1>:I IB<0>:I IC<255>:I IC<254>:I 
*.PININFO IC<253>:I IC<252>:I IC<251>:I IC<250>:I IC<249>:I IC<248>:I 
*.PININFO IC<247>:I IC<246>:I IC<245>:I IC<244>:I IC<243>:I IC<242>:I 
*.PININFO IC<241>:I IC<240>:I IC<239>:I IC<238>:I IC<237>:I IC<236>:I 
*.PININFO IC<235>:I IC<234>:I IC<233>:I IC<232>:I IC<231>:I IC<230>:I 
*.PININFO IC<229>:I IC<228>:I IC<227>:I IC<226>:I IC<225>:I IC<224>:I 
*.PININFO IC<223>:I IC<222>:I IC<221>:I IC<220>:I IC<219>:I IC<218>:I 
*.PININFO IC<217>:I IC<216>:I IC<215>:I IC<214>:I IC<213>:I IC<212>:I 
*.PININFO IC<211>:I IC<210>:I IC<209>:I IC<208>:I IC<207>:I IC<206>:I 
*.PININFO IC<205>:I IC<204>:I IC<203>:I IC<202>:I IC<201>:I IC<200>:I 
*.PININFO IC<199>:I IC<198>:I IC<197>:I IC<196>:I IC<195>:I IC<194>:I 
*.PININFO IC<193>:I IC<192>:I IC<191>:I IC<190>:I IC<189>:I IC<188>:I 
*.PININFO IC<187>:I IC<186>:I IC<185>:I IC<184>:I IC<183>:I IC<182>:I 
*.PININFO IC<181>:I IC<180>:I IC<179>:I IC<178>:I IC<177>:I IC<176>:I 
*.PININFO IC<175>:I IC<174>:I IC<173>:I IC<172>:I IC<171>:I IC<170>:I 
*.PININFO IC<169>:I IC<168>:I IC<167>:I IC<166>:I IC<165>:I IC<164>:I 
*.PININFO IC<163>:I IC<162>:I IC<161>:I IC<160>:I IC<159>:I IC<158>:I 
*.PININFO IC<157>:I IC<156>:I IC<155>:I IC<154>:I IC<153>:I IC<152>:I 
*.PININFO IC<151>:I IC<150>:I IC<149>:I IC<148>:I IC<147>:I IC<146>:I 
*.PININFO IC<145>:I IC<144>:I IC<143>:I IC<142>:I IC<141>:I IC<140>:I 
*.PININFO IC<139>:I IC<138>:I IC<137>:I IC<136>:I IC<135>:I IC<134>:I 
*.PININFO IC<133>:I IC<132>:I IC<131>:I IC<130>:I IC<129>:I IC<128>:I 
*.PININFO IC<127>:I IC<126>:I IC<125>:I IC<124>:I IC<123>:I IC<122>:I 
*.PININFO IC<121>:I IC<120>:I IC<119>:I IC<118>:I IC<117>:I IC<116>:I 
*.PININFO IC<115>:I IC<114>:I IC<113>:I IC<112>:I IC<111>:I IC<110>:I 
*.PININFO IC<109>:I IC<108>:I IC<107>:I IC<106>:I IC<105>:I IC<104>:I 
*.PININFO IC<103>:I IC<102>:I IC<101>:I IC<100>:I IC<99>:I IC<98>:I IC<97>:I 
*.PININFO IC<96>:I IC<95>:I IC<94>:I IC<93>:I IC<92>:I IC<91>:I IC<90>:I 
*.PININFO IC<89>:I IC<88>:I IC<87>:I IC<86>:I IC<85>:I IC<84>:I IC<83>:I 
*.PININFO IC<82>:I IC<81>:I IC<80>:I IC<79>:I IC<78>:I IC<77>:I IC<76>:I 
*.PININFO IC<75>:I IC<74>:I IC<73>:I IC<72>:I IC<71>:I IC<70>:I IC<69>:I 
*.PININFO IC<68>:I IC<67>:I IC<66>:I IC<65>:I IC<64>:I IC<63>:I IC<62>:I 
*.PININFO IC<61>:I IC<60>:I IC<59>:I IC<58>:I IC<57>:I IC<56>:I IC<55>:I 
*.PININFO IC<54>:I IC<53>:I IC<52>:I IC<51>:I IC<50>:I IC<49>:I IC<48>:I 
*.PININFO IC<47>:I IC<46>:I IC<45>:I IC<44>:I IC<43>:I IC<42>:I IC<41>:I 
*.PININFO IC<40>:I IC<39>:I IC<38>:I IC<37>:I IC<36>:I IC<35>:I IC<34>:I 
*.PININFO IC<33>:I IC<32>:I IC<31>:I IC<30>:I IC<29>:I IC<28>:I IC<27>:I 
*.PININFO IC<26>:I IC<25>:I IC<24>:I IC<23>:I IC<22>:I IC<21>:I IC<20>:I 
*.PININFO IC<19>:I IC<18>:I IC<17>:I IC<16>:I IC<15>:I IC<14>:I IC<13>:I 
*.PININFO IC<12>:I IC<11>:I IC<10>:I IC<9>:I IC<8>:I IC<7>:I IC<6>:I IC<5>:I 
*.PININFO IC<4>:I IC<3>:I IC<2>:I IC<1>:I IC<0>:I ZA<255>:O ZA<254>:O 
*.PININFO ZA<253>:O ZA<252>:O ZA<251>:O ZA<250>:O ZA<249>:O ZA<248>:O 
*.PININFO ZA<247>:O ZA<246>:O ZA<245>:O ZA<244>:O ZA<243>:O ZA<242>:O 
*.PININFO ZA<241>:O ZA<240>:O ZA<239>:O ZA<238>:O ZA<237>:O ZA<236>:O 
*.PININFO ZA<235>:O ZA<234>:O ZA<233>:O ZA<232>:O ZA<231>:O ZA<230>:O 
*.PININFO ZA<229>:O ZA<228>:O ZA<227>:O ZA<226>:O ZA<225>:O ZA<224>:O 
*.PININFO ZA<223>:O ZA<222>:O ZA<221>:O ZA<220>:O ZA<219>:O ZA<218>:O 
*.PININFO ZA<217>:O ZA<216>:O ZA<215>:O ZA<214>:O ZA<213>:O ZA<212>:O 
*.PININFO ZA<211>:O ZA<210>:O ZA<209>:O ZA<208>:O ZA<207>:O ZA<206>:O 
*.PININFO ZA<205>:O ZA<204>:O ZA<203>:O ZA<202>:O ZA<201>:O ZA<200>:O 
*.PININFO ZA<199>:O ZA<198>:O ZA<197>:O ZA<196>:O ZA<195>:O ZA<194>:O 
*.PININFO ZA<193>:O ZA<192>:O ZA<191>:O ZA<190>:O ZA<189>:O ZA<188>:O 
*.PININFO ZA<187>:O ZA<186>:O ZA<185>:O ZA<184>:O ZA<183>:O ZA<182>:O 
*.PININFO ZA<181>:O ZA<180>:O ZA<179>:O ZA<178>:O ZA<177>:O ZA<176>:O 
*.PININFO ZA<175>:O ZA<174>:O ZA<173>:O ZA<172>:O ZA<171>:O ZA<170>:O 
*.PININFO ZA<169>:O ZA<168>:O ZA<167>:O ZA<166>:O ZA<165>:O ZA<164>:O 
*.PININFO ZA<163>:O ZA<162>:O ZA<161>:O ZA<160>:O ZA<159>:O ZA<158>:O 
*.PININFO ZA<157>:O ZA<156>:O ZA<155>:O ZA<154>:O ZA<153>:O ZA<152>:O 
*.PININFO ZA<151>:O ZA<150>:O ZA<149>:O ZA<148>:O ZA<147>:O ZA<146>:O 
*.PININFO ZA<145>:O ZA<144>:O ZA<143>:O ZA<142>:O ZA<141>:O ZA<140>:O 
*.PININFO ZA<139>:O ZA<138>:O ZA<137>:O ZA<136>:O ZA<135>:O ZA<134>:O 
*.PININFO ZA<133>:O ZA<132>:O ZA<131>:O ZA<130>:O ZA<129>:O ZA<128>:O 
*.PININFO ZA<127>:O ZA<126>:O ZA<125>:O ZA<124>:O ZA<123>:O ZA<122>:O 
*.PININFO ZA<121>:O ZA<120>:O ZA<119>:O ZA<118>:O ZA<117>:O ZA<116>:O 
*.PININFO ZA<115>:O ZA<114>:O ZA<113>:O ZA<112>:O ZA<111>:O ZA<110>:O 
*.PININFO ZA<109>:O ZA<108>:O ZA<107>:O ZA<106>:O ZA<105>:O ZA<104>:O 
*.PININFO ZA<103>:O ZA<102>:O ZA<101>:O ZA<100>:O ZA<99>:O ZA<98>:O ZA<97>:O 
*.PININFO ZA<96>:O ZA<95>:O ZA<94>:O ZA<93>:O ZA<92>:O ZA<91>:O ZA<90>:O 
*.PININFO ZA<89>:O ZA<88>:O ZA<87>:O ZA<86>:O ZA<85>:O ZA<84>:O ZA<83>:O 
*.PININFO ZA<82>:O ZA<81>:O ZA<80>:O ZA<79>:O ZA<78>:O ZA<77>:O ZA<76>:O 
*.PININFO ZA<75>:O ZA<74>:O ZA<73>:O ZA<72>:O ZA<71>:O ZA<70>:O ZA<69>:O 
*.PININFO ZA<68>:O ZA<67>:O ZA<66>:O ZA<65>:O ZA<64>:O ZA<63>:O ZA<62>:O 
*.PININFO ZA<61>:O ZA<60>:O ZA<59>:O ZA<58>:O ZA<57>:O ZA<56>:O ZA<55>:O 
*.PININFO ZA<54>:O ZA<53>:O ZA<52>:O ZA<51>:O ZA<50>:O ZA<49>:O ZA<48>:O 
*.PININFO ZA<47>:O ZA<46>:O ZA<45>:O ZA<44>:O ZA<43>:O ZA<42>:O ZA<41>:O 
*.PININFO ZA<40>:O ZA<39>:O ZA<38>:O ZA<37>:O ZA<36>:O ZA<35>:O ZA<34>:O 
*.PININFO ZA<33>:O ZA<32>:O ZA<31>:O ZA<30>:O ZA<29>:O ZA<28>:O ZA<27>:O 
*.PININFO ZA<26>:O ZA<25>:O ZA<24>:O ZA<23>:O ZA<22>:O ZA<21>:O ZA<20>:O 
*.PININFO ZA<19>:O ZA<18>:O ZA<17>:O ZA<16>:O ZA<15>:O ZA<14>:O ZA<13>:O 
*.PININFO ZA<12>:O ZA<11>:O ZA<10>:O ZA<9>:O ZA<8>:O ZA<7>:O ZA<6>:O ZA<5>:O 
*.PININFO ZA<4>:O ZA<3>:O ZA<2>:O ZA<1>:O ZA<0>:O ZB<255>:O ZB<254>:O 
*.PININFO ZB<253>:O ZB<252>:O ZB<251>:O ZB<250>:O ZB<249>:O ZB<248>:O 
*.PININFO ZB<247>:O ZB<246>:O ZB<245>:O ZB<244>:O ZB<243>:O ZB<242>:O 
*.PININFO ZB<241>:O ZB<240>:O ZB<239>:O ZB<238>:O ZB<237>:O ZB<236>:O 
*.PININFO ZB<235>:O ZB<234>:O ZB<233>:O ZB<232>:O ZB<231>:O ZB<230>:O 
*.PININFO ZB<229>:O ZB<228>:O ZB<227>:O ZB<226>:O ZB<225>:O ZB<224>:O 
*.PININFO ZB<223>:O ZB<222>:O ZB<221>:O ZB<220>:O ZB<219>:O ZB<218>:O 
*.PININFO ZB<217>:O ZB<216>:O ZB<215>:O ZB<214>:O ZB<213>:O ZB<212>:O 
*.PININFO ZB<211>:O ZB<210>:O ZB<209>:O ZB<208>:O ZB<207>:O ZB<206>:O 
*.PININFO ZB<205>:O ZB<204>:O ZB<203>:O ZB<202>:O ZB<201>:O ZB<200>:O 
*.PININFO ZB<199>:O ZB<198>:O ZB<197>:O ZB<196>:O ZB<195>:O ZB<194>:O 
*.PININFO ZB<193>:O ZB<192>:O ZB<191>:O ZB<190>:O ZB<189>:O ZB<188>:O 
*.PININFO ZB<187>:O ZB<186>:O ZB<185>:O ZB<184>:O ZB<183>:O ZB<182>:O 
*.PININFO ZB<181>:O ZB<180>:O ZB<179>:O ZB<178>:O ZB<177>:O ZB<176>:O 
*.PININFO ZB<175>:O ZB<174>:O ZB<173>:O ZB<172>:O ZB<171>:O ZB<170>:O 
*.PININFO ZB<169>:O ZB<168>:O ZB<167>:O ZB<166>:O ZB<165>:O ZB<164>:O 
*.PININFO ZB<163>:O ZB<162>:O ZB<161>:O ZB<160>:O ZB<159>:O ZB<158>:O 
*.PININFO ZB<157>:O ZB<156>:O ZB<155>:O ZB<154>:O ZB<153>:O ZB<152>:O 
*.PININFO ZB<151>:O ZB<150>:O ZB<149>:O ZB<148>:O ZB<147>:O ZB<146>:O 
*.PININFO ZB<145>:O ZB<144>:O ZB<143>:O ZB<142>:O ZB<141>:O ZB<140>:O 
*.PININFO ZB<139>:O ZB<138>:O ZB<137>:O ZB<136>:O ZB<135>:O ZB<134>:O 
*.PININFO ZB<133>:O ZB<132>:O ZB<131>:O ZB<130>:O ZB<129>:O ZB<128>:O 
*.PININFO ZB<127>:O ZB<126>:O ZB<125>:O ZB<124>:O ZB<123>:O ZB<122>:O 
*.PININFO ZB<121>:O ZB<120>:O ZB<119>:O ZB<118>:O ZB<117>:O ZB<116>:O 
*.PININFO ZB<115>:O ZB<114>:O ZB<113>:O ZB<112>:O ZB<111>:O ZB<110>:O 
*.PININFO ZB<109>:O ZB<108>:O ZB<107>:O ZB<106>:O ZB<105>:O ZB<104>:O 
*.PININFO ZB<103>:O ZB<102>:O ZB<101>:O ZB<100>:O ZB<99>:O ZB<98>:O ZB<97>:O 
*.PININFO ZB<96>:O ZB<95>:O ZB<94>:O ZB<93>:O ZB<92>:O ZB<91>:O ZB<90>:O 
*.PININFO ZB<89>:O ZB<88>:O ZB<87>:O ZB<86>:O ZB<85>:O ZB<84>:O ZB<83>:O 
*.PININFO ZB<82>:O ZB<81>:O ZB<80>:O ZB<79>:O ZB<78>:O ZB<77>:O ZB<76>:O 
*.PININFO ZB<75>:O ZB<74>:O ZB<73>:O ZB<72>:O ZB<71>:O ZB<70>:O ZB<69>:O 
*.PININFO ZB<68>:O ZB<67>:O ZB<66>:O ZB<65>:O ZB<64>:O ZB<63>:O ZB<62>:O 
*.PININFO ZB<61>:O ZB<60>:O ZB<59>:O ZB<58>:O ZB<57>:O ZB<56>:O ZB<55>:O 
*.PININFO ZB<54>:O ZB<53>:O ZB<52>:O ZB<51>:O ZB<50>:O ZB<49>:O ZB<48>:O 
*.PININFO ZB<47>:O ZB<46>:O ZB<45>:O ZB<44>:O ZB<43>:O ZB<42>:O ZB<41>:O 
*.PININFO ZB<40>:O ZB<39>:O ZB<38>:O ZB<37>:O ZB<36>:O ZB<35>:O ZB<34>:O 
*.PININFO ZB<33>:O ZB<32>:O ZB<31>:O ZB<30>:O ZB<29>:O ZB<28>:O ZB<27>:O 
*.PININFO ZB<26>:O ZB<25>:O ZB<24>:O ZB<23>:O ZB<22>:O ZB<21>:O ZB<20>:O 
*.PININFO ZB<19>:O ZB<18>:O ZB<17>:O ZB<16>:O ZB<15>:O ZB<14>:O ZB<13>:O 
*.PININFO ZB<12>:O ZB<11>:O ZB<10>:O ZB<9>:O ZB<8>:O ZB<7>:O ZB<6>:O ZB<5>:O 
*.PININFO ZB<4>:O ZB<3>:O ZB<2>:O ZB<1>:O ZB<0>:O ZC<255>:O ZC<254>:O 
*.PININFO ZC<253>:O ZC<252>:O ZC<251>:O ZC<250>:O ZC<249>:O ZC<248>:O 
*.PININFO ZC<247>:O ZC<246>:O ZC<245>:O ZC<244>:O ZC<243>:O ZC<242>:O 
*.PININFO ZC<241>:O ZC<240>:O ZC<239>:O ZC<238>:O ZC<237>:O ZC<236>:O 
*.PININFO ZC<235>:O ZC<234>:O ZC<233>:O ZC<232>:O ZC<231>:O ZC<230>:O 
*.PININFO ZC<229>:O ZC<228>:O ZC<227>:O ZC<226>:O ZC<225>:O ZC<224>:O 
*.PININFO ZC<223>:O ZC<222>:O ZC<221>:O ZC<220>:O ZC<219>:O ZC<218>:O 
*.PININFO ZC<217>:O ZC<216>:O ZC<215>:O ZC<214>:O ZC<213>:O ZC<212>:O 
*.PININFO ZC<211>:O ZC<210>:O ZC<209>:O ZC<208>:O ZC<207>:O ZC<206>:O 
*.PININFO ZC<205>:O ZC<204>:O ZC<203>:O ZC<202>:O ZC<201>:O ZC<200>:O 
*.PININFO ZC<199>:O ZC<198>:O ZC<197>:O ZC<196>:O ZC<195>:O ZC<194>:O 
*.PININFO ZC<193>:O ZC<192>:O ZC<191>:O ZC<190>:O ZC<189>:O ZC<188>:O 
*.PININFO ZC<187>:O ZC<186>:O ZC<185>:O ZC<184>:O ZC<183>:O ZC<182>:O 
*.PININFO ZC<181>:O ZC<180>:O ZC<179>:O ZC<178>:O ZC<177>:O ZC<176>:O 
*.PININFO ZC<175>:O ZC<174>:O ZC<173>:O ZC<172>:O ZC<171>:O ZC<170>:O 
*.PININFO ZC<169>:O ZC<168>:O ZC<167>:O ZC<166>:O ZC<165>:O ZC<164>:O 
*.PININFO ZC<163>:O ZC<162>:O ZC<161>:O ZC<160>:O ZC<159>:O ZC<158>:O 
*.PININFO ZC<157>:O ZC<156>:O ZC<155>:O ZC<154>:O ZC<153>:O ZC<152>:O 
*.PININFO ZC<151>:O ZC<150>:O ZC<149>:O ZC<148>:O ZC<147>:O ZC<146>:O 
*.PININFO ZC<145>:O ZC<144>:O ZC<143>:O ZC<142>:O ZC<141>:O ZC<140>:O 
*.PININFO ZC<139>:O ZC<138>:O ZC<137>:O ZC<136>:O ZC<135>:O ZC<134>:O 
*.PININFO ZC<133>:O ZC<132>:O ZC<131>:O ZC<130>:O ZC<129>:O ZC<128>:O 
*.PININFO ZC<127>:O ZC<126>:O ZC<125>:O ZC<124>:O ZC<123>:O ZC<122>:O 
*.PININFO ZC<121>:O ZC<120>:O ZC<119>:O ZC<118>:O ZC<117>:O ZC<116>:O 
*.PININFO ZC<115>:O ZC<114>:O ZC<113>:O ZC<112>:O ZC<111>:O ZC<110>:O 
*.PININFO ZC<109>:O ZC<108>:O ZC<107>:O ZC<106>:O ZC<105>:O ZC<104>:O 
*.PININFO ZC<103>:O ZC<102>:O ZC<101>:O ZC<100>:O ZC<99>:O ZC<98>:O ZC<97>:O 
*.PININFO ZC<96>:O ZC<95>:O ZC<94>:O ZC<93>:O ZC<92>:O ZC<91>:O ZC<90>:O 
*.PININFO ZC<89>:O ZC<88>:O ZC<87>:O ZC<86>:O ZC<85>:O ZC<84>:O ZC<83>:O 
*.PININFO ZC<82>:O ZC<81>:O ZC<80>:O ZC<79>:O ZC<78>:O ZC<77>:O ZC<76>:O 
*.PININFO ZC<75>:O ZC<74>:O ZC<73>:O ZC<72>:O ZC<71>:O ZC<70>:O ZC<69>:O 
*.PININFO ZC<68>:O ZC<67>:O ZC<66>:O ZC<65>:O ZC<64>:O ZC<63>:O ZC<62>:O 
*.PININFO ZC<61>:O ZC<60>:O ZC<59>:O ZC<58>:O ZC<57>:O ZC<56>:O ZC<55>:O 
*.PININFO ZC<54>:O ZC<53>:O ZC<52>:O ZC<51>:O ZC<50>:O ZC<49>:O ZC<48>:O 
*.PININFO ZC<47>:O ZC<46>:O ZC<45>:O ZC<44>:O ZC<43>:O ZC<42>:O ZC<41>:O 
*.PININFO ZC<40>:O ZC<39>:O ZC<38>:O ZC<37>:O ZC<36>:O ZC<35>:O ZC<34>:O 
*.PININFO ZC<33>:O ZC<32>:O ZC<31>:O ZC<30>:O ZC<29>:O ZC<28>:O ZC<27>:O 
*.PININFO ZC<26>:O ZC<25>:O ZC<24>:O ZC<23>:O ZC<22>:O ZC<21>:O ZC<20>:O 
*.PININFO ZC<19>:O ZC<18>:O ZC<17>:O ZC<16>:O ZC<15>:O ZC<14>:O ZC<13>:O 
*.PININFO ZC<12>:O ZC<11>:O ZC<10>:O ZC<9>:O ZC<8>:O ZC<7>:O ZC<6>:O ZC<5>:O 
*.PININFO ZC<4>:O ZC<3>:O ZC<2>:O ZC<1>:O ZC<0>:O VDD:B VSS:B
Xgenblk1[0].B_preserveA IA<0> VDD VSS ZA<0> / CKBD8
Xgenblk1[0].B_preserveB IB<0> VDD VSS ZB<0> / CKBD8
Xgenblk1[0].B_preserveC IC<0> VDD VSS ZC<0> / CKBD8
Xgenblk1[1].B_preserveA IA<1> VDD VSS ZA<1> / CKBD8
Xgenblk1[1].B_preserveB IB<1> VDD VSS ZB<1> / CKBD8
Xgenblk1[1].B_preserveC IC<1> VDD VSS ZC<1> / CKBD8
Xgenblk1[2].B_preserveA IA<2> VDD VSS ZA<2> / CKBD8
Xgenblk1[2].B_preserveB IB<2> VDD VSS ZB<2> / CKBD8
Xgenblk1[2].B_preserveC IC<2> VDD VSS ZC<2> / CKBD8
Xgenblk1[3].B_preserveA IA<3> VDD VSS ZA<3> / CKBD8
Xgenblk1[3].B_preserveB IB<3> VDD VSS ZB<3> / CKBD8
Xgenblk1[3].B_preserveC IC<3> VDD VSS ZC<3> / CKBD8
Xgenblk1[4].B_preserveA IA<4> VDD VSS ZA<4> / CKBD8
Xgenblk1[4].B_preserveB IB<4> VDD VSS ZB<4> / CKBD8
Xgenblk1[4].B_preserveC IC<4> VDD VSS ZC<4> / CKBD8
Xgenblk1[5].B_preserveA IA<5> VDD VSS ZA<5> / CKBD8
Xgenblk1[5].B_preserveB IB<5> VDD VSS ZB<5> / CKBD8
Xgenblk1[5].B_preserveC IC<5> VDD VSS ZC<5> / CKBD8
Xgenblk1[6].B_preserveA IA<6> VDD VSS ZA<6> / CKBD8
Xgenblk1[6].B_preserveB IB<6> VDD VSS ZB<6> / CKBD8
Xgenblk1[6].B_preserveC IC<6> VDD VSS ZC<6> / CKBD8
Xgenblk1[7].B_preserveA IA<7> VDD VSS ZA<7> / CKBD8
Xgenblk1[7].B_preserveB IB<7> VDD VSS ZB<7> / CKBD8
Xgenblk1[7].B_preserveC IC<7> VDD VSS ZC<7> / CKBD8
Xgenblk1[8].B_preserveA IA<8> VDD VSS ZA<8> / CKBD8
Xgenblk1[8].B_preserveB IB<8> VDD VSS ZB<8> / CKBD8
Xgenblk1[8].B_preserveC IC<8> VDD VSS ZC<8> / CKBD8
Xgenblk1[9].B_preserveA IA<9> VDD VSS ZA<9> / CKBD8
Xgenblk1[9].B_preserveB IB<9> VDD VSS ZB<9> / CKBD8
Xgenblk1[9].B_preserveC IC<9> VDD VSS ZC<9> / CKBD8
Xgenblk1[10].B_preserveA IA<10> VDD VSS ZA<10> / CKBD8
Xgenblk1[10].B_preserveB IB<10> VDD VSS ZB<10> / CKBD8
Xgenblk1[10].B_preserveC IC<10> VDD VSS ZC<10> / CKBD8
Xgenblk1[11].B_preserveA IA<11> VDD VSS ZA<11> / CKBD8
Xgenblk1[11].B_preserveB IB<11> VDD VSS ZB<11> / CKBD8
Xgenblk1[11].B_preserveC IC<11> VDD VSS ZC<11> / CKBD8
Xgenblk1[12].B_preserveA IA<12> VDD VSS ZA<12> / CKBD8
Xgenblk1[12].B_preserveB IB<12> VDD VSS ZB<12> / CKBD8
Xgenblk1[12].B_preserveC IC<12> VDD VSS ZC<12> / CKBD8
Xgenblk1[13].B_preserveA IA<13> VDD VSS ZA<13> / CKBD8
Xgenblk1[13].B_preserveB IB<13> VDD VSS ZB<13> / CKBD8
Xgenblk1[13].B_preserveC IC<13> VDD VSS ZC<13> / CKBD8
Xgenblk1[14].B_preserveA IA<14> VDD VSS ZA<14> / CKBD8
Xgenblk1[14].B_preserveB IB<14> VDD VSS ZB<14> / CKBD8
Xgenblk1[14].B_preserveC IC<14> VDD VSS ZC<14> / CKBD8
Xgenblk1[15].B_preserveA IA<15> VDD VSS ZA<15> / CKBD8
Xgenblk1[15].B_preserveB IB<15> VDD VSS ZB<15> / CKBD8
Xgenblk1[15].B_preserveC IC<15> VDD VSS ZC<15> / CKBD8
Xgenblk1[16].B_preserveA IA<16> VDD VSS ZA<16> / CKBD8
Xgenblk1[16].B_preserveB IB<16> VDD VSS ZB<16> / CKBD8
Xgenblk1[16].B_preserveC IC<16> VDD VSS ZC<16> / CKBD8
Xgenblk1[17].B_preserveA IA<17> VDD VSS ZA<17> / CKBD8
Xgenblk1[17].B_preserveB IB<17> VDD VSS ZB<17> / CKBD8
Xgenblk1[17].B_preserveC IC<17> VDD VSS ZC<17> / CKBD8
Xgenblk1[18].B_preserveA IA<18> VDD VSS ZA<18> / CKBD8
Xgenblk1[18].B_preserveB IB<18> VDD VSS ZB<18> / CKBD8
Xgenblk1[18].B_preserveC IC<18> VDD VSS ZC<18> / CKBD8
Xgenblk1[19].B_preserveA IA<19> VDD VSS ZA<19> / CKBD8
Xgenblk1[19].B_preserveB IB<19> VDD VSS ZB<19> / CKBD8
Xgenblk1[19].B_preserveC IC<19> VDD VSS ZC<19> / CKBD8
Xgenblk1[20].B_preserveA IA<20> VDD VSS ZA<20> / CKBD8
Xgenblk1[20].B_preserveB IB<20> VDD VSS ZB<20> / CKBD8
Xgenblk1[20].B_preserveC IC<20> VDD VSS ZC<20> / CKBD8
Xgenblk1[21].B_preserveA IA<21> VDD VSS ZA<21> / CKBD8
Xgenblk1[21].B_preserveB IB<21> VDD VSS ZB<21> / CKBD8
Xgenblk1[21].B_preserveC IC<21> VDD VSS ZC<21> / CKBD8
Xgenblk1[22].B_preserveA IA<22> VDD VSS ZA<22> / CKBD8
Xgenblk1[22].B_preserveB IB<22> VDD VSS ZB<22> / CKBD8
Xgenblk1[22].B_preserveC IC<22> VDD VSS ZC<22> / CKBD8
Xgenblk1[23].B_preserveA IA<23> VDD VSS ZA<23> / CKBD8
Xgenblk1[23].B_preserveB IB<23> VDD VSS ZB<23> / CKBD8
Xgenblk1[23].B_preserveC IC<23> VDD VSS ZC<23> / CKBD8
Xgenblk1[24].B_preserveA IA<24> VDD VSS ZA<24> / CKBD8
Xgenblk1[24].B_preserveB IB<24> VDD VSS ZB<24> / CKBD8
Xgenblk1[24].B_preserveC IC<24> VDD VSS ZC<24> / CKBD8
Xgenblk1[25].B_preserveA IA<25> VDD VSS ZA<25> / CKBD8
Xgenblk1[25].B_preserveB IB<25> VDD VSS ZB<25> / CKBD8
Xgenblk1[25].B_preserveC IC<25> VDD VSS ZC<25> / CKBD8
Xgenblk1[26].B_preserveA IA<26> VDD VSS ZA<26> / CKBD8
Xgenblk1[26].B_preserveB IB<26> VDD VSS ZB<26> / CKBD8
Xgenblk1[26].B_preserveC IC<26> VDD VSS ZC<26> / CKBD8
Xgenblk1[27].B_preserveA IA<27> VDD VSS ZA<27> / CKBD8
Xgenblk1[27].B_preserveB IB<27> VDD VSS ZB<27> / CKBD8
Xgenblk1[27].B_preserveC IC<27> VDD VSS ZC<27> / CKBD8
Xgenblk1[28].B_preserveA IA<28> VDD VSS ZA<28> / CKBD8
Xgenblk1[28].B_preserveB IB<28> VDD VSS ZB<28> / CKBD8
Xgenblk1[28].B_preserveC IC<28> VDD VSS ZC<28> / CKBD8
Xgenblk1[29].B_preserveA IA<29> VDD VSS ZA<29> / CKBD8
Xgenblk1[29].B_preserveB IB<29> VDD VSS ZB<29> / CKBD8
Xgenblk1[29].B_preserveC IC<29> VDD VSS ZC<29> / CKBD8
Xgenblk1[30].B_preserveA IA<30> VDD VSS ZA<30> / CKBD8
Xgenblk1[30].B_preserveB IB<30> VDD VSS ZB<30> / CKBD8
Xgenblk1[30].B_preserveC IC<30> VDD VSS ZC<30> / CKBD8
Xgenblk1[31].B_preserveA IA<31> VDD VSS ZA<31> / CKBD8
Xgenblk1[31].B_preserveB IB<31> VDD VSS ZB<31> / CKBD8
Xgenblk1[31].B_preserveC IC<31> VDD VSS ZC<31> / CKBD8
Xgenblk1[32].B_preserveA IA<32> VDD VSS ZA<32> / CKBD8
Xgenblk1[32].B_preserveB IB<32> VDD VSS ZB<32> / CKBD8
Xgenblk1[32].B_preserveC IC<32> VDD VSS ZC<32> / CKBD8
Xgenblk1[33].B_preserveA IA<33> VDD VSS ZA<33> / CKBD8
Xgenblk1[33].B_preserveB IB<33> VDD VSS ZB<33> / CKBD8
Xgenblk1[33].B_preserveC IC<33> VDD VSS ZC<33> / CKBD8
Xgenblk1[34].B_preserveA IA<34> VDD VSS ZA<34> / CKBD8
Xgenblk1[34].B_preserveB IB<34> VDD VSS ZB<34> / CKBD8
Xgenblk1[34].B_preserveC IC<34> VDD VSS ZC<34> / CKBD8
Xgenblk1[35].B_preserveA IA<35> VDD VSS ZA<35> / CKBD8
Xgenblk1[35].B_preserveB IB<35> VDD VSS ZB<35> / CKBD8
Xgenblk1[35].B_preserveC IC<35> VDD VSS ZC<35> / CKBD8
Xgenblk1[36].B_preserveA IA<36> VDD VSS ZA<36> / CKBD8
Xgenblk1[36].B_preserveB IB<36> VDD VSS ZB<36> / CKBD8
Xgenblk1[36].B_preserveC IC<36> VDD VSS ZC<36> / CKBD8
Xgenblk1[37].B_preserveA IA<37> VDD VSS ZA<37> / CKBD8
Xgenblk1[37].B_preserveB IB<37> VDD VSS ZB<37> / CKBD8
Xgenblk1[37].B_preserveC IC<37> VDD VSS ZC<37> / CKBD8
Xgenblk1[38].B_preserveA IA<38> VDD VSS ZA<38> / CKBD8
Xgenblk1[38].B_preserveB IB<38> VDD VSS ZB<38> / CKBD8
Xgenblk1[38].B_preserveC IC<38> VDD VSS ZC<38> / CKBD8
Xgenblk1[39].B_preserveA IA<39> VDD VSS ZA<39> / CKBD8
Xgenblk1[39].B_preserveB IB<39> VDD VSS ZB<39> / CKBD8
Xgenblk1[39].B_preserveC IC<39> VDD VSS ZC<39> / CKBD8
Xgenblk1[40].B_preserveA IA<40> VDD VSS ZA<40> / CKBD8
Xgenblk1[40].B_preserveB IB<40> VDD VSS ZB<40> / CKBD8
Xgenblk1[40].B_preserveC IC<40> VDD VSS ZC<40> / CKBD8
Xgenblk1[41].B_preserveA IA<41> VDD VSS ZA<41> / CKBD8
Xgenblk1[41].B_preserveB IB<41> VDD VSS ZB<41> / CKBD8
Xgenblk1[41].B_preserveC IC<41> VDD VSS ZC<41> / CKBD8
Xgenblk1[42].B_preserveA IA<42> VDD VSS ZA<42> / CKBD8
Xgenblk1[42].B_preserveB IB<42> VDD VSS ZB<42> / CKBD8
Xgenblk1[42].B_preserveC IC<42> VDD VSS ZC<42> / CKBD8
Xgenblk1[43].B_preserveA IA<43> VDD VSS ZA<43> / CKBD8
Xgenblk1[43].B_preserveB IB<43> VDD VSS ZB<43> / CKBD8
Xgenblk1[43].B_preserveC IC<43> VDD VSS ZC<43> / CKBD8
Xgenblk1[44].B_preserveA IA<44> VDD VSS ZA<44> / CKBD8
Xgenblk1[44].B_preserveB IB<44> VDD VSS ZB<44> / CKBD8
Xgenblk1[44].B_preserveC IC<44> VDD VSS ZC<44> / CKBD8
Xgenblk1[45].B_preserveA IA<45> VDD VSS ZA<45> / CKBD8
Xgenblk1[45].B_preserveB IB<45> VDD VSS ZB<45> / CKBD8
Xgenblk1[45].B_preserveC IC<45> VDD VSS ZC<45> / CKBD8
Xgenblk1[46].B_preserveA IA<46> VDD VSS ZA<46> / CKBD8
Xgenblk1[46].B_preserveB IB<46> VDD VSS ZB<46> / CKBD8
Xgenblk1[46].B_preserveC IC<46> VDD VSS ZC<46> / CKBD8
Xgenblk1[47].B_preserveA IA<47> VDD VSS ZA<47> / CKBD8
Xgenblk1[47].B_preserveB IB<47> VDD VSS ZB<47> / CKBD8
Xgenblk1[47].B_preserveC IC<47> VDD VSS ZC<47> / CKBD8
Xgenblk1[48].B_preserveA IA<48> VDD VSS ZA<48> / CKBD8
Xgenblk1[48].B_preserveB IB<48> VDD VSS ZB<48> / CKBD8
Xgenblk1[48].B_preserveC IC<48> VDD VSS ZC<48> / CKBD8
Xgenblk1[49].B_preserveA IA<49> VDD VSS ZA<49> / CKBD8
Xgenblk1[49].B_preserveB IB<49> VDD VSS ZB<49> / CKBD8
Xgenblk1[49].B_preserveC IC<49> VDD VSS ZC<49> / CKBD8
Xgenblk1[50].B_preserveA IA<50> VDD VSS ZA<50> / CKBD8
Xgenblk1[50].B_preserveB IB<50> VDD VSS ZB<50> / CKBD8
Xgenblk1[50].B_preserveC IC<50> VDD VSS ZC<50> / CKBD8
Xgenblk1[51].B_preserveA IA<51> VDD VSS ZA<51> / CKBD8
Xgenblk1[51].B_preserveB IB<51> VDD VSS ZB<51> / CKBD8
Xgenblk1[51].B_preserveC IC<51> VDD VSS ZC<51> / CKBD8
Xgenblk1[52].B_preserveA IA<52> VDD VSS ZA<52> / CKBD8
Xgenblk1[52].B_preserveB IB<52> VDD VSS ZB<52> / CKBD8
Xgenblk1[52].B_preserveC IC<52> VDD VSS ZC<52> / CKBD8
Xgenblk1[53].B_preserveA IA<53> VDD VSS ZA<53> / CKBD8
Xgenblk1[53].B_preserveB IB<53> VDD VSS ZB<53> / CKBD8
Xgenblk1[53].B_preserveC IC<53> VDD VSS ZC<53> / CKBD8
Xgenblk1[54].B_preserveA IA<54> VDD VSS ZA<54> / CKBD8
Xgenblk1[54].B_preserveB IB<54> VDD VSS ZB<54> / CKBD8
Xgenblk1[54].B_preserveC IC<54> VDD VSS ZC<54> / CKBD8
Xgenblk1[55].B_preserveA IA<55> VDD VSS ZA<55> / CKBD8
Xgenblk1[55].B_preserveB IB<55> VDD VSS ZB<55> / CKBD8
Xgenblk1[55].B_preserveC IC<55> VDD VSS ZC<55> / CKBD8
Xgenblk1[56].B_preserveA IA<56> VDD VSS ZA<56> / CKBD8
Xgenblk1[56].B_preserveB IB<56> VDD VSS ZB<56> / CKBD8
Xgenblk1[56].B_preserveC IC<56> VDD VSS ZC<56> / CKBD8
Xgenblk1[57].B_preserveA IA<57> VDD VSS ZA<57> / CKBD8
Xgenblk1[57].B_preserveB IB<57> VDD VSS ZB<57> / CKBD8
Xgenblk1[57].B_preserveC IC<57> VDD VSS ZC<57> / CKBD8
Xgenblk1[58].B_preserveA IA<58> VDD VSS ZA<58> / CKBD8
Xgenblk1[58].B_preserveB IB<58> VDD VSS ZB<58> / CKBD8
Xgenblk1[58].B_preserveC IC<58> VDD VSS ZC<58> / CKBD8
Xgenblk1[59].B_preserveA IA<59> VDD VSS ZA<59> / CKBD8
Xgenblk1[59].B_preserveB IB<59> VDD VSS ZB<59> / CKBD8
Xgenblk1[59].B_preserveC IC<59> VDD VSS ZC<59> / CKBD8
Xgenblk1[60].B_preserveA IA<60> VDD VSS ZA<60> / CKBD8
Xgenblk1[60].B_preserveB IB<60> VDD VSS ZB<60> / CKBD8
Xgenblk1[60].B_preserveC IC<60> VDD VSS ZC<60> / CKBD8
Xgenblk1[61].B_preserveA IA<61> VDD VSS ZA<61> / CKBD8
Xgenblk1[61].B_preserveB IB<61> VDD VSS ZB<61> / CKBD8
Xgenblk1[61].B_preserveC IC<61> VDD VSS ZC<61> / CKBD8
Xgenblk1[62].B_preserveA IA<62> VDD VSS ZA<62> / CKBD8
Xgenblk1[62].B_preserveB IB<62> VDD VSS ZB<62> / CKBD8
Xgenblk1[62].B_preserveC IC<62> VDD VSS ZC<62> / CKBD8
Xgenblk1[63].B_preserveA IA<63> VDD VSS ZA<63> / CKBD8
Xgenblk1[63].B_preserveB IB<63> VDD VSS ZB<63> / CKBD8
Xgenblk1[63].B_preserveC IC<63> VDD VSS ZC<63> / CKBD8
Xgenblk1[64].B_preserveA IA<64> VDD VSS ZA<64> / CKBD8
Xgenblk1[64].B_preserveB IB<64> VDD VSS ZB<64> / CKBD8
Xgenblk1[64].B_preserveC IC<64> VDD VSS ZC<64> / CKBD8
Xgenblk1[65].B_preserveA IA<65> VDD VSS ZA<65> / CKBD8
Xgenblk1[65].B_preserveB IB<65> VDD VSS ZB<65> / CKBD8
Xgenblk1[65].B_preserveC IC<65> VDD VSS ZC<65> / CKBD8
Xgenblk1[66].B_preserveA IA<66> VDD VSS ZA<66> / CKBD8
Xgenblk1[66].B_preserveB IB<66> VDD VSS ZB<66> / CKBD8
Xgenblk1[66].B_preserveC IC<66> VDD VSS ZC<66> / CKBD8
Xgenblk1[67].B_preserveA IA<67> VDD VSS ZA<67> / CKBD8
Xgenblk1[67].B_preserveB IB<67> VDD VSS ZB<67> / CKBD8
Xgenblk1[67].B_preserveC IC<67> VDD VSS ZC<67> / CKBD8
Xgenblk1[68].B_preserveA IA<68> VDD VSS ZA<68> / CKBD8
Xgenblk1[68].B_preserveB IB<68> VDD VSS ZB<68> / CKBD8
Xgenblk1[68].B_preserveC IC<68> VDD VSS ZC<68> / CKBD8
Xgenblk1[69].B_preserveA IA<69> VDD VSS ZA<69> / CKBD8
Xgenblk1[69].B_preserveB IB<69> VDD VSS ZB<69> / CKBD8
Xgenblk1[69].B_preserveC IC<69> VDD VSS ZC<69> / CKBD8
Xgenblk1[70].B_preserveA IA<70> VDD VSS ZA<70> / CKBD8
Xgenblk1[70].B_preserveB IB<70> VDD VSS ZB<70> / CKBD8
Xgenblk1[70].B_preserveC IC<70> VDD VSS ZC<70> / CKBD8
Xgenblk1[71].B_preserveA IA<71> VDD VSS ZA<71> / CKBD8
Xgenblk1[71].B_preserveB IB<71> VDD VSS ZB<71> / CKBD8
Xgenblk1[71].B_preserveC IC<71> VDD VSS ZC<71> / CKBD8
Xgenblk1[72].B_preserveA IA<72> VDD VSS ZA<72> / CKBD8
Xgenblk1[72].B_preserveB IB<72> VDD VSS ZB<72> / CKBD8
Xgenblk1[72].B_preserveC IC<72> VDD VSS ZC<72> / CKBD8
Xgenblk1[73].B_preserveA IA<73> VDD VSS ZA<73> / CKBD8
Xgenblk1[73].B_preserveB IB<73> VDD VSS ZB<73> / CKBD8
Xgenblk1[73].B_preserveC IC<73> VDD VSS ZC<73> / CKBD8
Xgenblk1[74].B_preserveA IA<74> VDD VSS ZA<74> / CKBD8
Xgenblk1[74].B_preserveB IB<74> VDD VSS ZB<74> / CKBD8
Xgenblk1[74].B_preserveC IC<74> VDD VSS ZC<74> / CKBD8
Xgenblk1[75].B_preserveA IA<75> VDD VSS ZA<75> / CKBD8
Xgenblk1[75].B_preserveB IB<75> VDD VSS ZB<75> / CKBD8
Xgenblk1[75].B_preserveC IC<75> VDD VSS ZC<75> / CKBD8
Xgenblk1[76].B_preserveA IA<76> VDD VSS ZA<76> / CKBD8
Xgenblk1[76].B_preserveB IB<76> VDD VSS ZB<76> / CKBD8
Xgenblk1[76].B_preserveC IC<76> VDD VSS ZC<76> / CKBD8
Xgenblk1[77].B_preserveA IA<77> VDD VSS ZA<77> / CKBD8
Xgenblk1[77].B_preserveB IB<77> VDD VSS ZB<77> / CKBD8
Xgenblk1[77].B_preserveC IC<77> VDD VSS ZC<77> / CKBD8
Xgenblk1[78].B_preserveA IA<78> VDD VSS ZA<78> / CKBD8
Xgenblk1[78].B_preserveB IB<78> VDD VSS ZB<78> / CKBD8
Xgenblk1[78].B_preserveC IC<78> VDD VSS ZC<78> / CKBD8
Xgenblk1[79].B_preserveA IA<79> VDD VSS ZA<79> / CKBD8
Xgenblk1[79].B_preserveB IB<79> VDD VSS ZB<79> / CKBD8
Xgenblk1[79].B_preserveC IC<79> VDD VSS ZC<79> / CKBD8
Xgenblk1[80].B_preserveA IA<80> VDD VSS ZA<80> / CKBD8
Xgenblk1[80].B_preserveB IB<80> VDD VSS ZB<80> / CKBD8
Xgenblk1[80].B_preserveC IC<80> VDD VSS ZC<80> / CKBD8
Xgenblk1[81].B_preserveA IA<81> VDD VSS ZA<81> / CKBD8
Xgenblk1[81].B_preserveB IB<81> VDD VSS ZB<81> / CKBD8
Xgenblk1[81].B_preserveC IC<81> VDD VSS ZC<81> / CKBD8
Xgenblk1[82].B_preserveA IA<82> VDD VSS ZA<82> / CKBD8
Xgenblk1[82].B_preserveB IB<82> VDD VSS ZB<82> / CKBD8
Xgenblk1[82].B_preserveC IC<82> VDD VSS ZC<82> / CKBD8
Xgenblk1[83].B_preserveA IA<83> VDD VSS ZA<83> / CKBD8
Xgenblk1[83].B_preserveB IB<83> VDD VSS ZB<83> / CKBD8
Xgenblk1[83].B_preserveC IC<83> VDD VSS ZC<83> / CKBD8
Xgenblk1[84].B_preserveA IA<84> VDD VSS ZA<84> / CKBD8
Xgenblk1[84].B_preserveB IB<84> VDD VSS ZB<84> / CKBD8
Xgenblk1[84].B_preserveC IC<84> VDD VSS ZC<84> / CKBD8
Xgenblk1[85].B_preserveA IA<85> VDD VSS ZA<85> / CKBD8
Xgenblk1[85].B_preserveB IB<85> VDD VSS ZB<85> / CKBD8
Xgenblk1[85].B_preserveC IC<85> VDD VSS ZC<85> / CKBD8
Xgenblk1[86].B_preserveA IA<86> VDD VSS ZA<86> / CKBD8
Xgenblk1[86].B_preserveB IB<86> VDD VSS ZB<86> / CKBD8
Xgenblk1[86].B_preserveC IC<86> VDD VSS ZC<86> / CKBD8
Xgenblk1[87].B_preserveA IA<87> VDD VSS ZA<87> / CKBD8
Xgenblk1[87].B_preserveB IB<87> VDD VSS ZB<87> / CKBD8
Xgenblk1[87].B_preserveC IC<87> VDD VSS ZC<87> / CKBD8
Xgenblk1[88].B_preserveA IA<88> VDD VSS ZA<88> / CKBD8
Xgenblk1[88].B_preserveB IB<88> VDD VSS ZB<88> / CKBD8
Xgenblk1[88].B_preserveC IC<88> VDD VSS ZC<88> / CKBD8
Xgenblk1[89].B_preserveA IA<89> VDD VSS ZA<89> / CKBD8
Xgenblk1[89].B_preserveB IB<89> VDD VSS ZB<89> / CKBD8
Xgenblk1[89].B_preserveC IC<89> VDD VSS ZC<89> / CKBD8
Xgenblk1[90].B_preserveA IA<90> VDD VSS ZA<90> / CKBD8
Xgenblk1[90].B_preserveB IB<90> VDD VSS ZB<90> / CKBD8
Xgenblk1[90].B_preserveC IC<90> VDD VSS ZC<90> / CKBD8
Xgenblk1[91].B_preserveA IA<91> VDD VSS ZA<91> / CKBD8
Xgenblk1[91].B_preserveB IB<91> VDD VSS ZB<91> / CKBD8
Xgenblk1[91].B_preserveC IC<91> VDD VSS ZC<91> / CKBD8
Xgenblk1[92].B_preserveA IA<92> VDD VSS ZA<92> / CKBD8
Xgenblk1[92].B_preserveB IB<92> VDD VSS ZB<92> / CKBD8
Xgenblk1[92].B_preserveC IC<92> VDD VSS ZC<92> / CKBD8
Xgenblk1[93].B_preserveA IA<93> VDD VSS ZA<93> / CKBD8
Xgenblk1[93].B_preserveB IB<93> VDD VSS ZB<93> / CKBD8
Xgenblk1[93].B_preserveC IC<93> VDD VSS ZC<93> / CKBD8
Xgenblk1[94].B_preserveA IA<94> VDD VSS ZA<94> / CKBD8
Xgenblk1[94].B_preserveB IB<94> VDD VSS ZB<94> / CKBD8
Xgenblk1[94].B_preserveC IC<94> VDD VSS ZC<94> / CKBD8
Xgenblk1[95].B_preserveA IA<95> VDD VSS ZA<95> / CKBD8
Xgenblk1[95].B_preserveB IB<95> VDD VSS ZB<95> / CKBD8
Xgenblk1[95].B_preserveC IC<95> VDD VSS ZC<95> / CKBD8
Xgenblk1[96].B_preserveA IA<96> VDD VSS ZA<96> / CKBD8
Xgenblk1[96].B_preserveB IB<96> VDD VSS ZB<96> / CKBD8
Xgenblk1[96].B_preserveC IC<96> VDD VSS ZC<96> / CKBD8
Xgenblk1[97].B_preserveA IA<97> VDD VSS ZA<97> / CKBD8
Xgenblk1[97].B_preserveB IB<97> VDD VSS ZB<97> / CKBD8
Xgenblk1[97].B_preserveC IC<97> VDD VSS ZC<97> / CKBD8
Xgenblk1[98].B_preserveA IA<98> VDD VSS ZA<98> / CKBD8
Xgenblk1[98].B_preserveB IB<98> VDD VSS ZB<98> / CKBD8
Xgenblk1[98].B_preserveC IC<98> VDD VSS ZC<98> / CKBD8
Xgenblk1[99].B_preserveA IA<99> VDD VSS ZA<99> / CKBD8
Xgenblk1[99].B_preserveB IB<99> VDD VSS ZB<99> / CKBD8
Xgenblk1[99].B_preserveC IC<99> VDD VSS ZC<99> / CKBD8
Xgenblk1[100].B_preserveA IA<100> VDD VSS ZA<100> / CKBD8
Xgenblk1[100].B_preserveB IB<100> VDD VSS ZB<100> / CKBD8
Xgenblk1[100].B_preserveC IC<100> VDD VSS ZC<100> / CKBD8
Xgenblk1[101].B_preserveA IA<101> VDD VSS ZA<101> / CKBD8
Xgenblk1[101].B_preserveB IB<101> VDD VSS ZB<101> / CKBD8
Xgenblk1[101].B_preserveC IC<101> VDD VSS ZC<101> / CKBD8
Xgenblk1[102].B_preserveA IA<102> VDD VSS ZA<102> / CKBD8
Xgenblk1[102].B_preserveB IB<102> VDD VSS ZB<102> / CKBD8
Xgenblk1[102].B_preserveC IC<102> VDD VSS ZC<102> / CKBD8
Xgenblk1[103].B_preserveA IA<103> VDD VSS ZA<103> / CKBD8
Xgenblk1[103].B_preserveB IB<103> VDD VSS ZB<103> / CKBD8
Xgenblk1[103].B_preserveC IC<103> VDD VSS ZC<103> / CKBD8
Xgenblk1[104].B_preserveA IA<104> VDD VSS ZA<104> / CKBD8
Xgenblk1[104].B_preserveB IB<104> VDD VSS ZB<104> / CKBD8
Xgenblk1[104].B_preserveC IC<104> VDD VSS ZC<104> / CKBD8
Xgenblk1[105].B_preserveA IA<105> VDD VSS ZA<105> / CKBD8
Xgenblk1[105].B_preserveB IB<105> VDD VSS ZB<105> / CKBD8
Xgenblk1[105].B_preserveC IC<105> VDD VSS ZC<105> / CKBD8
Xgenblk1[106].B_preserveA IA<106> VDD VSS ZA<106> / CKBD8
Xgenblk1[106].B_preserveB IB<106> VDD VSS ZB<106> / CKBD8
Xgenblk1[106].B_preserveC IC<106> VDD VSS ZC<106> / CKBD8
Xgenblk1[107].B_preserveA IA<107> VDD VSS ZA<107> / CKBD8
Xgenblk1[107].B_preserveB IB<107> VDD VSS ZB<107> / CKBD8
Xgenblk1[107].B_preserveC IC<107> VDD VSS ZC<107> / CKBD8
Xgenblk1[108].B_preserveA IA<108> VDD VSS ZA<108> / CKBD8
Xgenblk1[108].B_preserveB IB<108> VDD VSS ZB<108> / CKBD8
Xgenblk1[108].B_preserveC IC<108> VDD VSS ZC<108> / CKBD8
Xgenblk1[109].B_preserveA IA<109> VDD VSS ZA<109> / CKBD8
Xgenblk1[109].B_preserveB IB<109> VDD VSS ZB<109> / CKBD8
Xgenblk1[109].B_preserveC IC<109> VDD VSS ZC<109> / CKBD8
Xgenblk1[110].B_preserveA IA<110> VDD VSS ZA<110> / CKBD8
Xgenblk1[110].B_preserveB IB<110> VDD VSS ZB<110> / CKBD8
Xgenblk1[110].B_preserveC IC<110> VDD VSS ZC<110> / CKBD8
Xgenblk1[111].B_preserveA IA<111> VDD VSS ZA<111> / CKBD8
Xgenblk1[111].B_preserveB IB<111> VDD VSS ZB<111> / CKBD8
Xgenblk1[111].B_preserveC IC<111> VDD VSS ZC<111> / CKBD8
Xgenblk1[112].B_preserveA IA<112> VDD VSS ZA<112> / CKBD8
Xgenblk1[112].B_preserveB IB<112> VDD VSS ZB<112> / CKBD8
Xgenblk1[112].B_preserveC IC<112> VDD VSS ZC<112> / CKBD8
Xgenblk1[113].B_preserveA IA<113> VDD VSS ZA<113> / CKBD8
Xgenblk1[113].B_preserveB IB<113> VDD VSS ZB<113> / CKBD8
Xgenblk1[113].B_preserveC IC<113> VDD VSS ZC<113> / CKBD8
Xgenblk1[114].B_preserveA IA<114> VDD VSS ZA<114> / CKBD8
Xgenblk1[114].B_preserveB IB<114> VDD VSS ZB<114> / CKBD8
Xgenblk1[114].B_preserveC IC<114> VDD VSS ZC<114> / CKBD8
Xgenblk1[115].B_preserveA IA<115> VDD VSS ZA<115> / CKBD8
Xgenblk1[115].B_preserveB IB<115> VDD VSS ZB<115> / CKBD8
Xgenblk1[115].B_preserveC IC<115> VDD VSS ZC<115> / CKBD8
Xgenblk1[116].B_preserveA IA<116> VDD VSS ZA<116> / CKBD8
Xgenblk1[116].B_preserveB IB<116> VDD VSS ZB<116> / CKBD8
Xgenblk1[116].B_preserveC IC<116> VDD VSS ZC<116> / CKBD8
Xgenblk1[117].B_preserveA IA<117> VDD VSS ZA<117> / CKBD8
Xgenblk1[117].B_preserveB IB<117> VDD VSS ZB<117> / CKBD8
Xgenblk1[117].B_preserveC IC<117> VDD VSS ZC<117> / CKBD8
Xgenblk1[118].B_preserveA IA<118> VDD VSS ZA<118> / CKBD8
Xgenblk1[118].B_preserveB IB<118> VDD VSS ZB<118> / CKBD8
Xgenblk1[118].B_preserveC IC<118> VDD VSS ZC<118> / CKBD8
Xgenblk1[119].B_preserveA IA<119> VDD VSS ZA<119> / CKBD8
Xgenblk1[119].B_preserveB IB<119> VDD VSS ZB<119> / CKBD8
Xgenblk1[119].B_preserveC IC<119> VDD VSS ZC<119> / CKBD8
Xgenblk1[120].B_preserveA IA<120> VDD VSS ZA<120> / CKBD8
Xgenblk1[120].B_preserveB IB<120> VDD VSS ZB<120> / CKBD8
Xgenblk1[120].B_preserveC IC<120> VDD VSS ZC<120> / CKBD8
Xgenblk1[121].B_preserveA IA<121> VDD VSS ZA<121> / CKBD8
Xgenblk1[121].B_preserveB IB<121> VDD VSS ZB<121> / CKBD8
Xgenblk1[121].B_preserveC IC<121> VDD VSS ZC<121> / CKBD8
Xgenblk1[122].B_preserveA IA<122> VDD VSS ZA<122> / CKBD8
Xgenblk1[122].B_preserveB IB<122> VDD VSS ZB<122> / CKBD8
Xgenblk1[122].B_preserveC IC<122> VDD VSS ZC<122> / CKBD8
Xgenblk1[123].B_preserveA IA<123> VDD VSS ZA<123> / CKBD8
Xgenblk1[123].B_preserveB IB<123> VDD VSS ZB<123> / CKBD8
Xgenblk1[123].B_preserveC IC<123> VDD VSS ZC<123> / CKBD8
Xgenblk1[124].B_preserveA IA<124> VDD VSS ZA<124> / CKBD8
Xgenblk1[124].B_preserveB IB<124> VDD VSS ZB<124> / CKBD8
Xgenblk1[124].B_preserveC IC<124> VDD VSS ZC<124> / CKBD8
Xgenblk1[125].B_preserveA IA<125> VDD VSS ZA<125> / CKBD8
Xgenblk1[125].B_preserveB IB<125> VDD VSS ZB<125> / CKBD8
Xgenblk1[125].B_preserveC IC<125> VDD VSS ZC<125> / CKBD8
Xgenblk1[126].B_preserveA IA<126> VDD VSS ZA<126> / CKBD8
Xgenblk1[126].B_preserveB IB<126> VDD VSS ZB<126> / CKBD8
Xgenblk1[126].B_preserveC IC<126> VDD VSS ZC<126> / CKBD8
Xgenblk1[127].B_preserveA IA<127> VDD VSS ZA<127> / CKBD8
Xgenblk1[127].B_preserveB IB<127> VDD VSS ZB<127> / CKBD8
Xgenblk1[127].B_preserveC IC<127> VDD VSS ZC<127> / CKBD8
Xgenblk1[128].B_preserveA IA<128> VDD VSS ZA<128> / CKBD8
Xgenblk1[128].B_preserveB IB<128> VDD VSS ZB<128> / CKBD8
Xgenblk1[128].B_preserveC IC<128> VDD VSS ZC<128> / CKBD8
Xgenblk1[129].B_preserveA IA<129> VDD VSS ZA<129> / CKBD8
Xgenblk1[129].B_preserveB IB<129> VDD VSS ZB<129> / CKBD8
Xgenblk1[129].B_preserveC IC<129> VDD VSS ZC<129> / CKBD8
Xgenblk1[130].B_preserveA IA<130> VDD VSS ZA<130> / CKBD8
Xgenblk1[130].B_preserveB IB<130> VDD VSS ZB<130> / CKBD8
Xgenblk1[130].B_preserveC IC<130> VDD VSS ZC<130> / CKBD8
Xgenblk1[131].B_preserveA IA<131> VDD VSS ZA<131> / CKBD8
Xgenblk1[131].B_preserveB IB<131> VDD VSS ZB<131> / CKBD8
Xgenblk1[131].B_preserveC IC<131> VDD VSS ZC<131> / CKBD8
Xgenblk1[132].B_preserveA IA<132> VDD VSS ZA<132> / CKBD8
Xgenblk1[132].B_preserveB IB<132> VDD VSS ZB<132> / CKBD8
Xgenblk1[132].B_preserveC IC<132> VDD VSS ZC<132> / CKBD8
Xgenblk1[133].B_preserveA IA<133> VDD VSS ZA<133> / CKBD8
Xgenblk1[133].B_preserveB IB<133> VDD VSS ZB<133> / CKBD8
Xgenblk1[133].B_preserveC IC<133> VDD VSS ZC<133> / CKBD8
Xgenblk1[134].B_preserveA IA<134> VDD VSS ZA<134> / CKBD8
Xgenblk1[134].B_preserveB IB<134> VDD VSS ZB<134> / CKBD8
Xgenblk1[134].B_preserveC IC<134> VDD VSS ZC<134> / CKBD8
Xgenblk1[135].B_preserveA IA<135> VDD VSS ZA<135> / CKBD8
Xgenblk1[135].B_preserveB IB<135> VDD VSS ZB<135> / CKBD8
Xgenblk1[135].B_preserveC IC<135> VDD VSS ZC<135> / CKBD8
Xgenblk1[136].B_preserveA IA<136> VDD VSS ZA<136> / CKBD8
Xgenblk1[136].B_preserveB IB<136> VDD VSS ZB<136> / CKBD8
Xgenblk1[136].B_preserveC IC<136> VDD VSS ZC<136> / CKBD8
Xgenblk1[137].B_preserveA IA<137> VDD VSS ZA<137> / CKBD8
Xgenblk1[137].B_preserveB IB<137> VDD VSS ZB<137> / CKBD8
Xgenblk1[137].B_preserveC IC<137> VDD VSS ZC<137> / CKBD8
Xgenblk1[138].B_preserveA IA<138> VDD VSS ZA<138> / CKBD8
Xgenblk1[138].B_preserveB IB<138> VDD VSS ZB<138> / CKBD8
Xgenblk1[138].B_preserveC IC<138> VDD VSS ZC<138> / CKBD8
Xgenblk1[139].B_preserveA IA<139> VDD VSS ZA<139> / CKBD8
Xgenblk1[139].B_preserveB IB<139> VDD VSS ZB<139> / CKBD8
Xgenblk1[139].B_preserveC IC<139> VDD VSS ZC<139> / CKBD8
Xgenblk1[140].B_preserveA IA<140> VDD VSS ZA<140> / CKBD8
Xgenblk1[140].B_preserveB IB<140> VDD VSS ZB<140> / CKBD8
Xgenblk1[140].B_preserveC IC<140> VDD VSS ZC<140> / CKBD8
Xgenblk1[141].B_preserveA IA<141> VDD VSS ZA<141> / CKBD8
Xgenblk1[141].B_preserveB IB<141> VDD VSS ZB<141> / CKBD8
Xgenblk1[141].B_preserveC IC<141> VDD VSS ZC<141> / CKBD8
Xgenblk1[142].B_preserveA IA<142> VDD VSS ZA<142> / CKBD8
Xgenblk1[142].B_preserveB IB<142> VDD VSS ZB<142> / CKBD8
Xgenblk1[142].B_preserveC IC<142> VDD VSS ZC<142> / CKBD8
Xgenblk1[143].B_preserveA IA<143> VDD VSS ZA<143> / CKBD8
Xgenblk1[143].B_preserveB IB<143> VDD VSS ZB<143> / CKBD8
Xgenblk1[143].B_preserveC IC<143> VDD VSS ZC<143> / CKBD8
Xgenblk1[144].B_preserveA IA<144> VDD VSS ZA<144> / CKBD8
Xgenblk1[144].B_preserveB IB<144> VDD VSS ZB<144> / CKBD8
Xgenblk1[144].B_preserveC IC<144> VDD VSS ZC<144> / CKBD8
Xgenblk1[145].B_preserveA IA<145> VDD VSS ZA<145> / CKBD8
Xgenblk1[145].B_preserveB IB<145> VDD VSS ZB<145> / CKBD8
Xgenblk1[145].B_preserveC IC<145> VDD VSS ZC<145> / CKBD8
Xgenblk1[146].B_preserveA IA<146> VDD VSS ZA<146> / CKBD8
Xgenblk1[146].B_preserveB IB<146> VDD VSS ZB<146> / CKBD8
Xgenblk1[146].B_preserveC IC<146> VDD VSS ZC<146> / CKBD8
Xgenblk1[147].B_preserveA IA<147> VDD VSS ZA<147> / CKBD8
Xgenblk1[147].B_preserveB IB<147> VDD VSS ZB<147> / CKBD8
Xgenblk1[147].B_preserveC IC<147> VDD VSS ZC<147> / CKBD8
Xgenblk1[148].B_preserveA IA<148> VDD VSS ZA<148> / CKBD8
Xgenblk1[148].B_preserveB IB<148> VDD VSS ZB<148> / CKBD8
Xgenblk1[148].B_preserveC IC<148> VDD VSS ZC<148> / CKBD8
Xgenblk1[149].B_preserveA IA<149> VDD VSS ZA<149> / CKBD8
Xgenblk1[149].B_preserveB IB<149> VDD VSS ZB<149> / CKBD8
Xgenblk1[149].B_preserveC IC<149> VDD VSS ZC<149> / CKBD8
Xgenblk1[150].B_preserveA IA<150> VDD VSS ZA<150> / CKBD8
Xgenblk1[150].B_preserveB IB<150> VDD VSS ZB<150> / CKBD8
Xgenblk1[150].B_preserveC IC<150> VDD VSS ZC<150> / CKBD8
Xgenblk1[151].B_preserveA IA<151> VDD VSS ZA<151> / CKBD8
Xgenblk1[151].B_preserveB IB<151> VDD VSS ZB<151> / CKBD8
Xgenblk1[151].B_preserveC IC<151> VDD VSS ZC<151> / CKBD8
Xgenblk1[152].B_preserveA IA<152> VDD VSS ZA<152> / CKBD8
Xgenblk1[152].B_preserveB IB<152> VDD VSS ZB<152> / CKBD8
Xgenblk1[152].B_preserveC IC<152> VDD VSS ZC<152> / CKBD8
Xgenblk1[153].B_preserveA IA<153> VDD VSS ZA<153> / CKBD8
Xgenblk1[153].B_preserveB IB<153> VDD VSS ZB<153> / CKBD8
Xgenblk1[153].B_preserveC IC<153> VDD VSS ZC<153> / CKBD8
Xgenblk1[154].B_preserveA IA<154> VDD VSS ZA<154> / CKBD8
Xgenblk1[154].B_preserveB IB<154> VDD VSS ZB<154> / CKBD8
Xgenblk1[154].B_preserveC IC<154> VDD VSS ZC<154> / CKBD8
Xgenblk1[155].B_preserveA IA<155> VDD VSS ZA<155> / CKBD8
Xgenblk1[155].B_preserveB IB<155> VDD VSS ZB<155> / CKBD8
Xgenblk1[155].B_preserveC IC<155> VDD VSS ZC<155> / CKBD8
Xgenblk1[156].B_preserveA IA<156> VDD VSS ZA<156> / CKBD8
Xgenblk1[156].B_preserveB IB<156> VDD VSS ZB<156> / CKBD8
Xgenblk1[156].B_preserveC IC<156> VDD VSS ZC<156> / CKBD8
Xgenblk1[157].B_preserveA IA<157> VDD VSS ZA<157> / CKBD8
Xgenblk1[157].B_preserveB IB<157> VDD VSS ZB<157> / CKBD8
Xgenblk1[157].B_preserveC IC<157> VDD VSS ZC<157> / CKBD8
Xgenblk1[158].B_preserveA IA<158> VDD VSS ZA<158> / CKBD8
Xgenblk1[158].B_preserveB IB<158> VDD VSS ZB<158> / CKBD8
Xgenblk1[158].B_preserveC IC<158> VDD VSS ZC<158> / CKBD8
Xgenblk1[159].B_preserveA IA<159> VDD VSS ZA<159> / CKBD8
Xgenblk1[159].B_preserveB IB<159> VDD VSS ZB<159> / CKBD8
Xgenblk1[159].B_preserveC IC<159> VDD VSS ZC<159> / CKBD8
Xgenblk1[160].B_preserveA IA<160> VDD VSS ZA<160> / CKBD8
Xgenblk1[160].B_preserveB IB<160> VDD VSS ZB<160> / CKBD8
Xgenblk1[160].B_preserveC IC<160> VDD VSS ZC<160> / CKBD8
Xgenblk1[161].B_preserveA IA<161> VDD VSS ZA<161> / CKBD8
Xgenblk1[161].B_preserveB IB<161> VDD VSS ZB<161> / CKBD8
Xgenblk1[161].B_preserveC IC<161> VDD VSS ZC<161> / CKBD8
Xgenblk1[162].B_preserveA IA<162> VDD VSS ZA<162> / CKBD8
Xgenblk1[162].B_preserveB IB<162> VDD VSS ZB<162> / CKBD8
Xgenblk1[162].B_preserveC IC<162> VDD VSS ZC<162> / CKBD8
Xgenblk1[163].B_preserveA IA<163> VDD VSS ZA<163> / CKBD8
Xgenblk1[163].B_preserveB IB<163> VDD VSS ZB<163> / CKBD8
Xgenblk1[163].B_preserveC IC<163> VDD VSS ZC<163> / CKBD8
Xgenblk1[164].B_preserveA IA<164> VDD VSS ZA<164> / CKBD8
Xgenblk1[164].B_preserveB IB<164> VDD VSS ZB<164> / CKBD8
Xgenblk1[164].B_preserveC IC<164> VDD VSS ZC<164> / CKBD8
Xgenblk1[165].B_preserveA IA<165> VDD VSS ZA<165> / CKBD8
Xgenblk1[165].B_preserveB IB<165> VDD VSS ZB<165> / CKBD8
Xgenblk1[165].B_preserveC IC<165> VDD VSS ZC<165> / CKBD8
Xgenblk1[166].B_preserveA IA<166> VDD VSS ZA<166> / CKBD8
Xgenblk1[166].B_preserveB IB<166> VDD VSS ZB<166> / CKBD8
Xgenblk1[166].B_preserveC IC<166> VDD VSS ZC<166> / CKBD8
Xgenblk1[167].B_preserveA IA<167> VDD VSS ZA<167> / CKBD8
Xgenblk1[167].B_preserveB IB<167> VDD VSS ZB<167> / CKBD8
Xgenblk1[167].B_preserveC IC<167> VDD VSS ZC<167> / CKBD8
Xgenblk1[168].B_preserveA IA<168> VDD VSS ZA<168> / CKBD8
Xgenblk1[168].B_preserveB IB<168> VDD VSS ZB<168> / CKBD8
Xgenblk1[168].B_preserveC IC<168> VDD VSS ZC<168> / CKBD8
Xgenblk1[169].B_preserveA IA<169> VDD VSS ZA<169> / CKBD8
Xgenblk1[169].B_preserveB IB<169> VDD VSS ZB<169> / CKBD8
Xgenblk1[169].B_preserveC IC<169> VDD VSS ZC<169> / CKBD8
Xgenblk1[170].B_preserveA IA<170> VDD VSS ZA<170> / CKBD8
Xgenblk1[170].B_preserveB IB<170> VDD VSS ZB<170> / CKBD8
Xgenblk1[170].B_preserveC IC<170> VDD VSS ZC<170> / CKBD8
Xgenblk1[171].B_preserveA IA<171> VDD VSS ZA<171> / CKBD8
Xgenblk1[171].B_preserveB IB<171> VDD VSS ZB<171> / CKBD8
Xgenblk1[171].B_preserveC IC<171> VDD VSS ZC<171> / CKBD8
Xgenblk1[172].B_preserveA IA<172> VDD VSS ZA<172> / CKBD8
Xgenblk1[172].B_preserveB IB<172> VDD VSS ZB<172> / CKBD8
Xgenblk1[172].B_preserveC IC<172> VDD VSS ZC<172> / CKBD8
Xgenblk1[173].B_preserveA IA<173> VDD VSS ZA<173> / CKBD8
Xgenblk1[173].B_preserveB IB<173> VDD VSS ZB<173> / CKBD8
Xgenblk1[173].B_preserveC IC<173> VDD VSS ZC<173> / CKBD8
Xgenblk1[174].B_preserveA IA<174> VDD VSS ZA<174> / CKBD8
Xgenblk1[174].B_preserveB IB<174> VDD VSS ZB<174> / CKBD8
Xgenblk1[174].B_preserveC IC<174> VDD VSS ZC<174> / CKBD8
Xgenblk1[175].B_preserveA IA<175> VDD VSS ZA<175> / CKBD8
Xgenblk1[175].B_preserveB IB<175> VDD VSS ZB<175> / CKBD8
Xgenblk1[175].B_preserveC IC<175> VDD VSS ZC<175> / CKBD8
Xgenblk1[176].B_preserveA IA<176> VDD VSS ZA<176> / CKBD8
Xgenblk1[176].B_preserveB IB<176> VDD VSS ZB<176> / CKBD8
Xgenblk1[176].B_preserveC IC<176> VDD VSS ZC<176> / CKBD8
Xgenblk1[177].B_preserveA IA<177> VDD VSS ZA<177> / CKBD8
Xgenblk1[177].B_preserveB IB<177> VDD VSS ZB<177> / CKBD8
Xgenblk1[177].B_preserveC IC<177> VDD VSS ZC<177> / CKBD8
Xgenblk1[178].B_preserveA IA<178> VDD VSS ZA<178> / CKBD8
Xgenblk1[178].B_preserveB IB<178> VDD VSS ZB<178> / CKBD8
Xgenblk1[178].B_preserveC IC<178> VDD VSS ZC<178> / CKBD8
Xgenblk1[179].B_preserveA IA<179> VDD VSS ZA<179> / CKBD8
Xgenblk1[179].B_preserveB IB<179> VDD VSS ZB<179> / CKBD8
Xgenblk1[179].B_preserveC IC<179> VDD VSS ZC<179> / CKBD8
Xgenblk1[180].B_preserveA IA<180> VDD VSS ZA<180> / CKBD8
Xgenblk1[180].B_preserveB IB<180> VDD VSS ZB<180> / CKBD8
Xgenblk1[180].B_preserveC IC<180> VDD VSS ZC<180> / CKBD8
Xgenblk1[181].B_preserveA IA<181> VDD VSS ZA<181> / CKBD8
Xgenblk1[181].B_preserveB IB<181> VDD VSS ZB<181> / CKBD8
Xgenblk1[181].B_preserveC IC<181> VDD VSS ZC<181> / CKBD8
Xgenblk1[182].B_preserveA IA<182> VDD VSS ZA<182> / CKBD8
Xgenblk1[182].B_preserveB IB<182> VDD VSS ZB<182> / CKBD8
Xgenblk1[182].B_preserveC IC<182> VDD VSS ZC<182> / CKBD8
Xgenblk1[183].B_preserveA IA<183> VDD VSS ZA<183> / CKBD8
Xgenblk1[183].B_preserveB IB<183> VDD VSS ZB<183> / CKBD8
Xgenblk1[183].B_preserveC IC<183> VDD VSS ZC<183> / CKBD8
Xgenblk1[184].B_preserveA IA<184> VDD VSS ZA<184> / CKBD8
Xgenblk1[184].B_preserveB IB<184> VDD VSS ZB<184> / CKBD8
Xgenblk1[184].B_preserveC IC<184> VDD VSS ZC<184> / CKBD8
Xgenblk1[185].B_preserveA IA<185> VDD VSS ZA<185> / CKBD8
Xgenblk1[185].B_preserveB IB<185> VDD VSS ZB<185> / CKBD8
Xgenblk1[185].B_preserveC IC<185> VDD VSS ZC<185> / CKBD8
Xgenblk1[186].B_preserveA IA<186> VDD VSS ZA<186> / CKBD8
Xgenblk1[186].B_preserveB IB<186> VDD VSS ZB<186> / CKBD8
Xgenblk1[186].B_preserveC IC<186> VDD VSS ZC<186> / CKBD8
Xgenblk1[187].B_preserveA IA<187> VDD VSS ZA<187> / CKBD8
Xgenblk1[187].B_preserveB IB<187> VDD VSS ZB<187> / CKBD8
Xgenblk1[187].B_preserveC IC<187> VDD VSS ZC<187> / CKBD8
Xgenblk1[188].B_preserveA IA<188> VDD VSS ZA<188> / CKBD8
Xgenblk1[188].B_preserveB IB<188> VDD VSS ZB<188> / CKBD8
Xgenblk1[188].B_preserveC IC<188> VDD VSS ZC<188> / CKBD8
Xgenblk1[189].B_preserveA IA<189> VDD VSS ZA<189> / CKBD8
Xgenblk1[189].B_preserveB IB<189> VDD VSS ZB<189> / CKBD8
Xgenblk1[189].B_preserveC IC<189> VDD VSS ZC<189> / CKBD8
Xgenblk1[190].B_preserveA IA<190> VDD VSS ZA<190> / CKBD8
Xgenblk1[190].B_preserveB IB<190> VDD VSS ZB<190> / CKBD8
Xgenblk1[190].B_preserveC IC<190> VDD VSS ZC<190> / CKBD8
Xgenblk1[191].B_preserveA IA<191> VDD VSS ZA<191> / CKBD8
Xgenblk1[191].B_preserveB IB<191> VDD VSS ZB<191> / CKBD8
Xgenblk1[191].B_preserveC IC<191> VDD VSS ZC<191> / CKBD8
Xgenblk1[192].B_preserveA IA<192> VDD VSS ZA<192> / CKBD8
Xgenblk1[192].B_preserveB IB<192> VDD VSS ZB<192> / CKBD8
Xgenblk1[192].B_preserveC IC<192> VDD VSS ZC<192> / CKBD8
Xgenblk1[193].B_preserveA IA<193> VDD VSS ZA<193> / CKBD8
Xgenblk1[193].B_preserveB IB<193> VDD VSS ZB<193> / CKBD8
Xgenblk1[193].B_preserveC IC<193> VDD VSS ZC<193> / CKBD8
Xgenblk1[194].B_preserveA IA<194> VDD VSS ZA<194> / CKBD8
Xgenblk1[194].B_preserveB IB<194> VDD VSS ZB<194> / CKBD8
Xgenblk1[194].B_preserveC IC<194> VDD VSS ZC<194> / CKBD8
Xgenblk1[195].B_preserveA IA<195> VDD VSS ZA<195> / CKBD8
Xgenblk1[195].B_preserveB IB<195> VDD VSS ZB<195> / CKBD8
Xgenblk1[195].B_preserveC IC<195> VDD VSS ZC<195> / CKBD8
Xgenblk1[196].B_preserveA IA<196> VDD VSS ZA<196> / CKBD8
Xgenblk1[196].B_preserveB IB<196> VDD VSS ZB<196> / CKBD8
Xgenblk1[196].B_preserveC IC<196> VDD VSS ZC<196> / CKBD8
Xgenblk1[197].B_preserveA IA<197> VDD VSS ZA<197> / CKBD8
Xgenblk1[197].B_preserveB IB<197> VDD VSS ZB<197> / CKBD8
Xgenblk1[197].B_preserveC IC<197> VDD VSS ZC<197> / CKBD8
Xgenblk1[198].B_preserveA IA<198> VDD VSS ZA<198> / CKBD8
Xgenblk1[198].B_preserveB IB<198> VDD VSS ZB<198> / CKBD8
Xgenblk1[198].B_preserveC IC<198> VDD VSS ZC<198> / CKBD8
Xgenblk1[199].B_preserveA IA<199> VDD VSS ZA<199> / CKBD8
Xgenblk1[199].B_preserveB IB<199> VDD VSS ZB<199> / CKBD8
Xgenblk1[199].B_preserveC IC<199> VDD VSS ZC<199> / CKBD8
Xgenblk1[200].B_preserveA IA<200> VDD VSS ZA<200> / CKBD8
Xgenblk1[200].B_preserveB IB<200> VDD VSS ZB<200> / CKBD8
Xgenblk1[200].B_preserveC IC<200> VDD VSS ZC<200> / CKBD8
Xgenblk1[201].B_preserveA IA<201> VDD VSS ZA<201> / CKBD8
Xgenblk1[201].B_preserveB IB<201> VDD VSS ZB<201> / CKBD8
Xgenblk1[201].B_preserveC IC<201> VDD VSS ZC<201> / CKBD8
Xgenblk1[202].B_preserveA IA<202> VDD VSS ZA<202> / CKBD8
Xgenblk1[202].B_preserveB IB<202> VDD VSS ZB<202> / CKBD8
Xgenblk1[202].B_preserveC IC<202> VDD VSS ZC<202> / CKBD8
Xgenblk1[203].B_preserveA IA<203> VDD VSS ZA<203> / CKBD8
Xgenblk1[203].B_preserveB IB<203> VDD VSS ZB<203> / CKBD8
Xgenblk1[203].B_preserveC IC<203> VDD VSS ZC<203> / CKBD8
Xgenblk1[204].B_preserveA IA<204> VDD VSS ZA<204> / CKBD8
Xgenblk1[204].B_preserveB IB<204> VDD VSS ZB<204> / CKBD8
Xgenblk1[204].B_preserveC IC<204> VDD VSS ZC<204> / CKBD8
Xgenblk1[205].B_preserveA IA<205> VDD VSS ZA<205> / CKBD8
Xgenblk1[205].B_preserveB IB<205> VDD VSS ZB<205> / CKBD8
Xgenblk1[205].B_preserveC IC<205> VDD VSS ZC<205> / CKBD8
Xgenblk1[206].B_preserveA IA<206> VDD VSS ZA<206> / CKBD8
Xgenblk1[206].B_preserveB IB<206> VDD VSS ZB<206> / CKBD8
Xgenblk1[206].B_preserveC IC<206> VDD VSS ZC<206> / CKBD8
Xgenblk1[207].B_preserveA IA<207> VDD VSS ZA<207> / CKBD8
Xgenblk1[207].B_preserveB IB<207> VDD VSS ZB<207> / CKBD8
Xgenblk1[207].B_preserveC IC<207> VDD VSS ZC<207> / CKBD8
Xgenblk1[208].B_preserveA IA<208> VDD VSS ZA<208> / CKBD8
Xgenblk1[208].B_preserveB IB<208> VDD VSS ZB<208> / CKBD8
Xgenblk1[208].B_preserveC IC<208> VDD VSS ZC<208> / CKBD8
Xgenblk1[209].B_preserveA IA<209> VDD VSS ZA<209> / CKBD8
Xgenblk1[209].B_preserveB IB<209> VDD VSS ZB<209> / CKBD8
Xgenblk1[209].B_preserveC IC<209> VDD VSS ZC<209> / CKBD8
Xgenblk1[210].B_preserveA IA<210> VDD VSS ZA<210> / CKBD8
Xgenblk1[210].B_preserveB IB<210> VDD VSS ZB<210> / CKBD8
Xgenblk1[210].B_preserveC IC<210> VDD VSS ZC<210> / CKBD8
Xgenblk1[211].B_preserveA IA<211> VDD VSS ZA<211> / CKBD8
Xgenblk1[211].B_preserveB IB<211> VDD VSS ZB<211> / CKBD8
Xgenblk1[211].B_preserveC IC<211> VDD VSS ZC<211> / CKBD8
Xgenblk1[212].B_preserveA IA<212> VDD VSS ZA<212> / CKBD8
Xgenblk1[212].B_preserveB IB<212> VDD VSS ZB<212> / CKBD8
Xgenblk1[212].B_preserveC IC<212> VDD VSS ZC<212> / CKBD8
Xgenblk1[213].B_preserveA IA<213> VDD VSS ZA<213> / CKBD8
Xgenblk1[213].B_preserveB IB<213> VDD VSS ZB<213> / CKBD8
Xgenblk1[213].B_preserveC IC<213> VDD VSS ZC<213> / CKBD8
Xgenblk1[214].B_preserveA IA<214> VDD VSS ZA<214> / CKBD8
Xgenblk1[214].B_preserveB IB<214> VDD VSS ZB<214> / CKBD8
Xgenblk1[214].B_preserveC IC<214> VDD VSS ZC<214> / CKBD8
Xgenblk1[215].B_preserveA IA<215> VDD VSS ZA<215> / CKBD8
Xgenblk1[215].B_preserveB IB<215> VDD VSS ZB<215> / CKBD8
Xgenblk1[215].B_preserveC IC<215> VDD VSS ZC<215> / CKBD8
Xgenblk1[216].B_preserveA IA<216> VDD VSS ZA<216> / CKBD8
Xgenblk1[216].B_preserveB IB<216> VDD VSS ZB<216> / CKBD8
Xgenblk1[216].B_preserveC IC<216> VDD VSS ZC<216> / CKBD8
Xgenblk1[217].B_preserveA IA<217> VDD VSS ZA<217> / CKBD8
Xgenblk1[217].B_preserveB IB<217> VDD VSS ZB<217> / CKBD8
Xgenblk1[217].B_preserveC IC<217> VDD VSS ZC<217> / CKBD8
Xgenblk1[218].B_preserveA IA<218> VDD VSS ZA<218> / CKBD8
Xgenblk1[218].B_preserveB IB<218> VDD VSS ZB<218> / CKBD8
Xgenblk1[218].B_preserveC IC<218> VDD VSS ZC<218> / CKBD8
Xgenblk1[219].B_preserveA IA<219> VDD VSS ZA<219> / CKBD8
Xgenblk1[219].B_preserveB IB<219> VDD VSS ZB<219> / CKBD8
Xgenblk1[219].B_preserveC IC<219> VDD VSS ZC<219> / CKBD8
Xgenblk1[220].B_preserveA IA<220> VDD VSS ZA<220> / CKBD8
Xgenblk1[220].B_preserveB IB<220> VDD VSS ZB<220> / CKBD8
Xgenblk1[220].B_preserveC IC<220> VDD VSS ZC<220> / CKBD8
Xgenblk1[221].B_preserveA IA<221> VDD VSS ZA<221> / CKBD8
Xgenblk1[221].B_preserveB IB<221> VDD VSS ZB<221> / CKBD8
Xgenblk1[221].B_preserveC IC<221> VDD VSS ZC<221> / CKBD8
Xgenblk1[222].B_preserveA IA<222> VDD VSS ZA<222> / CKBD8
Xgenblk1[222].B_preserveB IB<222> VDD VSS ZB<222> / CKBD8
Xgenblk1[222].B_preserveC IC<222> VDD VSS ZC<222> / CKBD8
Xgenblk1[223].B_preserveA IA<223> VDD VSS ZA<223> / CKBD8
Xgenblk1[223].B_preserveB IB<223> VDD VSS ZB<223> / CKBD8
Xgenblk1[223].B_preserveC IC<223> VDD VSS ZC<223> / CKBD8
Xgenblk1[224].B_preserveA IA<224> VDD VSS ZA<224> / CKBD8
Xgenblk1[224].B_preserveB IB<224> VDD VSS ZB<224> / CKBD8
Xgenblk1[224].B_preserveC IC<224> VDD VSS ZC<224> / CKBD8
Xgenblk1[225].B_preserveA IA<225> VDD VSS ZA<225> / CKBD8
Xgenblk1[225].B_preserveB IB<225> VDD VSS ZB<225> / CKBD8
Xgenblk1[225].B_preserveC IC<225> VDD VSS ZC<225> / CKBD8
Xgenblk1[226].B_preserveA IA<226> VDD VSS ZA<226> / CKBD8
Xgenblk1[226].B_preserveB IB<226> VDD VSS ZB<226> / CKBD8
Xgenblk1[226].B_preserveC IC<226> VDD VSS ZC<226> / CKBD8
Xgenblk1[227].B_preserveA IA<227> VDD VSS ZA<227> / CKBD8
Xgenblk1[227].B_preserveB IB<227> VDD VSS ZB<227> / CKBD8
Xgenblk1[227].B_preserveC IC<227> VDD VSS ZC<227> / CKBD8
Xgenblk1[228].B_preserveA IA<228> VDD VSS ZA<228> / CKBD8
Xgenblk1[228].B_preserveB IB<228> VDD VSS ZB<228> / CKBD8
Xgenblk1[228].B_preserveC IC<228> VDD VSS ZC<228> / CKBD8
Xgenblk1[229].B_preserveA IA<229> VDD VSS ZA<229> / CKBD8
Xgenblk1[229].B_preserveB IB<229> VDD VSS ZB<229> / CKBD8
Xgenblk1[229].B_preserveC IC<229> VDD VSS ZC<229> / CKBD8
Xgenblk1[230].B_preserveA IA<230> VDD VSS ZA<230> / CKBD8
Xgenblk1[230].B_preserveB IB<230> VDD VSS ZB<230> / CKBD8
Xgenblk1[230].B_preserveC IC<230> VDD VSS ZC<230> / CKBD8
Xgenblk1[231].B_preserveA IA<231> VDD VSS ZA<231> / CKBD8
Xgenblk1[231].B_preserveB IB<231> VDD VSS ZB<231> / CKBD8
Xgenblk1[231].B_preserveC IC<231> VDD VSS ZC<231> / CKBD8
Xgenblk1[232].B_preserveA IA<232> VDD VSS ZA<232> / CKBD8
Xgenblk1[232].B_preserveB IB<232> VDD VSS ZB<232> / CKBD8
Xgenblk1[232].B_preserveC IC<232> VDD VSS ZC<232> / CKBD8
Xgenblk1[233].B_preserveA IA<233> VDD VSS ZA<233> / CKBD8
Xgenblk1[233].B_preserveB IB<233> VDD VSS ZB<233> / CKBD8
Xgenblk1[233].B_preserveC IC<233> VDD VSS ZC<233> / CKBD8
Xgenblk1[234].B_preserveA IA<234> VDD VSS ZA<234> / CKBD8
Xgenblk1[234].B_preserveB IB<234> VDD VSS ZB<234> / CKBD8
Xgenblk1[234].B_preserveC IC<234> VDD VSS ZC<234> / CKBD8
Xgenblk1[235].B_preserveA IA<235> VDD VSS ZA<235> / CKBD8
Xgenblk1[235].B_preserveB IB<235> VDD VSS ZB<235> / CKBD8
Xgenblk1[235].B_preserveC IC<235> VDD VSS ZC<235> / CKBD8
Xgenblk1[236].B_preserveA IA<236> VDD VSS ZA<236> / CKBD8
Xgenblk1[236].B_preserveB IB<236> VDD VSS ZB<236> / CKBD8
Xgenblk1[236].B_preserveC IC<236> VDD VSS ZC<236> / CKBD8
Xgenblk1[237].B_preserveA IA<237> VDD VSS ZA<237> / CKBD8
Xgenblk1[237].B_preserveB IB<237> VDD VSS ZB<237> / CKBD8
Xgenblk1[237].B_preserveC IC<237> VDD VSS ZC<237> / CKBD8
Xgenblk1[238].B_preserveA IA<238> VDD VSS ZA<238> / CKBD8
Xgenblk1[238].B_preserveB IB<238> VDD VSS ZB<238> / CKBD8
Xgenblk1[238].B_preserveC IC<238> VDD VSS ZC<238> / CKBD8
Xgenblk1[239].B_preserveA IA<239> VDD VSS ZA<239> / CKBD8
Xgenblk1[239].B_preserveB IB<239> VDD VSS ZB<239> / CKBD8
Xgenblk1[239].B_preserveC IC<239> VDD VSS ZC<239> / CKBD8
Xgenblk1[240].B_preserveA IA<240> VDD VSS ZA<240> / CKBD8
Xgenblk1[240].B_preserveB IB<240> VDD VSS ZB<240> / CKBD8
Xgenblk1[240].B_preserveC IC<240> VDD VSS ZC<240> / CKBD8
Xgenblk1[241].B_preserveA IA<241> VDD VSS ZA<241> / CKBD8
Xgenblk1[241].B_preserveB IB<241> VDD VSS ZB<241> / CKBD8
Xgenblk1[241].B_preserveC IC<241> VDD VSS ZC<241> / CKBD8
Xgenblk1[242].B_preserveA IA<242> VDD VSS ZA<242> / CKBD8
Xgenblk1[242].B_preserveB IB<242> VDD VSS ZB<242> / CKBD8
Xgenblk1[242].B_preserveC IC<242> VDD VSS ZC<242> / CKBD8
Xgenblk1[243].B_preserveA IA<243> VDD VSS ZA<243> / CKBD8
Xgenblk1[243].B_preserveB IB<243> VDD VSS ZB<243> / CKBD8
Xgenblk1[243].B_preserveC IC<243> VDD VSS ZC<243> / CKBD8
Xgenblk1[244].B_preserveA IA<244> VDD VSS ZA<244> / CKBD8
Xgenblk1[244].B_preserveB IB<244> VDD VSS ZB<244> / CKBD8
Xgenblk1[244].B_preserveC IC<244> VDD VSS ZC<244> / CKBD8
Xgenblk1[245].B_preserveA IA<245> VDD VSS ZA<245> / CKBD8
Xgenblk1[245].B_preserveB IB<245> VDD VSS ZB<245> / CKBD8
Xgenblk1[245].B_preserveC IC<245> VDD VSS ZC<245> / CKBD8
Xgenblk1[246].B_preserveA IA<246> VDD VSS ZA<246> / CKBD8
Xgenblk1[246].B_preserveB IB<246> VDD VSS ZB<246> / CKBD8
Xgenblk1[246].B_preserveC IC<246> VDD VSS ZC<246> / CKBD8
Xgenblk1[247].B_preserveA IA<247> VDD VSS ZA<247> / CKBD8
Xgenblk1[247].B_preserveB IB<247> VDD VSS ZB<247> / CKBD8
Xgenblk1[247].B_preserveC IC<247> VDD VSS ZC<247> / CKBD8
Xgenblk1[248].B_preserveA IA<248> VDD VSS ZA<248> / CKBD8
Xgenblk1[248].B_preserveB IB<248> VDD VSS ZB<248> / CKBD8
Xgenblk1[248].B_preserveC IC<248> VDD VSS ZC<248> / CKBD8
Xgenblk1[249].B_preserveA IA<249> VDD VSS ZA<249> / CKBD8
Xgenblk1[249].B_preserveB IB<249> VDD VSS ZB<249> / CKBD8
Xgenblk1[249].B_preserveC IC<249> VDD VSS ZC<249> / CKBD8
Xgenblk1[250].B_preserveA IA<250> VDD VSS ZA<250> / CKBD8
Xgenblk1[250].B_preserveB IB<250> VDD VSS ZB<250> / CKBD8
Xgenblk1[250].B_preserveC IC<250> VDD VSS ZC<250> / CKBD8
Xgenblk1[251].B_preserveA IA<251> VDD VSS ZA<251> / CKBD8
Xgenblk1[251].B_preserveB IB<251> VDD VSS ZB<251> / CKBD8
Xgenblk1[251].B_preserveC IC<251> VDD VSS ZC<251> / CKBD8
Xgenblk1[252].B_preserveA IA<252> VDD VSS ZA<252> / CKBD8
Xgenblk1[252].B_preserveB IB<252> VDD VSS ZB<252> / CKBD8
Xgenblk1[252].B_preserveC IC<252> VDD VSS ZC<252> / CKBD8
Xgenblk1[253].B_preserveA IA<253> VDD VSS ZA<253> / CKBD8
Xgenblk1[253].B_preserveB IB<253> VDD VSS ZB<253> / CKBD8
Xgenblk1[253].B_preserveC IC<253> VDD VSS ZC<253> / CKBD8
Xgenblk1[254].B_preserveA IA<254> VDD VSS ZA<254> / CKBD8
Xgenblk1[254].B_preserveB IB<254> VDD VSS ZB<254> / CKBD8
Xgenblk1[254].B_preserveC IC<254> VDD VSS ZC<254> / CKBD8
Xgenblk1[255].B_preserveA IA<255> VDD VSS ZA<255> / CKBD8
Xgenblk1[255].B_preserveB IB<255> VDD VSS ZB<255> / CKBD8
Xgenblk1[255].B_preserveC IC<255> VDD VSS ZC<255> / CKBD8
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    pixelDigitalInBufTMR_WIDTH64
* View Name:    schematic
************************************************************************

.SUBCKT pixelDigitalInBufTMR_WIDTH64 IA<63> IA<62> IA<61> IA<60> IA<59> IA<58> 
+ IA<57> IA<56> IA<55> IA<54> IA<53> IA<52> IA<51> IA<50> IA<49> IA<48> IA<47> 
+ IA<46> IA<45> IA<44> IA<43> IA<42> IA<41> IA<40> IA<39> IA<38> IA<37> IA<36> 
+ IA<35> IA<34> IA<33> IA<32> IA<31> IA<30> IA<29> IA<28> IA<27> IA<26> IA<25> 
+ IA<24> IA<23> IA<22> IA<21> IA<20> IA<19> IA<18> IA<17> IA<16> IA<15> IA<14> 
+ IA<13> IA<12> IA<11> IA<10> IA<9> IA<8> IA<7> IA<6> IA<5> IA<4> IA<3> IA<2> 
+ IA<1> IA<0> IB<63> IB<62> IB<61> IB<60> IB<59> IB<58> IB<57> IB<56> IB<55> 
+ IB<54> IB<53> IB<52> IB<51> IB<50> IB<49> IB<48> IB<47> IB<46> IB<45> IB<44> 
+ IB<43> IB<42> IB<41> IB<40> IB<39> IB<38> IB<37> IB<36> IB<35> IB<34> IB<33> 
+ IB<32> IB<31> IB<30> IB<29> IB<28> IB<27> IB<26> IB<25> IB<24> IB<23> IB<22> 
+ IB<21> IB<20> IB<19> IB<18> IB<17> IB<16> IB<15> IB<14> IB<13> IB<12> IB<11> 
+ IB<10> IB<9> IB<8> IB<7> IB<6> IB<5> IB<4> IB<3> IB<2> IB<1> IB<0> IC<63> 
+ IC<62> IC<61> IC<60> IC<59> IC<58> IC<57> IC<56> IC<55> IC<54> IC<53> IC<52> 
+ IC<51> IC<50> IC<49> IC<48> IC<47> IC<46> IC<45> IC<44> IC<43> IC<42> IC<41> 
+ IC<40> IC<39> IC<38> IC<37> IC<36> IC<35> IC<34> IC<33> IC<32> IC<31> IC<30> 
+ IC<29> IC<28> IC<27> IC<26> IC<25> IC<24> IC<23> IC<22> IC<21> IC<20> IC<19> 
+ IC<18> IC<17> IC<16> IC<15> IC<14> IC<13> IC<12> IC<11> IC<10> IC<9> IC<8> 
+ IC<7> IC<6> IC<5> IC<4> IC<3> IC<2> IC<1> IC<0> VDD VSS ZA<63> ZA<62> ZA<61> 
+ ZA<60> ZA<59> ZA<58> ZA<57> ZA<56> ZA<55> ZA<54> ZA<53> ZA<52> ZA<51> ZA<50> 
+ ZA<49> ZA<48> ZA<47> ZA<46> ZA<45> ZA<44> ZA<43> ZA<42> ZA<41> ZA<40> ZA<39> 
+ ZA<38> ZA<37> ZA<36> ZA<35> ZA<34> ZA<33> ZA<32> ZA<31> ZA<30> ZA<29> ZA<28> 
+ ZA<27> ZA<26> ZA<25> ZA<24> ZA<23> ZA<22> ZA<21> ZA<20> ZA<19> ZA<18> ZA<17> 
+ ZA<16> ZA<15> ZA<14> ZA<13> ZA<12> ZA<11> ZA<10> ZA<9> ZA<8> ZA<7> ZA<6> 
+ ZA<5> ZA<4> ZA<3> ZA<2> ZA<1> ZA<0> ZB<63> ZB<62> ZB<61> ZB<60> ZB<59> 
+ ZB<58> ZB<57> ZB<56> ZB<55> ZB<54> ZB<53> ZB<52> ZB<51> ZB<50> ZB<49> ZB<48> 
+ ZB<47> ZB<46> ZB<45> ZB<44> ZB<43> ZB<42> ZB<41> ZB<40> ZB<39> ZB<38> ZB<37> 
+ ZB<36> ZB<35> ZB<34> ZB<33> ZB<32> ZB<31> ZB<30> ZB<29> ZB<28> ZB<27> ZB<26> 
+ ZB<25> ZB<24> ZB<23> ZB<22> ZB<21> ZB<20> ZB<19> ZB<18> ZB<17> ZB<16> ZB<15> 
+ ZB<14> ZB<13> ZB<12> ZB<11> ZB<10> ZB<9> ZB<8> ZB<7> ZB<6> ZB<5> ZB<4> ZB<3> 
+ ZB<2> ZB<1> ZB<0> ZC<63> ZC<62> ZC<61> ZC<60> ZC<59> ZC<58> ZC<57> ZC<56> 
+ ZC<55> ZC<54> ZC<53> ZC<52> ZC<51> ZC<50> ZC<49> ZC<48> ZC<47> ZC<46> ZC<45> 
+ ZC<44> ZC<43> ZC<42> ZC<41> ZC<40> ZC<39> ZC<38> ZC<37> ZC<36> ZC<35> ZC<34> 
+ ZC<33> ZC<32> ZC<31> ZC<30> ZC<29> ZC<28> ZC<27> ZC<26> ZC<25> ZC<24> ZC<23> 
+ ZC<22> ZC<21> ZC<20> ZC<19> ZC<18> ZC<17> ZC<16> ZC<15> ZC<14> ZC<13> ZC<12> 
+ ZC<11> ZC<10> ZC<9> ZC<8> ZC<7> ZC<6> ZC<5> ZC<4> ZC<3> ZC<2> ZC<1> ZC<0>
*.PININFO IA<63>:I IA<62>:I IA<61>:I IA<60>:I IA<59>:I IA<58>:I IA<57>:I 
*.PININFO IA<56>:I IA<55>:I IA<54>:I IA<53>:I IA<52>:I IA<51>:I IA<50>:I 
*.PININFO IA<49>:I IA<48>:I IA<47>:I IA<46>:I IA<45>:I IA<44>:I IA<43>:I 
*.PININFO IA<42>:I IA<41>:I IA<40>:I IA<39>:I IA<38>:I IA<37>:I IA<36>:I 
*.PININFO IA<35>:I IA<34>:I IA<33>:I IA<32>:I IA<31>:I IA<30>:I IA<29>:I 
*.PININFO IA<28>:I IA<27>:I IA<26>:I IA<25>:I IA<24>:I IA<23>:I IA<22>:I 
*.PININFO IA<21>:I IA<20>:I IA<19>:I IA<18>:I IA<17>:I IA<16>:I IA<15>:I 
*.PININFO IA<14>:I IA<13>:I IA<12>:I IA<11>:I IA<10>:I IA<9>:I IA<8>:I IA<7>:I 
*.PININFO IA<6>:I IA<5>:I IA<4>:I IA<3>:I IA<2>:I IA<1>:I IA<0>:I IB<63>:I 
*.PININFO IB<62>:I IB<61>:I IB<60>:I IB<59>:I IB<58>:I IB<57>:I IB<56>:I 
*.PININFO IB<55>:I IB<54>:I IB<53>:I IB<52>:I IB<51>:I IB<50>:I IB<49>:I 
*.PININFO IB<48>:I IB<47>:I IB<46>:I IB<45>:I IB<44>:I IB<43>:I IB<42>:I 
*.PININFO IB<41>:I IB<40>:I IB<39>:I IB<38>:I IB<37>:I IB<36>:I IB<35>:I 
*.PININFO IB<34>:I IB<33>:I IB<32>:I IB<31>:I IB<30>:I IB<29>:I IB<28>:I 
*.PININFO IB<27>:I IB<26>:I IB<25>:I IB<24>:I IB<23>:I IB<22>:I IB<21>:I 
*.PININFO IB<20>:I IB<19>:I IB<18>:I IB<17>:I IB<16>:I IB<15>:I IB<14>:I 
*.PININFO IB<13>:I IB<12>:I IB<11>:I IB<10>:I IB<9>:I IB<8>:I IB<7>:I IB<6>:I 
*.PININFO IB<5>:I IB<4>:I IB<3>:I IB<2>:I IB<1>:I IB<0>:I IC<63>:I IC<62>:I 
*.PININFO IC<61>:I IC<60>:I IC<59>:I IC<58>:I IC<57>:I IC<56>:I IC<55>:I 
*.PININFO IC<54>:I IC<53>:I IC<52>:I IC<51>:I IC<50>:I IC<49>:I IC<48>:I 
*.PININFO IC<47>:I IC<46>:I IC<45>:I IC<44>:I IC<43>:I IC<42>:I IC<41>:I 
*.PININFO IC<40>:I IC<39>:I IC<38>:I IC<37>:I IC<36>:I IC<35>:I IC<34>:I 
*.PININFO IC<33>:I IC<32>:I IC<31>:I IC<30>:I IC<29>:I IC<28>:I IC<27>:I 
*.PININFO IC<26>:I IC<25>:I IC<24>:I IC<23>:I IC<22>:I IC<21>:I IC<20>:I 
*.PININFO IC<19>:I IC<18>:I IC<17>:I IC<16>:I IC<15>:I IC<14>:I IC<13>:I 
*.PININFO IC<12>:I IC<11>:I IC<10>:I IC<9>:I IC<8>:I IC<7>:I IC<6>:I IC<5>:I 
*.PININFO IC<4>:I IC<3>:I IC<2>:I IC<1>:I IC<0>:I ZA<63>:O ZA<62>:O ZA<61>:O 
*.PININFO ZA<60>:O ZA<59>:O ZA<58>:O ZA<57>:O ZA<56>:O ZA<55>:O ZA<54>:O 
*.PININFO ZA<53>:O ZA<52>:O ZA<51>:O ZA<50>:O ZA<49>:O ZA<48>:O ZA<47>:O 
*.PININFO ZA<46>:O ZA<45>:O ZA<44>:O ZA<43>:O ZA<42>:O ZA<41>:O ZA<40>:O 
*.PININFO ZA<39>:O ZA<38>:O ZA<37>:O ZA<36>:O ZA<35>:O ZA<34>:O ZA<33>:O 
*.PININFO ZA<32>:O ZA<31>:O ZA<30>:O ZA<29>:O ZA<28>:O ZA<27>:O ZA<26>:O 
*.PININFO ZA<25>:O ZA<24>:O ZA<23>:O ZA<22>:O ZA<21>:O ZA<20>:O ZA<19>:O 
*.PININFO ZA<18>:O ZA<17>:O ZA<16>:O ZA<15>:O ZA<14>:O ZA<13>:O ZA<12>:O 
*.PININFO ZA<11>:O ZA<10>:O ZA<9>:O ZA<8>:O ZA<7>:O ZA<6>:O ZA<5>:O ZA<4>:O 
*.PININFO ZA<3>:O ZA<2>:O ZA<1>:O ZA<0>:O ZB<63>:O ZB<62>:O ZB<61>:O ZB<60>:O 
*.PININFO ZB<59>:O ZB<58>:O ZB<57>:O ZB<56>:O ZB<55>:O ZB<54>:O ZB<53>:O 
*.PININFO ZB<52>:O ZB<51>:O ZB<50>:O ZB<49>:O ZB<48>:O ZB<47>:O ZB<46>:O 
*.PININFO ZB<45>:O ZB<44>:O ZB<43>:O ZB<42>:O ZB<41>:O ZB<40>:O ZB<39>:O 
*.PININFO ZB<38>:O ZB<37>:O ZB<36>:O ZB<35>:O ZB<34>:O ZB<33>:O ZB<32>:O 
*.PININFO ZB<31>:O ZB<30>:O ZB<29>:O ZB<28>:O ZB<27>:O ZB<26>:O ZB<25>:O 
*.PININFO ZB<24>:O ZB<23>:O ZB<22>:O ZB<21>:O ZB<20>:O ZB<19>:O ZB<18>:O 
*.PININFO ZB<17>:O ZB<16>:O ZB<15>:O ZB<14>:O ZB<13>:O ZB<12>:O ZB<11>:O 
*.PININFO ZB<10>:O ZB<9>:O ZB<8>:O ZB<7>:O ZB<6>:O ZB<5>:O ZB<4>:O ZB<3>:O 
*.PININFO ZB<2>:O ZB<1>:O ZB<0>:O ZC<63>:O ZC<62>:O ZC<61>:O ZC<60>:O ZC<59>:O 
*.PININFO ZC<58>:O ZC<57>:O ZC<56>:O ZC<55>:O ZC<54>:O ZC<53>:O ZC<52>:O 
*.PININFO ZC<51>:O ZC<50>:O ZC<49>:O ZC<48>:O ZC<47>:O ZC<46>:O ZC<45>:O 
*.PININFO ZC<44>:O ZC<43>:O ZC<42>:O ZC<41>:O ZC<40>:O ZC<39>:O ZC<38>:O 
*.PININFO ZC<37>:O ZC<36>:O ZC<35>:O ZC<34>:O ZC<33>:O ZC<32>:O ZC<31>:O 
*.PININFO ZC<30>:O ZC<29>:O ZC<28>:O ZC<27>:O ZC<26>:O ZC<25>:O ZC<24>:O 
*.PININFO ZC<23>:O ZC<22>:O ZC<21>:O ZC<20>:O ZC<19>:O ZC<18>:O ZC<17>:O 
*.PININFO ZC<16>:O ZC<15>:O ZC<14>:O ZC<13>:O ZC<12>:O ZC<11>:O ZC<10>:O 
*.PININFO ZC<9>:O ZC<8>:O ZC<7>:O ZC<6>:O ZC<5>:O ZC<4>:O ZC<3>:O ZC<2>:O 
*.PININFO ZC<1>:O ZC<0>:O VDD:B VSS:B
Xgenblk1[0].B_preserveA IA<0> VDD VSS ZA<0> / CKBD4
Xgenblk1[0].B_preserveB IB<0> VDD VSS ZB<0> / CKBD4
Xgenblk1[0].B_preserveC IC<0> VDD VSS ZC<0> / CKBD4
Xgenblk1[1].B_preserveA IA<1> VDD VSS ZA<1> / CKBD4
Xgenblk1[1].B_preserveB IB<1> VDD VSS ZB<1> / CKBD4
Xgenblk1[1].B_preserveC IC<1> VDD VSS ZC<1> / CKBD4
Xgenblk1[2].B_preserveA IA<2> VDD VSS ZA<2> / CKBD4
Xgenblk1[2].B_preserveB IB<2> VDD VSS ZB<2> / CKBD4
Xgenblk1[2].B_preserveC IC<2> VDD VSS ZC<2> / CKBD4
Xgenblk1[3].B_preserveA IA<3> VDD VSS ZA<3> / CKBD4
Xgenblk1[3].B_preserveB IB<3> VDD VSS ZB<3> / CKBD4
Xgenblk1[3].B_preserveC IC<3> VDD VSS ZC<3> / CKBD4
Xgenblk1[4].B_preserveA IA<4> VDD VSS ZA<4> / CKBD4
Xgenblk1[4].B_preserveB IB<4> VDD VSS ZB<4> / CKBD4
Xgenblk1[4].B_preserveC IC<4> VDD VSS ZC<4> / CKBD4
Xgenblk1[5].B_preserveA IA<5> VDD VSS ZA<5> / CKBD4
Xgenblk1[5].B_preserveB IB<5> VDD VSS ZB<5> / CKBD4
Xgenblk1[5].B_preserveC IC<5> VDD VSS ZC<5> / CKBD4
Xgenblk1[6].B_preserveA IA<6> VDD VSS ZA<6> / CKBD4
Xgenblk1[6].B_preserveB IB<6> VDD VSS ZB<6> / CKBD4
Xgenblk1[6].B_preserveC IC<6> VDD VSS ZC<6> / CKBD4
Xgenblk1[7].B_preserveA IA<7> VDD VSS ZA<7> / CKBD4
Xgenblk1[7].B_preserveB IB<7> VDD VSS ZB<7> / CKBD4
Xgenblk1[7].B_preserveC IC<7> VDD VSS ZC<7> / CKBD4
Xgenblk1[8].B_preserveA IA<8> VDD VSS ZA<8> / CKBD4
Xgenblk1[8].B_preserveB IB<8> VDD VSS ZB<8> / CKBD4
Xgenblk1[8].B_preserveC IC<8> VDD VSS ZC<8> / CKBD4
Xgenblk1[9].B_preserveA IA<9> VDD VSS ZA<9> / CKBD4
Xgenblk1[9].B_preserveB IB<9> VDD VSS ZB<9> / CKBD4
Xgenblk1[9].B_preserveC IC<9> VDD VSS ZC<9> / CKBD4
Xgenblk1[10].B_preserveA IA<10> VDD VSS ZA<10> / CKBD4
Xgenblk1[10].B_preserveB IB<10> VDD VSS ZB<10> / CKBD4
Xgenblk1[10].B_preserveC IC<10> VDD VSS ZC<10> / CKBD4
Xgenblk1[11].B_preserveA IA<11> VDD VSS ZA<11> / CKBD4
Xgenblk1[11].B_preserveB IB<11> VDD VSS ZB<11> / CKBD4
Xgenblk1[11].B_preserveC IC<11> VDD VSS ZC<11> / CKBD4
Xgenblk1[12].B_preserveA IA<12> VDD VSS ZA<12> / CKBD4
Xgenblk1[12].B_preserveB IB<12> VDD VSS ZB<12> / CKBD4
Xgenblk1[12].B_preserveC IC<12> VDD VSS ZC<12> / CKBD4
Xgenblk1[13].B_preserveA IA<13> VDD VSS ZA<13> / CKBD4
Xgenblk1[13].B_preserveB IB<13> VDD VSS ZB<13> / CKBD4
Xgenblk1[13].B_preserveC IC<13> VDD VSS ZC<13> / CKBD4
Xgenblk1[14].B_preserveA IA<14> VDD VSS ZA<14> / CKBD4
Xgenblk1[14].B_preserveB IB<14> VDD VSS ZB<14> / CKBD4
Xgenblk1[14].B_preserveC IC<14> VDD VSS ZC<14> / CKBD4
Xgenblk1[15].B_preserveA IA<15> VDD VSS ZA<15> / CKBD4
Xgenblk1[15].B_preserveB IB<15> VDD VSS ZB<15> / CKBD4
Xgenblk1[15].B_preserveC IC<15> VDD VSS ZC<15> / CKBD4
Xgenblk1[16].B_preserveA IA<16> VDD VSS ZA<16> / CKBD4
Xgenblk1[16].B_preserveB IB<16> VDD VSS ZB<16> / CKBD4
Xgenblk1[16].B_preserveC IC<16> VDD VSS ZC<16> / CKBD4
Xgenblk1[17].B_preserveA IA<17> VDD VSS ZA<17> / CKBD4
Xgenblk1[17].B_preserveB IB<17> VDD VSS ZB<17> / CKBD4
Xgenblk1[17].B_preserveC IC<17> VDD VSS ZC<17> / CKBD4
Xgenblk1[18].B_preserveA IA<18> VDD VSS ZA<18> / CKBD4
Xgenblk1[18].B_preserveB IB<18> VDD VSS ZB<18> / CKBD4
Xgenblk1[18].B_preserveC IC<18> VDD VSS ZC<18> / CKBD4
Xgenblk1[19].B_preserveA IA<19> VDD VSS ZA<19> / CKBD4
Xgenblk1[19].B_preserveB IB<19> VDD VSS ZB<19> / CKBD4
Xgenblk1[19].B_preserveC IC<19> VDD VSS ZC<19> / CKBD4
Xgenblk1[20].B_preserveA IA<20> VDD VSS ZA<20> / CKBD4
Xgenblk1[20].B_preserveB IB<20> VDD VSS ZB<20> / CKBD4
Xgenblk1[20].B_preserveC IC<20> VDD VSS ZC<20> / CKBD4
Xgenblk1[21].B_preserveA IA<21> VDD VSS ZA<21> / CKBD4
Xgenblk1[21].B_preserveB IB<21> VDD VSS ZB<21> / CKBD4
Xgenblk1[21].B_preserveC IC<21> VDD VSS ZC<21> / CKBD4
Xgenblk1[22].B_preserveA IA<22> VDD VSS ZA<22> / CKBD4
Xgenblk1[22].B_preserveB IB<22> VDD VSS ZB<22> / CKBD4
Xgenblk1[22].B_preserveC IC<22> VDD VSS ZC<22> / CKBD4
Xgenblk1[23].B_preserveA IA<23> VDD VSS ZA<23> / CKBD4
Xgenblk1[23].B_preserveB IB<23> VDD VSS ZB<23> / CKBD4
Xgenblk1[23].B_preserveC IC<23> VDD VSS ZC<23> / CKBD4
Xgenblk1[24].B_preserveA IA<24> VDD VSS ZA<24> / CKBD4
Xgenblk1[24].B_preserveB IB<24> VDD VSS ZB<24> / CKBD4
Xgenblk1[24].B_preserveC IC<24> VDD VSS ZC<24> / CKBD4
Xgenblk1[25].B_preserveA IA<25> VDD VSS ZA<25> / CKBD4
Xgenblk1[25].B_preserveB IB<25> VDD VSS ZB<25> / CKBD4
Xgenblk1[25].B_preserveC IC<25> VDD VSS ZC<25> / CKBD4
Xgenblk1[26].B_preserveA IA<26> VDD VSS ZA<26> / CKBD4
Xgenblk1[26].B_preserveB IB<26> VDD VSS ZB<26> / CKBD4
Xgenblk1[26].B_preserveC IC<26> VDD VSS ZC<26> / CKBD4
Xgenblk1[27].B_preserveA IA<27> VDD VSS ZA<27> / CKBD4
Xgenblk1[27].B_preserveB IB<27> VDD VSS ZB<27> / CKBD4
Xgenblk1[27].B_preserveC IC<27> VDD VSS ZC<27> / CKBD4
Xgenblk1[28].B_preserveA IA<28> VDD VSS ZA<28> / CKBD4
Xgenblk1[28].B_preserveB IB<28> VDD VSS ZB<28> / CKBD4
Xgenblk1[28].B_preserveC IC<28> VDD VSS ZC<28> / CKBD4
Xgenblk1[29].B_preserveA IA<29> VDD VSS ZA<29> / CKBD4
Xgenblk1[29].B_preserveB IB<29> VDD VSS ZB<29> / CKBD4
Xgenblk1[29].B_preserveC IC<29> VDD VSS ZC<29> / CKBD4
Xgenblk1[30].B_preserveA IA<30> VDD VSS ZA<30> / CKBD4
Xgenblk1[30].B_preserveB IB<30> VDD VSS ZB<30> / CKBD4
Xgenblk1[30].B_preserveC IC<30> VDD VSS ZC<30> / CKBD4
Xgenblk1[31].B_preserveA IA<31> VDD VSS ZA<31> / CKBD4
Xgenblk1[31].B_preserveB IB<31> VDD VSS ZB<31> / CKBD4
Xgenblk1[31].B_preserveC IC<31> VDD VSS ZC<31> / CKBD4
Xgenblk1[32].B_preserveA IA<32> VDD VSS ZA<32> / CKBD4
Xgenblk1[32].B_preserveB IB<32> VDD VSS ZB<32> / CKBD4
Xgenblk1[32].B_preserveC IC<32> VDD VSS ZC<32> / CKBD4
Xgenblk1[33].B_preserveA IA<33> VDD VSS ZA<33> / CKBD4
Xgenblk1[33].B_preserveB IB<33> VDD VSS ZB<33> / CKBD4
Xgenblk1[33].B_preserveC IC<33> VDD VSS ZC<33> / CKBD4
Xgenblk1[34].B_preserveA IA<34> VDD VSS ZA<34> / CKBD4
Xgenblk1[34].B_preserveB IB<34> VDD VSS ZB<34> / CKBD4
Xgenblk1[34].B_preserveC IC<34> VDD VSS ZC<34> / CKBD4
Xgenblk1[35].B_preserveA IA<35> VDD VSS ZA<35> / CKBD4
Xgenblk1[35].B_preserveB IB<35> VDD VSS ZB<35> / CKBD4
Xgenblk1[35].B_preserveC IC<35> VDD VSS ZC<35> / CKBD4
Xgenblk1[36].B_preserveA IA<36> VDD VSS ZA<36> / CKBD4
Xgenblk1[36].B_preserveB IB<36> VDD VSS ZB<36> / CKBD4
Xgenblk1[36].B_preserveC IC<36> VDD VSS ZC<36> / CKBD4
Xgenblk1[37].B_preserveA IA<37> VDD VSS ZA<37> / CKBD4
Xgenblk1[37].B_preserveB IB<37> VDD VSS ZB<37> / CKBD4
Xgenblk1[37].B_preserveC IC<37> VDD VSS ZC<37> / CKBD4
Xgenblk1[38].B_preserveA IA<38> VDD VSS ZA<38> / CKBD4
Xgenblk1[38].B_preserveB IB<38> VDD VSS ZB<38> / CKBD4
Xgenblk1[38].B_preserveC IC<38> VDD VSS ZC<38> / CKBD4
Xgenblk1[39].B_preserveA IA<39> VDD VSS ZA<39> / CKBD4
Xgenblk1[39].B_preserveB IB<39> VDD VSS ZB<39> / CKBD4
Xgenblk1[39].B_preserveC IC<39> VDD VSS ZC<39> / CKBD4
Xgenblk1[40].B_preserveA IA<40> VDD VSS ZA<40> / CKBD4
Xgenblk1[40].B_preserveB IB<40> VDD VSS ZB<40> / CKBD4
Xgenblk1[40].B_preserveC IC<40> VDD VSS ZC<40> / CKBD4
Xgenblk1[41].B_preserveA IA<41> VDD VSS ZA<41> / CKBD4
Xgenblk1[41].B_preserveB IB<41> VDD VSS ZB<41> / CKBD4
Xgenblk1[41].B_preserveC IC<41> VDD VSS ZC<41> / CKBD4
Xgenblk1[42].B_preserveA IA<42> VDD VSS ZA<42> / CKBD4
Xgenblk1[42].B_preserveB IB<42> VDD VSS ZB<42> / CKBD4
Xgenblk1[42].B_preserveC IC<42> VDD VSS ZC<42> / CKBD4
Xgenblk1[43].B_preserveA IA<43> VDD VSS ZA<43> / CKBD4
Xgenblk1[43].B_preserveB IB<43> VDD VSS ZB<43> / CKBD4
Xgenblk1[43].B_preserveC IC<43> VDD VSS ZC<43> / CKBD4
Xgenblk1[44].B_preserveA IA<44> VDD VSS ZA<44> / CKBD4
Xgenblk1[44].B_preserveB IB<44> VDD VSS ZB<44> / CKBD4
Xgenblk1[44].B_preserveC IC<44> VDD VSS ZC<44> / CKBD4
Xgenblk1[45].B_preserveA IA<45> VDD VSS ZA<45> / CKBD4
Xgenblk1[45].B_preserveB IB<45> VDD VSS ZB<45> / CKBD4
Xgenblk1[45].B_preserveC IC<45> VDD VSS ZC<45> / CKBD4
Xgenblk1[46].B_preserveA IA<46> VDD VSS ZA<46> / CKBD4
Xgenblk1[46].B_preserveB IB<46> VDD VSS ZB<46> / CKBD4
Xgenblk1[46].B_preserveC IC<46> VDD VSS ZC<46> / CKBD4
Xgenblk1[47].B_preserveA IA<47> VDD VSS ZA<47> / CKBD4
Xgenblk1[47].B_preserveB IB<47> VDD VSS ZB<47> / CKBD4
Xgenblk1[47].B_preserveC IC<47> VDD VSS ZC<47> / CKBD4
Xgenblk1[48].B_preserveA IA<48> VDD VSS ZA<48> / CKBD4
Xgenblk1[48].B_preserveB IB<48> VDD VSS ZB<48> / CKBD4
Xgenblk1[48].B_preserveC IC<48> VDD VSS ZC<48> / CKBD4
Xgenblk1[49].B_preserveA IA<49> VDD VSS ZA<49> / CKBD4
Xgenblk1[49].B_preserveB IB<49> VDD VSS ZB<49> / CKBD4
Xgenblk1[49].B_preserveC IC<49> VDD VSS ZC<49> / CKBD4
Xgenblk1[50].B_preserveA IA<50> VDD VSS ZA<50> / CKBD4
Xgenblk1[50].B_preserveB IB<50> VDD VSS ZB<50> / CKBD4
Xgenblk1[50].B_preserveC IC<50> VDD VSS ZC<50> / CKBD4
Xgenblk1[51].B_preserveA IA<51> VDD VSS ZA<51> / CKBD4
Xgenblk1[51].B_preserveB IB<51> VDD VSS ZB<51> / CKBD4
Xgenblk1[51].B_preserveC IC<51> VDD VSS ZC<51> / CKBD4
Xgenblk1[52].B_preserveA IA<52> VDD VSS ZA<52> / CKBD4
Xgenblk1[52].B_preserveB IB<52> VDD VSS ZB<52> / CKBD4
Xgenblk1[52].B_preserveC IC<52> VDD VSS ZC<52> / CKBD4
Xgenblk1[53].B_preserveA IA<53> VDD VSS ZA<53> / CKBD4
Xgenblk1[53].B_preserveB IB<53> VDD VSS ZB<53> / CKBD4
Xgenblk1[53].B_preserveC IC<53> VDD VSS ZC<53> / CKBD4
Xgenblk1[54].B_preserveA IA<54> VDD VSS ZA<54> / CKBD4
Xgenblk1[54].B_preserveB IB<54> VDD VSS ZB<54> / CKBD4
Xgenblk1[54].B_preserveC IC<54> VDD VSS ZC<54> / CKBD4
Xgenblk1[55].B_preserveA IA<55> VDD VSS ZA<55> / CKBD4
Xgenblk1[55].B_preserveB IB<55> VDD VSS ZB<55> / CKBD4
Xgenblk1[55].B_preserveC IC<55> VDD VSS ZC<55> / CKBD4
Xgenblk1[56].B_preserveA IA<56> VDD VSS ZA<56> / CKBD4
Xgenblk1[56].B_preserveB IB<56> VDD VSS ZB<56> / CKBD4
Xgenblk1[56].B_preserveC IC<56> VDD VSS ZC<56> / CKBD4
Xgenblk1[57].B_preserveA IA<57> VDD VSS ZA<57> / CKBD4
Xgenblk1[57].B_preserveB IB<57> VDD VSS ZB<57> / CKBD4
Xgenblk1[57].B_preserveC IC<57> VDD VSS ZC<57> / CKBD4
Xgenblk1[58].B_preserveA IA<58> VDD VSS ZA<58> / CKBD4
Xgenblk1[58].B_preserveB IB<58> VDD VSS ZB<58> / CKBD4
Xgenblk1[58].B_preserveC IC<58> VDD VSS ZC<58> / CKBD4
Xgenblk1[59].B_preserveA IA<59> VDD VSS ZA<59> / CKBD4
Xgenblk1[59].B_preserveB IB<59> VDD VSS ZB<59> / CKBD4
Xgenblk1[59].B_preserveC IC<59> VDD VSS ZC<59> / CKBD4
Xgenblk1[60].B_preserveA IA<60> VDD VSS ZA<60> / CKBD4
Xgenblk1[60].B_preserveB IB<60> VDD VSS ZB<60> / CKBD4
Xgenblk1[60].B_preserveC IC<60> VDD VSS ZC<60> / CKBD4
Xgenblk1[61].B_preserveA IA<61> VDD VSS ZA<61> / CKBD4
Xgenblk1[61].B_preserveB IB<61> VDD VSS ZB<61> / CKBD4
Xgenblk1[61].B_preserveC IC<61> VDD VSS ZC<61> / CKBD4
Xgenblk1[62].B_preserveA IA<62> VDD VSS ZA<62> / CKBD4
Xgenblk1[62].B_preserveB IB<62> VDD VSS ZB<62> / CKBD4
Xgenblk1[62].B_preserveC IC<62> VDD VSS ZC<62> / CKBD4
Xgenblk1[63].B_preserveA IA<63> VDD VSS ZA<63> / CKBD4
Xgenblk1[63].B_preserveB IB<63> VDD VSS ZB<63> / CKBD4
Xgenblk1[63].B_preserveC IC<63> VDD VSS ZC<63> / CKBD4
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD8
* View Name:    schematic
************************************************************************

.SUBCKT INVD8 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1_5-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_3-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_7-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_4-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_6-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_2-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_4-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_5-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_3-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_7-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_6-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_2-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD4
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD4 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u3_3-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD6
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD6 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_1-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_3-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u2 net9 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u2 net9 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_4-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_5-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_4-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u3_5-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u3 net9 I VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u3 net9 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND6
* View Name:    schematic
************************************************************************

.SUBCKT CKND6 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_3 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_2 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_4 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_5 ZN I VDD VDD pch l=60n w=520.0n m=1
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_3 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_4 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_2 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_5 ZN I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD2
* View Name:    schematic
************************************************************************

.SUBCKT CKBD2 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD16
* View Name:    schematic
************************************************************************

.SUBCKT CKBD16 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MMU21_12 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_4 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_15 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_7 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_11 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_5 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3 net5 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_10 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_13 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_4 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_6 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_9 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_8 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_14 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU23_7 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_3 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_5 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_10 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_12 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_4 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_4 net5 I VSS VSS nch l=60n w=310.0n m=1
MM_u15_1 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_15 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_8 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_6 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_13 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_11 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_2 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_9 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_14 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_0 net5 I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD16
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD16 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU8_0-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_3-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_9-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_5-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_6-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MM_u2_3-M_u2 net123 I VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u2 net123 I VSS VSS nch l=60n w=390.0n m=1
MMU8_13-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_4-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_1-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_14-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_12-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MM_u2_4-M_u2 net123 I VSS VSS nch l=60n w=390.0n m=1
MM_u2_2-M_u2 net123 I VSS VSS nch l=60n w=390.0n m=1
MMU8_11-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u2 net123 I VSS VSS nch l=60n w=390.0n m=1
MMU8_15-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_8-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_2-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_7-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_10-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_6-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_9-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_7-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_0-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u3 net123 I VDD VDD pch l=60n w=520.0n m=1
MMU8_4-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MM_u2_3-M_u3 net123 I VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u3 net123 I VDD VDD pch l=60n w=520.0n m=1
MMU8_14-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_12-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_11-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_8-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MM_u2_2-M_u3 net123 I VDD VDD pch l=60n w=520.0n m=1
MMU8_13-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MM_u2_4-M_u3 net123 I VDD VDD pch l=60n w=520.0n m=1
MMU8_1-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_2-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_3-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_5-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_10-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_15-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD8
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD8 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u7_5-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_1-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_0-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u2 net67 I VSS VSS nch l=60n w=390.0n m=1
MM_u7_6-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_3-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u2_2-M_u2 net67 I VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u2 net67 I VSS VSS nch l=60n w=390.0n m=1
MM_u7_2-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_7-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_4-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_0-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u7_4-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u7_3-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u3 net67 I VDD VDD pch l=60n w=520.0n m=1
MM_u7_5-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u7_1-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u3 net67 I VDD VDD pch l=60n w=520.0n m=1
MM_u2_2-M_u3 net67 I VDD VDD pch l=60n w=520.0n m=1
MM_u7_6-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u7_2-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u7_7-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_I2C_pixelDigitalV1
* Cell Name:    pixelDigitalTMR
* View Name:    schematic
************************************************************************

.SUBCKT pixelDigitalTMR HIGH LOW VDD VSS busAddrInA<15> busAddrInA<14> 
+ busAddrInA<13> busAddrInA<12> busAddrInA<11> busAddrInA<10> busAddrInA<9> 
+ busAddrInA<8> busAddrInA<7> busAddrInA<6> busAddrInA<5> busAddrInA<4> 
+ busAddrInA<3> busAddrInA<2> busAddrInA<1> busAddrInA<0> busAddrInB<15> 
+ busAddrInB<14> busAddrInB<13> busAddrInB<12> busAddrInB<11> busAddrInB<10> 
+ busAddrInB<9> busAddrInB<8> busAddrInB<7> busAddrInB<6> busAddrInB<5> 
+ busAddrInB<4> busAddrInB<3> busAddrInB<2> busAddrInB<1> busAddrInB<0> 
+ busAddrInC<15> busAddrInC<14> busAddrInC<13> busAddrInC<12> busAddrInC<11> 
+ busAddrInC<10> busAddrInC<9> busAddrInC<8> busAddrInC<7> busAddrInC<6> 
+ busAddrInC<5> busAddrInC<4> busAddrInC<3> busAddrInC<2> busAddrInC<1> 
+ busAddrInC<0> busAddrOutA<15> busAddrOutA<14> busAddrOutA<13> 
+ busAddrOutA<12> busAddrOutA<11> busAddrOutA<10> busAddrOutA<9> 
+ busAddrOutA<8> busAddrOutA<7> busAddrOutA<6> busAddrOutA<5> busAddrOutA<4> 
+ busAddrOutA<3> busAddrOutA<2> busAddrOutA<1> busAddrOutA<0> busAddrOutB<15> 
+ busAddrOutB<14> busAddrOutB<13> busAddrOutB<12> busAddrOutB<11> 
+ busAddrOutB<10> busAddrOutB<9> busAddrOutB<8> busAddrOutB<7> busAddrOutB<6> 
+ busAddrOutB<5> busAddrOutB<4> busAddrOutB<3> busAddrOutB<2> busAddrOutB<1> 
+ busAddrOutB<0> busAddrOutC<15> busAddrOutC<14> busAddrOutC<13> 
+ busAddrOutC<12> busAddrOutC<11> busAddrOutC<10> busAddrOutC<9> 
+ busAddrOutC<8> busAddrOutC<7> busAddrOutC<6> busAddrOutC<5> busAddrOutC<4> 
+ busAddrOutC<3> busAddrOutC<2> busAddrOutC<1> busAddrOutC<0> busClkInA 
+ busClkInB busClkInC busClkOutA busClkOutB busClkOutC busDataMisoInA<7> 
+ busDataMisoInA<6> busDataMisoInA<5> busDataMisoInA<4> busDataMisoInA<3> 
+ busDataMisoInA<2> busDataMisoInA<1> busDataMisoInA<0> busDataMisoInB<7> 
+ busDataMisoInB<6> busDataMisoInB<5> busDataMisoInB<4> busDataMisoInB<3> 
+ busDataMisoInB<2> busDataMisoInB<1> busDataMisoInB<0> busDataMisoInC<7> 
+ busDataMisoInC<6> busDataMisoInC<5> busDataMisoInC<4> busDataMisoInC<3> 
+ busDataMisoInC<2> busDataMisoInC<1> busDataMisoInC<0> busDataMisoOutA<7> 
+ busDataMisoOutA<6> busDataMisoOutA<5> busDataMisoOutA<4> busDataMisoOutA<3> 
+ busDataMisoOutA<2> busDataMisoOutA<1> busDataMisoOutA<0> busDataMisoOutB<7> 
+ busDataMisoOutB<6> busDataMisoOutB<5> busDataMisoOutB<4> busDataMisoOutB<3> 
+ busDataMisoOutB<2> busDataMisoOutB<1> busDataMisoOutB<0> busDataMisoOutC<7> 
+ busDataMisoOutC<6> busDataMisoOutC<5> busDataMisoOutC<4> busDataMisoOutC<3> 
+ busDataMisoOutC<2> busDataMisoOutC<1> busDataMisoOutC<0> busDataMosiInA<7> 
+ busDataMosiInA<6> busDataMosiInA<5> busDataMosiInA<4> busDataMosiInA<3> 
+ busDataMosiInA<2> busDataMosiInA<1> busDataMosiInA<0> busDataMosiInB<7> 
+ busDataMosiInB<6> busDataMosiInB<5> busDataMosiInB<4> busDataMosiInB<3> 
+ busDataMosiInB<2> busDataMosiInB<1> busDataMosiInB<0> busDataMosiInC<7> 
+ busDataMosiInC<6> busDataMosiInC<5> busDataMosiInC<4> busDataMosiInC<3> 
+ busDataMosiInC<2> busDataMosiInC<1> busDataMosiInC<0> busDataMosiOutA<7> 
+ busDataMosiOutA<6> busDataMosiOutA<5> busDataMosiOutA<4> busDataMosiOutA<3> 
+ busDataMosiOutA<2> busDataMosiOutA<1> busDataMosiOutA<0> busDataMosiOutB<7> 
+ busDataMosiOutB<6> busDataMosiOutB<5> busDataMosiOutB<4> busDataMosiOutB<3> 
+ busDataMosiOutB<2> busDataMosiOutB<1> busDataMosiOutB<0> busDataMosiOutC<7> 
+ busDataMosiOutC<6> busDataMosiOutC<5> busDataMosiOutC<4> busDataMosiOutC<3> 
+ busDataMosiOutC<2> busDataMosiOutC<1> busDataMosiOutC<0> busReInA busReInB 
+ busReInC busReOutA busReOutB busReOutC busRstInA busRstInB busRstInC 
+ busRstOutA busRstOutB busRstOutC busTmrErrorInA busTmrErrorInB 
+ busTmrErrorInC busTmrErrorOutA busTmrErrorOutB busTmrErrorOutC busWeInA 
+ busWeInB busWeInC busWeOutA busWeOutB busWeOutC colAddrInA<3> colAddrInA<2> 
+ colAddrInA<1> colAddrInA<0> colAddrInB<3> colAddrInB<2> colAddrInB<1> 
+ colAddrInB<0> colAddrInC<3> colAddrInC<2> colAddrInC<1> colAddrInC<0> 
+ colAddrOutA<3> colAddrOutA<2> colAddrOutA<1> colAddrOutA<0> colAddrOutB<3> 
+ colAddrOutB<2> colAddrOutB<1> colAddrOutB<0> colAddrOutC<3> colAddrOutC<2> 
+ colAddrOutC<1> colAddrOutC<0> defaultPixelConfig<255> 
+ defaultPixelConfig<254> defaultPixelConfig<253> defaultPixelConfig<252> 
+ defaultPixelConfig<251> defaultPixelConfig<250> defaultPixelConfig<249> 
+ defaultPixelConfig<248> defaultPixelConfig<247> defaultPixelConfig<246> 
+ defaultPixelConfig<245> defaultPixelConfig<244> defaultPixelConfig<243> 
+ defaultPixelConfig<242> defaultPixelConfig<241> defaultPixelConfig<240> 
+ defaultPixelConfig<239> defaultPixelConfig<238> defaultPixelConfig<237> 
+ defaultPixelConfig<236> defaultPixelConfig<235> defaultPixelConfig<234> 
+ defaultPixelConfig<233> defaultPixelConfig<232> defaultPixelConfig<231> 
+ defaultPixelConfig<230> defaultPixelConfig<229> defaultPixelConfig<228> 
+ defaultPixelConfig<227> defaultPixelConfig<226> defaultPixelConfig<225> 
+ defaultPixelConfig<224> defaultPixelConfig<223> defaultPixelConfig<222> 
+ defaultPixelConfig<221> defaultPixelConfig<220> defaultPixelConfig<219> 
+ defaultPixelConfig<218> defaultPixelConfig<217> defaultPixelConfig<216> 
+ defaultPixelConfig<215> defaultPixelConfig<214> defaultPixelConfig<213> 
+ defaultPixelConfig<212> defaultPixelConfig<211> defaultPixelConfig<210> 
+ defaultPixelConfig<209> defaultPixelConfig<208> defaultPixelConfig<207> 
+ defaultPixelConfig<206> defaultPixelConfig<205> defaultPixelConfig<204> 
+ defaultPixelConfig<203> defaultPixelConfig<202> defaultPixelConfig<201> 
+ defaultPixelConfig<200> defaultPixelConfig<199> defaultPixelConfig<198> 
+ defaultPixelConfig<197> defaultPixelConfig<196> defaultPixelConfig<195> 
+ defaultPixelConfig<194> defaultPixelConfig<193> defaultPixelConfig<192> 
+ defaultPixelConfig<191> defaultPixelConfig<190> defaultPixelConfig<189> 
+ defaultPixelConfig<188> defaultPixelConfig<187> defaultPixelConfig<186> 
+ defaultPixelConfig<185> defaultPixelConfig<184> defaultPixelConfig<183> 
+ defaultPixelConfig<182> defaultPixelConfig<181> defaultPixelConfig<180> 
+ defaultPixelConfig<179> defaultPixelConfig<178> defaultPixelConfig<177> 
+ defaultPixelConfig<176> defaultPixelConfig<175> defaultPixelConfig<174> 
+ defaultPixelConfig<173> defaultPixelConfig<172> defaultPixelConfig<171> 
+ defaultPixelConfig<170> defaultPixelConfig<169> defaultPixelConfig<168> 
+ defaultPixelConfig<167> defaultPixelConfig<166> defaultPixelConfig<165> 
+ defaultPixelConfig<164> defaultPixelConfig<163> defaultPixelConfig<162> 
+ defaultPixelConfig<161> defaultPixelConfig<160> defaultPixelConfig<159> 
+ defaultPixelConfig<158> defaultPixelConfig<157> defaultPixelConfig<156> 
+ defaultPixelConfig<155> defaultPixelConfig<154> defaultPixelConfig<153> 
+ defaultPixelConfig<152> defaultPixelConfig<151> defaultPixelConfig<150> 
+ defaultPixelConfig<149> defaultPixelConfig<148> defaultPixelConfig<147> 
+ defaultPixelConfig<146> defaultPixelConfig<145> defaultPixelConfig<144> 
+ defaultPixelConfig<143> defaultPixelConfig<142> defaultPixelConfig<141> 
+ defaultPixelConfig<140> defaultPixelConfig<139> defaultPixelConfig<138> 
+ defaultPixelConfig<137> defaultPixelConfig<136> defaultPixelConfig<135> 
+ defaultPixelConfig<134> defaultPixelConfig<133> defaultPixelConfig<132> 
+ defaultPixelConfig<131> defaultPixelConfig<130> defaultPixelConfig<129> 
+ defaultPixelConfig<128> defaultPixelConfig<127> defaultPixelConfig<126> 
+ defaultPixelConfig<125> defaultPixelConfig<124> defaultPixelConfig<123> 
+ defaultPixelConfig<122> defaultPixelConfig<121> defaultPixelConfig<120> 
+ defaultPixelConfig<119> defaultPixelConfig<118> defaultPixelConfig<117> 
+ defaultPixelConfig<116> defaultPixelConfig<115> defaultPixelConfig<114> 
+ defaultPixelConfig<113> defaultPixelConfig<112> defaultPixelConfig<111> 
+ defaultPixelConfig<110> defaultPixelConfig<109> defaultPixelConfig<108> 
+ defaultPixelConfig<107> defaultPixelConfig<106> defaultPixelConfig<105> 
+ defaultPixelConfig<104> defaultPixelConfig<103> defaultPixelConfig<102> 
+ defaultPixelConfig<101> defaultPixelConfig<100> defaultPixelConfig<99> 
+ defaultPixelConfig<98> defaultPixelConfig<97> defaultPixelConfig<96> 
+ defaultPixelConfig<95> defaultPixelConfig<94> defaultPixelConfig<93> 
+ defaultPixelConfig<92> defaultPixelConfig<91> defaultPixelConfig<90> 
+ defaultPixelConfig<89> defaultPixelConfig<88> defaultPixelConfig<87> 
+ defaultPixelConfig<86> defaultPixelConfig<85> defaultPixelConfig<84> 
+ defaultPixelConfig<83> defaultPixelConfig<82> defaultPixelConfig<81> 
+ defaultPixelConfig<80> defaultPixelConfig<79> defaultPixelConfig<78> 
+ defaultPixelConfig<77> defaultPixelConfig<76> defaultPixelConfig<75> 
+ defaultPixelConfig<74> defaultPixelConfig<73> defaultPixelConfig<72> 
+ defaultPixelConfig<71> defaultPixelConfig<70> defaultPixelConfig<69> 
+ defaultPixelConfig<68> defaultPixelConfig<67> defaultPixelConfig<66> 
+ defaultPixelConfig<65> defaultPixelConfig<64> defaultPixelConfig<63> 
+ defaultPixelConfig<62> defaultPixelConfig<61> defaultPixelConfig<60> 
+ defaultPixelConfig<59> defaultPixelConfig<58> defaultPixelConfig<57> 
+ defaultPixelConfig<56> defaultPixelConfig<55> defaultPixelConfig<54> 
+ defaultPixelConfig<53> defaultPixelConfig<52> defaultPixelConfig<51> 
+ defaultPixelConfig<50> defaultPixelConfig<49> defaultPixelConfig<48> 
+ defaultPixelConfig<47> defaultPixelConfig<46> defaultPixelConfig<45> 
+ defaultPixelConfig<44> defaultPixelConfig<43> defaultPixelConfig<42> 
+ defaultPixelConfig<41> defaultPixelConfig<40> defaultPixelConfig<39> 
+ defaultPixelConfig<38> defaultPixelConfig<37> defaultPixelConfig<36> 
+ defaultPixelConfig<35> defaultPixelConfig<34> defaultPixelConfig<33> 
+ defaultPixelConfig<32> defaultPixelConfig<31> defaultPixelConfig<30> 
+ defaultPixelConfig<29> defaultPixelConfig<28> defaultPixelConfig<27> 
+ defaultPixelConfig<26> defaultPixelConfig<25> defaultPixelConfig<24> 
+ defaultPixelConfig<23> defaultPixelConfig<22> defaultPixelConfig<21> 
+ defaultPixelConfig<20> defaultPixelConfig<19> defaultPixelConfig<18> 
+ defaultPixelConfig<17> defaultPixelConfig<16> defaultPixelConfig<15> 
+ defaultPixelConfig<14> defaultPixelConfig<13> defaultPixelConfig<12> 
+ defaultPixelConfig<11> defaultPixelConfig<10> defaultPixelConfig<9> 
+ defaultPixelConfig<8> defaultPixelConfig<7> defaultPixelConfig<6> 
+ defaultPixelConfig<5> defaultPixelConfig<4> defaultPixelConfig<3> 
+ defaultPixelConfig<2> defaultPixelConfig<1> defaultPixelConfig<0> 
+ pixelAddrInA<3> pixelAddrInA<2> pixelAddrInA<1> pixelAddrInA<0> 
+ pixelAddrInB<3> pixelAddrInB<2> pixelAddrInB<1> pixelAddrInB<0> 
+ pixelAddrInC<3> pixelAddrInC<2> pixelAddrInC<1> pixelAddrInC<0> 
+ pixelAddrNextOutA<3> pixelAddrNextOutA<2> pixelAddrNextOutA<1> 
+ pixelAddrNextOutA<0> pixelAddrNextOutB<3> pixelAddrNextOutB<2> 
+ pixelAddrNextOutB<1> pixelAddrNextOutB<0> pixelAddrNextOutC<3> 
+ pixelAddrNextOutC<2> pixelAddrNextOutC<1> pixelAddrNextOutC<0> 
+ pixelConfig<255> pixelConfig<254> pixelConfig<253> pixelConfig<252> 
+ pixelConfig<251> pixelConfig<250> pixelConfig<249> pixelConfig<248> 
+ pixelConfig<247> pixelConfig<246> pixelConfig<245> pixelConfig<244> 
+ pixelConfig<243> pixelConfig<242> pixelConfig<241> pixelConfig<240> 
+ pixelConfig<239> pixelConfig<238> pixelConfig<237> pixelConfig<236> 
+ pixelConfig<235> pixelConfig<234> pixelConfig<233> pixelConfig<232> 
+ pixelConfig<231> pixelConfig<230> pixelConfig<229> pixelConfig<228> 
+ pixelConfig<227> pixelConfig<226> pixelConfig<225> pixelConfig<224> 
+ pixelConfig<223> pixelConfig<222> pixelConfig<221> pixelConfig<220> 
+ pixelConfig<219> pixelConfig<218> pixelConfig<217> pixelConfig<216> 
+ pixelConfig<215> pixelConfig<214> pixelConfig<213> pixelConfig<212> 
+ pixelConfig<211> pixelConfig<210> pixelConfig<209> pixelConfig<208> 
+ pixelConfig<207> pixelConfig<206> pixelConfig<205> pixelConfig<204> 
+ pixelConfig<203> pixelConfig<202> pixelConfig<201> pixelConfig<200> 
+ pixelConfig<199> pixelConfig<198> pixelConfig<197> pixelConfig<196> 
+ pixelConfig<195> pixelConfig<194> pixelConfig<193> pixelConfig<192> 
+ pixelConfig<191> pixelConfig<190> pixelConfig<189> pixelConfig<188> 
+ pixelConfig<187> pixelConfig<186> pixelConfig<185> pixelConfig<184> 
+ pixelConfig<183> pixelConfig<182> pixelConfig<181> pixelConfig<180> 
+ pixelConfig<179> pixelConfig<178> pixelConfig<177> pixelConfig<176> 
+ pixelConfig<175> pixelConfig<174> pixelConfig<173> pixelConfig<172> 
+ pixelConfig<171> pixelConfig<170> pixelConfig<169> pixelConfig<168> 
+ pixelConfig<167> pixelConfig<166> pixelConfig<165> pixelConfig<164> 
+ pixelConfig<163> pixelConfig<162> pixelConfig<161> pixelConfig<160> 
+ pixelConfig<159> pixelConfig<158> pixelConfig<157> pixelConfig<156> 
+ pixelConfig<155> pixelConfig<154> pixelConfig<153> pixelConfig<152> 
+ pixelConfig<151> pixelConfig<150> pixelConfig<149> pixelConfig<148> 
+ pixelConfig<147> pixelConfig<146> pixelConfig<145> pixelConfig<144> 
+ pixelConfig<143> pixelConfig<142> pixelConfig<141> pixelConfig<140> 
+ pixelConfig<139> pixelConfig<138> pixelConfig<137> pixelConfig<136> 
+ pixelConfig<135> pixelConfig<134> pixelConfig<133> pixelConfig<132> 
+ pixelConfig<131> pixelConfig<130> pixelConfig<129> pixelConfig<128> 
+ pixelConfig<127> pixelConfig<126> pixelConfig<125> pixelConfig<124> 
+ pixelConfig<123> pixelConfig<122> pixelConfig<121> pixelConfig<120> 
+ pixelConfig<119> pixelConfig<118> pixelConfig<117> pixelConfig<116> 
+ pixelConfig<115> pixelConfig<114> pixelConfig<113> pixelConfig<112> 
+ pixelConfig<111> pixelConfig<110> pixelConfig<109> pixelConfig<108> 
+ pixelConfig<107> pixelConfig<106> pixelConfig<105> pixelConfig<104> 
+ pixelConfig<103> pixelConfig<102> pixelConfig<101> pixelConfig<100> 
+ pixelConfig<99> pixelConfig<98> pixelConfig<97> pixelConfig<96> 
+ pixelConfig<95> pixelConfig<94> pixelConfig<93> pixelConfig<92> 
+ pixelConfig<91> pixelConfig<90> pixelConfig<89> pixelConfig<88> 
+ pixelConfig<87> pixelConfig<86> pixelConfig<85> pixelConfig<84> 
+ pixelConfig<83> pixelConfig<82> pixelConfig<81> pixelConfig<80> 
+ pixelConfig<79> pixelConfig<78> pixelConfig<77> pixelConfig<76> 
+ pixelConfig<75> pixelConfig<74> pixelConfig<73> pixelConfig<72> 
+ pixelConfig<71> pixelConfig<70> pixelConfig<69> pixelConfig<68> 
+ pixelConfig<67> pixelConfig<66> pixelConfig<65> pixelConfig<64> 
+ pixelConfig<63> pixelConfig<62> pixelConfig<61> pixelConfig<60> 
+ pixelConfig<59> pixelConfig<58> pixelConfig<57> pixelConfig<56> 
+ pixelConfig<55> pixelConfig<54> pixelConfig<53> pixelConfig<52> 
+ pixelConfig<51> pixelConfig<50> pixelConfig<49> pixelConfig<48> 
+ pixelConfig<47> pixelConfig<46> pixelConfig<45> pixelConfig<44> 
+ pixelConfig<43> pixelConfig<42> pixelConfig<41> pixelConfig<40> 
+ pixelConfig<39> pixelConfig<38> pixelConfig<37> pixelConfig<36> 
+ pixelConfig<35> pixelConfig<34> pixelConfig<33> pixelConfig<32> 
+ pixelConfig<31> pixelConfig<30> pixelConfig<29> pixelConfig<28> 
+ pixelConfig<27> pixelConfig<26> pixelConfig<25> pixelConfig<24> 
+ pixelConfig<23> pixelConfig<22> pixelConfig<21> pixelConfig<20> 
+ pixelConfig<19> pixelConfig<18> pixelConfig<17> pixelConfig<16> 
+ pixelConfig<15> pixelConfig<14> pixelConfig<13> pixelConfig<12> 
+ pixelConfig<11> pixelConfig<10> pixelConfig<9> pixelConfig<8> pixelConfig<7> 
+ pixelConfig<6> pixelConfig<5> pixelConfig<4> pixelConfig<3> pixelConfig<2> 
+ pixelConfig<1> pixelConfig<0> pixelID<7> pixelID<6> pixelID<5> pixelID<4> 
+ pixelID<3> pixelID<2> pixelID<1> pixelID<0> pixelStatus<63> pixelStatus<62> 
+ pixelStatus<61> pixelStatus<60> pixelStatus<59> pixelStatus<58> 
+ pixelStatus<57> pixelStatus<56> pixelStatus<55> pixelStatus<54> 
+ pixelStatus<53> pixelStatus<52> pixelStatus<51> pixelStatus<50> 
+ pixelStatus<49> pixelStatus<48> pixelStatus<47> pixelStatus<46> 
+ pixelStatus<45> pixelStatus<44> pixelStatus<43> pixelStatus<42> 
+ pixelStatus<41> pixelStatus<40> pixelStatus<39> pixelStatus<38> 
+ pixelStatus<37> pixelStatus<36> pixelStatus<35> pixelStatus<34> 
+ pixelStatus<33> pixelStatus<32> pixelStatus<31> pixelStatus<30> 
+ pixelStatus<29> pixelStatus<28> pixelStatus<27> pixelStatus<26> 
+ pixelStatus<25> pixelStatus<24> pixelStatus<23> pixelStatus<22> 
+ pixelStatus<21> pixelStatus<20> pixelStatus<19> pixelStatus<18> 
+ pixelStatus<17> pixelStatus<16> pixelStatus<15> pixelStatus<14> 
+ pixelStatus<13> pixelStatus<12> pixelStatus<11> pixelStatus<10> 
+ pixelStatus<9> pixelStatus<8> pixelStatus<7> pixelStatus<6> pixelStatus<5> 
+ pixelStatus<4> pixelStatus<3> pixelStatus<2> pixelStatus<1> pixelStatus<0>
*.PININFO busAddrInA<15>:I busAddrInA<14>:I busAddrInA<13>:I busAddrInA<12>:I 
*.PININFO busAddrInA<11>:I busAddrInA<10>:I busAddrInA<9>:I busAddrInA<8>:I 
*.PININFO busAddrInA<7>:I busAddrInA<6>:I busAddrInA<5>:I busAddrInA<4>:I 
*.PININFO busAddrInA<3>:I busAddrInA<2>:I busAddrInA<1>:I busAddrInA<0>:I 
*.PININFO busAddrInB<15>:I busAddrInB<14>:I busAddrInB<13>:I busAddrInB<12>:I 
*.PININFO busAddrInB<11>:I busAddrInB<10>:I busAddrInB<9>:I busAddrInB<8>:I 
*.PININFO busAddrInB<7>:I busAddrInB<6>:I busAddrInB<5>:I busAddrInB<4>:I 
*.PININFO busAddrInB<3>:I busAddrInB<2>:I busAddrInB<1>:I busAddrInB<0>:I 
*.PININFO busAddrInC<15>:I busAddrInC<14>:I busAddrInC<13>:I busAddrInC<12>:I 
*.PININFO busAddrInC<11>:I busAddrInC<10>:I busAddrInC<9>:I busAddrInC<8>:I 
*.PININFO busAddrInC<7>:I busAddrInC<6>:I busAddrInC<5>:I busAddrInC<4>:I 
*.PININFO busAddrInC<3>:I busAddrInC<2>:I busAddrInC<1>:I busAddrInC<0>:I 
*.PININFO busClkInA:I busClkInB:I busClkInC:I busDataMisoInA<7>:I 
*.PININFO busDataMisoInA<6>:I busDataMisoInA<5>:I busDataMisoInA<4>:I 
*.PININFO busDataMisoInA<3>:I busDataMisoInA<2>:I busDataMisoInA<1>:I 
*.PININFO busDataMisoInA<0>:I busDataMisoInB<7>:I busDataMisoInB<6>:I 
*.PININFO busDataMisoInB<5>:I busDataMisoInB<4>:I busDataMisoInB<3>:I 
*.PININFO busDataMisoInB<2>:I busDataMisoInB<1>:I busDataMisoInB<0>:I 
*.PININFO busDataMisoInC<7>:I busDataMisoInC<6>:I busDataMisoInC<5>:I 
*.PININFO busDataMisoInC<4>:I busDataMisoInC<3>:I busDataMisoInC<2>:I 
*.PININFO busDataMisoInC<1>:I busDataMisoInC<0>:I busDataMosiInA<7>:I 
*.PININFO busDataMosiInA<6>:I busDataMosiInA<5>:I busDataMosiInA<4>:I 
*.PININFO busDataMosiInA<3>:I busDataMosiInA<2>:I busDataMosiInA<1>:I 
*.PININFO busDataMosiInA<0>:I busDataMosiInB<7>:I busDataMosiInB<6>:I 
*.PININFO busDataMosiInB<5>:I busDataMosiInB<4>:I busDataMosiInB<3>:I 
*.PININFO busDataMosiInB<2>:I busDataMosiInB<1>:I busDataMosiInB<0>:I 
*.PININFO busDataMosiInC<7>:I busDataMosiInC<6>:I busDataMosiInC<5>:I 
*.PININFO busDataMosiInC<4>:I busDataMosiInC<3>:I busDataMosiInC<2>:I 
*.PININFO busDataMosiInC<1>:I busDataMosiInC<0>:I busReInA:I busReInB:I 
*.PININFO busReInC:I busRstInA:I busRstInB:I busRstInC:I busTmrErrorInA:I 
*.PININFO busTmrErrorInB:I busTmrErrorInC:I busWeInA:I busWeInB:I busWeInC:I 
*.PININFO colAddrInA<3>:I colAddrInA<2>:I colAddrInA<1>:I colAddrInA<0>:I 
*.PININFO colAddrInB<3>:I colAddrInB<2>:I colAddrInB<1>:I colAddrInB<0>:I 
*.PININFO colAddrInC<3>:I colAddrInC<2>:I colAddrInC<1>:I colAddrInC<0>:I 
*.PININFO defaultPixelConfig<255>:I defaultPixelConfig<254>:I 
*.PININFO defaultPixelConfig<253>:I defaultPixelConfig<252>:I 
*.PININFO defaultPixelConfig<251>:I defaultPixelConfig<250>:I 
*.PININFO defaultPixelConfig<249>:I defaultPixelConfig<248>:I 
*.PININFO defaultPixelConfig<247>:I defaultPixelConfig<246>:I 
*.PININFO defaultPixelConfig<245>:I defaultPixelConfig<244>:I 
*.PININFO defaultPixelConfig<243>:I defaultPixelConfig<242>:I 
*.PININFO defaultPixelConfig<241>:I defaultPixelConfig<240>:I 
*.PININFO defaultPixelConfig<239>:I defaultPixelConfig<238>:I 
*.PININFO defaultPixelConfig<237>:I defaultPixelConfig<236>:I 
*.PININFO defaultPixelConfig<235>:I defaultPixelConfig<234>:I 
*.PININFO defaultPixelConfig<233>:I defaultPixelConfig<232>:I 
*.PININFO defaultPixelConfig<231>:I defaultPixelConfig<230>:I 
*.PININFO defaultPixelConfig<229>:I defaultPixelConfig<228>:I 
*.PININFO defaultPixelConfig<227>:I defaultPixelConfig<226>:I 
*.PININFO defaultPixelConfig<225>:I defaultPixelConfig<224>:I 
*.PININFO defaultPixelConfig<223>:I defaultPixelConfig<222>:I 
*.PININFO defaultPixelConfig<221>:I defaultPixelConfig<220>:I 
*.PININFO defaultPixelConfig<219>:I defaultPixelConfig<218>:I 
*.PININFO defaultPixelConfig<217>:I defaultPixelConfig<216>:I 
*.PININFO defaultPixelConfig<215>:I defaultPixelConfig<214>:I 
*.PININFO defaultPixelConfig<213>:I defaultPixelConfig<212>:I 
*.PININFO defaultPixelConfig<211>:I defaultPixelConfig<210>:I 
*.PININFO defaultPixelConfig<209>:I defaultPixelConfig<208>:I 
*.PININFO defaultPixelConfig<207>:I defaultPixelConfig<206>:I 
*.PININFO defaultPixelConfig<205>:I defaultPixelConfig<204>:I 
*.PININFO defaultPixelConfig<203>:I defaultPixelConfig<202>:I 
*.PININFO defaultPixelConfig<201>:I defaultPixelConfig<200>:I 
*.PININFO defaultPixelConfig<199>:I defaultPixelConfig<198>:I 
*.PININFO defaultPixelConfig<197>:I defaultPixelConfig<196>:I 
*.PININFO defaultPixelConfig<195>:I defaultPixelConfig<194>:I 
*.PININFO defaultPixelConfig<193>:I defaultPixelConfig<192>:I 
*.PININFO defaultPixelConfig<191>:I defaultPixelConfig<190>:I 
*.PININFO defaultPixelConfig<189>:I defaultPixelConfig<188>:I 
*.PININFO defaultPixelConfig<187>:I defaultPixelConfig<186>:I 
*.PININFO defaultPixelConfig<185>:I defaultPixelConfig<184>:I 
*.PININFO defaultPixelConfig<183>:I defaultPixelConfig<182>:I 
*.PININFO defaultPixelConfig<181>:I defaultPixelConfig<180>:I 
*.PININFO defaultPixelConfig<179>:I defaultPixelConfig<178>:I 
*.PININFO defaultPixelConfig<177>:I defaultPixelConfig<176>:I 
*.PININFO defaultPixelConfig<175>:I defaultPixelConfig<174>:I 
*.PININFO defaultPixelConfig<173>:I defaultPixelConfig<172>:I 
*.PININFO defaultPixelConfig<171>:I defaultPixelConfig<170>:I 
*.PININFO defaultPixelConfig<169>:I defaultPixelConfig<168>:I 
*.PININFO defaultPixelConfig<167>:I defaultPixelConfig<166>:I 
*.PININFO defaultPixelConfig<165>:I defaultPixelConfig<164>:I 
*.PININFO defaultPixelConfig<163>:I defaultPixelConfig<162>:I 
*.PININFO defaultPixelConfig<161>:I defaultPixelConfig<160>:I 
*.PININFO defaultPixelConfig<159>:I defaultPixelConfig<158>:I 
*.PININFO defaultPixelConfig<157>:I defaultPixelConfig<156>:I 
*.PININFO defaultPixelConfig<155>:I defaultPixelConfig<154>:I 
*.PININFO defaultPixelConfig<153>:I defaultPixelConfig<152>:I 
*.PININFO defaultPixelConfig<151>:I defaultPixelConfig<150>:I 
*.PININFO defaultPixelConfig<149>:I defaultPixelConfig<148>:I 
*.PININFO defaultPixelConfig<147>:I defaultPixelConfig<146>:I 
*.PININFO defaultPixelConfig<145>:I defaultPixelConfig<144>:I 
*.PININFO defaultPixelConfig<143>:I defaultPixelConfig<142>:I 
*.PININFO defaultPixelConfig<141>:I defaultPixelConfig<140>:I 
*.PININFO defaultPixelConfig<139>:I defaultPixelConfig<138>:I 
*.PININFO defaultPixelConfig<137>:I defaultPixelConfig<136>:I 
*.PININFO defaultPixelConfig<135>:I defaultPixelConfig<134>:I 
*.PININFO defaultPixelConfig<133>:I defaultPixelConfig<132>:I 
*.PININFO defaultPixelConfig<131>:I defaultPixelConfig<130>:I 
*.PININFO defaultPixelConfig<129>:I defaultPixelConfig<128>:I 
*.PININFO defaultPixelConfig<127>:I defaultPixelConfig<126>:I 
*.PININFO defaultPixelConfig<125>:I defaultPixelConfig<124>:I 
*.PININFO defaultPixelConfig<123>:I defaultPixelConfig<122>:I 
*.PININFO defaultPixelConfig<121>:I defaultPixelConfig<120>:I 
*.PININFO defaultPixelConfig<119>:I defaultPixelConfig<118>:I 
*.PININFO defaultPixelConfig<117>:I defaultPixelConfig<116>:I 
*.PININFO defaultPixelConfig<115>:I defaultPixelConfig<114>:I 
*.PININFO defaultPixelConfig<113>:I defaultPixelConfig<112>:I 
*.PININFO defaultPixelConfig<111>:I defaultPixelConfig<110>:I 
*.PININFO defaultPixelConfig<109>:I defaultPixelConfig<108>:I 
*.PININFO defaultPixelConfig<107>:I defaultPixelConfig<106>:I 
*.PININFO defaultPixelConfig<105>:I defaultPixelConfig<104>:I 
*.PININFO defaultPixelConfig<103>:I defaultPixelConfig<102>:I 
*.PININFO defaultPixelConfig<101>:I defaultPixelConfig<100>:I 
*.PININFO defaultPixelConfig<99>:I defaultPixelConfig<98>:I 
*.PININFO defaultPixelConfig<97>:I defaultPixelConfig<96>:I 
*.PININFO defaultPixelConfig<95>:I defaultPixelConfig<94>:I 
*.PININFO defaultPixelConfig<93>:I defaultPixelConfig<92>:I 
*.PININFO defaultPixelConfig<91>:I defaultPixelConfig<90>:I 
*.PININFO defaultPixelConfig<89>:I defaultPixelConfig<88>:I 
*.PININFO defaultPixelConfig<87>:I defaultPixelConfig<86>:I 
*.PININFO defaultPixelConfig<85>:I defaultPixelConfig<84>:I 
*.PININFO defaultPixelConfig<83>:I defaultPixelConfig<82>:I 
*.PININFO defaultPixelConfig<81>:I defaultPixelConfig<80>:I 
*.PININFO defaultPixelConfig<79>:I defaultPixelConfig<78>:I 
*.PININFO defaultPixelConfig<77>:I defaultPixelConfig<76>:I 
*.PININFO defaultPixelConfig<75>:I defaultPixelConfig<74>:I 
*.PININFO defaultPixelConfig<73>:I defaultPixelConfig<72>:I 
*.PININFO defaultPixelConfig<71>:I defaultPixelConfig<70>:I 
*.PININFO defaultPixelConfig<69>:I defaultPixelConfig<68>:I 
*.PININFO defaultPixelConfig<67>:I defaultPixelConfig<66>:I 
*.PININFO defaultPixelConfig<65>:I defaultPixelConfig<64>:I 
*.PININFO defaultPixelConfig<63>:I defaultPixelConfig<62>:I 
*.PININFO defaultPixelConfig<61>:I defaultPixelConfig<60>:I 
*.PININFO defaultPixelConfig<59>:I defaultPixelConfig<58>:I 
*.PININFO defaultPixelConfig<57>:I defaultPixelConfig<56>:I 
*.PININFO defaultPixelConfig<55>:I defaultPixelConfig<54>:I 
*.PININFO defaultPixelConfig<53>:I defaultPixelConfig<52>:I 
*.PININFO defaultPixelConfig<51>:I defaultPixelConfig<50>:I 
*.PININFO defaultPixelConfig<49>:I defaultPixelConfig<48>:I 
*.PININFO defaultPixelConfig<47>:I defaultPixelConfig<46>:I 
*.PININFO defaultPixelConfig<45>:I defaultPixelConfig<44>:I 
*.PININFO defaultPixelConfig<43>:I defaultPixelConfig<42>:I 
*.PININFO defaultPixelConfig<41>:I defaultPixelConfig<40>:I 
*.PININFO defaultPixelConfig<39>:I defaultPixelConfig<38>:I 
*.PININFO defaultPixelConfig<37>:I defaultPixelConfig<36>:I 
*.PININFO defaultPixelConfig<35>:I defaultPixelConfig<34>:I 
*.PININFO defaultPixelConfig<33>:I defaultPixelConfig<32>:I 
*.PININFO defaultPixelConfig<31>:I defaultPixelConfig<30>:I 
*.PININFO defaultPixelConfig<29>:I defaultPixelConfig<28>:I 
*.PININFO defaultPixelConfig<27>:I defaultPixelConfig<26>:I 
*.PININFO defaultPixelConfig<25>:I defaultPixelConfig<24>:I 
*.PININFO defaultPixelConfig<23>:I defaultPixelConfig<22>:I 
*.PININFO defaultPixelConfig<21>:I defaultPixelConfig<20>:I 
*.PININFO defaultPixelConfig<19>:I defaultPixelConfig<18>:I 
*.PININFO defaultPixelConfig<17>:I defaultPixelConfig<16>:I 
*.PININFO defaultPixelConfig<15>:I defaultPixelConfig<14>:I 
*.PININFO defaultPixelConfig<13>:I defaultPixelConfig<12>:I 
*.PININFO defaultPixelConfig<11>:I defaultPixelConfig<10>:I 
*.PININFO defaultPixelConfig<9>:I defaultPixelConfig<8>:I 
*.PININFO defaultPixelConfig<7>:I defaultPixelConfig<6>:I 
*.PININFO defaultPixelConfig<5>:I defaultPixelConfig<4>:I 
*.PININFO defaultPixelConfig<3>:I defaultPixelConfig<2>:I 
*.PININFO defaultPixelConfig<1>:I defaultPixelConfig<0>:I pixelAddrInA<3>:I 
*.PININFO pixelAddrInA<2>:I pixelAddrInA<1>:I pixelAddrInA<0>:I 
*.PININFO pixelAddrInB<3>:I pixelAddrInB<2>:I pixelAddrInB<1>:I 
*.PININFO pixelAddrInB<0>:I pixelAddrInC<3>:I pixelAddrInC<2>:I 
*.PININFO pixelAddrInC<1>:I pixelAddrInC<0>:I pixelStatus<63>:I 
*.PININFO pixelStatus<62>:I pixelStatus<61>:I pixelStatus<60>:I 
*.PININFO pixelStatus<59>:I pixelStatus<58>:I pixelStatus<57>:I 
*.PININFO pixelStatus<56>:I pixelStatus<55>:I pixelStatus<54>:I 
*.PININFO pixelStatus<53>:I pixelStatus<52>:I pixelStatus<51>:I 
*.PININFO pixelStatus<50>:I pixelStatus<49>:I pixelStatus<48>:I 
*.PININFO pixelStatus<47>:I pixelStatus<46>:I pixelStatus<45>:I 
*.PININFO pixelStatus<44>:I pixelStatus<43>:I pixelStatus<42>:I 
*.PININFO pixelStatus<41>:I pixelStatus<40>:I pixelStatus<39>:I 
*.PININFO pixelStatus<38>:I pixelStatus<37>:I pixelStatus<36>:I 
*.PININFO pixelStatus<35>:I pixelStatus<34>:I pixelStatus<33>:I 
*.PININFO pixelStatus<32>:I pixelStatus<31>:I pixelStatus<30>:I 
*.PININFO pixelStatus<29>:I pixelStatus<28>:I pixelStatus<27>:I 
*.PININFO pixelStatus<26>:I pixelStatus<25>:I pixelStatus<24>:I 
*.PININFO pixelStatus<23>:I pixelStatus<22>:I pixelStatus<21>:I 
*.PININFO pixelStatus<20>:I pixelStatus<19>:I pixelStatus<18>:I 
*.PININFO pixelStatus<17>:I pixelStatus<16>:I pixelStatus<15>:I 
*.PININFO pixelStatus<14>:I pixelStatus<13>:I pixelStatus<12>:I 
*.PININFO pixelStatus<11>:I pixelStatus<10>:I pixelStatus<9>:I 
*.PININFO pixelStatus<8>:I pixelStatus<7>:I pixelStatus<6>:I pixelStatus<5>:I 
*.PININFO pixelStatus<4>:I pixelStatus<3>:I pixelStatus<2>:I pixelStatus<1>:I 
*.PININFO pixelStatus<0>:I HIGH:O LOW:O busAddrOutA<15>:O busAddrOutA<14>:O 
*.PININFO busAddrOutA<13>:O busAddrOutA<12>:O busAddrOutA<11>:O 
*.PININFO busAddrOutA<10>:O busAddrOutA<9>:O busAddrOutA<8>:O busAddrOutA<7>:O 
*.PININFO busAddrOutA<6>:O busAddrOutA<5>:O busAddrOutA<4>:O busAddrOutA<3>:O 
*.PININFO busAddrOutA<2>:O busAddrOutA<1>:O busAddrOutA<0>:O busAddrOutB<15>:O 
*.PININFO busAddrOutB<14>:O busAddrOutB<13>:O busAddrOutB<12>:O 
*.PININFO busAddrOutB<11>:O busAddrOutB<10>:O busAddrOutB<9>:O 
*.PININFO busAddrOutB<8>:O busAddrOutB<7>:O busAddrOutB<6>:O busAddrOutB<5>:O 
*.PININFO busAddrOutB<4>:O busAddrOutB<3>:O busAddrOutB<2>:O busAddrOutB<1>:O 
*.PININFO busAddrOutB<0>:O busAddrOutC<15>:O busAddrOutC<14>:O 
*.PININFO busAddrOutC<13>:O busAddrOutC<12>:O busAddrOutC<11>:O 
*.PININFO busAddrOutC<10>:O busAddrOutC<9>:O busAddrOutC<8>:O busAddrOutC<7>:O 
*.PININFO busAddrOutC<6>:O busAddrOutC<5>:O busAddrOutC<4>:O busAddrOutC<3>:O 
*.PININFO busAddrOutC<2>:O busAddrOutC<1>:O busAddrOutC<0>:O busClkOutA:O 
*.PININFO busClkOutB:O busClkOutC:O busDataMisoOutA<7>:O busDataMisoOutA<6>:O 
*.PININFO busDataMisoOutA<5>:O busDataMisoOutA<4>:O busDataMisoOutA<3>:O 
*.PININFO busDataMisoOutA<2>:O busDataMisoOutA<1>:O busDataMisoOutA<0>:O 
*.PININFO busDataMisoOutB<7>:O busDataMisoOutB<6>:O busDataMisoOutB<5>:O 
*.PININFO busDataMisoOutB<4>:O busDataMisoOutB<3>:O busDataMisoOutB<2>:O 
*.PININFO busDataMisoOutB<1>:O busDataMisoOutB<0>:O busDataMisoOutC<7>:O 
*.PININFO busDataMisoOutC<6>:O busDataMisoOutC<5>:O busDataMisoOutC<4>:O 
*.PININFO busDataMisoOutC<3>:O busDataMisoOutC<2>:O busDataMisoOutC<1>:O 
*.PININFO busDataMisoOutC<0>:O busDataMosiOutA<7>:O busDataMosiOutA<6>:O 
*.PININFO busDataMosiOutA<5>:O busDataMosiOutA<4>:O busDataMosiOutA<3>:O 
*.PININFO busDataMosiOutA<2>:O busDataMosiOutA<1>:O busDataMosiOutA<0>:O 
*.PININFO busDataMosiOutB<7>:O busDataMosiOutB<6>:O busDataMosiOutB<5>:O 
*.PININFO busDataMosiOutB<4>:O busDataMosiOutB<3>:O busDataMosiOutB<2>:O 
*.PININFO busDataMosiOutB<1>:O busDataMosiOutB<0>:O busDataMosiOutC<7>:O 
*.PININFO busDataMosiOutC<6>:O busDataMosiOutC<5>:O busDataMosiOutC<4>:O 
*.PININFO busDataMosiOutC<3>:O busDataMosiOutC<2>:O busDataMosiOutC<1>:O 
*.PININFO busDataMosiOutC<0>:O busReOutA:O busReOutB:O busReOutC:O 
*.PININFO busRstOutA:O busRstOutB:O busRstOutC:O busTmrErrorOutA:O 
*.PININFO busTmrErrorOutB:O busTmrErrorOutC:O busWeOutA:O busWeOutB:O 
*.PININFO busWeOutC:O colAddrOutA<3>:O colAddrOutA<2>:O colAddrOutA<1>:O 
*.PININFO colAddrOutA<0>:O colAddrOutB<3>:O colAddrOutB<2>:O colAddrOutB<1>:O 
*.PININFO colAddrOutB<0>:O colAddrOutC<3>:O colAddrOutC<2>:O colAddrOutC<1>:O 
*.PININFO colAddrOutC<0>:O pixelAddrNextOutA<3>:O pixelAddrNextOutA<2>:O 
*.PININFO pixelAddrNextOutA<1>:O pixelAddrNextOutA<0>:O pixelAddrNextOutB<3>:O 
*.PININFO pixelAddrNextOutB<2>:O pixelAddrNextOutB<1>:O pixelAddrNextOutB<0>:O 
*.PININFO pixelAddrNextOutC<3>:O pixelAddrNextOutC<2>:O pixelAddrNextOutC<1>:O 
*.PININFO pixelAddrNextOutC<0>:O pixelConfig<255>:O pixelConfig<254>:O 
*.PININFO pixelConfig<253>:O pixelConfig<252>:O pixelConfig<251>:O 
*.PININFO pixelConfig<250>:O pixelConfig<249>:O pixelConfig<248>:O 
*.PININFO pixelConfig<247>:O pixelConfig<246>:O pixelConfig<245>:O 
*.PININFO pixelConfig<244>:O pixelConfig<243>:O pixelConfig<242>:O 
*.PININFO pixelConfig<241>:O pixelConfig<240>:O pixelConfig<239>:O 
*.PININFO pixelConfig<238>:O pixelConfig<237>:O pixelConfig<236>:O 
*.PININFO pixelConfig<235>:O pixelConfig<234>:O pixelConfig<233>:O 
*.PININFO pixelConfig<232>:O pixelConfig<231>:O pixelConfig<230>:O 
*.PININFO pixelConfig<229>:O pixelConfig<228>:O pixelConfig<227>:O 
*.PININFO pixelConfig<226>:O pixelConfig<225>:O pixelConfig<224>:O 
*.PININFO pixelConfig<223>:O pixelConfig<222>:O pixelConfig<221>:O 
*.PININFO pixelConfig<220>:O pixelConfig<219>:O pixelConfig<218>:O 
*.PININFO pixelConfig<217>:O pixelConfig<216>:O pixelConfig<215>:O 
*.PININFO pixelConfig<214>:O pixelConfig<213>:O pixelConfig<212>:O 
*.PININFO pixelConfig<211>:O pixelConfig<210>:O pixelConfig<209>:O 
*.PININFO pixelConfig<208>:O pixelConfig<207>:O pixelConfig<206>:O 
*.PININFO pixelConfig<205>:O pixelConfig<204>:O pixelConfig<203>:O 
*.PININFO pixelConfig<202>:O pixelConfig<201>:O pixelConfig<200>:O 
*.PININFO pixelConfig<199>:O pixelConfig<198>:O pixelConfig<197>:O 
*.PININFO pixelConfig<196>:O pixelConfig<195>:O pixelConfig<194>:O 
*.PININFO pixelConfig<193>:O pixelConfig<192>:O pixelConfig<191>:O 
*.PININFO pixelConfig<190>:O pixelConfig<189>:O pixelConfig<188>:O 
*.PININFO pixelConfig<187>:O pixelConfig<186>:O pixelConfig<185>:O 
*.PININFO pixelConfig<184>:O pixelConfig<183>:O pixelConfig<182>:O 
*.PININFO pixelConfig<181>:O pixelConfig<180>:O pixelConfig<179>:O 
*.PININFO pixelConfig<178>:O pixelConfig<177>:O pixelConfig<176>:O 
*.PININFO pixelConfig<175>:O pixelConfig<174>:O pixelConfig<173>:O 
*.PININFO pixelConfig<172>:O pixelConfig<171>:O pixelConfig<170>:O 
*.PININFO pixelConfig<169>:O pixelConfig<168>:O pixelConfig<167>:O 
*.PININFO pixelConfig<166>:O pixelConfig<165>:O pixelConfig<164>:O 
*.PININFO pixelConfig<163>:O pixelConfig<162>:O pixelConfig<161>:O 
*.PININFO pixelConfig<160>:O pixelConfig<159>:O pixelConfig<158>:O 
*.PININFO pixelConfig<157>:O pixelConfig<156>:O pixelConfig<155>:O 
*.PININFO pixelConfig<154>:O pixelConfig<153>:O pixelConfig<152>:O 
*.PININFO pixelConfig<151>:O pixelConfig<150>:O pixelConfig<149>:O 
*.PININFO pixelConfig<148>:O pixelConfig<147>:O pixelConfig<146>:O 
*.PININFO pixelConfig<145>:O pixelConfig<144>:O pixelConfig<143>:O 
*.PININFO pixelConfig<142>:O pixelConfig<141>:O pixelConfig<140>:O 
*.PININFO pixelConfig<139>:O pixelConfig<138>:O pixelConfig<137>:O 
*.PININFO pixelConfig<136>:O pixelConfig<135>:O pixelConfig<134>:O 
*.PININFO pixelConfig<133>:O pixelConfig<132>:O pixelConfig<131>:O 
*.PININFO pixelConfig<130>:O pixelConfig<129>:O pixelConfig<128>:O 
*.PININFO pixelConfig<127>:O pixelConfig<126>:O pixelConfig<125>:O 
*.PININFO pixelConfig<124>:O pixelConfig<123>:O pixelConfig<122>:O 
*.PININFO pixelConfig<121>:O pixelConfig<120>:O pixelConfig<119>:O 
*.PININFO pixelConfig<118>:O pixelConfig<117>:O pixelConfig<116>:O 
*.PININFO pixelConfig<115>:O pixelConfig<114>:O pixelConfig<113>:O 
*.PININFO pixelConfig<112>:O pixelConfig<111>:O pixelConfig<110>:O 
*.PININFO pixelConfig<109>:O pixelConfig<108>:O pixelConfig<107>:O 
*.PININFO pixelConfig<106>:O pixelConfig<105>:O pixelConfig<104>:O 
*.PININFO pixelConfig<103>:O pixelConfig<102>:O pixelConfig<101>:O 
*.PININFO pixelConfig<100>:O pixelConfig<99>:O pixelConfig<98>:O 
*.PININFO pixelConfig<97>:O pixelConfig<96>:O pixelConfig<95>:O 
*.PININFO pixelConfig<94>:O pixelConfig<93>:O pixelConfig<92>:O 
*.PININFO pixelConfig<91>:O pixelConfig<90>:O pixelConfig<89>:O 
*.PININFO pixelConfig<88>:O pixelConfig<87>:O pixelConfig<86>:O 
*.PININFO pixelConfig<85>:O pixelConfig<84>:O pixelConfig<83>:O 
*.PININFO pixelConfig<82>:O pixelConfig<81>:O pixelConfig<80>:O 
*.PININFO pixelConfig<79>:O pixelConfig<78>:O pixelConfig<77>:O 
*.PININFO pixelConfig<76>:O pixelConfig<75>:O pixelConfig<74>:O 
*.PININFO pixelConfig<73>:O pixelConfig<72>:O pixelConfig<71>:O 
*.PININFO pixelConfig<70>:O pixelConfig<69>:O pixelConfig<68>:O 
*.PININFO pixelConfig<67>:O pixelConfig<66>:O pixelConfig<65>:O 
*.PININFO pixelConfig<64>:O pixelConfig<63>:O pixelConfig<62>:O 
*.PININFO pixelConfig<61>:O pixelConfig<60>:O pixelConfig<59>:O 
*.PININFO pixelConfig<58>:O pixelConfig<57>:O pixelConfig<56>:O 
*.PININFO pixelConfig<55>:O pixelConfig<54>:O pixelConfig<53>:O 
*.PININFO pixelConfig<52>:O pixelConfig<51>:O pixelConfig<50>:O 
*.PININFO pixelConfig<49>:O pixelConfig<48>:O pixelConfig<47>:O 
*.PININFO pixelConfig<46>:O pixelConfig<45>:O pixelConfig<44>:O 
*.PININFO pixelConfig<43>:O pixelConfig<42>:O pixelConfig<41>:O 
*.PININFO pixelConfig<40>:O pixelConfig<39>:O pixelConfig<38>:O 
*.PININFO pixelConfig<37>:O pixelConfig<36>:O pixelConfig<35>:O 
*.PININFO pixelConfig<34>:O pixelConfig<33>:O pixelConfig<32>:O 
*.PININFO pixelConfig<31>:O pixelConfig<30>:O pixelConfig<29>:O 
*.PININFO pixelConfig<28>:O pixelConfig<27>:O pixelConfig<26>:O 
*.PININFO pixelConfig<25>:O pixelConfig<24>:O pixelConfig<23>:O 
*.PININFO pixelConfig<22>:O pixelConfig<21>:O pixelConfig<20>:O 
*.PININFO pixelConfig<19>:O pixelConfig<18>:O pixelConfig<17>:O 
*.PININFO pixelConfig<16>:O pixelConfig<15>:O pixelConfig<14>:O 
*.PININFO pixelConfig<13>:O pixelConfig<12>:O pixelConfig<11>:O 
*.PININFO pixelConfig<10>:O pixelConfig<9>:O pixelConfig<8>:O pixelConfig<7>:O 
*.PININFO pixelConfig<6>:O pixelConfig<5>:O pixelConfig<4>:O pixelConfig<3>:O 
*.PININFO pixelConfig<2>:O pixelConfig<1>:O pixelConfig<0>:O pixelID<7>:O 
*.PININFO pixelID<6>:O pixelID<5>:O pixelID<4>:O pixelID<3>:O pixelID<2>:O 
*.PININFO pixelID<1>:O pixelID<0>:O VDD:B VSS:B
XFILLER_incr_T_4_1965 VDD VSS / DCAP32
XFILLER_incr_T_4_1873 VDD VSS / DCAP32
XFILLER_incr_T_4_1863 VDD VSS / DCAP32
XFILLER_incr_T_4_1776 VDD VSS / DCAP32
XFILLER_incr_T_4_1772 VDD VSS / DCAP32
XFILLER_incr_T_4_1742 VDD VSS / DCAP32
XFILLER_incr_T_4_1737 VDD VSS / DCAP32
XFILLER_incr_T_4_1672 VDD VSS / DCAP32
XFILLER_incr_T_4_1520 VDD VSS / DCAP32
XFILLER_incr_T_4_1470 VDD VSS / DCAP32
XFILLER_incr_T_4_1419 VDD VSS / DCAP32
XFILLER_incr_T_4_1299 VDD VSS / DCAP32
XFILLER_incr_T_4_1093 VDD VSS / DCAP32
XFILLER_incr_T_4_1081 VDD VSS / DCAP32
XFILLER_incr_T_4_1075 VDD VSS / DCAP32
XFILLER_incr_T_5_789 VDD VSS / DCAP32
XFILLER_incr_T_5_734 VDD VSS / DCAP32
XFILLER_incr_T_4_900 VDD VSS / DCAP32
XFILLER_incr_T_5_653 VDD VSS / DCAP32
XFILLER_incr_T_4_670 VDD VSS / DCAP32
XFILLER_incr_T_4_652 VDD VSS / DCAP32
XFILLER_incr_T_5_503 VDD VSS / DCAP32
XFILLER_incr_T_4_607 VDD VSS / DCAP32
XFILLER_incr_T_4_544 VDD VSS / DCAP32
XFILLER_incr_T_4_430 VDD VSS / DCAP32
XFILLER_incr_T_5_334 VDD VSS / DCAP32
XFILLER_incr_T_4_423 VDD VSS / DCAP32
XFILLER_incr_T_4_288 VDD VSS / DCAP32
XFILLER_incr_T_5_171 VDD VSS / DCAP32
XFILLER_incr_T_2_2104 VDD VSS / DCAP32
XFILLER_incr_T_2_1632 VDD VSS / DCAP32
XFILLER_incr_T_2_1479 VDD VSS / DCAP32
XFILLER_incr_T_2_1164 VDD VSS / DCAP32
XFILLER_incr_T_2_1158 VDD VSS / DCAP32
XFILLER_incr_T_1_2060 VDD VSS / DCAP32
XFILLER_incr_T_1_2053 VDD VSS / DCAP32
XFILLER_incr_T_2_1084 VDD VSS / DCAP32
XFILLER_incr_T_1_1975 VDD VSS / DCAP32
XFILLER_incr_T_1_1928 VDD VSS / DCAP32
XFILLER_incr_T_2_1029 VDD VSS / DCAP32
XFILLER_incr_T_1_1839 VDD VSS / DCAP32
XFILLER_incr_T_1_1740 VDD VSS / DCAP32
XFILLER_incr_T_2_930 VDD VSS / DCAP32
XFILLER_incr_T_1_1618 VDD VSS / DCAP32
XFILLER_incr_T_1_1416 VDD VSS / DCAP32
XFILLER_incr_T_2_775 VDD VSS / DCAP32
XFILLER_incr_T_2_545 VDD VSS / DCAP32
XFILLER_incr_T_2_344 VDD VSS / DCAP32
XFILLER_incr_T_2_297 VDD VSS / DCAP32
XFILLER_incr_T_2_294 VDD VSS / DCAP32
XFILLER_incr_T_1_480 VDD VSS / DCAP32
XFILLER_incr_T_2_140 VDD VSS / DCAP32
XFILLER_incr_T_1_377 VDD VSS / DCAP32
XFILLER_incr_T_1_334 VDD VSS / DCAP32
XFILLER_incr_T_1_121 VDD VSS / DCAP32
XFILLER_incr_T_1_80 VDD VSS / DCAP32
XFILLER_incr_T_1_77 VDD VSS / DCAP32
XFILLER_T_4_2583 VDD VSS / DCAP32
XFILLER_T_4_2417 VDD VSS / DCAP32
XFILLER_T_4_2412 VDD VSS / DCAP32
XFILLER_T_4_2246 VDD VSS / DCAP32
XFILLER_T_4_2007 VDD VSS / DCAP32
XFILLER_T_4_1999 VDD VSS / DCAP32
XFILLER_T_4_1979 VDD VSS / DCAP32
XFILLER_T_4_1960 VDD VSS / DCAP32
XFILLER_T_4_1926 VDD VSS / DCAP32
XFILLER_T_4_1831 VDD VSS / DCAP32
XFILLER_T_4_1703 VDD VSS / DCAP32
XFILLER_T_4_1663 VDD VSS / DCAP32
XFILLER_T_4_1620 VDD VSS / DCAP32
XFILLER_T_4_1553 VDD VSS / DCAP32
XFILLER_T_4_1538 VDD VSS / DCAP32
XFILLER_T_4_1522 VDD VSS / DCAP32
XFILLER_T_4_1402 VDD VSS / DCAP32
XFILLER_T_4_1400 VDD VSS / DCAP32
XFILLER_T_4_1363 VDD VSS / DCAP32
XFILLER_T_4_1306 VDD VSS / DCAP32
XFILLER_T_4_1056 VDD VSS / DCAP32
XFILLER_T_4_1055 VDD VSS / DCAP32
XFILLER_T_4_1046 VDD VSS / DCAP32
XFILLER_T_4_957 VDD VSS / DCAP32
XFILLER_T_4_881 VDD VSS / DCAP32
XFILLER_T_4_834 VDD VSS / DCAP32
XFILLER_T_4_704 VDD VSS / DCAP32
XFILLER_T_4_701 VDD VSS / DCAP32
XFILLER_T_5_1102 VDD VSS / DCAP32
XFILLER_T_5_1093 VDD VSS / DCAP32
XFILLER_T_5_1057 VDD VSS / DCAP32
XFILLER_T_5_1047 VDD VSS / DCAP32
XFILLER_T_4_663 VDD VSS / DCAP32
XFILLER_T_5_1023 VDD VSS / DCAP32
XFILLER_T_4_607 VDD VSS / DCAP32
XFILLER_T_4_598 VDD VSS / DCAP32
XFILLER_T_4_582 VDD VSS / DCAP32
XFILLER_T_4_552 VDD VSS / DCAP32
XFILLER_T_5_976 VDD VSS / DCAP32
XFILLER_T_5_907 VDD VSS / DCAP32
XFILLER_T_5_797 VDD VSS / DCAP32
XFILLER_T_4_485 VDD VSS / DCAP32
XFILLER_T_4_481 VDD VSS / DCAP32
XFILLER_T_5_698 VDD VSS / DCAP32
XFILLER_T_5_692 VDD VSS / DCAP32
XFILLER_T_5_685 VDD VSS / DCAP32
XFILLER_T_5_637 VDD VSS / DCAP32
XFILLER_T_4_356 VDD VSS / DCAP32
XFILLER_T_5_632 VDD VSS / DCAP32
XFILLER_T_5_591 VDD VSS / DCAP32
XFILLER_T_5_548 VDD VSS / DCAP32
XFILLER_T_5_536 VDD VSS / DCAP32
XFILLER_T_5_521 VDD VSS / DCAP32
XFILLER_T_5_490 VDD VSS / DCAP32
XFILLER_T_5_486 VDD VSS / DCAP32
XFILLER_T_5_478 VDD VSS / DCAP32
XFILLER_T_5_440 VDD VSS / DCAP32
XFILLER_T_4_236 VDD VSS / DCAP32
XFILLER_T_5_386 VDD VSS / DCAP32
XFILLER_T_4_233 VDD VSS / DCAP32
XFILLER_T_5_330 VDD VSS / DCAP32
XFILLER_T_4_193 VDD VSS / DCAP32
XFILLER_T_5_319 VDD VSS / DCAP32
XFILLER_T_5_295 VDD VSS / DCAP32
XFILLER_T_5_290 VDD VSS / DCAP32
XFILLER_T_5_288 VDD VSS / DCAP32
XFILLER_T_4_184 VDD VSS / DCAP32
XFILLER_T_5_248 VDD VSS / DCAP32
XFILLER_T_4_175 VDD VSS / DCAP32
XFILLER_T_5_195 VDD VSS / DCAP32
XFILLER_T_5_154 VDD VSS / DCAP32
XFILLER_T_4_108 VDD VSS / DCAP32
XFILLER_T_5_100 VDD VSS / DCAP32
XFILLER_T_4_38 VDD VSS / DCAP32
XFILLER_T_4_13 VDD VSS / DCAP32
XFILLER_T_2_2615 VDD VSS / DCAP32
XFILLER_T_2_2593 VDD VSS / DCAP32
XFILLER_T_2_2569 VDD VSS / DCAP32
XFILLER_T_2_2462 VDD VSS / DCAP32
XFILLER_T_2_2351 VDD VSS / DCAP32
XFILLER_T_2_2343 VDD VSS / DCAP32
XFILLER_T_2_2256 VDD VSS / DCAP32
XFILLER_T_1_2403 VDD VSS / DCAP32
XFILLER_T_2_2136 VDD VSS / DCAP32
XFILLER_T_2_2098 VDD VSS / DCAP32
XFILLER_T_2_2041 VDD VSS / DCAP32
XFILLER_T_1_2322 VDD VSS / DCAP32
XFILLER_T_2_1852 VDD VSS / DCAP32
XFILLER_T_2_1692 VDD VSS / DCAP32
XFILLER_T_1_2242 VDD VSS / DCAP32
XFILLER_T_1_2204 VDD VSS / DCAP32
XFILLER_T_1_2191 VDD VSS / DCAP32
XFILLER_T_1_2184 VDD VSS / DCAP32
XFILLER_T_1_2168 VDD VSS / DCAP32
XFILLER_T_1_2159 VDD VSS / DCAP32
XFILLER_T_1_2146 VDD VSS / DCAP32
XFILLER_T_2_1440 VDD VSS / DCAP32
XFILLER_T_2_1270 VDD VSS / DCAP32
XFILLER_T_1_2029 VDD VSS / DCAP32
XFILLER_T_2_1256 VDD VSS / DCAP32
XFILLER_T_2_1254 VDD VSS / DCAP32
XFILLER_T_2_1184 VDD VSS / DCAP32
XFILLER_T_1_1930 VDD VSS / DCAP32
XFILLER_T_2_1139 VDD VSS / DCAP32
XFILLER_T_1_1827 VDD VSS / DCAP32
XFILLER_T_1_1754 VDD VSS / DCAP32
XFILLER_T_1_1666 VDD VSS / DCAP32
XFILLER_T_1_1621 VDD VSS / DCAP32
XFILLER_T_2_975 VDD VSS / DCAP32
XFILLER_T_1_1349 VDD VSS / DCAP32
XFILLER_T_1_1243 VDD VSS / DCAP32
XFILLER_T_2_842 VDD VSS / DCAP32
XFILLER_T_2_841 VDD VSS / DCAP32
XFILLER_T_2_803 VDD VSS / DCAP32
XFILLER_T_1_1134 VDD VSS / DCAP32
XFILLER_T_2_737 VDD VSS / DCAP32
XFILLER_T_2_735 VDD VSS / DCAP32
XFILLER_T_1_1004 VDD VSS / DCAP32
XFILLER_T_1_951 VDD VSS / DCAP32
XFILLER_T_1_903 VDD VSS / DCAP32
XFILLER_T_1_825 VDD VSS / DCAP32
XFILLER_T_2_577 VDD VSS / DCAP32
XFILLER_T_2_490 VDD VSS / DCAP32
XFILLER_T_2_438 VDD VSS / DCAP32
XFILLER_T_1_628 VDD VSS / DCAP32
XFILLER_T_1_625 VDD VSS / DCAP32
XFILLER_T_1_613 VDD VSS / DCAP32
XFILLER_T_1_585 VDD VSS / DCAP32
XFILLER_T_1_578 VDD VSS / DCAP32
XFILLER_T_1_517 VDD VSS / DCAP32
XFILLER_T_1_413 VDD VSS / DCAP32
XFILLER_T_1_375 VDD VSS / DCAP32
XFILLER_T_1_353 VDD VSS / DCAP32
XFILLER_T_2_234 VDD VSS / DCAP32
XFILLER_T_1_290 VDD VSS / DCAP32
XFILLER_T_1_288 VDD VSS / DCAP32
XFILLER_T_2_214 VDD VSS / DCAP32
XFILLER_T_1_262 VDD VSS / DCAP32
XFILLER_T_1_244 VDD VSS / DCAP32
XFILLER_T_1_235 VDD VSS / DCAP32
XFILLER_T_1_234 VDD VSS / DCAP32
XFILLER_T_1_200 VDD VSS / DCAP32
XFILLER_T_1_190 VDD VSS / DCAP32
XFILLER_T_2_157 VDD VSS / DCAP32
XFILLER_T_2_155 VDD VSS / DCAP32
XFILLER_T_2_138 VDD VSS / DCAP32
XFILLER_T_1_172 VDD VSS / DCAP32
XFILLER_T_1_165 VDD VSS / DCAP32
XFILLER_T_1_139 VDD VSS / DCAP32
XFILLER_T_2_100 VDD VSS / DCAP32
XFILLER_T_2_78 VDD VSS / DCAP32
XFILLER_T_2_76 VDD VSS / DCAP32
XFILLER_T_2_60 VDD VSS / DCAP32
XFILLER_T_1_79 VDD VSS / DCAP32
XFILLER_T_1_36 VDD VSS / DCAP32
XFILLER_T_1_33 VDD VSS / DCAP32
XFILLER_T_1_31 VDD VSS / DCAP32
XFILLER_T_1_7 VDD VSS / DCAP32
XFILLER_T_1_1 VDD VSS / DCAP32
XFILLER_incr_T_4_2504 VDD VSS / DCAP16
XFILLER_incr_T_4_2482 VDD VSS / DCAP16
XFILLER_incr_T_4_2465 VDD VSS / DCAP16
XFILLER_incr_T_4_2423 VDD VSS / DCAP16
XFILLER_incr_T_4_2414 VDD VSS / DCAP16
XFILLER_incr_T_4_2402 VDD VSS / DCAP16
XFILLER_incr_T_4_2383 VDD VSS / DCAP16
XFILLER_incr_T_4_2369 VDD VSS / DCAP16
XFILLER_incr_T_4_2353 VDD VSS / DCAP16
XFILLER_incr_T_4_2343 VDD VSS / DCAP16
XFILLER_incr_T_4_2336 VDD VSS / DCAP16
XFILLER_incr_T_4_2301 VDD VSS / DCAP16
XFILLER_incr_T_4_2265 VDD VSS / DCAP16
XFILLER_incr_T_4_2252 VDD VSS / DCAP16
XFILLER_incr_T_4_2245 VDD VSS / DCAP16
XFILLER_incr_T_4_2236 VDD VSS / DCAP16
XFILLER_incr_T_4_2226 VDD VSS / DCAP16
XFILLER_incr_T_4_2167 VDD VSS / DCAP16
XFILLER_incr_T_4_2119 VDD VSS / DCAP16
XFILLER_incr_T_4_2085 VDD VSS / DCAP16
XFILLER_incr_T_4_2079 VDD VSS / DCAP16
XFILLER_incr_T_4_2056 VDD VSS / DCAP16
XFILLER_incr_T_4_2034 VDD VSS / DCAP16
XFILLER_incr_T_4_2027 VDD VSS / DCAP16
XFILLER_incr_T_4_2014 VDD VSS / DCAP16
XFILLER_incr_T_4_1999 VDD VSS / DCAP16
XFILLER_incr_T_4_1996 VDD VSS / DCAP16
XFILLER_incr_T_4_1994 VDD VSS / DCAP16
XFILLER_incr_T_4_1988 VDD VSS / DCAP16
XFILLER_incr_T_4_1986 VDD VSS / DCAP16
XFILLER_incr_T_4_1977 VDD VSS / DCAP16
XFILLER_incr_T_4_1962 VDD VSS / DCAP16
XFILLER_incr_T_4_1959 VDD VSS / DCAP16
XFILLER_incr_T_4_1953 VDD VSS / DCAP16
XFILLER_incr_T_4_1937 VDD VSS / DCAP16
XFILLER_incr_T_4_1925 VDD VSS / DCAP16
XFILLER_incr_T_4_1924 VDD VSS / DCAP16
XFILLER_incr_T_4_1895 VDD VSS / DCAP16
XFILLER_incr_T_4_1889 VDD VSS / DCAP16
XFILLER_incr_T_4_1878 VDD VSS / DCAP16
XFILLER_incr_T_4_1874 VDD VSS / DCAP16
XFILLER_incr_T_4_1849 VDD VSS / DCAP16
XFILLER_incr_T_4_1844 VDD VSS / DCAP16
XFILLER_incr_T_4_1830 VDD VSS / DCAP16
XFILLER_incr_T_4_1827 VDD VSS / DCAP16
XFILLER_incr_T_4_1817 VDD VSS / DCAP16
XFILLER_incr_T_4_1794 VDD VSS / DCAP16
XFILLER_incr_T_4_1783 VDD VSS / DCAP16
XFILLER_incr_T_4_1777 VDD VSS / DCAP16
XFILLER_incr_T_4_1773 VDD VSS / DCAP16
XFILLER_incr_T_4_1750 VDD VSS / DCAP16
XFILLER_incr_T_4_1744 VDD VSS / DCAP16
XFILLER_incr_T_4_1717 VDD VSS / DCAP16
XFILLER_incr_T_4_1711 VDD VSS / DCAP16
XFILLER_incr_T_4_1707 VDD VSS / DCAP16
XFILLER_incr_T_4_1681 VDD VSS / DCAP16
XFILLER_incr_T_4_1668 VDD VSS / DCAP16
XFILLER_incr_T_4_1644 VDD VSS / DCAP16
XFILLER_incr_T_4_1639 VDD VSS / DCAP16
XFILLER_incr_T_4_1550 VDD VSS / DCAP16
XFILLER_incr_T_4_1539 VDD VSS / DCAP16
XFILLER_incr_T_4_1537 VDD VSS / DCAP16
XFILLER_incr_T_4_1401 VDD VSS / DCAP16
XFILLER_incr_T_4_1388 VDD VSS / DCAP16
XFILLER_incr_T_4_1358 VDD VSS / DCAP16
XFILLER_incr_T_4_1347 VDD VSS / DCAP16
XFILLER_incr_T_4_1342 VDD VSS / DCAP16
XFILLER_incr_T_4_1332 VDD VSS / DCAP16
XFILLER_incr_T_4_1316 VDD VSS / DCAP16
XFILLER_incr_T_4_1300 VDD VSS / DCAP16
XFILLER_incr_T_4_1291 VDD VSS / DCAP16
XFILLER_incr_T_4_1280 VDD VSS / DCAP16
XFILLER_incr_T_4_1268 VDD VSS / DCAP16
XFILLER_incr_T_4_1227 VDD VSS / DCAP16
XFILLER_incr_T_4_1220 VDD VSS / DCAP16
XFILLER_incr_T_4_1197 VDD VSS / DCAP16
XFILLER_incr_T_4_1193 VDD VSS / DCAP16
XFILLER_incr_T_4_1187 VDD VSS / DCAP16
XFILLER_incr_T_4_1161 VDD VSS / DCAP16
XFILLER_incr_T_4_1137 VDD VSS / DCAP16
XFILLER_incr_T_4_1126 VDD VSS / DCAP16
XFILLER_incr_T_4_1117 VDD VSS / DCAP16
XFILLER_incr_T_4_1110 VDD VSS / DCAP16
XFILLER_incr_T_4_1103 VDD VSS / DCAP16
XFILLER_incr_T_5_828 VDD VSS / DCAP16
XFILLER_incr_T_4_1067 VDD VSS / DCAP16
XFILLER_incr_T_4_1055 VDD VSS / DCAP16
XFILLER_incr_T_4_1013 VDD VSS / DCAP16
XFILLER_incr_T_5_781 VDD VSS / DCAP16
XFILLER_incr_T_5_761 VDD VSS / DCAP16
XFILLER_incr_T_4_958 VDD VSS / DCAP16
XFILLER_incr_T_4_932 VDD VSS / DCAP16
XFILLER_incr_T_5_720 VDD VSS / DCAP16
XFILLER_incr_T_4_918 VDD VSS / DCAP16
XFILLER_incr_T_4_906 VDD VSS / DCAP16
XFILLER_incr_T_4_875 VDD VSS / DCAP16
XFILLER_incr_T_4_852 VDD VSS / DCAP16
XFILLER_incr_T_5_655 VDD VSS / DCAP16
XFILLER_incr_T_5_604 VDD VSS / DCAP16
XFILLER_incr_T_5_593 VDD VSS / DCAP16
XFILLER_incr_T_4_738 VDD VSS / DCAP16
XFILLER_incr_T_4_735 VDD VSS / DCAP16
XFILLER_incr_T_4_722 VDD VSS / DCAP16
XFILLER_incr_T_4_681 VDD VSS / DCAP16
XFILLER_incr_T_4_679 VDD VSS / DCAP16
XFILLER_incr_T_5_523 VDD VSS / DCAP16
XFILLER_incr_T_5_512 VDD VSS / DCAP16
XFILLER_incr_T_5_504 VDD VSS / DCAP16
XFILLER_incr_T_4_629 VDD VSS / DCAP16
XFILLER_incr_T_4_627 VDD VSS / DCAP16
XFILLER_incr_T_4_620 VDD VSS / DCAP16
XFILLER_incr_T_5_479 VDD VSS / DCAP16
XFILLER_incr_T_5_477 VDD VSS / DCAP16
XFILLER_incr_T_4_596 VDD VSS / DCAP16
XFILLER_incr_T_5_462 VDD VSS / DCAP16
XFILLER_incr_T_4_545 VDD VSS / DCAP16
XFILLER_incr_T_4_501 VDD VSS / DCAP16
XFILLER_incr_T_4_468 VDD VSS / DCAP16
XFILLER_incr_T_4_459 VDD VSS / DCAP16
XFILLER_incr_T_4_448 VDD VSS / DCAP16
XFILLER_incr_T_4_437 VDD VSS / DCAP16
XFILLER_incr_T_5_335 VDD VSS / DCAP16
XFILLER_incr_T_4_424 VDD VSS / DCAP16
XFILLER_incr_T_5_329 VDD VSS / DCAP16
XFILLER_incr_T_5_310 VDD VSS / DCAP16
XFILLER_incr_T_4_381 VDD VSS / DCAP16
XFILLER_incr_T_4_359 VDD VSS / DCAP16
XFILLER_incr_T_4_350 VDD VSS / DCAP16
XFILLER_incr_T_4_336 VDD VSS / DCAP16
XFILLER_incr_T_5_255 VDD VSS / DCAP16
XFILLER_incr_T_4_326 VDD VSS / DCAP16
XFILLER_incr_T_5_238 VDD VSS / DCAP16
XFILLER_incr_T_4_300 VDD VSS / DCAP16
XFILLER_incr_T_4_297 VDD VSS / DCAP16
XFILLER_incr_T_4_263 VDD VSS / DCAP16
XFILLER_incr_T_4_234 VDD VSS / DCAP16
XFILLER_incr_T_4_208 VDD VSS / DCAP16
XFILLER_incr_T_4_204 VDD VSS / DCAP16
XFILLER_incr_T_4_188 VDD VSS / DCAP16
XFILLER_incr_T_4_178 VDD VSS / DCAP16
XFILLER_incr_T_4_136 VDD VSS / DCAP16
XFILLER_incr_T_4_123 VDD VSS / DCAP16
XFILLER_incr_T_5_117 VDD VSS / DCAP16
XFILLER_incr_T_5_112 VDD VSS / DCAP16
XFILLER_incr_T_4_117 VDD VSS / DCAP16
XFILLER_incr_T_4_105 VDD VSS / DCAP16
XFILLER_incr_T_4_85 VDD VSS / DCAP16
XFILLER_incr_T_4_69 VDD VSS / DCAP16
XFILLER_incr_T_4_66 VDD VSS / DCAP16
XFILLER_incr_T_5_56 VDD VSS / DCAP16
XFILLER_incr_T_5_37 VDD VSS / DCAP16
XFILLER_incr_T_5_33 VDD VSS / DCAP16
XFILLER_incr_T_4_49 VDD VSS / DCAP16
XFILLER_incr_T_5_22 VDD VSS / DCAP16
XFILLER_incr_T_4_36 VDD VSS / DCAP16
XFILLER_incr_T_4_12 VDD VSS / DCAP16
XFILLER_incr_T_4_1 VDD VSS / DCAP16
XFILLER_incr_T_2_2281 VDD VSS / DCAP16
XFILLER_incr_T_2_2267 VDD VSS / DCAP16
XFILLER_incr_T_2_2234 VDD VSS / DCAP16
XFILLER_incr_T_2_2174 VDD VSS / DCAP16
XFILLER_incr_T_2_2169 VDD VSS / DCAP16
XFILLER_incr_T_2_2113 VDD VSS / DCAP16
XFILLER_incr_T_2_2107 VDD VSS / DCAP16
XFILLER_incr_T_2_2076 VDD VSS / DCAP16
XFILLER_incr_T_2_2060 VDD VSS / DCAP16
XFILLER_incr_T_2_2034 VDD VSS / DCAP16
XFILLER_incr_T_2_2002 VDD VSS / DCAP16
XFILLER_incr_T_2_1972 VDD VSS / DCAP16
XFILLER_incr_T_2_1932 VDD VSS / DCAP16
XFILLER_incr_T_2_1929 VDD VSS / DCAP16
XFILLER_incr_T_2_1923 VDD VSS / DCAP16
XFILLER_incr_T_2_1916 VDD VSS / DCAP16
XFILLER_incr_T_2_1913 VDD VSS / DCAP16
XFILLER_incr_T_2_1902 VDD VSS / DCAP16
XFILLER_incr_T_2_1878 VDD VSS / DCAP16
XFILLER_incr_T_2_1863 VDD VSS / DCAP16
XFILLER_incr_T_2_1849 VDD VSS / DCAP16
XFILLER_incr_T_2_1700 VDD VSS / DCAP16
XFILLER_incr_T_2_1639 VDD VSS / DCAP16
XFILLER_incr_T_2_1592 VDD VSS / DCAP16
XFILLER_incr_T_2_1591 VDD VSS / DCAP16
XFILLER_incr_T_2_1580 VDD VSS / DCAP16
XFILLER_incr_T_2_1527 VDD VSS / DCAP16
XFILLER_incr_T_2_1507 VDD VSS / DCAP16
XFILLER_incr_T_2_1490 VDD VSS / DCAP16
XFILLER_incr_T_2_1387 VDD VSS / DCAP16
XFILLER_incr_T_2_1358 VDD VSS / DCAP16
XFILLER_incr_T_2_1354 VDD VSS / DCAP16
XFILLER_incr_T_2_1350 VDD VSS / DCAP16
XFILLER_incr_T_2_1339 VDD VSS / DCAP16
XFILLER_incr_T_2_1307 VDD VSS / DCAP16
XFILLER_incr_T_2_1305 VDD VSS / DCAP16
XFILLER_incr_T_2_1261 VDD VSS / DCAP16
XFILLER_incr_T_2_1223 VDD VSS / DCAP16
XFILLER_incr_T_2_1186 VDD VSS / DCAP16
XFILLER_incr_T_2_1151 VDD VSS / DCAP16
XFILLER_incr_T_1_2061 VDD VSS / DCAP16
XFILLER_incr_T_1_2054 VDD VSS / DCAP16
XFILLER_incr_T_1_2052 VDD VSS / DCAP16
XFILLER_incr_T_1_2031 VDD VSS / DCAP16
XFILLER_incr_T_2_1095 VDD VSS / DCAP16
XFILLER_incr_T_1_2017 VDD VSS / DCAP16
XFILLER_incr_T_2_1088 VDD VSS / DCAP16
XFILLER_incr_T_1_2002 VDD VSS / DCAP16
XFILLER_incr_T_1_1999 VDD VSS / DCAP16
XFILLER_incr_T_2_1085 VDD VSS / DCAP16
XFILLER_incr_T_1_1985 VDD VSS / DCAP16
XFILLER_incr_T_1_1968 VDD VSS / DCAP16
XFILLER_incr_T_2_1074 VDD VSS / DCAP16
XFILLER_incr_T_1_1954 VDD VSS / DCAP16
XFILLER_incr_T_2_1071 VDD VSS / DCAP16
XFILLER_incr_T_1_1937 VDD VSS / DCAP16
XFILLER_incr_T_1_1899 VDD VSS / DCAP16
XFILLER_incr_T_1_1892 VDD VSS / DCAP16
XFILLER_incr_T_2_1045 VDD VSS / DCAP16
XFILLER_incr_T_2_1042 VDD VSS / DCAP16
XFILLER_incr_T_1_1856 VDD VSS / DCAP16
XFILLER_incr_T_2_1024 VDD VSS / DCAP16
XFILLER_incr_T_1_1820 VDD VSS / DCAP16
XFILLER_incr_T_1_1801 VDD VSS / DCAP16
XFILLER_incr_T_1_1798 VDD VSS / DCAP16
XFILLER_incr_T_2_992 VDD VSS / DCAP16
XFILLER_incr_T_2_984 VDD VSS / DCAP16
XFILLER_incr_T_1_1782 VDD VSS / DCAP16
XFILLER_incr_T_1_1774 VDD VSS / DCAP16
XFILLER_incr_T_1_1737 VDD VSS / DCAP16
XFILLER_incr_T_1_1736 VDD VSS / DCAP16
XFILLER_incr_T_1_1725 VDD VSS / DCAP16
XFILLER_incr_T_2_942 VDD VSS / DCAP16
XFILLER_incr_T_2_935 VDD VSS / DCAP16
XFILLER_incr_T_1_1671 VDD VSS / DCAP16
XFILLER_incr_T_1_1653 VDD VSS / DCAP16
XFILLER_incr_T_2_910 VDD VSS / DCAP16
XFILLER_incr_T_2_899 VDD VSS / DCAP16
XFILLER_incr_T_1_1537 VDD VSS / DCAP16
XFILLER_incr_T_1_1523 VDD VSS / DCAP16
XFILLER_incr_T_2_851 VDD VSS / DCAP16
XFILLER_incr_T_1_1475 VDD VSS / DCAP16
XFILLER_incr_T_1_1438 VDD VSS / DCAP16
XFILLER_incr_T_2_811 VDD VSS / DCAP16
XFILLER_incr_T_2_804 VDD VSS / DCAP16
XFILLER_incr_T_2_798 VDD VSS / DCAP16
XFILLER_incr_T_1_1354 VDD VSS / DCAP16
XFILLER_incr_T_1_1343 VDD VSS / DCAP16
XFILLER_incr_T_2_772 VDD VSS / DCAP16
XFILLER_incr_T_2_768 VDD VSS / DCAP16
XFILLER_incr_T_2_742 VDD VSS / DCAP16
XFILLER_incr_T_1_1279 VDD VSS / DCAP16
XFILLER_incr_T_1_1274 VDD VSS / DCAP16
XFILLER_incr_T_1_1264 VDD VSS / DCAP16
XFILLER_incr_T_2_725 VDD VSS / DCAP16
XFILLER_incr_T_2_723 VDD VSS / DCAP16
XFILLER_incr_T_2_713 VDD VSS / DCAP16
XFILLER_incr_T_1_1231 VDD VSS / DCAP16
XFILLER_incr_T_2_707 VDD VSS / DCAP16
XFILLER_incr_T_1_1217 VDD VSS / DCAP16
XFILLER_incr_T_1_1210 VDD VSS / DCAP16
XFILLER_incr_T_1_1198 VDD VSS / DCAP16
XFILLER_incr_T_2_695 VDD VSS / DCAP16
XFILLER_incr_T_2_688 VDD VSS / DCAP16
XFILLER_incr_T_1_1179 VDD VSS / DCAP16
XFILLER_incr_T_2_681 VDD VSS / DCAP16
XFILLER_incr_T_2_671 VDD VSS / DCAP16
XFILLER_incr_T_2_639 VDD VSS / DCAP16
XFILLER_incr_T_2_636 VDD VSS / DCAP16
XFILLER_incr_T_1_1129 VDD VSS / DCAP16
XFILLER_incr_T_2_607 VDD VSS / DCAP16
XFILLER_incr_T_2_604 VDD VSS / DCAP16
XFILLER_incr_T_2_591 VDD VSS / DCAP16
XFILLER_incr_T_2_550 VDD VSS / DCAP16
XFILLER_incr_T_2_548 VDD VSS / DCAP16
XFILLER_incr_T_2_539 VDD VSS / DCAP16
XFILLER_incr_T_2_518 VDD VSS / DCAP16
XFILLER_incr_T_1_1021 VDD VSS / DCAP16
XFILLER_incr_T_1_1001 VDD VSS / DCAP16
XFILLER_incr_T_2_500 VDD VSS / DCAP16
XFILLER_incr_T_1_973 VDD VSS / DCAP16
XFILLER_incr_T_2_492 VDD VSS / DCAP16
XFILLER_incr_T_1_934 VDD VSS / DCAP16
XFILLER_incr_T_1_930 VDD VSS / DCAP16
XFILLER_incr_T_1_912 VDD VSS / DCAP16
XFILLER_incr_T_2_469 VDD VSS / DCAP16
XFILLER_incr_T_1_888 VDD VSS / DCAP16
XFILLER_incr_T_1_854 VDD VSS / DCAP16
XFILLER_incr_T_2_409 VDD VSS / DCAP16
XFILLER_incr_T_2_397 VDD VSS / DCAP16
XFILLER_incr_T_2_395 VDD VSS / DCAP16
XFILLER_incr_T_1_721 VDD VSS / DCAP16
XFILLER_incr_T_1_668 VDD VSS / DCAP16
XFILLER_incr_T_1_660 VDD VSS / DCAP16
XFILLER_incr_T_2_334 VDD VSS / DCAP16
XFILLER_incr_T_1_652 VDD VSS / DCAP16
XFILLER_incr_T_2_332 VDD VSS / DCAP16
XFILLER_incr_T_1_599 VDD VSS / DCAP16
XFILLER_incr_T_2_270 VDD VSS / DCAP16
XFILLER_incr_T_2_269 VDD VSS / DCAP16
XFILLER_incr_T_2_260 VDD VSS / DCAP16
XFILLER_incr_T_1_572 VDD VSS / DCAP16
XFILLER_incr_T_1_562 VDD VSS / DCAP16
XFILLER_incr_T_2_249 VDD VSS / DCAP16
XFILLER_incr_T_2_243 VDD VSS / DCAP16
XFILLER_incr_T_1_538 VDD VSS / DCAP16
XFILLER_incr_T_1_504 VDD VSS / DCAP16
XFILLER_incr_T_2_216 VDD VSS / DCAP16
XFILLER_incr_T_1_481 VDD VSS / DCAP16
XFILLER_incr_T_2_203 VDD VSS / DCAP16
XFILLER_incr_T_1_439 VDD VSS / DCAP16
XFILLER_incr_T_1_433 VDD VSS / DCAP16
XFILLER_incr_T_1_427 VDD VSS / DCAP16
XFILLER_incr_T_1_421 VDD VSS / DCAP16
XFILLER_incr_T_2_168 VDD VSS / DCAP16
XFILLER_incr_T_1_306 VDD VSS / DCAP16
XFILLER_incr_T_2_94 VDD VSS / DCAP16
XFILLER_incr_T_2_89 VDD VSS / DCAP16
XFILLER_incr_T_2_85 VDD VSS / DCAP16
XFILLER_incr_T_1_287 VDD VSS / DCAP16
XFILLER_incr_T_1_241 VDD VSS / DCAP16
XFILLER_incr_T_1_223 VDD VSS / DCAP16
XFILLER_incr_T_1_190 VDD VSS / DCAP16
XFILLER_incr_T_1_143 VDD VSS / DCAP16
XFILLER_incr_T_1_89 VDD VSS / DCAP16
XFILLER_incr_T_1_43 VDD VSS / DCAP16
XFILLER_incr_T_1_2 VDD VSS / DCAP16
XFILLER_T_4_2615 VDD VSS / DCAP16
XFILLER_T_4_2608 VDD VSS / DCAP16
XFILLER_T_4_2596 VDD VSS / DCAP16
XFILLER_T_4_2563 VDD VSS / DCAP16
XFILLER_T_4_2555 VDD VSS / DCAP16
XFILLER_T_4_2553 VDD VSS / DCAP16
XFILLER_T_4_2524 VDD VSS / DCAP16
XFILLER_T_4_2459 VDD VSS / DCAP16
XFILLER_T_4_2454 VDD VSS / DCAP16
XFILLER_T_4_2420 VDD VSS / DCAP16
XFILLER_T_4_2413 VDD VSS / DCAP16
XFILLER_T_4_2387 VDD VSS / DCAP16
XFILLER_T_4_2358 VDD VSS / DCAP16
XFILLER_T_4_2321 VDD VSS / DCAP16
XFILLER_T_4_2314 VDD VSS / DCAP16
XFILLER_T_4_2309 VDD VSS / DCAP16
XFILLER_T_4_2305 VDD VSS / DCAP16
XFILLER_T_4_2254 VDD VSS / DCAP16
XFILLER_T_4_2252 VDD VSS / DCAP16
XFILLER_T_4_2244 VDD VSS / DCAP16
XFILLER_T_4_2213 VDD VSS / DCAP16
XFILLER_T_4_2204 VDD VSS / DCAP16
XFILLER_T_4_2163 VDD VSS / DCAP16
XFILLER_T_4_2157 VDD VSS / DCAP16
XFILLER_T_4_2122 VDD VSS / DCAP16
XFILLER_T_4_2121 VDD VSS / DCAP16
XFILLER_T_4_2117 VDD VSS / DCAP16
XFILLER_T_4_2111 VDD VSS / DCAP16
XFILLER_T_4_2073 VDD VSS / DCAP16
XFILLER_T_4_2064 VDD VSS / DCAP16
XFILLER_T_4_2061 VDD VSS / DCAP16
XFILLER_T_4_2059 VDD VSS / DCAP16
XFILLER_T_4_2035 VDD VSS / DCAP16
XFILLER_T_4_2017 VDD VSS / DCAP16
XFILLER_T_4_2008 VDD VSS / DCAP16
XFILLER_T_4_1991 VDD VSS / DCAP16
XFILLER_T_4_1968 VDD VSS / DCAP16
XFILLER_T_4_1965 VDD VSS / DCAP16
XFILLER_T_4_1959 VDD VSS / DCAP16
XFILLER_T_4_1954 VDD VSS / DCAP16
XFILLER_T_4_1925 VDD VSS / DCAP16
XFILLER_T_4_1921 VDD VSS / DCAP16
XFILLER_T_4_1872 VDD VSS / DCAP16
XFILLER_T_4_1862 VDD VSS / DCAP16
XFILLER_T_4_1856 VDD VSS / DCAP16
XFILLER_T_4_1844 VDD VSS / DCAP16
XFILLER_T_4_1803 VDD VSS / DCAP16
XFILLER_T_4_1784 VDD VSS / DCAP16
XFILLER_T_4_1771 VDD VSS / DCAP16
XFILLER_T_4_1762 VDD VSS / DCAP16
XFILLER_T_4_1756 VDD VSS / DCAP16
XFILLER_T_4_1745 VDD VSS / DCAP16
XFILLER_T_4_1733 VDD VSS / DCAP16
XFILLER_T_4_1706 VDD VSS / DCAP16
XFILLER_T_4_1687 VDD VSS / DCAP16
XFILLER_T_4_1660 VDD VSS / DCAP16
XFILLER_T_4_1632 VDD VSS / DCAP16
XFILLER_T_4_1616 VDD VSS / DCAP16
XFILLER_T_4_1570 VDD VSS / DCAP16
XFILLER_T_4_1563 VDD VSS / DCAP16
XFILLER_T_4_1554 VDD VSS / DCAP16
XFILLER_T_4_1551 VDD VSS / DCAP16
XFILLER_T_4_1548 VDD VSS / DCAP16
XFILLER_T_4_1546 VDD VSS / DCAP16
XFILLER_T_4_1545 VDD VSS / DCAP16
XFILLER_T_4_1542 VDD VSS / DCAP16
XFILLER_T_4_1535 VDD VSS / DCAP16
XFILLER_T_4_1528 VDD VSS / DCAP16
XFILLER_T_4_1513 VDD VSS / DCAP16
XFILLER_T_4_1478 VDD VSS / DCAP16
XFILLER_T_4_1473 VDD VSS / DCAP16
XFILLER_T_4_1469 VDD VSS / DCAP16
XFILLER_T_4_1464 VDD VSS / DCAP16
XFILLER_T_4_1434 VDD VSS / DCAP16
XFILLER_T_4_1404 VDD VSS / DCAP16
XFILLER_T_4_1398 VDD VSS / DCAP16
XFILLER_T_4_1386 VDD VSS / DCAP16
XFILLER_T_4_1375 VDD VSS / DCAP16
XFILLER_T_4_1353 VDD VSS / DCAP16
XFILLER_T_4_1307 VDD VSS / DCAP16
XFILLER_T_4_1272 VDD VSS / DCAP16
XFILLER_T_4_1239 VDD VSS / DCAP16
XFILLER_T_4_1181 VDD VSS / DCAP16
XFILLER_T_4_1171 VDD VSS / DCAP16
XFILLER_T_4_1154 VDD VSS / DCAP16
XFILLER_T_4_1117 VDD VSS / DCAP16
XFILLER_T_4_1089 VDD VSS / DCAP16
XFILLER_T_4_1084 VDD VSS / DCAP16
XFILLER_T_4_1071 VDD VSS / DCAP16
XFILLER_T_4_1053 VDD VSS / DCAP16
XFILLER_T_4_1048 VDD VSS / DCAP16
XFILLER_T_4_1026 VDD VSS / DCAP16
XFILLER_T_4_1006 VDD VSS / DCAP16
XFILLER_T_4_980 VDD VSS / DCAP16
XFILLER_T_4_967 VDD VSS / DCAP16
XFILLER_T_4_948 VDD VSS / DCAP16
XFILLER_T_4_939 VDD VSS / DCAP16
XFILLER_T_4_935 VDD VSS / DCAP16
XFILLER_T_4_926 VDD VSS / DCAP16
XFILLER_T_4_921 VDD VSS / DCAP16
XFILLER_T_4_915 VDD VSS / DCAP16
XFILLER_T_4_908 VDD VSS / DCAP16
XFILLER_T_4_899 VDD VSS / DCAP16
XFILLER_T_4_892 VDD VSS / DCAP16
XFILLER_T_4_889 VDD VSS / DCAP16
XFILLER_T_4_884 VDD VSS / DCAP16
XFILLER_T_4_882 VDD VSS / DCAP16
XFILLER_T_4_856 VDD VSS / DCAP16
XFILLER_T_4_831 VDD VSS / DCAP16
XFILLER_T_4_826 VDD VSS / DCAP16
XFILLER_T_4_815 VDD VSS / DCAP16
XFILLER_T_4_798 VDD VSS / DCAP16
XFILLER_T_4_781 VDD VSS / DCAP16
XFILLER_T_4_765 VDD VSS / DCAP16
XFILLER_T_4_737 VDD VSS / DCAP16
XFILLER_T_4_724 VDD VSS / DCAP16
XFILLER_T_4_714 VDD VSS / DCAP16
XFILLER_T_4_707 VDD VSS / DCAP16
XFILLER_T_4_705 VDD VSS / DCAP16
XFILLER_T_4_694 VDD VSS / DCAP16
XFILLER_T_4_689 VDD VSS / DCAP16
XFILLER_T_4_687 VDD VSS / DCAP16
XFILLER_T_4_674 VDD VSS / DCAP16
XFILLER_T_4_673 VDD VSS / DCAP16
XFILLER_T_4_666 VDD VSS / DCAP16
XFILLER_T_5_1121 VDD VSS / DCAP16
XFILLER_T_5_1108 VDD VSS / DCAP16
XFILLER_T_5_1103 VDD VSS / DCAP16
XFILLER_T_5_1094 VDD VSS / DCAP16
XFILLER_T_5_1048 VDD VSS / DCAP16
XFILLER_T_5_1044 VDD VSS / DCAP16
XFILLER_T_5_1036 VDD VSS / DCAP16
XFILLER_T_4_630 VDD VSS / DCAP16
XFILLER_T_4_579 VDD VSS / DCAP16
XFILLER_T_4_553 VDD VSS / DCAP16
XFILLER_T_5_977 VDD VSS / DCAP16
XFILLER_T_4_528 VDD VSS / DCAP16
XFILLER_T_5_966 VDD VSS / DCAP16
XFILLER_T_5_960 VDD VSS / DCAP16
XFILLER_T_5_937 VDD VSS / DCAP16
XFILLER_T_5_927 VDD VSS / DCAP16
XFILLER_T_5_908 VDD VSS / DCAP16
XFILLER_T_5_895 VDD VSS / DCAP16
XFILLER_T_5_887 VDD VSS / DCAP16
XFILLER_T_5_876 VDD VSS / DCAP16
XFILLER_T_5_855 VDD VSS / DCAP16
XFILLER_T_4_512 VDD VSS / DCAP16
XFILLER_T_5_846 VDD VSS / DCAP16
XFILLER_T_4_503 VDD VSS / DCAP16
XFILLER_T_5_816 VDD VSS / DCAP16
XFILLER_T_4_492 VDD VSS / DCAP16
XFILLER_T_5_803 VDD VSS / DCAP16
XFILLER_T_4_476 VDD VSS / DCAP16
XFILLER_T_4_455 VDD VSS / DCAP16
XFILLER_T_4_447 VDD VSS / DCAP16
XFILLER_T_5_770 VDD VSS / DCAP16
XFILLER_T_5_762 VDD VSS / DCAP16
XFILLER_T_5_760 VDD VSS / DCAP16
XFILLER_T_4_437 VDD VSS / DCAP16
XFILLER_T_5_743 VDD VSS / DCAP16
XFILLER_T_5_739 VDD VSS / DCAP16
XFILLER_T_5_729 VDD VSS / DCAP16
XFILLER_T_4_419 VDD VSS / DCAP16
XFILLER_T_5_726 VDD VSS / DCAP16
XFILLER_T_5_699 VDD VSS / DCAP16
XFILLER_T_5_693 VDD VSS / DCAP16
XFILLER_T_5_681 VDD VSS / DCAP16
XFILLER_T_4_385 VDD VSS / DCAP16
XFILLER_T_4_380 VDD VSS / DCAP16
XFILLER_T_4_373 VDD VSS / DCAP16
XFILLER_T_4_370 VDD VSS / DCAP16
XFILLER_T_5_660 VDD VSS / DCAP16
XFILLER_T_5_638 VDD VSS / DCAP16
XFILLER_T_4_362 VDD VSS / DCAP16
XFILLER_T_4_345 VDD VSS / DCAP16
XFILLER_T_4_339 VDD VSS / DCAP16
XFILLER_T_5_621 VDD VSS / DCAP16
XFILLER_T_5_613 VDD VSS / DCAP16
XFILLER_T_4_323 VDD VSS / DCAP16
XFILLER_T_4_319 VDD VSS / DCAP16
XFILLER_T_5_592 VDD VSS / DCAP16
XFILLER_T_5_578 VDD VSS / DCAP16
XFILLER_T_4_294 VDD VSS / DCAP16
XFILLER_T_4_286 VDD VSS / DCAP16
XFILLER_T_5_555 VDD VSS / DCAP16
XFILLER_T_5_537 VDD VSS / DCAP16
XFILLER_T_5_529 VDD VSS / DCAP16
XFILLER_T_5_527 VDD VSS / DCAP16
XFILLER_T_5_491 VDD VSS / DCAP16
XFILLER_T_5_487 VDD VSS / DCAP16
XFILLER_T_5_479 VDD VSS / DCAP16
XFILLER_T_5_438 VDD VSS / DCAP16
XFILLER_T_5_431 VDD VSS / DCAP16
XFILLER_T_4_276 VDD VSS / DCAP16
XFILLER_T_5_402 VDD VSS / DCAP16
XFILLER_T_4_241 VDD VSS / DCAP16
XFILLER_T_4_237 VDD VSS / DCAP16
XFILLER_T_5_373 VDD VSS / DCAP16
XFILLER_T_4_229 VDD VSS / DCAP16
XFILLER_T_4_222 VDD VSS / DCAP16
XFILLER_T_5_339 VDD VSS / DCAP16
XFILLER_T_4_206 VDD VSS / DCAP16
XFILLER_T_4_204 VDD VSS / DCAP16
XFILLER_T_5_291 VDD VSS / DCAP16
XFILLER_T_5_284 VDD VSS / DCAP16
XFILLER_T_5_269 VDD VSS / DCAP16
XFILLER_T_5_263 VDD VSS / DCAP16
XFILLER_T_5_261 VDD VSS / DCAP16
XFILLER_T_5_229 VDD VSS / DCAP16
XFILLER_T_5_217 VDD VSS / DCAP16
XFILLER_T_4_171 VDD VSS / DCAP16
XFILLER_T_4_165 VDD VSS / DCAP16
XFILLER_T_4_127 VDD VSS / DCAP16
XFILLER_T_4_119 VDD VSS / DCAP16
XFILLER_T_5_144 VDD VSS / DCAP16
XFILLER_T_4_101 VDD VSS / DCAP16
XFILLER_T_5_95 VDD VSS / DCAP16
XFILLER_T_5_85 VDD VSS / DCAP16
XFILLER_T_5_78 VDD VSS / DCAP16
XFILLER_T_5_70 VDD VSS / DCAP16
XFILLER_T_5_59 VDD VSS / DCAP16
XFILLER_T_5_51 VDD VSS / DCAP16
XFILLER_T_5_45 VDD VSS / DCAP16
XFILLER_T_5_33 VDD VSS / DCAP16
XFILLER_T_5_25 VDD VSS / DCAP16
XFILLER_T_5_19 VDD VSS / DCAP16
XFILLER_T_5_17 VDD VSS / DCAP16
XFILLER_T_2_2596 VDD VSS / DCAP16
XFILLER_T_2_2582 VDD VSS / DCAP16
XFILLER_T_2_2561 VDD VSS / DCAP16
XFILLER_T_2_2557 VDD VSS / DCAP16
XFILLER_T_2_2535 VDD VSS / DCAP16
XFILLER_T_2_2505 VDD VSS / DCAP16
XFILLER_T_2_2487 VDD VSS / DCAP16
XFILLER_T_2_2465 VDD VSS / DCAP16
XFILLER_T_2_2432 VDD VSS / DCAP16
XFILLER_T_2_2418 VDD VSS / DCAP16
XFILLER_T_2_2368 VDD VSS / DCAP16
XFILLER_T_2_2363 VDD VSS / DCAP16
XFILLER_T_2_2325 VDD VSS / DCAP16
XFILLER_T_2_2238 VDD VSS / DCAP16
XFILLER_T_1_2404 VDD VSS / DCAP16
XFILLER_T_2_2199 VDD VSS / DCAP16
XFILLER_T_2_2156 VDD VSS / DCAP16
XFILLER_T_2_2110 VDD VSS / DCAP16
XFILLER_T_2_2054 VDD VSS / DCAP16
XFILLER_T_2_2034 VDD VSS / DCAP16
XFILLER_T_2_2030 VDD VSS / DCAP16
XFILLER_T_2_2017 VDD VSS / DCAP16
XFILLER_T_2_2006 VDD VSS / DCAP16
XFILLER_T_2_2001 VDD VSS / DCAP16
XFILLER_T_2_1980 VDD VSS / DCAP16
XFILLER_T_1_2380 VDD VSS / DCAP16
XFILLER_T_2_1949 VDD VSS / DCAP16
XFILLER_T_2_1943 VDD VSS / DCAP16
XFILLER_T_2_1935 VDD VSS / DCAP16
XFILLER_T_2_1923 VDD VSS / DCAP16
XFILLER_T_2_1916 VDD VSS / DCAP16
XFILLER_T_2_1909 VDD VSS / DCAP16
XFILLER_T_1_2361 VDD VSS / DCAP16
XFILLER_T_2_1885 VDD VSS / DCAP16
XFILLER_T_2_1866 VDD VSS / DCAP16
XFILLER_T_1_2326 VDD VSS / DCAP16
XFILLER_T_1_2323 VDD VSS / DCAP16
XFILLER_T_2_1853 VDD VSS / DCAP16
XFILLER_T_1_2314 VDD VSS / DCAP16
XFILLER_T_2_1820 VDD VSS / DCAP16
XFILLER_T_2_1806 VDD VSS / DCAP16
XFILLER_T_2_1775 VDD VSS / DCAP16
XFILLER_T_2_1745 VDD VSS / DCAP16
XFILLER_T_2_1739 VDD VSS / DCAP16
XFILLER_T_2_1736 VDD VSS / DCAP16
XFILLER_T_2_1726 VDD VSS / DCAP16
XFILLER_T_2_1718 VDD VSS / DCAP16
XFILLER_T_2_1713 VDD VSS / DCAP16
XFILLER_T_2_1640 VDD VSS / DCAP16
XFILLER_T_2_1623 VDD VSS / DCAP16
XFILLER_T_2_1602 VDD VSS / DCAP16
XFILLER_T_2_1595 VDD VSS / DCAP16
XFILLER_T_1_2252 VDD VSS / DCAP16
XFILLER_T_2_1558 VDD VSS / DCAP16
XFILLER_T_2_1552 VDD VSS / DCAP16
XFILLER_T_1_2228 VDD VSS / DCAP16
XFILLER_T_1_2207 VDD VSS / DCAP16
XFILLER_T_1_2205 VDD VSS / DCAP16
XFILLER_T_1_2194 VDD VSS / DCAP16
XFILLER_T_2_1537 VDD VSS / DCAP16
XFILLER_T_1_2185 VDD VSS / DCAP16
XFILLER_T_2_1504 VDD VSS / DCAP16
XFILLER_T_1_2160 VDD VSS / DCAP16
XFILLER_T_2_1483 VDD VSS / DCAP16
XFILLER_T_1_2156 VDD VSS / DCAP16
XFILLER_T_2_1463 VDD VSS / DCAP16
XFILLER_T_2_1453 VDD VSS / DCAP16
XFILLER_T_2_1448 VDD VSS / DCAP16
XFILLER_T_2_1418 VDD VSS / DCAP16
XFILLER_T_1_2125 VDD VSS / DCAP16
XFILLER_T_2_1384 VDD VSS / DCAP16
XFILLER_T_1_2114 VDD VSS / DCAP16
XFILLER_T_2_1376 VDD VSS / DCAP16
XFILLER_T_1_2085 VDD VSS / DCAP16
XFILLER_T_2_1327 VDD VSS / DCAP16
XFILLER_T_1_2080 VDD VSS / DCAP16
XFILLER_T_2_1278 VDD VSS / DCAP16
XFILLER_T_2_1276 VDD VSS / DCAP16
XFILLER_T_2_1271 VDD VSS / DCAP16
XFILLER_T_1_2030 VDD VSS / DCAP16
XFILLER_T_1_2027 VDD VSS / DCAP16
XFILLER_T_1_2000 VDD VSS / DCAP16
XFILLER_T_2_1248 VDD VSS / DCAP16
XFILLER_T_1_1998 VDD VSS / DCAP16
XFILLER_T_1_1984 VDD VSS / DCAP16
XFILLER_T_2_1225 VDD VSS / DCAP16
XFILLER_T_2_1204 VDD VSS / DCAP16
XFILLER_T_2_1202 VDD VSS / DCAP16
XFILLER_T_2_1181 VDD VSS / DCAP16
XFILLER_T_2_1173 VDD VSS / DCAP16
XFILLER_T_1_1951 VDD VSS / DCAP16
XFILLER_T_1_1935 VDD VSS / DCAP16
XFILLER_T_2_1135 VDD VSS / DCAP16
XFILLER_T_2_1131 VDD VSS / DCAP16
XFILLER_T_2_1128 VDD VSS / DCAP16
XFILLER_T_2_1122 VDD VSS / DCAP16
XFILLER_T_1_1851 VDD VSS / DCAP16
XFILLER_T_1_1833 VDD VSS / DCAP16
XFILLER_T_1_1821 VDD VSS / DCAP16
XFILLER_T_1_1795 VDD VSS / DCAP16
XFILLER_T_2_1104 VDD VSS / DCAP16
XFILLER_T_1_1737 VDD VSS / DCAP16
XFILLER_T_1_1714 VDD VSS / DCAP16
XFILLER_T_1_1713 VDD VSS / DCAP16
XFILLER_T_2_1098 VDD VSS / DCAP16
XFILLER_T_1_1706 VDD VSS / DCAP16
XFILLER_T_1_1692 VDD VSS / DCAP16
XFILLER_T_2_1081 VDD VSS / DCAP16
XFILLER_T_1_1658 VDD VSS / DCAP16
XFILLER_T_2_1065 VDD VSS / DCAP16
XFILLER_T_2_1039 VDD VSS / DCAP16
XFILLER_T_2_1026 VDD VSS / DCAP16
XFILLER_T_1_1630 VDD VSS / DCAP16
XFILLER_T_2_1021 VDD VSS / DCAP16
XFILLER_T_1_1613 VDD VSS / DCAP16
XFILLER_T_2_995 VDD VSS / DCAP16
XFILLER_T_2_989 VDD VSS / DCAP16
XFILLER_T_2_988 VDD VSS / DCAP16
XFILLER_T_2_986 VDD VSS / DCAP16
XFILLER_T_1_1525 VDD VSS / DCAP16
XFILLER_T_2_971 VDD VSS / DCAP16
XFILLER_T_2_967 VDD VSS / DCAP16
XFILLER_T_2_962 VDD VSS / DCAP16
XFILLER_T_1_1447 VDD VSS / DCAP16
XFILLER_T_1_1401 VDD VSS / DCAP16
XFILLER_T_2_921 VDD VSS / DCAP16
XFILLER_T_2_917 VDD VSS / DCAP16
XFILLER_T_1_1393 VDD VSS / DCAP16
XFILLER_T_1_1387 VDD VSS / DCAP16
XFILLER_T_2_862 VDD VSS / DCAP16
XFILLER_T_1_1311 VDD VSS / DCAP16
XFILLER_T_1_1252 VDD VSS / DCAP16
XFILLER_T_1_1246 VDD VSS / DCAP16
XFILLER_T_2_845 VDD VSS / DCAP16
XFILLER_T_2_843 VDD VSS / DCAP16
XFILLER_T_2_823 VDD VSS / DCAP16
XFILLER_T_1_1178 VDD VSS / DCAP16
XFILLER_T_2_815 VDD VSS / DCAP16
XFILLER_T_2_804 VDD VSS / DCAP16
XFILLER_T_2_789 VDD VSS / DCAP16
XFILLER_T_2_765 VDD VSS / DCAP16
XFILLER_T_2_754 VDD VSS / DCAP16
XFILLER_T_2_752 VDD VSS / DCAP16
XFILLER_T_1_1092 VDD VSS / DCAP16
XFILLER_T_1_1076 VDD VSS / DCAP16
XFILLER_T_1_1071 VDD VSS / DCAP16
XFILLER_T_2_746 VDD VSS / DCAP16
XFILLER_T_1_1014 VDD VSS / DCAP16
XFILLER_T_2_692 VDD VSS / DCAP16
XFILLER_T_2_689 VDD VSS / DCAP16
XFILLER_T_1_988 VDD VSS / DCAP16
XFILLER_T_2_686 VDD VSS / DCAP16
XFILLER_T_2_664 VDD VSS / DCAP16
XFILLER_T_2_652 VDD VSS / DCAP16
XFILLER_T_2_650 VDD VSS / DCAP16
XFILLER_T_2_636 VDD VSS / DCAP16
XFILLER_T_1_921 VDD VSS / DCAP16
XFILLER_T_2_625 VDD VSS / DCAP16
XFILLER_T_2_622 VDD VSS / DCAP16
XFILLER_T_2_617 VDD VSS / DCAP16
XFILLER_T_2_598 VDD VSS / DCAP16
XFILLER_T_1_865 VDD VSS / DCAP16
XFILLER_T_1_847 VDD VSS / DCAP16
XFILLER_T_1_826 VDD VSS / DCAP16
XFILLER_T_1_819 VDD VSS / DCAP16
XFILLER_T_1_815 VDD VSS / DCAP16
XFILLER_T_1_789 VDD VSS / DCAP16
XFILLER_T_1_787 VDD VSS / DCAP16
XFILLER_T_2_563 VDD VSS / DCAP16
XFILLER_T_1_755 VDD VSS / DCAP16
XFILLER_T_1_752 VDD VSS / DCAP16
XFILLER_T_1_742 VDD VSS / DCAP16
XFILLER_T_1_739 VDD VSS / DCAP16
XFILLER_T_2_542 VDD VSS / DCAP16
XFILLER_T_1_716 VDD VSS / DCAP16
XFILLER_T_2_487 VDD VSS / DCAP16
XFILLER_T_1_703 VDD VSS / DCAP16
XFILLER_T_2_450 VDD VSS / DCAP16
XFILLER_T_2_445 VDD VSS / DCAP16
XFILLER_T_2_423 VDD VSS / DCAP16
XFILLER_T_1_673 VDD VSS / DCAP16
XFILLER_T_2_407 VDD VSS / DCAP16
XFILLER_T_1_659 VDD VSS / DCAP16
XFILLER_T_1_653 VDD VSS / DCAP16
XFILLER_T_1_651 VDD VSS / DCAP16
XFILLER_T_1_647 VDD VSS / DCAP16
XFILLER_T_2_366 VDD VSS / DCAP16
XFILLER_T_1_626 VDD VSS / DCAP16
XFILLER_T_1_623 VDD VSS / DCAP16
XFILLER_T_1_603 VDD VSS / DCAP16
XFILLER_T_1_597 VDD VSS / DCAP16
XFILLER_T_2_363 VDD VSS / DCAP16
XFILLER_T_2_350 VDD VSS / DCAP16
XFILLER_T_1_551 VDD VSS / DCAP16
XFILLER_T_2_337 VDD VSS / DCAP16
XFILLER_T_1_523 VDD VSS / DCAP16
XFILLER_T_1_518 VDD VSS / DCAP16
XFILLER_T_1_508 VDD VSS / DCAP16
XFILLER_T_1_498 VDD VSS / DCAP16
XFILLER_T_2_305 VDD VSS / DCAP16
XFILLER_T_1_459 VDD VSS / DCAP16
XFILLER_T_1_457 VDD VSS / DCAP16
XFILLER_T_1_447 VDD VSS / DCAP16
XFILLER_T_1_416 VDD VSS / DCAP16
XFILLER_T_2_290 VDD VSS / DCAP16
XFILLER_T_1_393 VDD VSS / DCAP16
XFILLER_T_1_390 VDD VSS / DCAP16
XFILLER_T_2_275 VDD VSS / DCAP16
XFILLER_T_1_354 VDD VSS / DCAP16
XFILLER_T_1_343 VDD VSS / DCAP16
XFILLER_T_1_330 VDD VSS / DCAP16
XFILLER_T_2_252 VDD VSS / DCAP16
XFILLER_T_1_324 VDD VSS / DCAP16
XFILLER_T_2_224 VDD VSS / DCAP16
XFILLER_T_2_220 VDD VSS / DCAP16
XFILLER_T_1_291 VDD VSS / DCAP16
XFILLER_T_2_217 VDD VSS / DCAP16
XFILLER_T_2_209 VDD VSS / DCAP16
XFILLER_T_2_186 VDD VSS / DCAP16
XFILLER_T_1_260 VDD VSS / DCAP16
XFILLER_T_1_258 VDD VSS / DCAP16
XFILLER_T_1_229 VDD VSS / DCAP16
XFILLER_T_2_172 VDD VSS / DCAP16
XFILLER_T_1_214 VDD VSS / DCAP16
XFILLER_T_1_207 VDD VSS / DCAP16
XFILLER_T_1_191 VDD VSS / DCAP16
XFILLER_T_2_142 VDD VSS / DCAP16
XFILLER_T_2_125 VDD VSS / DCAP16
XFILLER_T_1_187 VDD VSS / DCAP16
XFILLER_T_1_130 VDD VSS / DCAP16
XFILLER_T_1_128 VDD VSS / DCAP16
XFILLER_T_2_69 VDD VSS / DCAP16
XFILLER_T_1_111 VDD VSS / DCAP16
XFILLER_T_1_99 VDD VSS / DCAP16
XFILLER_T_1_69 VDD VSS / DCAP16
XFILLER_T_2_23 VDD VSS / DCAP16
XFILLER_T_1_44 VDD VSS / DCAP16
XFILLER_T_1_38 VDD VSS / DCAP16
XFILLER_T_1_37 VDD VSS / DCAP16
XFILLER_T_2_13 VDD VSS / DCAP16
XFILLER_T_2_6 VDD VSS / DCAP16
XFILLER_T_1_2 VDD VSS / DCAP16
XFILLER_incr_T_4_2517 VDD VSS / DCAP
XFILLER_incr_T_4_2516 VDD VSS / DCAP
XFILLER_incr_T_4_2514 VDD VSS / DCAP
XFILLER_incr_T_4_2512 VDD VSS / DCAP
XFILLER_incr_T_4_2509 VDD VSS / DCAP
XFILLER_incr_T_4_2508 VDD VSS / DCAP
XFILLER_incr_T_4_2506 VDD VSS / DCAP
XFILLER_incr_T_4_2503 VDD VSS / DCAP
XFILLER_incr_T_4_2502 VDD VSS / DCAP
XFILLER_incr_T_4_2500 VDD VSS / DCAP
XFILLER_incr_T_4_2497 VDD VSS / DCAP
XFILLER_incr_T_4_2496 VDD VSS / DCAP
XFILLER_incr_T_4_2495 VDD VSS / DCAP
XFILLER_incr_T_4_2491 VDD VSS / DCAP
XFILLER_incr_T_4_2490 VDD VSS / DCAP
XFILLER_incr_T_4_2489 VDD VSS / DCAP
XFILLER_incr_T_4_2488 VDD VSS / DCAP
XFILLER_incr_T_4_2486 VDD VSS / DCAP
XFILLER_incr_T_4_2485 VDD VSS / DCAP
XFILLER_incr_T_4_2481 VDD VSS / DCAP
XFILLER_incr_T_4_2480 VDD VSS / DCAP
XFILLER_incr_T_4_2479 VDD VSS / DCAP
XFILLER_incr_T_4_2476 VDD VSS / DCAP
XFILLER_incr_T_4_2475 VDD VSS / DCAP
XFILLER_incr_T_4_2474 VDD VSS / DCAP
XFILLER_incr_T_4_2472 VDD VSS / DCAP
XFILLER_incr_T_4_2471 VDD VSS / DCAP
XFILLER_incr_T_4_2470 VDD VSS / DCAP
XFILLER_incr_T_4_2469 VDD VSS / DCAP
XFILLER_incr_T_4_2468 VDD VSS / DCAP
XFILLER_incr_T_4_2463 VDD VSS / DCAP
XFILLER_incr_T_4_2462 VDD VSS / DCAP
XFILLER_incr_T_4_2461 VDD VSS / DCAP
XFILLER_incr_T_4_2460 VDD VSS / DCAP
XFILLER_incr_T_4_2459 VDD VSS / DCAP
XFILLER_incr_T_4_2458 VDD VSS / DCAP
XFILLER_incr_T_4_2456 VDD VSS / DCAP
XFILLER_incr_T_4_2455 VDD VSS / DCAP
XFILLER_incr_T_4_2454 VDD VSS / DCAP
XFILLER_incr_T_4_2452 VDD VSS / DCAP
XFILLER_incr_T_4_2451 VDD VSS / DCAP
XFILLER_incr_T_4_2449 VDD VSS / DCAP
XFILLER_incr_T_4_2448 VDD VSS / DCAP
XFILLER_incr_T_4_2446 VDD VSS / DCAP
XFILLER_incr_T_4_2444 VDD VSS / DCAP
XFILLER_incr_T_4_2443 VDD VSS / DCAP
XFILLER_incr_T_4_2442 VDD VSS / DCAP
XFILLER_incr_T_4_2441 VDD VSS / DCAP
XFILLER_incr_T_4_2440 VDD VSS / DCAP
XFILLER_incr_T_4_2439 VDD VSS / DCAP
XFILLER_incr_T_4_2438 VDD VSS / DCAP
XFILLER_incr_T_4_2436 VDD VSS / DCAP
XFILLER_incr_T_4_2434 VDD VSS / DCAP
XFILLER_incr_T_4_2433 VDD VSS / DCAP
XFILLER_incr_T_4_2432 VDD VSS / DCAP
XFILLER_incr_T_4_2431 VDD VSS / DCAP
XFILLER_incr_T_4_2427 VDD VSS / DCAP
XFILLER_incr_T_4_2426 VDD VSS / DCAP
XFILLER_incr_T_4_2425 VDD VSS / DCAP
XFILLER_incr_T_4_2421 VDD VSS / DCAP
XFILLER_incr_T_4_2419 VDD VSS / DCAP
XFILLER_incr_T_4_2417 VDD VSS / DCAP
XFILLER_incr_T_4_2412 VDD VSS / DCAP
XFILLER_incr_T_4_2411 VDD VSS / DCAP
XFILLER_incr_T_4_2409 VDD VSS / DCAP
XFILLER_incr_T_4_2408 VDD VSS / DCAP
XFILLER_incr_T_4_2407 VDD VSS / DCAP
XFILLER_incr_T_4_2406 VDD VSS / DCAP
XFILLER_incr_T_4_2405 VDD VSS / DCAP
XFILLER_incr_T_4_2404 VDD VSS / DCAP
XFILLER_incr_T_4_2401 VDD VSS / DCAP
XFILLER_incr_T_4_2399 VDD VSS / DCAP
XFILLER_incr_T_4_2396 VDD VSS / DCAP
XFILLER_incr_T_4_2395 VDD VSS / DCAP
XFILLER_incr_T_4_2394 VDD VSS / DCAP
XFILLER_incr_T_4_2393 VDD VSS / DCAP
XFILLER_incr_T_4_2392 VDD VSS / DCAP
XFILLER_incr_T_4_2391 VDD VSS / DCAP
XFILLER_incr_T_4_2390 VDD VSS / DCAP
XFILLER_incr_T_4_2388 VDD VSS / DCAP
XFILLER_incr_T_4_2387 VDD VSS / DCAP
XFILLER_incr_T_4_2386 VDD VSS / DCAP
XFILLER_incr_T_4_2385 VDD VSS / DCAP
XFILLER_incr_T_4_2384 VDD VSS / DCAP
XFILLER_incr_T_4_2382 VDD VSS / DCAP
XFILLER_incr_T_4_2381 VDD VSS / DCAP
XFILLER_incr_T_4_2379 VDD VSS / DCAP
XFILLER_incr_T_4_2378 VDD VSS / DCAP
XFILLER_incr_T_4_2376 VDD VSS / DCAP
XFILLER_incr_T_4_2374 VDD VSS / DCAP
XFILLER_incr_T_4_2372 VDD VSS / DCAP
XFILLER_incr_T_4_2371 VDD VSS / DCAP
XFILLER_incr_T_4_2368 VDD VSS / DCAP
XFILLER_incr_T_4_2367 VDD VSS / DCAP
XFILLER_incr_T_4_2366 VDD VSS / DCAP
XFILLER_incr_T_4_2365 VDD VSS / DCAP
XFILLER_incr_T_4_2364 VDD VSS / DCAP
XFILLER_incr_T_4_2363 VDD VSS / DCAP
XFILLER_incr_T_4_2362 VDD VSS / DCAP
XFILLER_incr_T_4_2361 VDD VSS / DCAP
XFILLER_incr_T_4_2360 VDD VSS / DCAP
XFILLER_incr_T_4_2358 VDD VSS / DCAP
XFILLER_incr_T_4_2355 VDD VSS / DCAP
XFILLER_incr_T_4_2352 VDD VSS / DCAP
XFILLER_incr_T_4_2351 VDD VSS / DCAP
XFILLER_incr_T_4_2350 VDD VSS / DCAP
XFILLER_incr_T_4_2349 VDD VSS / DCAP
XFILLER_incr_T_4_2347 VDD VSS / DCAP
XFILLER_incr_T_4_2346 VDD VSS / DCAP
XFILLER_incr_T_4_2345 VDD VSS / DCAP
XFILLER_incr_T_4_2344 VDD VSS / DCAP
XFILLER_incr_T_4_2341 VDD VSS / DCAP
XFILLER_incr_T_4_2340 VDD VSS / DCAP
XFILLER_incr_T_4_2339 VDD VSS / DCAP
XFILLER_incr_T_4_2337 VDD VSS / DCAP
XFILLER_incr_T_4_2333 VDD VSS / DCAP
XFILLER_incr_T_4_2332 VDD VSS / DCAP
XFILLER_incr_T_4_2330 VDD VSS / DCAP
XFILLER_incr_T_4_2329 VDD VSS / DCAP
XFILLER_incr_T_4_2328 VDD VSS / DCAP
XFILLER_incr_T_4_2327 VDD VSS / DCAP
XFILLER_incr_T_4_2326 VDD VSS / DCAP
XFILLER_incr_T_4_2325 VDD VSS / DCAP
XFILLER_incr_T_4_2324 VDD VSS / DCAP
XFILLER_incr_T_4_2323 VDD VSS / DCAP
XFILLER_incr_T_4_2321 VDD VSS / DCAP
XFILLER_incr_T_4_2319 VDD VSS / DCAP
XFILLER_incr_T_4_2318 VDD VSS / DCAP
XFILLER_incr_T_4_2316 VDD VSS / DCAP
XFILLER_incr_T_4_2315 VDD VSS / DCAP
XFILLER_incr_T_4_2314 VDD VSS / DCAP
XFILLER_incr_T_4_2313 VDD VSS / DCAP
XFILLER_incr_T_4_2310 VDD VSS / DCAP
XFILLER_incr_T_4_2307 VDD VSS / DCAP
XFILLER_incr_T_4_2305 VDD VSS / DCAP
XFILLER_incr_T_4_2304 VDD VSS / DCAP
XFILLER_incr_T_4_2300 VDD VSS / DCAP
XFILLER_incr_T_4_2299 VDD VSS / DCAP
XFILLER_incr_T_4_2296 VDD VSS / DCAP
XFILLER_incr_T_4_2295 VDD VSS / DCAP
XFILLER_incr_T_4_2294 VDD VSS / DCAP
XFILLER_incr_T_4_2293 VDD VSS / DCAP
XFILLER_incr_T_4_2292 VDD VSS / DCAP
XFILLER_incr_T_4_2291 VDD VSS / DCAP
XFILLER_incr_T_4_2289 VDD VSS / DCAP
XFILLER_incr_T_4_2287 VDD VSS / DCAP
XFILLER_incr_T_4_2285 VDD VSS / DCAP
XFILLER_incr_T_4_2284 VDD VSS / DCAP
XFILLER_incr_T_4_2283 VDD VSS / DCAP
XFILLER_incr_T_4_2282 VDD VSS / DCAP
XFILLER_incr_T_4_2281 VDD VSS / DCAP
XFILLER_incr_T_4_2280 VDD VSS / DCAP
XFILLER_incr_T_4_2279 VDD VSS / DCAP
XFILLER_incr_T_4_2277 VDD VSS / DCAP
XFILLER_incr_T_4_2275 VDD VSS / DCAP
XFILLER_incr_T_4_2274 VDD VSS / DCAP
XFILLER_incr_T_4_2269 VDD VSS / DCAP
XFILLER_incr_T_4_2268 VDD VSS / DCAP
XFILLER_incr_T_4_2264 VDD VSS / DCAP
XFILLER_incr_T_4_2263 VDD VSS / DCAP
XFILLER_incr_T_4_2261 VDD VSS / DCAP
XFILLER_incr_T_4_2260 VDD VSS / DCAP
XFILLER_incr_T_4_2258 VDD VSS / DCAP
XFILLER_incr_T_4_2257 VDD VSS / DCAP
XFILLER_incr_T_4_2256 VDD VSS / DCAP
XFILLER_incr_T_4_2255 VDD VSS / DCAP
XFILLER_incr_T_4_2254 VDD VSS / DCAP
XFILLER_incr_T_4_2253 VDD VSS / DCAP
XFILLER_incr_T_4_2251 VDD VSS / DCAP
XFILLER_incr_T_4_2250 VDD VSS / DCAP
XFILLER_incr_T_4_2247 VDD VSS / DCAP
XFILLER_incr_T_4_2246 VDD VSS / DCAP
XFILLER_incr_T_4_2243 VDD VSS / DCAP
XFILLER_incr_T_4_2242 VDD VSS / DCAP
XFILLER_incr_T_4_2241 VDD VSS / DCAP
XFILLER_incr_T_4_2238 VDD VSS / DCAP
XFILLER_incr_T_4_2237 VDD VSS / DCAP
XFILLER_incr_T_4_2235 VDD VSS / DCAP
XFILLER_incr_T_4_2234 VDD VSS / DCAP
XFILLER_incr_T_4_2231 VDD VSS / DCAP
XFILLER_incr_T_4_2230 VDD VSS / DCAP
XFILLER_incr_T_4_2229 VDD VSS / DCAP
XFILLER_incr_T_4_2228 VDD VSS / DCAP
XFILLER_incr_T_4_2225 VDD VSS / DCAP
XFILLER_incr_T_4_2224 VDD VSS / DCAP
XFILLER_incr_T_4_2223 VDD VSS / DCAP
XFILLER_incr_T_4_2222 VDD VSS / DCAP
XFILLER_incr_T_4_2217 VDD VSS / DCAP
XFILLER_incr_T_4_2214 VDD VSS / DCAP
XFILLER_incr_T_4_2212 VDD VSS / DCAP
XFILLER_incr_T_4_2210 VDD VSS / DCAP
XFILLER_incr_T_4_2209 VDD VSS / DCAP
XFILLER_incr_T_4_2208 VDD VSS / DCAP
XFILLER_incr_T_4_2206 VDD VSS / DCAP
XFILLER_incr_T_4_2204 VDD VSS / DCAP
XFILLER_incr_T_4_2203 VDD VSS / DCAP
XFILLER_incr_T_4_2198 VDD VSS / DCAP
XFILLER_incr_T_4_2197 VDD VSS / DCAP
XFILLER_incr_T_4_2196 VDD VSS / DCAP
XFILLER_incr_T_4_2194 VDD VSS / DCAP
XFILLER_incr_T_4_2193 VDD VSS / DCAP
XFILLER_incr_T_4_2192 VDD VSS / DCAP
XFILLER_incr_T_4_2190 VDD VSS / DCAP
XFILLER_incr_T_4_2188 VDD VSS / DCAP
XFILLER_incr_T_4_2185 VDD VSS / DCAP
XFILLER_incr_T_4_2183 VDD VSS / DCAP
XFILLER_incr_T_4_2182 VDD VSS / DCAP
XFILLER_incr_T_4_2181 VDD VSS / DCAP
XFILLER_incr_T_4_2180 VDD VSS / DCAP
XFILLER_incr_T_4_2178 VDD VSS / DCAP
XFILLER_incr_T_4_2177 VDD VSS / DCAP
XFILLER_incr_T_4_2175 VDD VSS / DCAP
XFILLER_incr_T_4_2174 VDD VSS / DCAP
XFILLER_incr_T_4_2173 VDD VSS / DCAP
XFILLER_incr_T_4_2172 VDD VSS / DCAP
XFILLER_incr_T_4_2171 VDD VSS / DCAP
XFILLER_incr_T_4_2170 VDD VSS / DCAP
XFILLER_incr_T_4_2169 VDD VSS / DCAP
XFILLER_incr_T_4_2163 VDD VSS / DCAP
XFILLER_incr_T_4_2162 VDD VSS / DCAP
XFILLER_incr_T_4_2159 VDD VSS / DCAP
XFILLER_incr_T_4_2154 VDD VSS / DCAP
XFILLER_incr_T_4_2152 VDD VSS / DCAP
XFILLER_incr_T_4_2151 VDD VSS / DCAP
XFILLER_incr_T_4_2150 VDD VSS / DCAP
XFILLER_incr_T_4_2149 VDD VSS / DCAP
XFILLER_incr_T_4_2146 VDD VSS / DCAP
XFILLER_incr_T_4_2144 VDD VSS / DCAP
XFILLER_incr_T_4_2142 VDD VSS / DCAP
XFILLER_incr_T_4_2140 VDD VSS / DCAP
XFILLER_incr_T_4_2139 VDD VSS / DCAP
XFILLER_incr_T_4_2135 VDD VSS / DCAP
XFILLER_incr_T_4_2134 VDD VSS / DCAP
XFILLER_incr_T_4_2133 VDD VSS / DCAP
XFILLER_incr_T_4_2132 VDD VSS / DCAP
XFILLER_incr_T_4_2130 VDD VSS / DCAP
XFILLER_incr_T_4_2129 VDD VSS / DCAP
XFILLER_incr_T_4_2127 VDD VSS / DCAP
XFILLER_incr_T_4_2126 VDD VSS / DCAP
XFILLER_incr_T_4_2124 VDD VSS / DCAP
XFILLER_incr_T_4_2123 VDD VSS / DCAP
XFILLER_incr_T_4_2122 VDD VSS / DCAP
XFILLER_incr_T_4_2118 VDD VSS / DCAP
XFILLER_incr_T_4_2117 VDD VSS / DCAP
XFILLER_incr_T_4_2116 VDD VSS / DCAP
XFILLER_incr_T_4_2115 VDD VSS / DCAP
XFILLER_incr_T_4_2114 VDD VSS / DCAP
XFILLER_incr_T_4_2111 VDD VSS / DCAP
XFILLER_incr_T_4_2110 VDD VSS / DCAP
XFILLER_incr_T_4_2109 VDD VSS / DCAP
XFILLER_incr_T_4_2107 VDD VSS / DCAP
XFILLER_incr_T_4_2106 VDD VSS / DCAP
XFILLER_incr_T_4_2104 VDD VSS / DCAP
XFILLER_incr_T_4_2102 VDD VSS / DCAP
XFILLER_incr_T_4_2101 VDD VSS / DCAP
XFILLER_incr_T_4_2100 VDD VSS / DCAP
XFILLER_incr_T_4_2098 VDD VSS / DCAP
XFILLER_incr_T_4_2097 VDD VSS / DCAP
XFILLER_incr_T_4_2096 VDD VSS / DCAP
XFILLER_incr_T_4_2095 VDD VSS / DCAP
XFILLER_incr_T_4_2092 VDD VSS / DCAP
XFILLER_incr_T_4_2090 VDD VSS / DCAP
XFILLER_incr_T_4_2089 VDD VSS / DCAP
XFILLER_incr_T_4_2088 VDD VSS / DCAP
XFILLER_incr_T_4_2087 VDD VSS / DCAP
XFILLER_incr_T_4_2084 VDD VSS / DCAP
XFILLER_incr_T_4_2083 VDD VSS / DCAP
XFILLER_incr_T_4_2082 VDD VSS / DCAP
XFILLER_incr_T_4_2081 VDD VSS / DCAP
XFILLER_incr_T_4_2076 VDD VSS / DCAP
XFILLER_incr_T_4_2075 VDD VSS / DCAP
XFILLER_incr_T_4_2074 VDD VSS / DCAP
XFILLER_incr_T_4_2073 VDD VSS / DCAP
XFILLER_incr_T_4_2070 VDD VSS / DCAP
XFILLER_incr_T_4_2067 VDD VSS / DCAP
XFILLER_incr_T_4_2066 VDD VSS / DCAP
XFILLER_incr_T_4_2064 VDD VSS / DCAP
XFILLER_incr_T_4_2063 VDD VSS / DCAP
XFILLER_incr_T_4_2062 VDD VSS / DCAP
XFILLER_incr_T_4_2058 VDD VSS / DCAP
XFILLER_incr_T_4_2055 VDD VSS / DCAP
XFILLER_incr_T_4_2054 VDD VSS / DCAP
XFILLER_incr_T_4_2053 VDD VSS / DCAP
XFILLER_incr_T_4_2051 VDD VSS / DCAP
XFILLER_incr_T_4_2049 VDD VSS / DCAP
XFILLER_incr_T_4_2048 VDD VSS / DCAP
XFILLER_incr_T_4_2047 VDD VSS / DCAP
XFILLER_incr_T_4_2045 VDD VSS / DCAP
XFILLER_incr_T_4_2043 VDD VSS / DCAP
XFILLER_incr_T_4_2042 VDD VSS / DCAP
XFILLER_incr_T_4_2039 VDD VSS / DCAP
XFILLER_incr_T_4_2038 VDD VSS / DCAP
XFILLER_incr_T_4_2033 VDD VSS / DCAP
XFILLER_incr_T_4_2030 VDD VSS / DCAP
XFILLER_incr_T_4_2028 VDD VSS / DCAP
XFILLER_incr_T_4_2026 VDD VSS / DCAP
XFILLER_incr_T_4_2025 VDD VSS / DCAP
XFILLER_incr_T_4_2024 VDD VSS / DCAP
XFILLER_incr_T_4_2023 VDD VSS / DCAP
XFILLER_incr_T_4_2022 VDD VSS / DCAP
XFILLER_incr_T_4_2021 VDD VSS / DCAP
XFILLER_incr_T_4_2020 VDD VSS / DCAP
XFILLER_incr_T_4_2019 VDD VSS / DCAP
XFILLER_incr_T_4_2018 VDD VSS / DCAP
XFILLER_incr_T_4_2017 VDD VSS / DCAP
XFILLER_incr_T_4_2015 VDD VSS / DCAP
XFILLER_incr_T_4_2013 VDD VSS / DCAP
XFILLER_incr_T_4_2012 VDD VSS / DCAP
XFILLER_incr_T_4_2011 VDD VSS / DCAP
XFILLER_incr_T_4_2010 VDD VSS / DCAP
XFILLER_incr_T_4_2007 VDD VSS / DCAP
XFILLER_incr_T_4_2006 VDD VSS / DCAP
XFILLER_incr_T_4_2005 VDD VSS / DCAP
XFILLER_incr_T_4_2004 VDD VSS / DCAP
XFILLER_incr_T_4_2003 VDD VSS / DCAP
XFILLER_incr_T_4_2002 VDD VSS / DCAP
XFILLER_incr_T_4_2001 VDD VSS / DCAP
XFILLER_incr_T_4_2000 VDD VSS / DCAP
XFILLER_incr_T_4_1992 VDD VSS / DCAP
XFILLER_incr_T_4_1991 VDD VSS / DCAP
XFILLER_incr_T_4_1990 VDD VSS / DCAP
XFILLER_incr_T_4_1987 VDD VSS / DCAP
XFILLER_incr_T_4_1985 VDD VSS / DCAP
XFILLER_incr_T_4_1984 VDD VSS / DCAP
XFILLER_incr_T_4_1983 VDD VSS / DCAP
XFILLER_incr_T_4_1982 VDD VSS / DCAP
XFILLER_incr_T_4_1981 VDD VSS / DCAP
XFILLER_incr_T_4_1980 VDD VSS / DCAP
XFILLER_incr_T_4_1979 VDD VSS / DCAP
XFILLER_incr_T_4_1976 VDD VSS / DCAP
XFILLER_incr_T_4_1975 VDD VSS / DCAP
XFILLER_incr_T_4_1974 VDD VSS / DCAP
XFILLER_incr_T_4_1970 VDD VSS / DCAP
XFILLER_incr_T_4_1969 VDD VSS / DCAP
XFILLER_incr_T_4_1968 VDD VSS / DCAP
XFILLER_incr_T_4_1963 VDD VSS / DCAP
XFILLER_incr_T_4_1961 VDD VSS / DCAP
XFILLER_incr_T_4_1960 VDD VSS / DCAP
XFILLER_incr_T_4_1957 VDD VSS / DCAP
XFILLER_incr_T_4_1955 VDD VSS / DCAP
XFILLER_incr_T_4_1951 VDD VSS / DCAP
XFILLER_incr_T_4_1950 VDD VSS / DCAP
XFILLER_incr_T_4_1949 VDD VSS / DCAP
XFILLER_incr_T_4_1947 VDD VSS / DCAP
XFILLER_incr_T_4_1944 VDD VSS / DCAP
XFILLER_incr_T_4_1943 VDD VSS / DCAP
XFILLER_incr_T_4_1942 VDD VSS / DCAP
XFILLER_incr_T_4_1941 VDD VSS / DCAP
XFILLER_incr_T_4_1940 VDD VSS / DCAP
XFILLER_incr_T_4_1939 VDD VSS / DCAP
XFILLER_incr_T_4_1938 VDD VSS / DCAP
XFILLER_incr_T_4_1936 VDD VSS / DCAP
XFILLER_incr_T_4_1935 VDD VSS / DCAP
XFILLER_incr_T_4_1933 VDD VSS / DCAP
XFILLER_incr_T_4_1931 VDD VSS / DCAP
XFILLER_incr_T_4_1930 VDD VSS / DCAP
XFILLER_incr_T_4_1928 VDD VSS / DCAP
XFILLER_incr_T_4_1927 VDD VSS / DCAP
XFILLER_incr_T_4_1921 VDD VSS / DCAP
XFILLER_incr_T_4_1918 VDD VSS / DCAP
XFILLER_incr_T_4_1917 VDD VSS / DCAP
XFILLER_incr_T_4_1916 VDD VSS / DCAP
XFILLER_incr_T_4_1915 VDD VSS / DCAP
XFILLER_incr_T_4_1913 VDD VSS / DCAP
XFILLER_incr_T_4_1912 VDD VSS / DCAP
XFILLER_incr_T_4_1911 VDD VSS / DCAP
XFILLER_incr_T_4_1910 VDD VSS / DCAP
XFILLER_incr_T_4_1909 VDD VSS / DCAP
XFILLER_incr_T_4_1906 VDD VSS / DCAP
XFILLER_incr_T_4_1905 VDD VSS / DCAP
XFILLER_incr_T_4_1904 VDD VSS / DCAP
XFILLER_incr_T_4_1900 VDD VSS / DCAP
XFILLER_incr_T_4_1898 VDD VSS / DCAP
XFILLER_incr_T_4_1894 VDD VSS / DCAP
XFILLER_incr_T_4_1892 VDD VSS / DCAP
XFILLER_incr_T_4_1891 VDD VSS / DCAP
XFILLER_incr_T_4_1888 VDD VSS / DCAP
XFILLER_incr_T_4_1887 VDD VSS / DCAP
XFILLER_incr_T_4_1886 VDD VSS / DCAP
XFILLER_incr_T_4_1885 VDD VSS / DCAP
XFILLER_incr_T_4_1883 VDD VSS / DCAP
XFILLER_incr_T_4_1882 VDD VSS / DCAP
XFILLER_incr_T_4_1881 VDD VSS / DCAP
XFILLER_incr_T_4_1880 VDD VSS / DCAP
XFILLER_incr_T_4_1879 VDD VSS / DCAP
XFILLER_incr_T_4_1877 VDD VSS / DCAP
XFILLER_incr_T_4_1876 VDD VSS / DCAP
XFILLER_incr_T_4_1875 VDD VSS / DCAP
XFILLER_incr_T_4_1872 VDD VSS / DCAP
XFILLER_incr_T_4_1871 VDD VSS / DCAP
XFILLER_incr_T_4_1870 VDD VSS / DCAP
XFILLER_incr_T_4_1868 VDD VSS / DCAP
XFILLER_incr_T_4_1865 VDD VSS / DCAP
XFILLER_incr_T_4_1862 VDD VSS / DCAP
XFILLER_incr_T_4_1859 VDD VSS / DCAP
XFILLER_incr_T_4_1856 VDD VSS / DCAP
XFILLER_incr_T_4_1855 VDD VSS / DCAP
XFILLER_incr_T_4_1853 VDD VSS / DCAP
XFILLER_incr_T_4_1852 VDD VSS / DCAP
XFILLER_incr_T_4_1850 VDD VSS / DCAP
XFILLER_incr_T_4_1846 VDD VSS / DCAP
XFILLER_incr_T_4_1843 VDD VSS / DCAP
XFILLER_incr_T_4_1842 VDD VSS / DCAP
XFILLER_incr_T_4_1840 VDD VSS / DCAP
XFILLER_incr_T_4_1839 VDD VSS / DCAP
XFILLER_incr_T_4_1838 VDD VSS / DCAP
XFILLER_incr_T_4_1835 VDD VSS / DCAP
XFILLER_incr_T_4_1834 VDD VSS / DCAP
XFILLER_incr_T_4_1833 VDD VSS / DCAP
XFILLER_incr_T_4_1832 VDD VSS / DCAP
XFILLER_incr_T_4_1829 VDD VSS / DCAP
XFILLER_incr_T_4_1826 VDD VSS / DCAP
XFILLER_incr_T_4_1824 VDD VSS / DCAP
XFILLER_incr_T_4_1823 VDD VSS / DCAP
XFILLER_incr_T_4_1822 VDD VSS / DCAP
XFILLER_incr_T_4_1820 VDD VSS / DCAP
XFILLER_incr_T_4_1819 VDD VSS / DCAP
XFILLER_incr_T_4_1818 VDD VSS / DCAP
XFILLER_incr_T_4_1815 VDD VSS / DCAP
XFILLER_incr_T_4_1814 VDD VSS / DCAP
XFILLER_incr_T_4_1812 VDD VSS / DCAP
XFILLER_incr_T_4_1810 VDD VSS / DCAP
XFILLER_incr_T_4_1809 VDD VSS / DCAP
XFILLER_incr_T_4_1808 VDD VSS / DCAP
XFILLER_incr_T_4_1806 VDD VSS / DCAP
XFILLER_incr_T_4_1805 VDD VSS / DCAP
XFILLER_incr_T_4_1804 VDD VSS / DCAP
XFILLER_incr_T_4_1801 VDD VSS / DCAP
XFILLER_incr_T_4_1799 VDD VSS / DCAP
XFILLER_incr_T_4_1796 VDD VSS / DCAP
XFILLER_incr_T_4_1793 VDD VSS / DCAP
XFILLER_incr_T_4_1792 VDD VSS / DCAP
XFILLER_incr_T_4_1791 VDD VSS / DCAP
XFILLER_incr_T_4_1790 VDD VSS / DCAP
XFILLER_incr_T_4_1789 VDD VSS / DCAP
XFILLER_incr_T_4_1788 VDD VSS / DCAP
XFILLER_incr_T_4_1787 VDD VSS / DCAP
XFILLER_incr_T_4_1782 VDD VSS / DCAP
XFILLER_incr_T_4_1781 VDD VSS / DCAP
XFILLER_incr_T_4_1780 VDD VSS / DCAP
XFILLER_incr_T_4_1778 VDD VSS / DCAP
XFILLER_incr_T_4_1775 VDD VSS / DCAP
XFILLER_incr_T_4_1774 VDD VSS / DCAP
XFILLER_incr_T_4_1771 VDD VSS / DCAP
XFILLER_incr_T_4_1769 VDD VSS / DCAP
XFILLER_incr_T_4_1768 VDD VSS / DCAP
XFILLER_incr_T_4_1766 VDD VSS / DCAP
XFILLER_incr_T_4_1765 VDD VSS / DCAP
XFILLER_incr_T_4_1764 VDD VSS / DCAP
XFILLER_incr_T_4_1763 VDD VSS / DCAP
XFILLER_incr_T_4_1762 VDD VSS / DCAP
XFILLER_incr_T_4_1761 VDD VSS / DCAP
XFILLER_incr_T_4_1759 VDD VSS / DCAP
XFILLER_incr_T_4_1758 VDD VSS / DCAP
XFILLER_incr_T_4_1757 VDD VSS / DCAP
XFILLER_incr_T_4_1756 VDD VSS / DCAP
XFILLER_incr_T_4_1755 VDD VSS / DCAP
XFILLER_incr_T_4_1754 VDD VSS / DCAP
XFILLER_incr_T_4_1749 VDD VSS / DCAP
XFILLER_incr_T_4_1748 VDD VSS / DCAP
XFILLER_incr_T_4_1743 VDD VSS / DCAP
XFILLER_incr_T_4_1741 VDD VSS / DCAP
XFILLER_incr_T_4_1740 VDD VSS / DCAP
XFILLER_incr_T_4_1739 VDD VSS / DCAP
XFILLER_incr_T_4_1735 VDD VSS / DCAP
XFILLER_incr_T_4_1734 VDD VSS / DCAP
XFILLER_incr_T_4_1732 VDD VSS / DCAP
XFILLER_incr_T_4_1731 VDD VSS / DCAP
XFILLER_incr_T_4_1729 VDD VSS / DCAP
XFILLER_incr_T_4_1728 VDD VSS / DCAP
XFILLER_incr_T_4_1727 VDD VSS / DCAP
XFILLER_incr_T_4_1724 VDD VSS / DCAP
XFILLER_incr_T_4_1723 VDD VSS / DCAP
XFILLER_incr_T_4_1722 VDD VSS / DCAP
XFILLER_incr_T_4_1721 VDD VSS / DCAP
XFILLER_incr_T_4_1720 VDD VSS / DCAP
XFILLER_incr_T_4_1719 VDD VSS / DCAP
XFILLER_incr_T_4_1718 VDD VSS / DCAP
XFILLER_incr_T_4_1716 VDD VSS / DCAP
XFILLER_incr_T_4_1715 VDD VSS / DCAP
XFILLER_incr_T_4_1713 VDD VSS / DCAP
XFILLER_incr_T_4_1712 VDD VSS / DCAP
XFILLER_incr_T_4_1709 VDD VSS / DCAP
XFILLER_incr_T_4_1706 VDD VSS / DCAP
XFILLER_incr_T_4_1705 VDD VSS / DCAP
XFILLER_incr_T_4_1703 VDD VSS / DCAP
XFILLER_incr_T_4_1702 VDD VSS / DCAP
XFILLER_incr_T_4_1701 VDD VSS / DCAP
XFILLER_incr_T_4_1697 VDD VSS / DCAP
XFILLER_incr_T_4_1696 VDD VSS / DCAP
XFILLER_incr_T_4_1695 VDD VSS / DCAP
XFILLER_incr_T_4_1693 VDD VSS / DCAP
XFILLER_incr_T_4_1692 VDD VSS / DCAP
XFILLER_incr_T_4_1691 VDD VSS / DCAP
XFILLER_incr_T_4_1690 VDD VSS / DCAP
XFILLER_incr_T_4_1689 VDD VSS / DCAP
XFILLER_incr_T_4_1688 VDD VSS / DCAP
XFILLER_incr_T_4_1687 VDD VSS / DCAP
XFILLER_incr_T_4_1684 VDD VSS / DCAP
XFILLER_incr_T_4_1680 VDD VSS / DCAP
XFILLER_incr_T_4_1675 VDD VSS / DCAP
XFILLER_incr_T_4_1674 VDD VSS / DCAP
XFILLER_incr_T_4_1671 VDD VSS / DCAP
XFILLER_incr_T_4_1670 VDD VSS / DCAP
XFILLER_incr_T_4_1667 VDD VSS / DCAP
XFILLER_incr_T_4_1666 VDD VSS / DCAP
XFILLER_incr_T_4_1665 VDD VSS / DCAP
XFILLER_incr_T_4_1664 VDD VSS / DCAP
XFILLER_incr_T_4_1663 VDD VSS / DCAP
XFILLER_incr_T_4_1661 VDD VSS / DCAP
XFILLER_incr_T_4_1660 VDD VSS / DCAP
XFILLER_incr_T_4_1657 VDD VSS / DCAP
XFILLER_incr_T_4_1656 VDD VSS / DCAP
XFILLER_incr_T_4_1655 VDD VSS / DCAP
XFILLER_incr_T_4_1653 VDD VSS / DCAP
XFILLER_incr_T_4_1649 VDD VSS / DCAP
XFILLER_incr_T_4_1643 VDD VSS / DCAP
XFILLER_incr_T_4_1642 VDD VSS / DCAP
XFILLER_incr_T_4_1641 VDD VSS / DCAP
XFILLER_incr_T_4_1637 VDD VSS / DCAP
XFILLER_incr_T_4_1636 VDD VSS / DCAP
XFILLER_incr_T_4_1633 VDD VSS / DCAP
XFILLER_incr_T_4_1632 VDD VSS / DCAP
XFILLER_incr_T_4_1631 VDD VSS / DCAP
XFILLER_incr_T_4_1630 VDD VSS / DCAP
XFILLER_incr_T_4_1629 VDD VSS / DCAP
XFILLER_incr_T_4_1627 VDD VSS / DCAP
XFILLER_incr_T_4_1626 VDD VSS / DCAP
XFILLER_incr_T_4_1624 VDD VSS / DCAP
XFILLER_incr_T_4_1623 VDD VSS / DCAP
XFILLER_incr_T_4_1621 VDD VSS / DCAP
XFILLER_incr_T_4_1620 VDD VSS / DCAP
XFILLER_incr_T_4_1618 VDD VSS / DCAP
XFILLER_incr_T_4_1614 VDD VSS / DCAP
XFILLER_incr_T_4_1613 VDD VSS / DCAP
XFILLER_incr_T_4_1612 VDD VSS / DCAP
XFILLER_incr_T_4_1611 VDD VSS / DCAP
XFILLER_incr_T_4_1610 VDD VSS / DCAP
XFILLER_incr_T_4_1609 VDD VSS / DCAP
XFILLER_incr_T_4_1607 VDD VSS / DCAP
XFILLER_incr_T_4_1606 VDD VSS / DCAP
XFILLER_incr_T_4_1604 VDD VSS / DCAP
XFILLER_incr_T_4_1599 VDD VSS / DCAP
XFILLER_incr_T_4_1598 VDD VSS / DCAP
XFILLER_incr_T_4_1595 VDD VSS / DCAP
XFILLER_incr_T_4_1594 VDD VSS / DCAP
XFILLER_incr_T_4_1593 VDD VSS / DCAP
XFILLER_incr_T_4_1591 VDD VSS / DCAP
XFILLER_incr_T_4_1590 VDD VSS / DCAP
XFILLER_incr_T_4_1589 VDD VSS / DCAP
XFILLER_incr_T_4_1588 VDD VSS / DCAP
XFILLER_incr_T_4_1586 VDD VSS / DCAP
XFILLER_incr_T_4_1584 VDD VSS / DCAP
XFILLER_incr_T_4_1583 VDD VSS / DCAP
XFILLER_incr_T_4_1582 VDD VSS / DCAP
XFILLER_incr_T_4_1579 VDD VSS / DCAP
XFILLER_incr_T_4_1578 VDD VSS / DCAP
XFILLER_incr_T_4_1577 VDD VSS / DCAP
XFILLER_incr_T_4_1576 VDD VSS / DCAP
XFILLER_incr_T_4_1574 VDD VSS / DCAP
XFILLER_incr_T_4_1573 VDD VSS / DCAP
XFILLER_incr_T_4_1572 VDD VSS / DCAP
XFILLER_incr_T_4_1568 VDD VSS / DCAP
XFILLER_incr_T_4_1566 VDD VSS / DCAP
XFILLER_incr_T_4_1565 VDD VSS / DCAP
XFILLER_incr_T_4_1564 VDD VSS / DCAP
XFILLER_incr_T_4_1560 VDD VSS / DCAP
XFILLER_incr_T_4_1559 VDD VSS / DCAP
XFILLER_incr_T_4_1557 VDD VSS / DCAP
XFILLER_incr_T_4_1556 VDD VSS / DCAP
XFILLER_incr_T_4_1555 VDD VSS / DCAP
XFILLER_incr_T_4_1554 VDD VSS / DCAP
XFILLER_incr_T_4_1553 VDD VSS / DCAP
XFILLER_incr_T_4_1549 VDD VSS / DCAP
XFILLER_incr_T_4_1548 VDD VSS / DCAP
XFILLER_incr_T_4_1547 VDD VSS / DCAP
XFILLER_incr_T_4_1546 VDD VSS / DCAP
XFILLER_incr_T_4_1545 VDD VSS / DCAP
XFILLER_incr_T_4_1542 VDD VSS / DCAP
XFILLER_incr_T_4_1541 VDD VSS / DCAP
XFILLER_incr_T_4_1540 VDD VSS / DCAP
XFILLER_incr_T_4_1538 VDD VSS / DCAP
XFILLER_incr_T_4_1536 VDD VSS / DCAP
XFILLER_incr_T_4_1535 VDD VSS / DCAP
XFILLER_incr_T_4_1534 VDD VSS / DCAP
XFILLER_incr_T_4_1533 VDD VSS / DCAP
XFILLER_incr_T_4_1530 VDD VSS / DCAP
XFILLER_incr_T_4_1525 VDD VSS / DCAP
XFILLER_incr_T_4_1524 VDD VSS / DCAP
XFILLER_incr_T_4_1522 VDD VSS / DCAP
XFILLER_incr_T_4_1519 VDD VSS / DCAP
XFILLER_incr_T_4_1518 VDD VSS / DCAP
XFILLER_incr_T_4_1516 VDD VSS / DCAP
XFILLER_incr_T_4_1515 VDD VSS / DCAP
XFILLER_incr_T_4_1514 VDD VSS / DCAP
XFILLER_incr_T_4_1513 VDD VSS / DCAP
XFILLER_incr_T_4_1512 VDD VSS / DCAP
XFILLER_incr_T_4_1511 VDD VSS / DCAP
XFILLER_incr_T_4_1510 VDD VSS / DCAP
XFILLER_incr_T_4_1508 VDD VSS / DCAP
XFILLER_incr_T_4_1507 VDD VSS / DCAP
XFILLER_incr_T_4_1506 VDD VSS / DCAP
XFILLER_incr_T_4_1505 VDD VSS / DCAP
XFILLER_incr_T_4_1503 VDD VSS / DCAP
XFILLER_incr_T_4_1501 VDD VSS / DCAP
XFILLER_incr_T_4_1500 VDD VSS / DCAP
XFILLER_incr_T_4_1499 VDD VSS / DCAP
XFILLER_incr_T_4_1498 VDD VSS / DCAP
XFILLER_incr_T_4_1496 VDD VSS / DCAP
XFILLER_incr_T_4_1492 VDD VSS / DCAP
XFILLER_incr_T_4_1489 VDD VSS / DCAP
XFILLER_incr_T_4_1488 VDD VSS / DCAP
XFILLER_incr_T_4_1487 VDD VSS / DCAP
XFILLER_incr_T_4_1485 VDD VSS / DCAP
XFILLER_incr_T_4_1483 VDD VSS / DCAP
XFILLER_incr_T_4_1482 VDD VSS / DCAP
XFILLER_incr_T_4_1481 VDD VSS / DCAP
XFILLER_incr_T_4_1479 VDD VSS / DCAP
XFILLER_incr_T_4_1478 VDD VSS / DCAP
XFILLER_incr_T_4_1477 VDD VSS / DCAP
XFILLER_incr_T_4_1475 VDD VSS / DCAP
XFILLER_incr_T_4_1474 VDD VSS / DCAP
XFILLER_incr_T_4_1473 VDD VSS / DCAP
XFILLER_incr_T_4_1471 VDD VSS / DCAP
XFILLER_incr_T_4_1468 VDD VSS / DCAP
XFILLER_incr_T_4_1467 VDD VSS / DCAP
XFILLER_incr_T_4_1466 VDD VSS / DCAP
XFILLER_incr_T_4_1463 VDD VSS / DCAP
XFILLER_incr_T_4_1462 VDD VSS / DCAP
XFILLER_incr_T_4_1461 VDD VSS / DCAP
XFILLER_incr_T_4_1459 VDD VSS / DCAP
XFILLER_incr_T_4_1458 VDD VSS / DCAP
XFILLER_incr_T_4_1456 VDD VSS / DCAP
XFILLER_incr_T_4_1453 VDD VSS / DCAP
XFILLER_incr_T_4_1452 VDD VSS / DCAP
XFILLER_incr_T_4_1450 VDD VSS / DCAP
XFILLER_incr_T_4_1449 VDD VSS / DCAP
XFILLER_incr_T_4_1445 VDD VSS / DCAP
XFILLER_incr_T_4_1444 VDD VSS / DCAP
XFILLER_incr_T_4_1442 VDD VSS / DCAP
XFILLER_incr_T_4_1440 VDD VSS / DCAP
XFILLER_incr_T_4_1439 VDD VSS / DCAP
XFILLER_incr_T_4_1438 VDD VSS / DCAP
XFILLER_incr_T_4_1436 VDD VSS / DCAP
XFILLER_incr_T_4_1434 VDD VSS / DCAP
XFILLER_incr_T_4_1433 VDD VSS / DCAP
XFILLER_incr_T_4_1430 VDD VSS / DCAP
XFILLER_incr_T_4_1429 VDD VSS / DCAP
XFILLER_incr_T_4_1426 VDD VSS / DCAP
XFILLER_incr_T_4_1425 VDD VSS / DCAP
XFILLER_incr_T_4_1424 VDD VSS / DCAP
XFILLER_incr_T_4_1423 VDD VSS / DCAP
XFILLER_incr_T_4_1421 VDD VSS / DCAP
XFILLER_incr_T_4_1420 VDD VSS / DCAP
XFILLER_incr_T_4_1418 VDD VSS / DCAP
XFILLER_incr_T_4_1415 VDD VSS / DCAP
XFILLER_incr_T_4_1414 VDD VSS / DCAP
XFILLER_incr_T_4_1413 VDD VSS / DCAP
XFILLER_incr_T_4_1412 VDD VSS / DCAP
XFILLER_incr_T_4_1411 VDD VSS / DCAP
XFILLER_incr_T_4_1410 VDD VSS / DCAP
XFILLER_incr_T_4_1407 VDD VSS / DCAP
XFILLER_incr_T_4_1406 VDD VSS / DCAP
XFILLER_incr_T_4_1405 VDD VSS / DCAP
XFILLER_incr_T_4_1404 VDD VSS / DCAP
XFILLER_incr_T_4_1400 VDD VSS / DCAP
XFILLER_incr_T_4_1399 VDD VSS / DCAP
XFILLER_incr_T_4_1398 VDD VSS / DCAP
XFILLER_incr_T_4_1397 VDD VSS / DCAP
XFILLER_incr_T_4_1392 VDD VSS / DCAP
XFILLER_incr_T_4_1391 VDD VSS / DCAP
XFILLER_incr_T_4_1389 VDD VSS / DCAP
XFILLER_incr_T_4_1387 VDD VSS / DCAP
XFILLER_incr_T_4_1386 VDD VSS / DCAP
XFILLER_incr_T_4_1385 VDD VSS / DCAP
XFILLER_incr_T_4_1383 VDD VSS / DCAP
XFILLER_incr_T_4_1382 VDD VSS / DCAP
XFILLER_incr_T_4_1381 VDD VSS / DCAP
XFILLER_incr_T_4_1377 VDD VSS / DCAP
XFILLER_incr_T_4_1376 VDD VSS / DCAP
XFILLER_incr_T_4_1375 VDD VSS / DCAP
XFILLER_incr_T_4_1374 VDD VSS / DCAP
XFILLER_incr_T_4_1372 VDD VSS / DCAP
XFILLER_incr_T_4_1371 VDD VSS / DCAP
XFILLER_incr_T_4_1370 VDD VSS / DCAP
XFILLER_incr_T_4_1369 VDD VSS / DCAP
XFILLER_incr_T_4_1368 VDD VSS / DCAP
XFILLER_incr_T_4_1367 VDD VSS / DCAP
XFILLER_incr_T_4_1366 VDD VSS / DCAP
XFILLER_incr_T_4_1363 VDD VSS / DCAP
XFILLER_incr_T_4_1361 VDD VSS / DCAP
XFILLER_incr_T_4_1357 VDD VSS / DCAP
XFILLER_incr_T_4_1356 VDD VSS / DCAP
XFILLER_incr_T_4_1355 VDD VSS / DCAP
XFILLER_incr_T_4_1353 VDD VSS / DCAP
XFILLER_incr_T_4_1352 VDD VSS / DCAP
XFILLER_incr_T_4_1351 VDD VSS / DCAP
XFILLER_incr_T_4_1350 VDD VSS / DCAP
XFILLER_incr_T_4_1348 VDD VSS / DCAP
XFILLER_incr_T_4_1346 VDD VSS / DCAP
XFILLER_incr_T_4_1345 VDD VSS / DCAP
XFILLER_incr_T_4_1341 VDD VSS / DCAP
XFILLER_incr_T_4_1339 VDD VSS / DCAP
XFILLER_incr_T_4_1336 VDD VSS / DCAP
XFILLER_incr_T_4_1335 VDD VSS / DCAP
XFILLER_incr_T_4_1331 VDD VSS / DCAP
XFILLER_incr_T_4_1330 VDD VSS / DCAP
XFILLER_incr_T_4_1329 VDD VSS / DCAP
XFILLER_incr_T_4_1325 VDD VSS / DCAP
XFILLER_incr_T_4_1324 VDD VSS / DCAP
XFILLER_incr_T_4_1322 VDD VSS / DCAP
XFILLER_incr_T_4_1321 VDD VSS / DCAP
XFILLER_incr_T_4_1319 VDD VSS / DCAP
XFILLER_incr_T_4_1318 VDD VSS / DCAP
XFILLER_incr_T_4_1313 VDD VSS / DCAP
XFILLER_incr_T_4_1311 VDD VSS / DCAP
XFILLER_incr_T_4_1309 VDD VSS / DCAP
XFILLER_incr_T_4_1307 VDD VSS / DCAP
XFILLER_incr_T_4_1306 VDD VSS / DCAP
XFILLER_incr_T_4_1305 VDD VSS / DCAP
XFILLER_incr_T_4_1303 VDD VSS / DCAP
XFILLER_incr_T_4_1302 VDD VSS / DCAP
XFILLER_incr_T_4_1301 VDD VSS / DCAP
XFILLER_incr_T_4_1297 VDD VSS / DCAP
XFILLER_incr_T_4_1294 VDD VSS / DCAP
XFILLER_incr_T_4_1292 VDD VSS / DCAP
XFILLER_incr_T_4_1290 VDD VSS / DCAP
XFILLER_incr_T_4_1289 VDD VSS / DCAP
XFILLER_incr_T_4_1288 VDD VSS / DCAP
XFILLER_incr_T_4_1287 VDD VSS / DCAP
XFILLER_incr_T_4_1286 VDD VSS / DCAP
XFILLER_incr_T_4_1285 VDD VSS / DCAP
XFILLER_incr_T_4_1284 VDD VSS / DCAP
XFILLER_incr_T_4_1283 VDD VSS / DCAP
XFILLER_incr_T_4_1279 VDD VSS / DCAP
XFILLER_incr_T_4_1277 VDD VSS / DCAP
XFILLER_incr_T_4_1276 VDD VSS / DCAP
XFILLER_incr_T_4_1275 VDD VSS / DCAP
XFILLER_incr_T_4_1273 VDD VSS / DCAP
XFILLER_incr_T_4_1272 VDD VSS / DCAP
XFILLER_incr_T_4_1271 VDD VSS / DCAP
XFILLER_incr_T_4_1267 VDD VSS / DCAP
XFILLER_incr_T_4_1266 VDD VSS / DCAP
XFILLER_incr_T_4_1265 VDD VSS / DCAP
XFILLER_incr_T_4_1263 VDD VSS / DCAP
XFILLER_incr_T_4_1262 VDD VSS / DCAP
XFILLER_incr_T_4_1261 VDD VSS / DCAP
XFILLER_incr_T_4_1257 VDD VSS / DCAP
XFILLER_incr_T_4_1256 VDD VSS / DCAP
XFILLER_incr_T_4_1255 VDD VSS / DCAP
XFILLER_incr_T_4_1254 VDD VSS / DCAP
XFILLER_incr_T_4_1253 VDD VSS / DCAP
XFILLER_incr_T_4_1252 VDD VSS / DCAP
XFILLER_incr_T_4_1251 VDD VSS / DCAP
XFILLER_incr_T_4_1250 VDD VSS / DCAP
XFILLER_incr_T_4_1249 VDD VSS / DCAP
XFILLER_incr_T_4_1245 VDD VSS / DCAP
XFILLER_incr_T_4_1242 VDD VSS / DCAP
XFILLER_incr_T_4_1240 VDD VSS / DCAP
XFILLER_incr_T_4_1239 VDD VSS / DCAP
XFILLER_incr_T_4_1238 VDD VSS / DCAP
XFILLER_incr_T_4_1236 VDD VSS / DCAP
XFILLER_incr_T_4_1235 VDD VSS / DCAP
XFILLER_incr_T_4_1234 VDD VSS / DCAP
XFILLER_incr_T_4_1233 VDD VSS / DCAP
XFILLER_incr_T_4_1231 VDD VSS / DCAP
XFILLER_incr_T_4_1230 VDD VSS / DCAP
XFILLER_incr_T_4_1229 VDD VSS / DCAP
XFILLER_incr_T_4_1226 VDD VSS / DCAP
XFILLER_incr_T_4_1225 VDD VSS / DCAP
XFILLER_incr_T_4_1224 VDD VSS / DCAP
XFILLER_incr_T_4_1223 VDD VSS / DCAP
XFILLER_incr_T_4_1222 VDD VSS / DCAP
XFILLER_incr_T_4_1219 VDD VSS / DCAP
XFILLER_incr_T_4_1218 VDD VSS / DCAP
XFILLER_incr_T_4_1216 VDD VSS / DCAP
XFILLER_incr_T_4_1212 VDD VSS / DCAP
XFILLER_incr_T_4_1211 VDD VSS / DCAP
XFILLER_incr_T_4_1209 VDD VSS / DCAP
XFILLER_incr_T_4_1207 VDD VSS / DCAP
XFILLER_incr_T_4_1206 VDD VSS / DCAP
XFILLER_incr_T_4_1201 VDD VSS / DCAP
XFILLER_incr_T_4_1200 VDD VSS / DCAP
XFILLER_incr_T_4_1199 VDD VSS / DCAP
XFILLER_incr_T_4_1196 VDD VSS / DCAP
XFILLER_incr_T_4_1195 VDD VSS / DCAP
XFILLER_incr_T_4_1192 VDD VSS / DCAP
XFILLER_incr_T_4_1191 VDD VSS / DCAP
XFILLER_incr_T_4_1190 VDD VSS / DCAP
XFILLER_incr_T_4_1189 VDD VSS / DCAP
XFILLER_incr_T_4_1186 VDD VSS / DCAP
XFILLER_incr_T_4_1185 VDD VSS / DCAP
XFILLER_incr_T_4_1184 VDD VSS / DCAP
XFILLER_incr_T_4_1183 VDD VSS / DCAP
XFILLER_incr_T_4_1181 VDD VSS / DCAP
XFILLER_incr_T_4_1180 VDD VSS / DCAP
XFILLER_incr_T_4_1179 VDD VSS / DCAP
XFILLER_incr_T_4_1177 VDD VSS / DCAP
XFILLER_incr_T_4_1175 VDD VSS / DCAP
XFILLER_incr_T_4_1174 VDD VSS / DCAP
XFILLER_incr_T_4_1172 VDD VSS / DCAP
XFILLER_incr_T_4_1171 VDD VSS / DCAP
XFILLER_incr_T_4_1170 VDD VSS / DCAP
XFILLER_incr_T_4_1169 VDD VSS / DCAP
XFILLER_incr_T_4_1168 VDD VSS / DCAP
XFILLER_incr_T_4_1167 VDD VSS / DCAP
XFILLER_incr_T_4_1166 VDD VSS / DCAP
XFILLER_incr_T_4_1163 VDD VSS / DCAP
XFILLER_incr_T_4_1162 VDD VSS / DCAP
XFILLER_incr_T_4_1156 VDD VSS / DCAP
XFILLER_incr_T_4_1155 VDD VSS / DCAP
XFILLER_incr_T_4_1154 VDD VSS / DCAP
XFILLER_incr_T_4_1152 VDD VSS / DCAP
XFILLER_incr_T_4_1150 VDD VSS / DCAP
XFILLER_incr_T_4_1149 VDD VSS / DCAP
XFILLER_incr_T_4_1147 VDD VSS / DCAP
XFILLER_incr_T_4_1146 VDD VSS / DCAP
XFILLER_incr_T_4_1144 VDD VSS / DCAP
XFILLER_incr_T_4_1142 VDD VSS / DCAP
XFILLER_incr_T_4_1139 VDD VSS / DCAP
XFILLER_incr_T_4_1136 VDD VSS / DCAP
XFILLER_incr_T_4_1134 VDD VSS / DCAP
XFILLER_incr_T_4_1133 VDD VSS / DCAP
XFILLER_incr_T_4_1131 VDD VSS / DCAP
XFILLER_incr_T_4_1130 VDD VSS / DCAP
XFILLER_incr_T_4_1129 VDD VSS / DCAP
XFILLER_incr_T_4_1128 VDD VSS / DCAP
XFILLER_incr_T_4_1125 VDD VSS / DCAP
XFILLER_incr_T_4_1123 VDD VSS / DCAP
XFILLER_incr_T_4_1122 VDD VSS / DCAP
XFILLER_incr_T_4_1120 VDD VSS / DCAP
XFILLER_incr_T_4_1116 VDD VSS / DCAP
XFILLER_incr_T_4_1114 VDD VSS / DCAP
XFILLER_incr_T_4_1113 VDD VSS / DCAP
XFILLER_incr_T_4_1112 VDD VSS / DCAP
XFILLER_incr_T_4_1109 VDD VSS / DCAP
XFILLER_incr_T_4_1108 VDD VSS / DCAP
XFILLER_incr_T_4_1107 VDD VSS / DCAP
XFILLER_incr_T_4_1102 VDD VSS / DCAP
XFILLER_incr_T_4_1101 VDD VSS / DCAP
XFILLER_incr_T_4_1100 VDD VSS / DCAP
XFILLER_incr_T_4_1099 VDD VSS / DCAP
XFILLER_incr_T_4_1098 VDD VSS / DCAP
XFILLER_incr_T_5_857 VDD VSS / DCAP
XFILLER_incr_T_4_1095 VDD VSS / DCAP
XFILLER_incr_T_4_1094 VDD VSS / DCAP
XFILLER_incr_T_5_855 VDD VSS / DCAP
XFILLER_incr_T_5_854 VDD VSS / DCAP
XFILLER_incr_T_5_853 VDD VSS / DCAP
XFILLER_incr_T_5_850 VDD VSS / DCAP
XFILLER_incr_T_5_848 VDD VSS / DCAP
XFILLER_incr_T_5_847 VDD VSS / DCAP
XFILLER_incr_T_4_1092 VDD VSS / DCAP
XFILLER_incr_T_4_1091 VDD VSS / DCAP
XFILLER_incr_T_5_846 VDD VSS / DCAP
XFILLER_incr_T_4_1090 VDD VSS / DCAP
XFILLER_incr_T_4_1089 VDD VSS / DCAP
XFILLER_incr_T_4_1086 VDD VSS / DCAP
XFILLER_incr_T_5_843 VDD VSS / DCAP
XFILLER_incr_T_5_842 VDD VSS / DCAP
XFILLER_incr_T_5_841 VDD VSS / DCAP
XFILLER_incr_T_5_839 VDD VSS / DCAP
XFILLER_incr_T_5_838 VDD VSS / DCAP
XFILLER_incr_T_5_837 VDD VSS / DCAP
XFILLER_incr_T_4_1085 VDD VSS / DCAP
XFILLER_incr_T_5_836 VDD VSS / DCAP
XFILLER_incr_T_4_1084 VDD VSS / DCAP
XFILLER_incr_T_4_1083 VDD VSS / DCAP
XFILLER_incr_T_5_835 VDD VSS / DCAP
XFILLER_incr_T_5_834 VDD VSS / DCAP
XFILLER_incr_T_5_833 VDD VSS / DCAP
XFILLER_incr_T_5_832 VDD VSS / DCAP
XFILLER_incr_T_5_830 VDD VSS / DCAP
XFILLER_incr_T_4_1079 VDD VSS / DCAP
XFILLER_incr_T_4_1078 VDD VSS / DCAP
XFILLER_incr_T_5_829 VDD VSS / DCAP
XFILLER_incr_T_4_1074 VDD VSS / DCAP
XFILLER_incr_T_4_1072 VDD VSS / DCAP
XFILLER_incr_T_4_1070 VDD VSS / DCAP
XFILLER_incr_T_4_1069 VDD VSS / DCAP
XFILLER_incr_T_4_1068 VDD VSS / DCAP
XFILLER_incr_T_4_1066 VDD VSS / DCAP
XFILLER_incr_T_4_1065 VDD VSS / DCAP
XFILLER_incr_T_4_1064 VDD VSS / DCAP
XFILLER_incr_T_4_1061 VDD VSS / DCAP
XFILLER_incr_T_4_1060 VDD VSS / DCAP
XFILLER_incr_T_4_1058 VDD VSS / DCAP
XFILLER_incr_T_4_1057 VDD VSS / DCAP
XFILLER_incr_T_4_1054 VDD VSS / DCAP
XFILLER_incr_T_5_827 VDD VSS / DCAP
XFILLER_incr_T_4_1053 VDD VSS / DCAP
XFILLER_incr_T_4_1052 VDD VSS / DCAP
XFILLER_incr_T_4_1051 VDD VSS / DCAP
XFILLER_incr_T_4_1049 VDD VSS / DCAP
XFILLER_incr_T_4_1048 VDD VSS / DCAP
XFILLER_incr_T_4_1047 VDD VSS / DCAP
XFILLER_incr_T_5_825 VDD VSS / DCAP
XFILLER_incr_T_5_824 VDD VSS / DCAP
XFILLER_incr_T_4_1045 VDD VSS / DCAP
XFILLER_incr_T_4_1044 VDD VSS / DCAP
XFILLER_incr_T_4_1043 VDD VSS / DCAP
XFILLER_incr_T_4_1042 VDD VSS / DCAP
XFILLER_incr_T_4_1040 VDD VSS / DCAP
XFILLER_incr_T_4_1039 VDD VSS / DCAP
XFILLER_incr_T_4_1038 VDD VSS / DCAP
XFILLER_incr_T_5_822 VDD VSS / DCAP
XFILLER_incr_T_5_821 VDD VSS / DCAP
XFILLER_incr_T_5_820 VDD VSS / DCAP
XFILLER_incr_T_5_819 VDD VSS / DCAP
XFILLER_incr_T_5_818 VDD VSS / DCAP
XFILLER_incr_T_4_1035 VDD VSS / DCAP
XFILLER_incr_T_5_816 VDD VSS / DCAP
XFILLER_incr_T_5_815 VDD VSS / DCAP
XFILLER_incr_T_5_814 VDD VSS / DCAP
XFILLER_incr_T_5_812 VDD VSS / DCAP
XFILLER_incr_T_5_811 VDD VSS / DCAP
XFILLER_incr_T_5_810 VDD VSS / DCAP
XFILLER_incr_T_4_1033 VDD VSS / DCAP
XFILLER_incr_T_4_1032 VDD VSS / DCAP
XFILLER_incr_T_4_1031 VDD VSS / DCAP
XFILLER_incr_T_4_1030 VDD VSS / DCAP
XFILLER_incr_T_4_1027 VDD VSS / DCAP
XFILLER_incr_T_5_808 VDD VSS / DCAP
XFILLER_incr_T_5_806 VDD VSS / DCAP
XFILLER_incr_T_5_805 VDD VSS / DCAP
XFILLER_incr_T_5_804 VDD VSS / DCAP
XFILLER_incr_T_4_1024 VDD VSS / DCAP
XFILLER_incr_T_5_801 VDD VSS / DCAP
XFILLER_incr_T_5_800 VDD VSS / DCAP
XFILLER_incr_T_5_799 VDD VSS / DCAP
XFILLER_incr_T_5_792 VDD VSS / DCAP
XFILLER_incr_T_4_1018 VDD VSS / DCAP
XFILLER_incr_T_4_1017 VDD VSS / DCAP
XFILLER_incr_T_4_1015 VDD VSS / DCAP
XFILLER_incr_T_4_1014 VDD VSS / DCAP
XFILLER_incr_T_5_788 VDD VSS / DCAP
XFILLER_incr_T_4_1010 VDD VSS / DCAP
XFILLER_incr_T_4_1009 VDD VSS / DCAP
XFILLER_incr_T_5_786 VDD VSS / DCAP
XFILLER_incr_T_4_1008 VDD VSS / DCAP
XFILLER_incr_T_4_1007 VDD VSS / DCAP
XFILLER_incr_T_4_1006 VDD VSS / DCAP
XFILLER_incr_T_4_1005 VDD VSS / DCAP
XFILLER_incr_T_4_1004 VDD VSS / DCAP
XFILLER_incr_T_5_785 VDD VSS / DCAP
XFILLER_incr_T_4_1002 VDD VSS / DCAP
XFILLER_incr_T_4_1001 VDD VSS / DCAP
XFILLER_incr_T_4_1000 VDD VSS / DCAP
XFILLER_incr_T_4_997 VDD VSS / DCAP
XFILLER_incr_T_4_996 VDD VSS / DCAP
XFILLER_incr_T_4_995 VDD VSS / DCAP
XFILLER_incr_T_5_783 VDD VSS / DCAP
XFILLER_incr_T_4_994 VDD VSS / DCAP
XFILLER_incr_T_5_777 VDD VSS / DCAP
XFILLER_incr_T_5_775 VDD VSS / DCAP
XFILLER_incr_T_4_991 VDD VSS / DCAP
XFILLER_incr_T_5_773 VDD VSS / DCAP
XFILLER_incr_T_5_772 VDD VSS / DCAP
XFILLER_incr_T_5_770 VDD VSS / DCAP
XFILLER_incr_T_5_769 VDD VSS / DCAP
XFILLER_incr_T_4_988 VDD VSS / DCAP
XFILLER_incr_T_4_987 VDD VSS / DCAP
XFILLER_incr_T_5_768 VDD VSS / DCAP
XFILLER_incr_T_5_767 VDD VSS / DCAP
XFILLER_incr_T_5_766 VDD VSS / DCAP
XFILLER_incr_T_5_765 VDD VSS / DCAP
XFILLER_incr_T_5_764 VDD VSS / DCAP
XFILLER_incr_T_5_763 VDD VSS / DCAP
XFILLER_incr_T_5_762 VDD VSS / DCAP
XFILLER_incr_T_4_985 VDD VSS / DCAP
XFILLER_incr_T_4_984 VDD VSS / DCAP
XFILLER_incr_T_4_983 VDD VSS / DCAP
XFILLER_incr_T_5_760 VDD VSS / DCAP
XFILLER_incr_T_5_757 VDD VSS / DCAP
XFILLER_incr_T_4_981 VDD VSS / DCAP
XFILLER_incr_T_5_756 VDD VSS / DCAP
XFILLER_incr_T_5_755 VDD VSS / DCAP
XFILLER_incr_T_4_979 VDD VSS / DCAP
XFILLER_incr_T_5_754 VDD VSS / DCAP
XFILLER_incr_T_5_753 VDD VSS / DCAP
XFILLER_incr_T_4_978 VDD VSS / DCAP
XFILLER_incr_T_4_977 VDD VSS / DCAP
XFILLER_incr_T_5_752 VDD VSS / DCAP
XFILLER_incr_T_5_751 VDD VSS / DCAP
XFILLER_incr_T_5_750 VDD VSS / DCAP
XFILLER_incr_T_4_975 VDD VSS / DCAP
XFILLER_incr_T_4_974 VDD VSS / DCAP
XFILLER_incr_T_4_973 VDD VSS / DCAP
XFILLER_incr_T_4_972 VDD VSS / DCAP
XFILLER_incr_T_5_749 VDD VSS / DCAP
XFILLER_incr_T_4_969 VDD VSS / DCAP
XFILLER_incr_T_4_968 VDD VSS / DCAP
XFILLER_incr_T_4_966 VDD VSS / DCAP
XFILLER_incr_T_5_745 VDD VSS / DCAP
XFILLER_incr_T_4_963 VDD VSS / DCAP
XFILLER_incr_T_4_960 VDD VSS / DCAP
XFILLER_incr_T_5_744 VDD VSS / DCAP
XFILLER_incr_T_4_957 VDD VSS / DCAP
XFILLER_incr_T_4_956 VDD VSS / DCAP
XFILLER_incr_T_4_955 VDD VSS / DCAP
XFILLER_incr_T_5_742 VDD VSS / DCAP
XFILLER_incr_T_4_951 VDD VSS / DCAP
XFILLER_incr_T_4_950 VDD VSS / DCAP
XFILLER_incr_T_5_741 VDD VSS / DCAP
XFILLER_incr_T_4_948 VDD VSS / DCAP
XFILLER_incr_T_5_739 VDD VSS / DCAP
XFILLER_incr_T_5_737 VDD VSS / DCAP
XFILLER_incr_T_4_947 VDD VSS / DCAP
XFILLER_incr_T_4_946 VDD VSS / DCAP
XFILLER_incr_T_4_945 VDD VSS / DCAP
XFILLER_incr_T_4_944 VDD VSS / DCAP
XFILLER_incr_T_5_736 VDD VSS / DCAP
XFILLER_incr_T_4_943 VDD VSS / DCAP
XFILLER_incr_T_4_942 VDD VSS / DCAP
XFILLER_incr_T_4_941 VDD VSS / DCAP
XFILLER_incr_T_5_733 VDD VSS / DCAP
XFILLER_incr_T_4_940 VDD VSS / DCAP
XFILLER_incr_T_4_939 VDD VSS / DCAP
XFILLER_incr_T_4_938 VDD VSS / DCAP
XFILLER_incr_T_5_732 VDD VSS / DCAP
XFILLER_incr_T_4_937 VDD VSS / DCAP
XFILLER_incr_T_5_731 VDD VSS / DCAP
XFILLER_incr_T_5_729 VDD VSS / DCAP
XFILLER_incr_T_5_728 VDD VSS / DCAP
XFILLER_incr_T_5_727 VDD VSS / DCAP
XFILLER_incr_T_5_725 VDD VSS / DCAP
XFILLER_incr_T_5_724 VDD VSS / DCAP
XFILLER_incr_T_4_935 VDD VSS / DCAP
XFILLER_incr_T_4_934 VDD VSS / DCAP
XFILLER_incr_T_4_933 VDD VSS / DCAP
XFILLER_incr_T_5_723 VDD VSS / DCAP
XFILLER_incr_T_5_721 VDD VSS / DCAP
XFILLER_incr_T_4_931 VDD VSS / DCAP
XFILLER_incr_T_4_930 VDD VSS / DCAP
XFILLER_incr_T_4_929 VDD VSS / DCAP
XFILLER_incr_T_4_928 VDD VSS / DCAP
XFILLER_incr_T_5_719 VDD VSS / DCAP
XFILLER_incr_T_4_927 VDD VSS / DCAP
XFILLER_incr_T_4_925 VDD VSS / DCAP
XFILLER_incr_T_4_923 VDD VSS / DCAP
XFILLER_incr_T_4_920 VDD VSS / DCAP
XFILLER_incr_T_5_715 VDD VSS / DCAP
XFILLER_incr_T_4_915 VDD VSS / DCAP
XFILLER_incr_T_4_914 VDD VSS / DCAP
XFILLER_incr_T_4_913 VDD VSS / DCAP
XFILLER_incr_T_4_912 VDD VSS / DCAP
XFILLER_incr_T_4_911 VDD VSS / DCAP
XFILLER_incr_T_4_910 VDD VSS / DCAP
XFILLER_incr_T_4_908 VDD VSS / DCAP
XFILLER_incr_T_4_907 VDD VSS / DCAP
XFILLER_incr_T_4_905 VDD VSS / DCAP
XFILLER_incr_T_4_904 VDD VSS / DCAP
XFILLER_incr_T_4_902 VDD VSS / DCAP
XFILLER_incr_T_5_714 VDD VSS / DCAP
XFILLER_incr_T_5_713 VDD VSS / DCAP
XFILLER_incr_T_5_712 VDD VSS / DCAP
XFILLER_incr_T_4_901 VDD VSS / DCAP
XFILLER_incr_T_4_899 VDD VSS / DCAP
XFILLER_incr_T_5_711 VDD VSS / DCAP
XFILLER_incr_T_4_897 VDD VSS / DCAP
XFILLER_incr_T_4_896 VDD VSS / DCAP
XFILLER_incr_T_4_895 VDD VSS / DCAP
XFILLER_incr_T_4_894 VDD VSS / DCAP
XFILLER_incr_T_4_892 VDD VSS / DCAP
XFILLER_incr_T_4_891 VDD VSS / DCAP
XFILLER_incr_T_4_889 VDD VSS / DCAP
XFILLER_incr_T_4_887 VDD VSS / DCAP
XFILLER_incr_T_5_709 VDD VSS / DCAP
XFILLER_incr_T_5_707 VDD VSS / DCAP
XFILLER_incr_T_5_705 VDD VSS / DCAP
XFILLER_incr_T_5_704 VDD VSS / DCAP
XFILLER_incr_T_4_886 VDD VSS / DCAP
XFILLER_incr_T_4_885 VDD VSS / DCAP
XFILLER_incr_T_4_884 VDD VSS / DCAP
XFILLER_incr_T_5_702 VDD VSS / DCAP
XFILLER_incr_T_5_701 VDD VSS / DCAP
XFILLER_incr_T_5_700 VDD VSS / DCAP
XFILLER_incr_T_5_699 VDD VSS / DCAP
XFILLER_incr_T_5_697 VDD VSS / DCAP
XFILLER_incr_T_5_694 VDD VSS / DCAP
XFILLER_incr_T_5_692 VDD VSS / DCAP
XFILLER_incr_T_5_691 VDD VSS / DCAP
XFILLER_incr_T_5_690 VDD VSS / DCAP
XFILLER_incr_T_5_689 VDD VSS / DCAP
XFILLER_incr_T_4_879 VDD VSS / DCAP
XFILLER_incr_T_5_687 VDD VSS / DCAP
XFILLER_incr_T_4_877 VDD VSS / DCAP
XFILLER_incr_T_4_876 VDD VSS / DCAP
XFILLER_incr_T_5_683 VDD VSS / DCAP
XFILLER_incr_T_4_874 VDD VSS / DCAP
XFILLER_incr_T_4_873 VDD VSS / DCAP
XFILLER_incr_T_4_871 VDD VSS / DCAP
XFILLER_incr_T_4_870 VDD VSS / DCAP
XFILLER_incr_T_4_869 VDD VSS / DCAP
XFILLER_incr_T_5_679 VDD VSS / DCAP
XFILLER_incr_T_4_867 VDD VSS / DCAP
XFILLER_incr_T_5_678 VDD VSS / DCAP
XFILLER_incr_T_4_866 VDD VSS / DCAP
XFILLER_incr_T_5_677 VDD VSS / DCAP
XFILLER_incr_T_4_865 VDD VSS / DCAP
XFILLER_incr_T_4_864 VDD VSS / DCAP
XFILLER_incr_T_5_675 VDD VSS / DCAP
XFILLER_incr_T_5_673 VDD VSS / DCAP
XFILLER_incr_T_5_672 VDD VSS / DCAP
XFILLER_incr_T_5_671 VDD VSS / DCAP
XFILLER_incr_T_5_670 VDD VSS / DCAP
XFILLER_incr_T_4_859 VDD VSS / DCAP
XFILLER_incr_T_4_858 VDD VSS / DCAP
XFILLER_incr_T_5_669 VDD VSS / DCAP
XFILLER_incr_T_4_857 VDD VSS / DCAP
XFILLER_incr_T_4_856 VDD VSS / DCAP
XFILLER_incr_T_4_854 VDD VSS / DCAP
XFILLER_incr_T_4_853 VDD VSS / DCAP
XFILLER_incr_T_5_666 VDD VSS / DCAP
XFILLER_incr_T_5_664 VDD VSS / DCAP
XFILLER_incr_T_5_663 VDD VSS / DCAP
XFILLER_incr_T_5_662 VDD VSS / DCAP
XFILLER_incr_T_5_661 VDD VSS / DCAP
XFILLER_incr_T_5_660 VDD VSS / DCAP
XFILLER_incr_T_5_659 VDD VSS / DCAP
XFILLER_incr_T_4_851 VDD VSS / DCAP
XFILLER_incr_T_4_850 VDD VSS / DCAP
XFILLER_incr_T_4_849 VDD VSS / DCAP
XFILLER_incr_T_5_657 VDD VSS / DCAP
XFILLER_incr_T_4_848 VDD VSS / DCAP
XFILLER_incr_T_4_846 VDD VSS / DCAP
XFILLER_incr_T_4_844 VDD VSS / DCAP
XFILLER_incr_T_4_843 VDD VSS / DCAP
XFILLER_incr_T_4_842 VDD VSS / DCAP
XFILLER_incr_T_4_841 VDD VSS / DCAP
XFILLER_incr_T_4_839 VDD VSS / DCAP
XFILLER_incr_T_4_838 VDD VSS / DCAP
XFILLER_incr_T_4_837 VDD VSS / DCAP
XFILLER_incr_T_5_652 VDD VSS / DCAP
XFILLER_incr_T_5_651 VDD VSS / DCAP
XFILLER_incr_T_5_650 VDD VSS / DCAP
XFILLER_incr_T_5_648 VDD VSS / DCAP
XFILLER_incr_T_5_647 VDD VSS / DCAP
XFILLER_incr_T_5_646 VDD VSS / DCAP
XFILLER_incr_T_5_645 VDD VSS / DCAP
XFILLER_incr_T_5_644 VDD VSS / DCAP
XFILLER_incr_T_4_835 VDD VSS / DCAP
XFILLER_incr_T_5_643 VDD VSS / DCAP
XFILLER_incr_T_5_641 VDD VSS / DCAP
XFILLER_incr_T_5_640 VDD VSS / DCAP
XFILLER_incr_T_5_639 VDD VSS / DCAP
XFILLER_incr_T_4_832 VDD VSS / DCAP
XFILLER_incr_T_4_831 VDD VSS / DCAP
XFILLER_incr_T_4_830 VDD VSS / DCAP
XFILLER_incr_T_5_637 VDD VSS / DCAP
XFILLER_incr_T_5_636 VDD VSS / DCAP
XFILLER_incr_T_5_635 VDD VSS / DCAP
XFILLER_incr_T_5_633 VDD VSS / DCAP
XFILLER_incr_T_5_632 VDD VSS / DCAP
XFILLER_incr_T_5_631 VDD VSS / DCAP
XFILLER_incr_T_4_829 VDD VSS / DCAP
XFILLER_incr_T_4_828 VDD VSS / DCAP
XFILLER_incr_T_4_826 VDD VSS / DCAP
XFILLER_incr_T_4_825 VDD VSS / DCAP
XFILLER_incr_T_4_824 VDD VSS / DCAP
XFILLER_incr_T_5_629 VDD VSS / DCAP
XFILLER_incr_T_4_820 VDD VSS / DCAP
XFILLER_incr_T_4_819 VDD VSS / DCAP
XFILLER_incr_T_4_818 VDD VSS / DCAP
XFILLER_incr_T_4_816 VDD VSS / DCAP
XFILLER_incr_T_5_626 VDD VSS / DCAP
XFILLER_incr_T_4_814 VDD VSS / DCAP
XFILLER_incr_T_4_813 VDD VSS / DCAP
XFILLER_incr_T_4_812 VDD VSS / DCAP
XFILLER_incr_T_5_623 VDD VSS / DCAP
XFILLER_incr_T_4_811 VDD VSS / DCAP
XFILLER_incr_T_4_810 VDD VSS / DCAP
XFILLER_incr_T_5_616 VDD VSS / DCAP
XFILLER_incr_T_5_615 VDD VSS / DCAP
XFILLER_incr_T_5_614 VDD VSS / DCAP
XFILLER_incr_T_4_808 VDD VSS / DCAP
XFILLER_incr_T_4_804 VDD VSS / DCAP
XFILLER_incr_T_5_612 VDD VSS / DCAP
XFILLER_incr_T_4_801 VDD VSS / DCAP
XFILLER_incr_T_4_800 VDD VSS / DCAP
XFILLER_incr_T_4_799 VDD VSS / DCAP
XFILLER_incr_T_4_797 VDD VSS / DCAP
XFILLER_incr_T_4_795 VDD VSS / DCAP
XFILLER_incr_T_4_794 VDD VSS / DCAP
XFILLER_incr_T_4_793 VDD VSS / DCAP
XFILLER_incr_T_4_790 VDD VSS / DCAP
XFILLER_incr_T_4_789 VDD VSS / DCAP
XFILLER_incr_T_4_787 VDD VSS / DCAP
XFILLER_incr_T_4_786 VDD VSS / DCAP
XFILLER_incr_T_4_785 VDD VSS / DCAP
XFILLER_incr_T_5_609 VDD VSS / DCAP
XFILLER_incr_T_5_608 VDD VSS / DCAP
XFILLER_incr_T_5_607 VDD VSS / DCAP
XFILLER_incr_T_5_603 VDD VSS / DCAP
XFILLER_incr_T_4_783 VDD VSS / DCAP
XFILLER_incr_T_4_782 VDD VSS / DCAP
XFILLER_incr_T_4_781 VDD VSS / DCAP
XFILLER_incr_T_5_602 VDD VSS / DCAP
XFILLER_incr_T_5_601 VDD VSS / DCAP
XFILLER_incr_T_5_600 VDD VSS / DCAP
XFILLER_incr_T_5_599 VDD VSS / DCAP
XFILLER_incr_T_4_779 VDD VSS / DCAP
XFILLER_incr_T_4_778 VDD VSS / DCAP
XFILLER_incr_T_4_777 VDD VSS / DCAP
XFILLER_incr_T_5_596 VDD VSS / DCAP
XFILLER_incr_T_5_595 VDD VSS / DCAP
XFILLER_incr_T_4_775 VDD VSS / DCAP
XFILLER_incr_T_4_774 VDD VSS / DCAP
XFILLER_incr_T_4_773 VDD VSS / DCAP
XFILLER_incr_T_4_772 VDD VSS / DCAP
XFILLER_incr_T_5_592 VDD VSS / DCAP
XFILLER_incr_T_5_590 VDD VSS / DCAP
XFILLER_incr_T_5_588 VDD VSS / DCAP
XFILLER_incr_T_5_587 VDD VSS / DCAP
XFILLER_incr_T_4_770 VDD VSS / DCAP
XFILLER_incr_T_4_769 VDD VSS / DCAP
XFILLER_incr_T_4_768 VDD VSS / DCAP
XFILLER_incr_T_4_766 VDD VSS / DCAP
XFILLER_incr_T_5_585 VDD VSS / DCAP
XFILLER_incr_T_5_584 VDD VSS / DCAP
XFILLER_incr_T_5_583 VDD VSS / DCAP
XFILLER_incr_T_5_582 VDD VSS / DCAP
XFILLER_incr_T_4_762 VDD VSS / DCAP
XFILLER_incr_T_4_761 VDD VSS / DCAP
XFILLER_incr_T_4_760 VDD VSS / DCAP
XFILLER_incr_T_5_581 VDD VSS / DCAP
XFILLER_incr_T_5_580 VDD VSS / DCAP
XFILLER_incr_T_4_758 VDD VSS / DCAP
XFILLER_incr_T_4_757 VDD VSS / DCAP
XFILLER_incr_T_4_756 VDD VSS / DCAP
XFILLER_incr_T_4_755 VDD VSS / DCAP
XFILLER_incr_T_5_579 VDD VSS / DCAP
XFILLER_incr_T_5_578 VDD VSS / DCAP
XFILLER_incr_T_5_577 VDD VSS / DCAP
XFILLER_incr_T_4_754 VDD VSS / DCAP
XFILLER_incr_T_5_575 VDD VSS / DCAP
XFILLER_incr_T_4_752 VDD VSS / DCAP
XFILLER_incr_T_4_751 VDD VSS / DCAP
XFILLER_incr_T_4_750 VDD VSS / DCAP
XFILLER_incr_T_4_748 VDD VSS / DCAP
XFILLER_incr_T_5_574 VDD VSS / DCAP
XFILLER_incr_T_4_747 VDD VSS / DCAP
XFILLER_incr_T_4_746 VDD VSS / DCAP
XFILLER_incr_T_4_745 VDD VSS / DCAP
XFILLER_incr_T_5_573 VDD VSS / DCAP
XFILLER_incr_T_4_742 VDD VSS / DCAP
XFILLER_incr_T_4_740 VDD VSS / DCAP
XFILLER_incr_T_4_737 VDD VSS / DCAP
XFILLER_incr_T_4_734 VDD VSS / DCAP
XFILLER_incr_T_4_732 VDD VSS / DCAP
XFILLER_incr_T_4_730 VDD VSS / DCAP
XFILLER_incr_T_4_724 VDD VSS / DCAP
XFILLER_incr_T_5_570 VDD VSS / DCAP
XFILLER_incr_T_5_569 VDD VSS / DCAP
XFILLER_incr_T_5_568 VDD VSS / DCAP
XFILLER_incr_T_4_721 VDD VSS / DCAP
XFILLER_incr_T_4_720 VDD VSS / DCAP
XFILLER_incr_T_5_566 VDD VSS / DCAP
XFILLER_incr_T_4_718 VDD VSS / DCAP
XFILLER_incr_T_4_717 VDD VSS / DCAP
XFILLER_incr_T_4_716 VDD VSS / DCAP
XFILLER_incr_T_4_715 VDD VSS / DCAP
XFILLER_incr_T_4_714 VDD VSS / DCAP
XFILLER_incr_T_5_565 VDD VSS / DCAP
XFILLER_incr_T_5_564 VDD VSS / DCAP
XFILLER_incr_T_5_563 VDD VSS / DCAP
XFILLER_incr_T_4_713 VDD VSS / DCAP
XFILLER_incr_T_5_562 VDD VSS / DCAP
XFILLER_incr_T_5_561 VDD VSS / DCAP
XFILLER_incr_T_4_710 VDD VSS / DCAP
XFILLER_incr_T_5_556 VDD VSS / DCAP
XFILLER_incr_T_5_555 VDD VSS / DCAP
XFILLER_incr_T_5_554 VDD VSS / DCAP
XFILLER_incr_T_4_709 VDD VSS / DCAP
XFILLER_incr_T_4_708 VDD VSS / DCAP
XFILLER_incr_T_4_706 VDD VSS / DCAP
XFILLER_incr_T_5_547 VDD VSS / DCAP
XFILLER_incr_T_5_546 VDD VSS / DCAP
XFILLER_incr_T_4_704 VDD VSS / DCAP
XFILLER_incr_T_4_703 VDD VSS / DCAP
XFILLER_incr_T_4_702 VDD VSS / DCAP
XFILLER_incr_T_5_544 VDD VSS / DCAP
XFILLER_incr_T_5_543 VDD VSS / DCAP
XFILLER_incr_T_5_540 VDD VSS / DCAP
XFILLER_incr_T_5_539 VDD VSS / DCAP
XFILLER_incr_T_5_538 VDD VSS / DCAP
XFILLER_incr_T_4_700 VDD VSS / DCAP
XFILLER_incr_T_5_537 VDD VSS / DCAP
XFILLER_incr_T_4_699 VDD VSS / DCAP
XFILLER_incr_T_4_698 VDD VSS / DCAP
XFILLER_incr_T_4_694 VDD VSS / DCAP
XFILLER_incr_T_4_691 VDD VSS / DCAP
XFILLER_incr_T_4_690 VDD VSS / DCAP
XFILLER_incr_T_4_685 VDD VSS / DCAP
XFILLER_incr_T_4_684 VDD VSS / DCAP
XFILLER_incr_T_4_683 VDD VSS / DCAP
XFILLER_incr_T_4_676 VDD VSS / DCAP
XFILLER_incr_T_4_675 VDD VSS / DCAP
XFILLER_incr_T_4_674 VDD VSS / DCAP
XFILLER_incr_T_5_534 VDD VSS / DCAP
XFILLER_incr_T_5_533 VDD VSS / DCAP
XFILLER_incr_T_5_527 VDD VSS / DCAP
XFILLER_incr_T_4_671 VDD VSS / DCAP
XFILLER_incr_T_5_526 VDD VSS / DCAP
XFILLER_incr_T_4_669 VDD VSS / DCAP
XFILLER_incr_T_4_667 VDD VSS / DCAP
XFILLER_incr_T_4_666 VDD VSS / DCAP
XFILLER_incr_T_4_665 VDD VSS / DCAP
XFILLER_incr_T_4_663 VDD VSS / DCAP
XFILLER_incr_T_4_662 VDD VSS / DCAP
XFILLER_incr_T_4_661 VDD VSS / DCAP
XFILLER_incr_T_4_660 VDD VSS / DCAP
XFILLER_incr_T_4_658 VDD VSS / DCAP
XFILLER_incr_T_4_657 VDD VSS / DCAP
XFILLER_incr_T_5_525 VDD VSS / DCAP
XFILLER_incr_T_5_524 VDD VSS / DCAP
XFILLER_incr_T_5_522 VDD VSS / DCAP
XFILLER_incr_T_5_521 VDD VSS / DCAP
XFILLER_incr_T_5_520 VDD VSS / DCAP
XFILLER_incr_T_4_656 VDD VSS / DCAP
XFILLER_incr_T_4_655 VDD VSS / DCAP
XFILLER_incr_T_5_519 VDD VSS / DCAP
XFILLER_incr_T_5_518 VDD VSS / DCAP
XFILLER_incr_T_5_516 VDD VSS / DCAP
XFILLER_incr_T_5_515 VDD VSS / DCAP
XFILLER_incr_T_5_514 VDD VSS / DCAP
XFILLER_incr_T_4_654 VDD VSS / DCAP
XFILLER_incr_T_4_650 VDD VSS / DCAP
XFILLER_incr_T_4_649 VDD VSS / DCAP
XFILLER_incr_T_5_511 VDD VSS / DCAP
XFILLER_incr_T_5_510 VDD VSS / DCAP
XFILLER_incr_T_4_648 VDD VSS / DCAP
XFILLER_incr_T_4_646 VDD VSS / DCAP
XFILLER_incr_T_4_645 VDD VSS / DCAP
XFILLER_incr_T_4_644 VDD VSS / DCAP
XFILLER_incr_T_4_643 VDD VSS / DCAP
XFILLER_incr_T_5_507 VDD VSS / DCAP
XFILLER_incr_T_5_506 VDD VSS / DCAP
XFILLER_incr_T_4_641 VDD VSS / DCAP
XFILLER_incr_T_4_640 VDD VSS / DCAP
XFILLER_incr_T_4_635 VDD VSS / DCAP
XFILLER_incr_T_4_634 VDD VSS / DCAP
XFILLER_incr_T_4_633 VDD VSS / DCAP
XFILLER_incr_T_4_631 VDD VSS / DCAP
XFILLER_incr_T_5_502 VDD VSS / DCAP
XFILLER_incr_T_4_628 VDD VSS / DCAP
XFILLER_incr_T_5_500 VDD VSS / DCAP
XFILLER_incr_T_4_625 VDD VSS / DCAP
XFILLER_incr_T_5_499 VDD VSS / DCAP
XFILLER_incr_T_5_498 VDD VSS / DCAP
XFILLER_incr_T_5_496 VDD VSS / DCAP
XFILLER_incr_T_5_495 VDD VSS / DCAP
XFILLER_incr_T_5_492 VDD VSS / DCAP
XFILLER_incr_T_4_614 VDD VSS / DCAP
XFILLER_incr_T_5_491 VDD VSS / DCAP
XFILLER_incr_T_5_490 VDD VSS / DCAP
XFILLER_incr_T_4_613 VDD VSS / DCAP
XFILLER_incr_T_5_488 VDD VSS / DCAP
XFILLER_incr_T_4_612 VDD VSS / DCAP
XFILLER_incr_T_4_611 VDD VSS / DCAP
XFILLER_incr_T_4_610 VDD VSS / DCAP
XFILLER_incr_T_5_486 VDD VSS / DCAP
XFILLER_incr_T_5_485 VDD VSS / DCAP
XFILLER_incr_T_5_483 VDD VSS / DCAP
XFILLER_incr_T_5_482 VDD VSS / DCAP
XFILLER_incr_T_5_481 VDD VSS / DCAP
XFILLER_incr_T_5_478 VDD VSS / DCAP
XFILLER_incr_T_5_475 VDD VSS / DCAP
XFILLER_incr_T_4_605 VDD VSS / DCAP
XFILLER_incr_T_5_473 VDD VSS / DCAP
XFILLER_incr_T_4_603 VDD VSS / DCAP
XFILLER_incr_T_4_602 VDD VSS / DCAP
XFILLER_incr_T_5_471 VDD VSS / DCAP
XFILLER_incr_T_5_470 VDD VSS / DCAP
XFILLER_incr_T_5_469 VDD VSS / DCAP
XFILLER_incr_T_4_599 VDD VSS / DCAP
XFILLER_incr_T_4_598 VDD VSS / DCAP
XFILLER_incr_T_4_597 VDD VSS / DCAP
XFILLER_incr_T_4_595 VDD VSS / DCAP
XFILLER_incr_T_4_594 VDD VSS / DCAP
XFILLER_incr_T_5_465 VDD VSS / DCAP
XFILLER_incr_T_4_592 VDD VSS / DCAP
XFILLER_incr_T_5_464 VDD VSS / DCAP
XFILLER_incr_T_4_590 VDD VSS / DCAP
XFILLER_incr_T_4_589 VDD VSS / DCAP
XFILLER_incr_T_5_461 VDD VSS / DCAP
XFILLER_incr_T_4_587 VDD VSS / DCAP
XFILLER_incr_T_4_586 VDD VSS / DCAP
XFILLER_incr_T_4_584 VDD VSS / DCAP
XFILLER_incr_T_5_460 VDD VSS / DCAP
XFILLER_incr_T_4_583 VDD VSS / DCAP
XFILLER_incr_T_4_582 VDD VSS / DCAP
XFILLER_incr_T_4_581 VDD VSS / DCAP
XFILLER_incr_T_4_579 VDD VSS / DCAP
XFILLER_incr_T_4_578 VDD VSS / DCAP
XFILLER_incr_T_4_577 VDD VSS / DCAP
XFILLER_incr_T_4_575 VDD VSS / DCAP
XFILLER_incr_T_5_457 VDD VSS / DCAP
XFILLER_incr_T_5_456 VDD VSS / DCAP
XFILLER_incr_T_5_455 VDD VSS / DCAP
XFILLER_incr_T_5_454 VDD VSS / DCAP
XFILLER_incr_T_5_453 VDD VSS / DCAP
XFILLER_incr_T_4_574 VDD VSS / DCAP
XFILLER_incr_T_5_452 VDD VSS / DCAP
XFILLER_incr_T_5_451 VDD VSS / DCAP
XFILLER_incr_T_4_573 VDD VSS / DCAP
XFILLER_incr_T_4_572 VDD VSS / DCAP
XFILLER_incr_T_4_570 VDD VSS / DCAP
XFILLER_incr_T_4_569 VDD VSS / DCAP
XFILLER_incr_T_4_567 VDD VSS / DCAP
XFILLER_incr_T_4_566 VDD VSS / DCAP
XFILLER_incr_T_4_565 VDD VSS / DCAP
XFILLER_incr_T_4_564 VDD VSS / DCAP
XFILLER_incr_T_5_447 VDD VSS / DCAP
XFILLER_incr_T_5_445 VDD VSS / DCAP
XFILLER_incr_T_5_444 VDD VSS / DCAP
XFILLER_incr_T_5_441 VDD VSS / DCAP
XFILLER_incr_T_4_561 VDD VSS / DCAP
XFILLER_incr_T_4_560 VDD VSS / DCAP
XFILLER_incr_T_5_438 VDD VSS / DCAP
XFILLER_incr_T_4_558 VDD VSS / DCAP
XFILLER_incr_T_4_557 VDD VSS / DCAP
XFILLER_incr_T_4_556 VDD VSS / DCAP
XFILLER_incr_T_4_555 VDD VSS / DCAP
XFILLER_incr_T_4_554 VDD VSS / DCAP
XFILLER_incr_T_4_553 VDD VSS / DCAP
XFILLER_incr_T_4_552 VDD VSS / DCAP
XFILLER_incr_T_4_551 VDD VSS / DCAP
XFILLER_incr_T_5_437 VDD VSS / DCAP
XFILLER_incr_T_5_436 VDD VSS / DCAP
XFILLER_incr_T_5_435 VDD VSS / DCAP
XFILLER_incr_T_4_547 VDD VSS / DCAP
XFILLER_incr_T_5_430 VDD VSS / DCAP
XFILLER_incr_T_5_429 VDD VSS / DCAP
XFILLER_incr_T_4_543 VDD VSS / DCAP
XFILLER_incr_T_4_542 VDD VSS / DCAP
XFILLER_incr_T_5_427 VDD VSS / DCAP
XFILLER_incr_T_5_426 VDD VSS / DCAP
XFILLER_incr_T_5_425 VDD VSS / DCAP
XFILLER_incr_T_5_424 VDD VSS / DCAP
XFILLER_incr_T_5_423 VDD VSS / DCAP
XFILLER_incr_T_5_422 VDD VSS / DCAP
XFILLER_incr_T_4_541 VDD VSS / DCAP
XFILLER_incr_T_4_540 VDD VSS / DCAP
XFILLER_incr_T_4_539 VDD VSS / DCAP
XFILLER_incr_T_4_537 VDD VSS / DCAP
XFILLER_incr_T_5_421 VDD VSS / DCAP
XFILLER_incr_T_5_420 VDD VSS / DCAP
XFILLER_incr_T_5_417 VDD VSS / DCAP
XFILLER_incr_T_5_416 VDD VSS / DCAP
XFILLER_incr_T_5_415 VDD VSS / DCAP
XFILLER_incr_T_4_533 VDD VSS / DCAP
XFILLER_incr_T_4_532 VDD VSS / DCAP
XFILLER_incr_T_4_531 VDD VSS / DCAP
XFILLER_incr_T_5_413 VDD VSS / DCAP
XFILLER_incr_T_4_529 VDD VSS / DCAP
XFILLER_incr_T_4_528 VDD VSS / DCAP
XFILLER_incr_T_4_527 VDD VSS / DCAP
XFILLER_incr_T_4_526 VDD VSS / DCAP
XFILLER_incr_T_4_525 VDD VSS / DCAP
XFILLER_incr_T_5_411 VDD VSS / DCAP
XFILLER_incr_T_5_410 VDD VSS / DCAP
XFILLER_incr_T_5_409 VDD VSS / DCAP
XFILLER_incr_T_5_408 VDD VSS / DCAP
XFILLER_incr_T_4_524 VDD VSS / DCAP
XFILLER_incr_T_4_523 VDD VSS / DCAP
XFILLER_incr_T_4_521 VDD VSS / DCAP
XFILLER_incr_T_5_403 VDD VSS / DCAP
XFILLER_incr_T_5_402 VDD VSS / DCAP
XFILLER_incr_T_5_400 VDD VSS / DCAP
XFILLER_incr_T_4_518 VDD VSS / DCAP
XFILLER_incr_T_5_398 VDD VSS / DCAP
XFILLER_incr_T_5_397 VDD VSS / DCAP
XFILLER_incr_T_4_517 VDD VSS / DCAP
XFILLER_incr_T_4_515 VDD VSS / DCAP
XFILLER_incr_T_4_514 VDD VSS / DCAP
XFILLER_incr_T_4_513 VDD VSS / DCAP
XFILLER_incr_T_5_396 VDD VSS / DCAP
XFILLER_incr_T_4_511 VDD VSS / DCAP
XFILLER_incr_T_4_510 VDD VSS / DCAP
XFILLER_incr_T_5_394 VDD VSS / DCAP
XFILLER_incr_T_5_393 VDD VSS / DCAP
XFILLER_incr_T_4_507 VDD VSS / DCAP
XFILLER_incr_T_4_506 VDD VSS / DCAP
XFILLER_incr_T_4_505 VDD VSS / DCAP
XFILLER_incr_T_4_504 VDD VSS / DCAP
XFILLER_incr_T_4_503 VDD VSS / DCAP
XFILLER_incr_T_4_500 VDD VSS / DCAP
XFILLER_incr_T_4_499 VDD VSS / DCAP
XFILLER_incr_T_4_498 VDD VSS / DCAP
XFILLER_incr_T_5_391 VDD VSS / DCAP
XFILLER_incr_T_5_390 VDD VSS / DCAP
XFILLER_incr_T_4_496 VDD VSS / DCAP
XFILLER_incr_T_4_495 VDD VSS / DCAP
XFILLER_incr_T_4_494 VDD VSS / DCAP
XFILLER_incr_T_5_389 VDD VSS / DCAP
XFILLER_incr_T_5_388 VDD VSS / DCAP
XFILLER_incr_T_5_387 VDD VSS / DCAP
XFILLER_incr_T_5_385 VDD VSS / DCAP
XFILLER_incr_T_5_384 VDD VSS / DCAP
XFILLER_incr_T_4_493 VDD VSS / DCAP
XFILLER_incr_T_4_492 VDD VSS / DCAP
XFILLER_incr_T_4_491 VDD VSS / DCAP
XFILLER_incr_T_4_490 VDD VSS / DCAP
XFILLER_incr_T_4_489 VDD VSS / DCAP
XFILLER_incr_T_4_488 VDD VSS / DCAP
XFILLER_incr_T_4_487 VDD VSS / DCAP
XFILLER_incr_T_5_383 VDD VSS / DCAP
XFILLER_incr_T_5_382 VDD VSS / DCAP
XFILLER_incr_T_5_381 VDD VSS / DCAP
XFILLER_incr_T_4_485 VDD VSS / DCAP
XFILLER_incr_T_4_484 VDD VSS / DCAP
XFILLER_incr_T_4_480 VDD VSS / DCAP
XFILLER_incr_T_4_479 VDD VSS / DCAP
XFILLER_incr_T_4_478 VDD VSS / DCAP
XFILLER_incr_T_5_380 VDD VSS / DCAP
XFILLER_incr_T_5_379 VDD VSS / DCAP
XFILLER_incr_T_5_376 VDD VSS / DCAP
XFILLER_incr_T_4_477 VDD VSS / DCAP
XFILLER_incr_T_4_476 VDD VSS / DCAP
XFILLER_incr_T_4_475 VDD VSS / DCAP
XFILLER_incr_T_4_474 VDD VSS / DCAP
XFILLER_incr_T_5_375 VDD VSS / DCAP
XFILLER_incr_T_5_374 VDD VSS / DCAP
XFILLER_incr_T_5_373 VDD VSS / DCAP
XFILLER_incr_T_5_372 VDD VSS / DCAP
XFILLER_incr_T_4_471 VDD VSS / DCAP
XFILLER_incr_T_5_369 VDD VSS / DCAP
XFILLER_incr_T_4_467 VDD VSS / DCAP
XFILLER_incr_T_4_466 VDD VSS / DCAP
XFILLER_incr_T_4_464 VDD VSS / DCAP
XFILLER_incr_T_5_366 VDD VSS / DCAP
XFILLER_incr_T_4_463 VDD VSS / DCAP
XFILLER_incr_T_4_462 VDD VSS / DCAP
XFILLER_incr_T_4_460 VDD VSS / DCAP
XFILLER_incr_T_5_365 VDD VSS / DCAP
XFILLER_incr_T_5_364 VDD VSS / DCAP
XFILLER_incr_T_5_363 VDD VSS / DCAP
XFILLER_incr_T_5_362 VDD VSS / DCAP
XFILLER_incr_T_5_360 VDD VSS / DCAP
XFILLER_incr_T_4_458 VDD VSS / DCAP
XFILLER_incr_T_4_457 VDD VSS / DCAP
XFILLER_incr_T_5_358 VDD VSS / DCAP
XFILLER_incr_T_5_357 VDD VSS / DCAP
XFILLER_incr_T_5_356 VDD VSS / DCAP
XFILLER_incr_T_5_354 VDD VSS / DCAP
XFILLER_incr_T_5_353 VDD VSS / DCAP
XFILLER_incr_T_5_352 VDD VSS / DCAP
XFILLER_incr_T_4_455 VDD VSS / DCAP
XFILLER_incr_T_5_350 VDD VSS / DCAP
XFILLER_incr_T_4_453 VDD VSS / DCAP
XFILLER_incr_T_5_347 VDD VSS / DCAP
XFILLER_incr_T_4_452 VDD VSS / DCAP
XFILLER_incr_T_4_451 VDD VSS / DCAP
XFILLER_incr_T_4_450 VDD VSS / DCAP
XFILLER_incr_T_5_346 VDD VSS / DCAP
XFILLER_incr_T_4_446 VDD VSS / DCAP
XFILLER_incr_T_4_445 VDD VSS / DCAP
XFILLER_incr_T_4_444 VDD VSS / DCAP
XFILLER_incr_T_4_443 VDD VSS / DCAP
XFILLER_incr_T_4_442 VDD VSS / DCAP
XFILLER_incr_T_4_441 VDD VSS / DCAP
XFILLER_incr_T_4_439 VDD VSS / DCAP
XFILLER_incr_T_4_438 VDD VSS / DCAP
XFILLER_incr_T_4_436 VDD VSS / DCAP
XFILLER_incr_T_4_435 VDD VSS / DCAP
XFILLER_incr_T_5_343 VDD VSS / DCAP
XFILLER_incr_T_5_341 VDD VSS / DCAP
XFILLER_incr_T_5_339 VDD VSS / DCAP
XFILLER_incr_T_4_432 VDD VSS / DCAP
XFILLER_incr_T_5_338 VDD VSS / DCAP
XFILLER_incr_T_5_337 VDD VSS / DCAP
XFILLER_incr_T_4_428 VDD VSS / DCAP
XFILLER_incr_T_4_427 VDD VSS / DCAP
XFILLER_incr_T_4_426 VDD VSS / DCAP
XFILLER_incr_T_4_421 VDD VSS / DCAP
XFILLER_incr_T_4_420 VDD VSS / DCAP
XFILLER_incr_T_4_417 VDD VSS / DCAP
XFILLER_incr_T_4_416 VDD VSS / DCAP
XFILLER_incr_T_4_415 VDD VSS / DCAP
XFILLER_incr_T_4_414 VDD VSS / DCAP
XFILLER_incr_T_4_413 VDD VSS / DCAP
XFILLER_incr_T_5_332 VDD VSS / DCAP
XFILLER_incr_T_5_331 VDD VSS / DCAP
XFILLER_incr_T_4_409 VDD VSS / DCAP
XFILLER_incr_T_4_408 VDD VSS / DCAP
XFILLER_incr_T_5_326 VDD VSS / DCAP
XFILLER_incr_T_4_407 VDD VSS / DCAP
XFILLER_incr_T_4_406 VDD VSS / DCAP
XFILLER_incr_T_4_405 VDD VSS / DCAP
XFILLER_incr_T_4_404 VDD VSS / DCAP
XFILLER_incr_T_5_324 VDD VSS / DCAP
XFILLER_incr_T_5_323 VDD VSS / DCAP
XFILLER_incr_T_5_322 VDD VSS / DCAP
XFILLER_incr_T_4_403 VDD VSS / DCAP
XFILLER_incr_T_4_402 VDD VSS / DCAP
XFILLER_incr_T_4_401 VDD VSS / DCAP
XFILLER_incr_T_4_400 VDD VSS / DCAP
XFILLER_incr_T_5_318 VDD VSS / DCAP
XFILLER_incr_T_5_317 VDD VSS / DCAP
XFILLER_incr_T_5_313 VDD VSS / DCAP
XFILLER_incr_T_5_312 VDD VSS / DCAP
XFILLER_incr_T_4_399 VDD VSS / DCAP
XFILLER_incr_T_4_397 VDD VSS / DCAP
XFILLER_incr_T_4_396 VDD VSS / DCAP
XFILLER_incr_T_4_395 VDD VSS / DCAP
XFILLER_incr_T_4_394 VDD VSS / DCAP
XFILLER_incr_T_4_393 VDD VSS / DCAP
XFILLER_incr_T_5_307 VDD VSS / DCAP
XFILLER_incr_T_5_305 VDD VSS / DCAP
XFILLER_incr_T_5_303 VDD VSS / DCAP
XFILLER_incr_T_4_391 VDD VSS / DCAP
XFILLER_incr_T_4_389 VDD VSS / DCAP
XFILLER_incr_T_4_388 VDD VSS / DCAP
XFILLER_incr_T_5_302 VDD VSS / DCAP
XFILLER_incr_T_5_301 VDD VSS / DCAP
XFILLER_incr_T_4_387 VDD VSS / DCAP
XFILLER_incr_T_4_386 VDD VSS / DCAP
XFILLER_incr_T_4_385 VDD VSS / DCAP
XFILLER_incr_T_4_384 VDD VSS / DCAP
XFILLER_incr_T_5_300 VDD VSS / DCAP
XFILLER_incr_T_5_299 VDD VSS / DCAP
XFILLER_incr_T_5_298 VDD VSS / DCAP
XFILLER_incr_T_4_382 VDD VSS / DCAP
XFILLER_incr_T_5_297 VDD VSS / DCAP
XFILLER_incr_T_4_380 VDD VSS / DCAP
XFILLER_incr_T_4_379 VDD VSS / DCAP
XFILLER_incr_T_4_378 VDD VSS / DCAP
XFILLER_incr_T_5_296 VDD VSS / DCAP
XFILLER_incr_T_4_376 VDD VSS / DCAP
XFILLER_incr_T_4_375 VDD VSS / DCAP
XFILLER_incr_T_5_295 VDD VSS / DCAP
XFILLER_incr_T_5_294 VDD VSS / DCAP
XFILLER_incr_T_5_293 VDD VSS / DCAP
XFILLER_incr_T_4_374 VDD VSS / DCAP
XFILLER_incr_T_4_373 VDD VSS / DCAP
XFILLER_incr_T_4_372 VDD VSS / DCAP
XFILLER_incr_T_4_370 VDD VSS / DCAP
XFILLER_incr_T_4_369 VDD VSS / DCAP
XFILLER_incr_T_4_368 VDD VSS / DCAP
XFILLER_incr_T_5_291 VDD VSS / DCAP
XFILLER_incr_T_4_366 VDD VSS / DCAP
XFILLER_incr_T_4_365 VDD VSS / DCAP
XFILLER_incr_T_4_362 VDD VSS / DCAP
XFILLER_incr_T_4_360 VDD VSS / DCAP
XFILLER_incr_T_5_290 VDD VSS / DCAP
XFILLER_incr_T_4_358 VDD VSS / DCAP
XFILLER_incr_T_4_357 VDD VSS / DCAP
XFILLER_incr_T_4_356 VDD VSS / DCAP
XFILLER_incr_T_5_289 VDD VSS / DCAP
XFILLER_incr_T_5_288 VDD VSS / DCAP
XFILLER_incr_T_5_285 VDD VSS / DCAP
XFILLER_incr_T_5_283 VDD VSS / DCAP
XFILLER_incr_T_5_282 VDD VSS / DCAP
XFILLER_incr_T_5_281 VDD VSS / DCAP
XFILLER_incr_T_5_280 VDD VSS / DCAP
XFILLER_incr_T_5_278 VDD VSS / DCAP
XFILLER_incr_T_5_277 VDD VSS / DCAP
XFILLER_incr_T_4_354 VDD VSS / DCAP
XFILLER_incr_T_5_273 VDD VSS / DCAP
XFILLER_incr_T_4_352 VDD VSS / DCAP
XFILLER_incr_T_4_351 VDD VSS / DCAP
XFILLER_incr_T_4_349 VDD VSS / DCAP
XFILLER_incr_T_4_348 VDD VSS / DCAP
XFILLER_incr_T_5_272 VDD VSS / DCAP
XFILLER_incr_T_5_271 VDD VSS / DCAP
XFILLER_incr_T_5_270 VDD VSS / DCAP
XFILLER_incr_T_4_344 VDD VSS / DCAP
XFILLER_incr_T_4_343 VDD VSS / DCAP
XFILLER_incr_T_4_342 VDD VSS / DCAP
XFILLER_incr_T_4_340 VDD VSS / DCAP
XFILLER_incr_T_4_339 VDD VSS / DCAP
XFILLER_incr_T_4_338 VDD VSS / DCAP
XFILLER_incr_T_5_269 VDD VSS / DCAP
XFILLER_incr_T_5_268 VDD VSS / DCAP
XFILLER_incr_T_4_335 VDD VSS / DCAP
XFILLER_incr_T_4_334 VDD VSS / DCAP
XFILLER_incr_T_5_263 VDD VSS / DCAP
XFILLER_incr_T_5_262 VDD VSS / DCAP
XFILLER_incr_T_5_261 VDD VSS / DCAP
XFILLER_incr_T_4_331 VDD VSS / DCAP
XFILLER_incr_T_5_260 VDD VSS / DCAP
XFILLER_incr_T_5_259 VDD VSS / DCAP
XFILLER_incr_T_5_258 VDD VSS / DCAP
XFILLER_incr_T_4_330 VDD VSS / DCAP
XFILLER_incr_T_5_257 VDD VSS / DCAP
XFILLER_incr_T_4_327 VDD VSS / DCAP
XFILLER_incr_T_4_325 VDD VSS / DCAP
XFILLER_incr_T_4_323 VDD VSS / DCAP
XFILLER_incr_T_4_322 VDD VSS / DCAP
XFILLER_incr_T_4_321 VDD VSS / DCAP
XFILLER_incr_T_4_318 VDD VSS / DCAP
XFILLER_incr_T_5_254 VDD VSS / DCAP
XFILLER_incr_T_5_253 VDD VSS / DCAP
XFILLER_incr_T_5_252 VDD VSS / DCAP
XFILLER_incr_T_4_317 VDD VSS / DCAP
XFILLER_incr_T_4_316 VDD VSS / DCAP
XFILLER_incr_T_4_314 VDD VSS / DCAP
XFILLER_incr_T_4_313 VDD VSS / DCAP
XFILLER_incr_T_4_312 VDD VSS / DCAP
XFILLER_incr_T_4_310 VDD VSS / DCAP
XFILLER_incr_T_5_251 VDD VSS / DCAP
XFILLER_incr_T_5_250 VDD VSS / DCAP
XFILLER_incr_T_5_249 VDD VSS / DCAP
XFILLER_incr_T_5_248 VDD VSS / DCAP
XFILLER_incr_T_5_247 VDD VSS / DCAP
XFILLER_incr_T_5_246 VDD VSS / DCAP
XFILLER_incr_T_5_245 VDD VSS / DCAP
XFILLER_incr_T_4_309 VDD VSS / DCAP
XFILLER_incr_T_5_244 VDD VSS / DCAP
XFILLER_incr_T_5_243 VDD VSS / DCAP
XFILLER_incr_T_4_307 VDD VSS / DCAP
XFILLER_incr_T_5_240 VDD VSS / DCAP
XFILLER_incr_T_5_239 VDD VSS / DCAP
XFILLER_incr_T_5_237 VDD VSS / DCAP
XFILLER_incr_T_5_236 VDD VSS / DCAP
XFILLER_incr_T_4_303 VDD VSS / DCAP
XFILLER_incr_T_5_235 VDD VSS / DCAP
XFILLER_incr_T_5_234 VDD VSS / DCAP
XFILLER_incr_T_5_233 VDD VSS / DCAP
XFILLER_incr_T_5_230 VDD VSS / DCAP
XFILLER_incr_T_4_298 VDD VSS / DCAP
XFILLER_incr_T_5_229 VDD VSS / DCAP
XFILLER_incr_T_4_296 VDD VSS / DCAP
XFILLER_incr_T_4_295 VDD VSS / DCAP
XFILLER_incr_T_5_228 VDD VSS / DCAP
XFILLER_incr_T_4_294 VDD VSS / DCAP
XFILLER_incr_T_4_293 VDD VSS / DCAP
XFILLER_incr_T_4_291 VDD VSS / DCAP
XFILLER_incr_T_4_290 VDD VSS / DCAP
XFILLER_incr_T_4_287 VDD VSS / DCAP
XFILLER_incr_T_4_286 VDD VSS / DCAP
XFILLER_incr_T_4_285 VDD VSS / DCAP
XFILLER_incr_T_4_284 VDD VSS / DCAP
XFILLER_incr_T_4_282 VDD VSS / DCAP
XFILLER_incr_T_4_281 VDD VSS / DCAP
XFILLER_incr_T_4_280 VDD VSS / DCAP
XFILLER_incr_T_5_226 VDD VSS / DCAP
XFILLER_incr_T_5_225 VDD VSS / DCAP
XFILLER_incr_T_5_224 VDD VSS / DCAP
XFILLER_incr_T_5_223 VDD VSS / DCAP
XFILLER_incr_T_5_222 VDD VSS / DCAP
XFILLER_incr_T_4_277 VDD VSS / DCAP
XFILLER_incr_T_4_276 VDD VSS / DCAP
XFILLER_incr_T_4_275 VDD VSS / DCAP
XFILLER_incr_T_4_274 VDD VSS / DCAP
XFILLER_incr_T_5_218 VDD VSS / DCAP
XFILLER_incr_T_5_217 VDD VSS / DCAP
XFILLER_incr_T_5_216 VDD VSS / DCAP
XFILLER_incr_T_4_272 VDD VSS / DCAP
XFILLER_incr_T_4_271 VDD VSS / DCAP
XFILLER_incr_T_4_270 VDD VSS / DCAP
XFILLER_incr_T_4_267 VDD VSS / DCAP
XFILLER_incr_T_4_266 VDD VSS / DCAP
XFILLER_incr_T_4_265 VDD VSS / DCAP
XFILLER_incr_T_4_262 VDD VSS / DCAP
XFILLER_incr_T_4_261 VDD VSS / DCAP
XFILLER_incr_T_4_260 VDD VSS / DCAP
XFILLER_incr_T_4_259 VDD VSS / DCAP
XFILLER_incr_T_5_214 VDD VSS / DCAP
XFILLER_incr_T_4_257 VDD VSS / DCAP
XFILLER_incr_T_5_212 VDD VSS / DCAP
XFILLER_incr_T_4_251 VDD VSS / DCAP
XFILLER_incr_T_5_211 VDD VSS / DCAP
XFILLER_incr_T_4_250 VDD VSS / DCAP
XFILLER_incr_T_5_210 VDD VSS / DCAP
XFILLER_incr_T_5_209 VDD VSS / DCAP
XFILLER_incr_T_5_207 VDD VSS / DCAP
XFILLER_incr_T_4_247 VDD VSS / DCAP
XFILLER_incr_T_4_246 VDD VSS / DCAP
XFILLER_incr_T_4_245 VDD VSS / DCAP
XFILLER_incr_T_4_244 VDD VSS / DCAP
XFILLER_incr_T_5_206 VDD VSS / DCAP
XFILLER_incr_T_5_205 VDD VSS / DCAP
XFILLER_incr_T_4_240 VDD VSS / DCAP
XFILLER_incr_T_4_239 VDD VSS / DCAP
XFILLER_incr_T_4_238 VDD VSS / DCAP
XFILLER_incr_T_4_237 VDD VSS / DCAP
XFILLER_incr_T_4_235 VDD VSS / DCAP
XFILLER_incr_T_4_233 VDD VSS / DCAP
XFILLER_incr_T_4_232 VDD VSS / DCAP
XFILLER_incr_T_4_231 VDD VSS / DCAP
XFILLER_incr_T_5_201 VDD VSS / DCAP
XFILLER_incr_T_4_229 VDD VSS / DCAP
XFILLER_incr_T_4_228 VDD VSS / DCAP
XFILLER_incr_T_5_200 VDD VSS / DCAP
XFILLER_incr_T_4_225 VDD VSS / DCAP
XFILLER_incr_T_4_224 VDD VSS / DCAP
XFILLER_incr_T_4_223 VDD VSS / DCAP
XFILLER_incr_T_4_221 VDD VSS / DCAP
XFILLER_incr_T_5_199 VDD VSS / DCAP
XFILLER_incr_T_5_198 VDD VSS / DCAP
XFILLER_incr_T_5_197 VDD VSS / DCAP
XFILLER_incr_T_4_220 VDD VSS / DCAP
XFILLER_incr_T_4_216 VDD VSS / DCAP
XFILLER_incr_T_4_215 VDD VSS / DCAP
XFILLER_incr_T_5_194 VDD VSS / DCAP
XFILLER_incr_T_4_214 VDD VSS / DCAP
XFILLER_incr_T_5_190 VDD VSS / DCAP
XFILLER_incr_T_4_213 VDD VSS / DCAP
XFILLER_incr_T_5_188 VDD VSS / DCAP
XFILLER_incr_T_5_186 VDD VSS / DCAP
XFILLER_incr_T_5_185 VDD VSS / DCAP
XFILLER_incr_T_5_184 VDD VSS / DCAP
XFILLER_incr_T_4_211 VDD VSS / DCAP
XFILLER_incr_T_4_210 VDD VSS / DCAP
XFILLER_incr_T_5_181 VDD VSS / DCAP
XFILLER_incr_T_5_180 VDD VSS / DCAP
XFILLER_incr_T_4_205 VDD VSS / DCAP
XFILLER_incr_T_5_176 VDD VSS / DCAP
XFILLER_incr_T_5_175 VDD VSS / DCAP
XFILLER_incr_T_4_203 VDD VSS / DCAP
XFILLER_incr_T_4_202 VDD VSS / DCAP
XFILLER_incr_T_4_201 VDD VSS / DCAP
XFILLER_incr_T_5_173 VDD VSS / DCAP
XFILLER_incr_T_5_172 VDD VSS / DCAP
XFILLER_incr_T_5_170 VDD VSS / DCAP
XFILLER_incr_T_4_200 VDD VSS / DCAP
XFILLER_incr_T_4_199 VDD VSS / DCAP
XFILLER_incr_T_4_198 VDD VSS / DCAP
XFILLER_incr_T_4_196 VDD VSS / DCAP
XFILLER_incr_T_4_195 VDD VSS / DCAP
XFILLER_incr_T_4_194 VDD VSS / DCAP
XFILLER_incr_T_4_193 VDD VSS / DCAP
XFILLER_incr_T_4_192 VDD VSS / DCAP
XFILLER_incr_T_5_169 VDD VSS / DCAP
XFILLER_incr_T_5_168 VDD VSS / DCAP
XFILLER_incr_T_5_167 VDD VSS / DCAP
XFILLER_incr_T_4_191 VDD VSS / DCAP
XFILLER_incr_T_4_190 VDD VSS / DCAP
XFILLER_incr_T_4_189 VDD VSS / DCAP
XFILLER_incr_T_4_187 VDD VSS / DCAP
XFILLER_incr_T_4_186 VDD VSS / DCAP
XFILLER_incr_T_5_165 VDD VSS / DCAP
XFILLER_incr_T_5_164 VDD VSS / DCAP
XFILLER_incr_T_5_162 VDD VSS / DCAP
XFILLER_incr_T_4_183 VDD VSS / DCAP
XFILLER_incr_T_4_182 VDD VSS / DCAP
XFILLER_incr_T_4_181 VDD VSS / DCAP
XFILLER_incr_T_5_161 VDD VSS / DCAP
XFILLER_incr_T_4_176 VDD VSS / DCAP
XFILLER_incr_T_4_175 VDD VSS / DCAP
XFILLER_incr_T_4_174 VDD VSS / DCAP
XFILLER_incr_T_5_159 VDD VSS / DCAP
XFILLER_incr_T_4_171 VDD VSS / DCAP
XFILLER_incr_T_4_170 VDD VSS / DCAP
XFILLER_incr_T_4_168 VDD VSS / DCAP
XFILLER_incr_T_4_167 VDD VSS / DCAP
XFILLER_incr_T_4_166 VDD VSS / DCAP
XFILLER_incr_T_5_157 VDD VSS / DCAP
XFILLER_incr_T_4_163 VDD VSS / DCAP
XFILLER_incr_T_4_162 VDD VSS / DCAP
XFILLER_incr_T_4_161 VDD VSS / DCAP
XFILLER_incr_T_5_156 VDD VSS / DCAP
XFILLER_incr_T_4_160 VDD VSS / DCAP
XFILLER_incr_T_4_159 VDD VSS / DCAP
XFILLER_incr_T_4_158 VDD VSS / DCAP
XFILLER_incr_T_4_155 VDD VSS / DCAP
XFILLER_incr_T_4_153 VDD VSS / DCAP
XFILLER_incr_T_4_152 VDD VSS / DCAP
XFILLER_incr_T_5_154 VDD VSS / DCAP
XFILLER_incr_T_5_153 VDD VSS / DCAP
XFILLER_incr_T_5_152 VDD VSS / DCAP
XFILLER_incr_T_5_150 VDD VSS / DCAP
XFILLER_incr_T_5_149 VDD VSS / DCAP
XFILLER_incr_T_5_148 VDD VSS / DCAP
XFILLER_incr_T_5_146 VDD VSS / DCAP
XFILLER_incr_T_5_145 VDD VSS / DCAP
XFILLER_incr_T_5_144 VDD VSS / DCAP
XFILLER_incr_T_5_143 VDD VSS / DCAP
XFILLER_incr_T_4_149 VDD VSS / DCAP
XFILLER_incr_T_5_142 VDD VSS / DCAP
XFILLER_incr_T_4_148 VDD VSS / DCAP
XFILLER_incr_T_5_141 VDD VSS / DCAP
XFILLER_incr_T_5_140 VDD VSS / DCAP
XFILLER_incr_T_4_146 VDD VSS / DCAP
XFILLER_incr_T_4_145 VDD VSS / DCAP
XFILLER_incr_T_4_144 VDD VSS / DCAP
XFILLER_incr_T_4_142 VDD VSS / DCAP
XFILLER_incr_T_4_141 VDD VSS / DCAP
XFILLER_incr_T_5_139 VDD VSS / DCAP
XFILLER_incr_T_5_137 VDD VSS / DCAP
XFILLER_incr_T_4_139 VDD VSS / DCAP
XFILLER_incr_T_4_135 VDD VSS / DCAP
XFILLER_incr_T_4_134 VDD VSS / DCAP
XFILLER_incr_T_4_133 VDD VSS / DCAP
XFILLER_incr_T_5_135 VDD VSS / DCAP
XFILLER_incr_T_4_130 VDD VSS / DCAP
XFILLER_incr_T_5_134 VDD VSS / DCAP
XFILLER_incr_T_5_133 VDD VSS / DCAP
XFILLER_incr_T_5_130 VDD VSS / DCAP
XFILLER_incr_T_4_129 VDD VSS / DCAP
XFILLER_incr_T_4_128 VDD VSS / DCAP
XFILLER_incr_T_5_129 VDD VSS / DCAP
XFILLER_incr_T_5_128 VDD VSS / DCAP
XFILLER_incr_T_5_126 VDD VSS / DCAP
XFILLER_incr_T_4_126 VDD VSS / DCAP
XFILLER_incr_T_5_125 VDD VSS / DCAP
XFILLER_incr_T_5_124 VDD VSS / DCAP
XFILLER_incr_T_5_123 VDD VSS / DCAP
XFILLER_incr_T_5_122 VDD VSS / DCAP
XFILLER_incr_T_4_125 VDD VSS / DCAP
XFILLER_incr_T_4_122 VDD VSS / DCAP
XFILLER_incr_T_4_121 VDD VSS / DCAP
XFILLER_incr_T_4_120 VDD VSS / DCAP
XFILLER_incr_T_4_119 VDD VSS / DCAP
XFILLER_incr_T_5_120 VDD VSS / DCAP
XFILLER_incr_T_5_119 VDD VSS / DCAP
XFILLER_incr_T_5_114 VDD VSS / DCAP
XFILLER_incr_T_5_113 VDD VSS / DCAP
XFILLER_incr_T_5_111 VDD VSS / DCAP
XFILLER_incr_T_5_109 VDD VSS / DCAP
XFILLER_incr_T_5_108 VDD VSS / DCAP
XFILLER_incr_T_5_107 VDD VSS / DCAP
XFILLER_incr_T_4_116 VDD VSS / DCAP
XFILLER_incr_T_4_114 VDD VSS / DCAP
XFILLER_incr_T_4_113 VDD VSS / DCAP
XFILLER_incr_T_5_106 VDD VSS / DCAP
XFILLER_incr_T_5_105 VDD VSS / DCAP
XFILLER_incr_T_5_104 VDD VSS / DCAP
XFILLER_incr_T_5_102 VDD VSS / DCAP
XFILLER_incr_T_4_109 VDD VSS / DCAP
XFILLER_incr_T_4_106 VDD VSS / DCAP
XFILLER_incr_T_5_100 VDD VSS / DCAP
XFILLER_incr_T_5_99 VDD VSS / DCAP
XFILLER_incr_T_4_100 VDD VSS / DCAP
XFILLER_incr_T_4_99 VDD VSS / DCAP
XFILLER_incr_T_5_97 VDD VSS / DCAP
XFILLER_incr_T_5_95 VDD VSS / DCAP
XFILLER_incr_T_5_94 VDD VSS / DCAP
XFILLER_incr_T_5_93 VDD VSS / DCAP
XFILLER_incr_T_5_91 VDD VSS / DCAP
XFILLER_incr_T_5_90 VDD VSS / DCAP
XFILLER_incr_T_5_87 VDD VSS / DCAP
XFILLER_incr_T_4_95 VDD VSS / DCAP
XFILLER_incr_T_5_85 VDD VSS / DCAP
XFILLER_incr_T_4_90 VDD VSS / DCAP
XFILLER_incr_T_4_89 VDD VSS / DCAP
XFILLER_incr_T_5_83 VDD VSS / DCAP
XFILLER_incr_T_5_81 VDD VSS / DCAP
XFILLER_incr_T_5_76 VDD VSS / DCAP
XFILLER_incr_T_5_75 VDD VSS / DCAP
XFILLER_incr_T_5_74 VDD VSS / DCAP
XFILLER_incr_T_5_73 VDD VSS / DCAP
XFILLER_incr_T_4_87 VDD VSS / DCAP
XFILLER_incr_T_5_72 VDD VSS / DCAP
XFILLER_incr_T_5_71 VDD VSS / DCAP
XFILLER_incr_T_4_84 VDD VSS / DCAP
XFILLER_incr_T_5_69 VDD VSS / DCAP
XFILLER_incr_T_5_67 VDD VSS / DCAP
XFILLER_incr_T_5_65 VDD VSS / DCAP
XFILLER_incr_T_4_83 VDD VSS / DCAP
XFILLER_incr_T_5_63 VDD VSS / DCAP
XFILLER_incr_T_4_81 VDD VSS / DCAP
XFILLER_incr_T_5_62 VDD VSS / DCAP
XFILLER_incr_T_4_80 VDD VSS / DCAP
XFILLER_incr_T_4_79 VDD VSS / DCAP
XFILLER_incr_T_4_76 VDD VSS / DCAP
XFILLER_incr_T_5_61 VDD VSS / DCAP
XFILLER_incr_T_4_75 VDD VSS / DCAP
XFILLER_incr_T_4_74 VDD VSS / DCAP
XFILLER_incr_T_4_73 VDD VSS / DCAP
XFILLER_incr_T_5_60 VDD VSS / DCAP
XFILLER_incr_T_5_59 VDD VSS / DCAP
XFILLER_incr_T_4_72 VDD VSS / DCAP
XFILLER_incr_T_4_68 VDD VSS / DCAP
XFILLER_incr_T_5_55 VDD VSS / DCAP
XFILLER_incr_T_5_51 VDD VSS / DCAP
XFILLER_incr_T_5_50 VDD VSS / DCAP
XFILLER_incr_T_5_48 VDD VSS / DCAP
XFILLER_incr_T_5_46 VDD VSS / DCAP
XFILLER_incr_T_5_45 VDD VSS / DCAP
XFILLER_incr_T_5_44 VDD VSS / DCAP
XFILLER_incr_T_5_42 VDD VSS / DCAP
XFILLER_incr_T_5_40 VDD VSS / DCAP
XFILLER_incr_T_5_38 VDD VSS / DCAP
XFILLER_incr_T_5_36 VDD VSS / DCAP
XFILLER_incr_T_4_62 VDD VSS / DCAP
XFILLER_incr_T_4_60 VDD VSS / DCAP
XFILLER_incr_T_4_59 VDD VSS / DCAP
XFILLER_incr_T_5_35 VDD VSS / DCAP
XFILLER_incr_T_5_31 VDD VSS / DCAP
XFILLER_incr_T_4_57 VDD VSS / DCAP
XFILLER_incr_T_4_56 VDD VSS / DCAP
XFILLER_incr_T_4_55 VDD VSS / DCAP
XFILLER_incr_T_4_52 VDD VSS / DCAP
XFILLER_incr_T_5_30 VDD VSS / DCAP
XFILLER_incr_T_5_29 VDD VSS / DCAP
XFILLER_incr_T_5_26 VDD VSS / DCAP
XFILLER_incr_T_5_25 VDD VSS / DCAP
XFILLER_incr_T_4_47 VDD VSS / DCAP
XFILLER_incr_T_4_46 VDD VSS / DCAP
XFILLER_incr_T_4_45 VDD VSS / DCAP
XFILLER_incr_T_4_44 VDD VSS / DCAP
XFILLER_incr_T_4_41 VDD VSS / DCAP
XFILLER_incr_T_4_40 VDD VSS / DCAP
XFILLER_incr_T_5_21 VDD VSS / DCAP
XFILLER_incr_T_5_17 VDD VSS / DCAP
XFILLER_incr_T_5_16 VDD VSS / DCAP
XFILLER_incr_T_4_37 VDD VSS / DCAP
XFILLER_incr_T_5_15 VDD VSS / DCAP
XFILLER_incr_T_5_14 VDD VSS / DCAP
XFILLER_incr_T_5_12 VDD VSS / DCAP
XFILLER_incr_T_5_11 VDD VSS / DCAP
XFILLER_incr_T_4_34 VDD VSS / DCAP
XFILLER_incr_T_4_33 VDD VSS / DCAP
XFILLER_incr_T_4_32 VDD VSS / DCAP
XFILLER_incr_T_4_31 VDD VSS / DCAP
XFILLER_incr_T_5_10 VDD VSS / DCAP
XFILLER_incr_T_4_29 VDD VSS / DCAP
XFILLER_incr_T_4_28 VDD VSS / DCAP
XFILLER_incr_T_4_27 VDD VSS / DCAP
XFILLER_incr_T_4_26 VDD VSS / DCAP
XFILLER_incr_T_4_23 VDD VSS / DCAP
XFILLER_incr_T_4_21 VDD VSS / DCAP
XFILLER_incr_T_4_20 VDD VSS / DCAP
XFILLER_incr_T_4_19 VDD VSS / DCAP
XFILLER_incr_T_5_9 VDD VSS / DCAP
XFILLER_incr_T_5_7 VDD VSS / DCAP
XFILLER_incr_T_5_6 VDD VSS / DCAP
XFILLER_incr_T_4_17 VDD VSS / DCAP
XFILLER_incr_T_5_4 VDD VSS / DCAP
XFILLER_incr_T_5_3 VDD VSS / DCAP
XFILLER_incr_T_5_2 VDD VSS / DCAP
XFILLER_incr_T_4_16 VDD VSS / DCAP
XFILLER_incr_T_4_15 VDD VSS / DCAP
XFILLER_incr_T_4_11 VDD VSS / DCAP
XFILLER_incr_T_4_10 VDD VSS / DCAP
XFILLER_incr_T_4_8 VDD VSS / DCAP
XFILLER_incr_T_4_6 VDD VSS / DCAP
XFILLER_incr_T_4_5 VDD VSS / DCAP
XFILLER_incr_T_4_4 VDD VSS / DCAP
XFILLER_incr_T_4_3 VDD VSS / DCAP
XFILLER_incr_T_2_2280 VDD VSS / DCAP
XFILLER_incr_T_2_2279 VDD VSS / DCAP
XFILLER_incr_T_2_2278 VDD VSS / DCAP
XFILLER_incr_T_2_2276 VDD VSS / DCAP
XFILLER_incr_T_2_2270 VDD VSS / DCAP
XFILLER_incr_T_2_2269 VDD VSS / DCAP
XFILLER_incr_T_2_2268 VDD VSS / DCAP
XFILLER_incr_T_2_2263 VDD VSS / DCAP
XFILLER_incr_T_2_2262 VDD VSS / DCAP
XFILLER_incr_T_2_2261 VDD VSS / DCAP
XFILLER_incr_T_2_2260 VDD VSS / DCAP
XFILLER_incr_T_2_2259 VDD VSS / DCAP
XFILLER_incr_T_2_2257 VDD VSS / DCAP
XFILLER_incr_T_2_2255 VDD VSS / DCAP
XFILLER_incr_T_2_2252 VDD VSS / DCAP
XFILLER_incr_T_2_2251 VDD VSS / DCAP
XFILLER_incr_T_2_2250 VDD VSS / DCAP
XFILLER_incr_T_2_2249 VDD VSS / DCAP
XFILLER_incr_T_2_2247 VDD VSS / DCAP
XFILLER_incr_T_2_2246 VDD VSS / DCAP
XFILLER_incr_T_2_2243 VDD VSS / DCAP
XFILLER_incr_T_2_2242 VDD VSS / DCAP
XFILLER_incr_T_2_2240 VDD VSS / DCAP
XFILLER_incr_T_2_2239 VDD VSS / DCAP
XFILLER_incr_T_2_2238 VDD VSS / DCAP
XFILLER_incr_T_2_2237 VDD VSS / DCAP
XFILLER_incr_T_2_2236 VDD VSS / DCAP
XFILLER_incr_T_2_2233 VDD VSS / DCAP
XFILLER_incr_T_2_2231 VDD VSS / DCAP
XFILLER_incr_T_2_2230 VDD VSS / DCAP
XFILLER_incr_T_2_2228 VDD VSS / DCAP
XFILLER_incr_T_2_2226 VDD VSS / DCAP
XFILLER_incr_T_2_2225 VDD VSS / DCAP
XFILLER_incr_T_2_2223 VDD VSS / DCAP
XFILLER_incr_T_2_2220 VDD VSS / DCAP
XFILLER_incr_T_2_2219 VDD VSS / DCAP
XFILLER_incr_T_2_2218 VDD VSS / DCAP
XFILLER_incr_T_2_2216 VDD VSS / DCAP
XFILLER_incr_T_2_2215 VDD VSS / DCAP
XFILLER_incr_T_2_2214 VDD VSS / DCAP
XFILLER_incr_T_2_2213 VDD VSS / DCAP
XFILLER_incr_T_2_2212 VDD VSS / DCAP
XFILLER_incr_T_2_2211 VDD VSS / DCAP
XFILLER_incr_T_2_2210 VDD VSS / DCAP
XFILLER_incr_T_2_2209 VDD VSS / DCAP
XFILLER_incr_T_2_2207 VDD VSS / DCAP
XFILLER_incr_T_2_2206 VDD VSS / DCAP
XFILLER_incr_T_2_2205 VDD VSS / DCAP
XFILLER_incr_T_2_2202 VDD VSS / DCAP
XFILLER_incr_T_2_2201 VDD VSS / DCAP
XFILLER_incr_T_2_2200 VDD VSS / DCAP
XFILLER_incr_T_2_2199 VDD VSS / DCAP
XFILLER_incr_T_2_2197 VDD VSS / DCAP
XFILLER_incr_T_2_2194 VDD VSS / DCAP
XFILLER_incr_T_2_2192 VDD VSS / DCAP
XFILLER_incr_T_2_2191 VDD VSS / DCAP
XFILLER_incr_T_2_2189 VDD VSS / DCAP
XFILLER_incr_T_2_2185 VDD VSS / DCAP
XFILLER_incr_T_2_2183 VDD VSS / DCAP
XFILLER_incr_T_2_2182 VDD VSS / DCAP
XFILLER_incr_T_2_2180 VDD VSS / DCAP
XFILLER_incr_T_2_2179 VDD VSS / DCAP
XFILLER_incr_T_2_2178 VDD VSS / DCAP
XFILLER_incr_T_2_2176 VDD VSS / DCAP
XFILLER_incr_T_2_2173 VDD VSS / DCAP
XFILLER_incr_T_2_2172 VDD VSS / DCAP
XFILLER_incr_T_2_2168 VDD VSS / DCAP
XFILLER_incr_T_2_2167 VDD VSS / DCAP
XFILLER_incr_T_2_2166 VDD VSS / DCAP
XFILLER_incr_T_2_2165 VDD VSS / DCAP
XFILLER_incr_T_2_2164 VDD VSS / DCAP
XFILLER_incr_T_2_2163 VDD VSS / DCAP
XFILLER_incr_T_2_2162 VDD VSS / DCAP
XFILLER_incr_T_2_2160 VDD VSS / DCAP
XFILLER_incr_T_2_2159 VDD VSS / DCAP
XFILLER_incr_T_2_2153 VDD VSS / DCAP
XFILLER_incr_T_2_2152 VDD VSS / DCAP
XFILLER_incr_T_2_2151 VDD VSS / DCAP
XFILLER_incr_T_2_2150 VDD VSS / DCAP
XFILLER_incr_T_2_2149 VDD VSS / DCAP
XFILLER_incr_T_2_2148 VDD VSS / DCAP
XFILLER_incr_T_2_2145 VDD VSS / DCAP
XFILLER_incr_T_2_2144 VDD VSS / DCAP
XFILLER_incr_T_2_2143 VDD VSS / DCAP
XFILLER_incr_T_2_2142 VDD VSS / DCAP
XFILLER_incr_T_2_2141 VDD VSS / DCAP
XFILLER_incr_T_2_2140 VDD VSS / DCAP
XFILLER_incr_T_2_2139 VDD VSS / DCAP
XFILLER_incr_T_2_2137 VDD VSS / DCAP
XFILLER_incr_T_2_2136 VDD VSS / DCAP
XFILLER_incr_T_2_2135 VDD VSS / DCAP
XFILLER_incr_T_2_2134 VDD VSS / DCAP
XFILLER_incr_T_2_2133 VDD VSS / DCAP
XFILLER_incr_T_2_2129 VDD VSS / DCAP
XFILLER_incr_T_2_2128 VDD VSS / DCAP
XFILLER_incr_T_2_2126 VDD VSS / DCAP
XFILLER_incr_T_2_2125 VDD VSS / DCAP
XFILLER_incr_T_2_2124 VDD VSS / DCAP
XFILLER_incr_T_2_2121 VDD VSS / DCAP
XFILLER_incr_T_2_2120 VDD VSS / DCAP
XFILLER_incr_T_2_2116 VDD VSS / DCAP
XFILLER_incr_T_2_2115 VDD VSS / DCAP
XFILLER_incr_T_2_2114 VDD VSS / DCAP
XFILLER_incr_T_2_2112 VDD VSS / DCAP
XFILLER_incr_T_2_2111 VDD VSS / DCAP
XFILLER_incr_T_2_2110 VDD VSS / DCAP
XFILLER_incr_T_2_2109 VDD VSS / DCAP
XFILLER_incr_T_2_2108 VDD VSS / DCAP
XFILLER_incr_T_2_2106 VDD VSS / DCAP
XFILLER_incr_T_2_2103 VDD VSS / DCAP
XFILLER_incr_T_2_2102 VDD VSS / DCAP
XFILLER_incr_T_2_2100 VDD VSS / DCAP
XFILLER_incr_T_2_2099 VDD VSS / DCAP
XFILLER_incr_T_2_2096 VDD VSS / DCAP
XFILLER_incr_T_2_2094 VDD VSS / DCAP
XFILLER_incr_T_2_2093 VDD VSS / DCAP
XFILLER_incr_T_2_2092 VDD VSS / DCAP
XFILLER_incr_T_2_2091 VDD VSS / DCAP
XFILLER_incr_T_2_2090 VDD VSS / DCAP
XFILLER_incr_T_2_2087 VDD VSS / DCAP
XFILLER_incr_T_2_2086 VDD VSS / DCAP
XFILLER_incr_T_2_2084 VDD VSS / DCAP
XFILLER_incr_T_2_2082 VDD VSS / DCAP
XFILLER_incr_T_2_2081 VDD VSS / DCAP
XFILLER_incr_T_2_2080 VDD VSS / DCAP
XFILLER_incr_T_2_2079 VDD VSS / DCAP
XFILLER_incr_T_2_2075 VDD VSS / DCAP
XFILLER_incr_T_2_2074 VDD VSS / DCAP
XFILLER_incr_T_2_2072 VDD VSS / DCAP
XFILLER_incr_T_2_2070 VDD VSS / DCAP
XFILLER_incr_T_2_2065 VDD VSS / DCAP
XFILLER_incr_T_2_2064 VDD VSS / DCAP
XFILLER_incr_T_2_2063 VDD VSS / DCAP
XFILLER_incr_T_2_2062 VDD VSS / DCAP
XFILLER_incr_T_2_2061 VDD VSS / DCAP
XFILLER_incr_T_2_2059 VDD VSS / DCAP
XFILLER_incr_T_2_2057 VDD VSS / DCAP
XFILLER_incr_T_2_2056 VDD VSS / DCAP
XFILLER_incr_T_2_2055 VDD VSS / DCAP
XFILLER_incr_T_2_2054 VDD VSS / DCAP
XFILLER_incr_T_2_2053 VDD VSS / DCAP
XFILLER_incr_T_2_2052 VDD VSS / DCAP
XFILLER_incr_T_2_2051 VDD VSS / DCAP
XFILLER_incr_T_2_2050 VDD VSS / DCAP
XFILLER_incr_T_2_2047 VDD VSS / DCAP
XFILLER_incr_T_2_2046 VDD VSS / DCAP
XFILLER_incr_T_2_2045 VDD VSS / DCAP
XFILLER_incr_T_2_2044 VDD VSS / DCAP
XFILLER_incr_T_2_2043 VDD VSS / DCAP
XFILLER_incr_T_2_2041 VDD VSS / DCAP
XFILLER_incr_T_2_2040 VDD VSS / DCAP
XFILLER_incr_T_2_2039 VDD VSS / DCAP
XFILLER_incr_T_2_2038 VDD VSS / DCAP
XFILLER_incr_T_2_2037 VDD VSS / DCAP
XFILLER_incr_T_2_2036 VDD VSS / DCAP
XFILLER_incr_T_2_2035 VDD VSS / DCAP
XFILLER_incr_T_2_2033 VDD VSS / DCAP
XFILLER_incr_T_2_2032 VDD VSS / DCAP
XFILLER_incr_T_2_2031 VDD VSS / DCAP
XFILLER_incr_T_2_2030 VDD VSS / DCAP
XFILLER_incr_T_2_2028 VDD VSS / DCAP
XFILLER_incr_T_2_2027 VDD VSS / DCAP
XFILLER_incr_T_2_2026 VDD VSS / DCAP
XFILLER_incr_T_2_2025 VDD VSS / DCAP
XFILLER_incr_T_2_2023 VDD VSS / DCAP
XFILLER_incr_T_2_2020 VDD VSS / DCAP
XFILLER_incr_T_2_2019 VDD VSS / DCAP
XFILLER_incr_T_2_2017 VDD VSS / DCAP
XFILLER_incr_T_2_2015 VDD VSS / DCAP
XFILLER_incr_T_2_2014 VDD VSS / DCAP
XFILLER_incr_T_2_2013 VDD VSS / DCAP
XFILLER_incr_T_2_2010 VDD VSS / DCAP
XFILLER_incr_T_2_2008 VDD VSS / DCAP
XFILLER_incr_T_2_2007 VDD VSS / DCAP
XFILLER_incr_T_2_2006 VDD VSS / DCAP
XFILLER_incr_T_2_2005 VDD VSS / DCAP
XFILLER_incr_T_2_2004 VDD VSS / DCAP
XFILLER_incr_T_2_2003 VDD VSS / DCAP
XFILLER_incr_T_2_2001 VDD VSS / DCAP
XFILLER_incr_T_2_2000 VDD VSS / DCAP
XFILLER_incr_T_2_1998 VDD VSS / DCAP
XFILLER_incr_T_2_1997 VDD VSS / DCAP
XFILLER_incr_T_2_1995 VDD VSS / DCAP
XFILLER_incr_T_2_1992 VDD VSS / DCAP
XFILLER_incr_T_2_1991 VDD VSS / DCAP
XFILLER_incr_T_2_1989 VDD VSS / DCAP
XFILLER_incr_T_2_1988 VDD VSS / DCAP
XFILLER_incr_T_2_1984 VDD VSS / DCAP
XFILLER_incr_T_2_1983 VDD VSS / DCAP
XFILLER_incr_T_2_1982 VDD VSS / DCAP
XFILLER_incr_T_2_1981 VDD VSS / DCAP
XFILLER_incr_T_2_1977 VDD VSS / DCAP
XFILLER_incr_T_2_1976 VDD VSS / DCAP
XFILLER_incr_T_2_1975 VDD VSS / DCAP
XFILLER_incr_T_2_1973 VDD VSS / DCAP
XFILLER_incr_T_2_1971 VDD VSS / DCAP
XFILLER_incr_T_2_1970 VDD VSS / DCAP
XFILLER_incr_T_2_1969 VDD VSS / DCAP
XFILLER_incr_T_2_1967 VDD VSS / DCAP
XFILLER_incr_T_2_1966 VDD VSS / DCAP
XFILLER_incr_T_2_1965 VDD VSS / DCAP
XFILLER_incr_T_2_1964 VDD VSS / DCAP
XFILLER_incr_T_2_1963 VDD VSS / DCAP
XFILLER_incr_T_2_1962 VDD VSS / DCAP
XFILLER_incr_T_2_1961 VDD VSS / DCAP
XFILLER_incr_T_2_1958 VDD VSS / DCAP
XFILLER_incr_T_2_1957 VDD VSS / DCAP
XFILLER_incr_T_2_1956 VDD VSS / DCAP
XFILLER_incr_T_2_1954 VDD VSS / DCAP
XFILLER_incr_T_2_1951 VDD VSS / DCAP
XFILLER_incr_T_2_1950 VDD VSS / DCAP
XFILLER_incr_T_2_1949 VDD VSS / DCAP
XFILLER_incr_T_2_1947 VDD VSS / DCAP
XFILLER_incr_T_2_1946 VDD VSS / DCAP
XFILLER_incr_T_2_1945 VDD VSS / DCAP
XFILLER_incr_T_2_1944 VDD VSS / DCAP
XFILLER_incr_T_2_1943 VDD VSS / DCAP
XFILLER_incr_T_2_1942 VDD VSS / DCAP
XFILLER_incr_T_2_1940 VDD VSS / DCAP
XFILLER_incr_T_2_1939 VDD VSS / DCAP
XFILLER_incr_T_2_1938 VDD VSS / DCAP
XFILLER_incr_T_2_1936 VDD VSS / DCAP
XFILLER_incr_T_2_1934 VDD VSS / DCAP
XFILLER_incr_T_2_1933 VDD VSS / DCAP
XFILLER_incr_T_2_1931 VDD VSS / DCAP
XFILLER_incr_T_2_1928 VDD VSS / DCAP
XFILLER_incr_T_2_1927 VDD VSS / DCAP
XFILLER_incr_T_2_1925 VDD VSS / DCAP
XFILLER_incr_T_2_1922 VDD VSS / DCAP
XFILLER_incr_T_2_1921 VDD VSS / DCAP
XFILLER_incr_T_2_1920 VDD VSS / DCAP
XFILLER_incr_T_2_1919 VDD VSS / DCAP
XFILLER_incr_T_2_1918 VDD VSS / DCAP
XFILLER_incr_T_2_1915 VDD VSS / DCAP
XFILLER_incr_T_2_1914 VDD VSS / DCAP
XFILLER_incr_T_2_1912 VDD VSS / DCAP
XFILLER_incr_T_2_1911 VDD VSS / DCAP
XFILLER_incr_T_2_1909 VDD VSS / DCAP
XFILLER_incr_T_2_1908 VDD VSS / DCAP
XFILLER_incr_T_2_1907 VDD VSS / DCAP
XFILLER_incr_T_2_1906 VDD VSS / DCAP
XFILLER_incr_T_2_1905 VDD VSS / DCAP
XFILLER_incr_T_2_1904 VDD VSS / DCAP
XFILLER_incr_T_2_1901 VDD VSS / DCAP
XFILLER_incr_T_2_1900 VDD VSS / DCAP
XFILLER_incr_T_2_1899 VDD VSS / DCAP
XFILLER_incr_T_2_1898 VDD VSS / DCAP
XFILLER_incr_T_2_1896 VDD VSS / DCAP
XFILLER_incr_T_2_1895 VDD VSS / DCAP
XFILLER_incr_T_2_1891 VDD VSS / DCAP
XFILLER_incr_T_2_1890 VDD VSS / DCAP
XFILLER_incr_T_2_1889 VDD VSS / DCAP
XFILLER_incr_T_2_1888 VDD VSS / DCAP
XFILLER_incr_T_2_1887 VDD VSS / DCAP
XFILLER_incr_T_2_1886 VDD VSS / DCAP
XFILLER_incr_T_2_1884 VDD VSS / DCAP
XFILLER_incr_T_2_1880 VDD VSS / DCAP
XFILLER_incr_T_2_1879 VDD VSS / DCAP
XFILLER_incr_T_2_1876 VDD VSS / DCAP
XFILLER_incr_T_2_1874 VDD VSS / DCAP
XFILLER_incr_T_2_1873 VDD VSS / DCAP
XFILLER_incr_T_2_1870 VDD VSS / DCAP
XFILLER_incr_T_2_1867 VDD VSS / DCAP
XFILLER_incr_T_2_1864 VDD VSS / DCAP
XFILLER_incr_T_2_1862 VDD VSS / DCAP
XFILLER_incr_T_2_1859 VDD VSS / DCAP
XFILLER_incr_T_2_1856 VDD VSS / DCAP
XFILLER_incr_T_2_1855 VDD VSS / DCAP
XFILLER_incr_T_2_1854 VDD VSS / DCAP
XFILLER_incr_T_2_1852 VDD VSS / DCAP
XFILLER_incr_T_2_1848 VDD VSS / DCAP
XFILLER_incr_T_2_1844 VDD VSS / DCAP
XFILLER_incr_T_2_1841 VDD VSS / DCAP
XFILLER_incr_T_2_1840 VDD VSS / DCAP
XFILLER_incr_T_2_1838 VDD VSS / DCAP
XFILLER_incr_T_2_1835 VDD VSS / DCAP
XFILLER_incr_T_2_1834 VDD VSS / DCAP
XFILLER_incr_T_2_1833 VDD VSS / DCAP
XFILLER_incr_T_2_1832 VDD VSS / DCAP
XFILLER_incr_T_2_1829 VDD VSS / DCAP
XFILLER_incr_T_2_1828 VDD VSS / DCAP
XFILLER_incr_T_2_1827 VDD VSS / DCAP
XFILLER_incr_T_2_1825 VDD VSS / DCAP
XFILLER_incr_T_2_1824 VDD VSS / DCAP
XFILLER_incr_T_2_1823 VDD VSS / DCAP
XFILLER_incr_T_2_1822 VDD VSS / DCAP
XFILLER_incr_T_2_1821 VDD VSS / DCAP
XFILLER_incr_T_2_1819 VDD VSS / DCAP
XFILLER_incr_T_2_1818 VDD VSS / DCAP
XFILLER_incr_T_2_1817 VDD VSS / DCAP
XFILLER_incr_T_2_1816 VDD VSS / DCAP
XFILLER_incr_T_2_1814 VDD VSS / DCAP
XFILLER_incr_T_2_1811 VDD VSS / DCAP
XFILLER_incr_T_2_1808 VDD VSS / DCAP
XFILLER_incr_T_2_1807 VDD VSS / DCAP
XFILLER_incr_T_2_1806 VDD VSS / DCAP
XFILLER_incr_T_2_1805 VDD VSS / DCAP
XFILLER_incr_T_2_1802 VDD VSS / DCAP
XFILLER_incr_T_2_1800 VDD VSS / DCAP
XFILLER_incr_T_2_1798 VDD VSS / DCAP
XFILLER_incr_T_2_1797 VDD VSS / DCAP
XFILLER_incr_T_2_1795 VDD VSS / DCAP
XFILLER_incr_T_2_1793 VDD VSS / DCAP
XFILLER_incr_T_2_1791 VDD VSS / DCAP
XFILLER_incr_T_2_1789 VDD VSS / DCAP
XFILLER_incr_T_2_1788 VDD VSS / DCAP
XFILLER_incr_T_2_1787 VDD VSS / DCAP
XFILLER_incr_T_2_1786 VDD VSS / DCAP
XFILLER_incr_T_2_1785 VDD VSS / DCAP
XFILLER_incr_T_2_1784 VDD VSS / DCAP
XFILLER_incr_T_2_1781 VDD VSS / DCAP
XFILLER_incr_T_2_1780 VDD VSS / DCAP
XFILLER_incr_T_2_1779 VDD VSS / DCAP
XFILLER_incr_T_2_1777 VDD VSS / DCAP
XFILLER_incr_T_2_1776 VDD VSS / DCAP
XFILLER_incr_T_2_1775 VDD VSS / DCAP
XFILLER_incr_T_2_1774 VDD VSS / DCAP
XFILLER_incr_T_2_1773 VDD VSS / DCAP
XFILLER_incr_T_2_1772 VDD VSS / DCAP
XFILLER_incr_T_2_1771 VDD VSS / DCAP
XFILLER_incr_T_2_1767 VDD VSS / DCAP
XFILLER_incr_T_2_1766 VDD VSS / DCAP
XFILLER_incr_T_2_1765 VDD VSS / DCAP
XFILLER_incr_T_2_1763 VDD VSS / DCAP
XFILLER_incr_T_2_1757 VDD VSS / DCAP
XFILLER_incr_T_2_1756 VDD VSS / DCAP
XFILLER_incr_T_2_1755 VDD VSS / DCAP
XFILLER_incr_T_2_1752 VDD VSS / DCAP
XFILLER_incr_T_2_1751 VDD VSS / DCAP
XFILLER_incr_T_2_1750 VDD VSS / DCAP
XFILLER_incr_T_2_1745 VDD VSS / DCAP
XFILLER_incr_T_2_1743 VDD VSS / DCAP
XFILLER_incr_T_2_1742 VDD VSS / DCAP
XFILLER_incr_T_2_1740 VDD VSS / DCAP
XFILLER_incr_T_2_1738 VDD VSS / DCAP
XFILLER_incr_T_2_1737 VDD VSS / DCAP
XFILLER_incr_T_2_1735 VDD VSS / DCAP
XFILLER_incr_T_2_1732 VDD VSS / DCAP
XFILLER_incr_T_2_1731 VDD VSS / DCAP
XFILLER_incr_T_2_1730 VDD VSS / DCAP
XFILLER_incr_T_2_1729 VDD VSS / DCAP
XFILLER_incr_T_2_1725 VDD VSS / DCAP
XFILLER_incr_T_2_1724 VDD VSS / DCAP
XFILLER_incr_T_2_1723 VDD VSS / DCAP
XFILLER_incr_T_2_1719 VDD VSS / DCAP
XFILLER_incr_T_2_1718 VDD VSS / DCAP
XFILLER_incr_T_2_1717 VDD VSS / DCAP
XFILLER_incr_T_2_1715 VDD VSS / DCAP
XFILLER_incr_T_2_1714 VDD VSS / DCAP
XFILLER_incr_T_2_1713 VDD VSS / DCAP
XFILLER_incr_T_2_1712 VDD VSS / DCAP
XFILLER_incr_T_2_1711 VDD VSS / DCAP
XFILLER_incr_T_2_1710 VDD VSS / DCAP
XFILLER_incr_T_2_1709 VDD VSS / DCAP
XFILLER_incr_T_2_1708 VDD VSS / DCAP
XFILLER_incr_T_2_1707 VDD VSS / DCAP
XFILLER_incr_T_2_1706 VDD VSS / DCAP
XFILLER_incr_T_2_1705 VDD VSS / DCAP
XFILLER_incr_T_2_1704 VDD VSS / DCAP
XFILLER_incr_T_2_1703 VDD VSS / DCAP
XFILLER_incr_T_2_1702 VDD VSS / DCAP
XFILLER_incr_T_2_1701 VDD VSS / DCAP
XFILLER_incr_T_2_1699 VDD VSS / DCAP
XFILLER_incr_T_2_1698 VDD VSS / DCAP
XFILLER_incr_T_2_1697 VDD VSS / DCAP
XFILLER_incr_T_2_1695 VDD VSS / DCAP
XFILLER_incr_T_2_1694 VDD VSS / DCAP
XFILLER_incr_T_2_1693 VDD VSS / DCAP
XFILLER_incr_T_2_1692 VDD VSS / DCAP
XFILLER_incr_T_2_1691 VDD VSS / DCAP
XFILLER_incr_T_2_1690 VDD VSS / DCAP
XFILLER_incr_T_2_1689 VDD VSS / DCAP
XFILLER_incr_T_2_1688 VDD VSS / DCAP
XFILLER_incr_T_2_1687 VDD VSS / DCAP
XFILLER_incr_T_2_1686 VDD VSS / DCAP
XFILLER_incr_T_2_1685 VDD VSS / DCAP
XFILLER_incr_T_2_1683 VDD VSS / DCAP
XFILLER_incr_T_2_1681 VDD VSS / DCAP
XFILLER_incr_T_2_1680 VDD VSS / DCAP
XFILLER_incr_T_2_1679 VDD VSS / DCAP
XFILLER_incr_T_2_1678 VDD VSS / DCAP
XFILLER_incr_T_2_1677 VDD VSS / DCAP
XFILLER_incr_T_2_1676 VDD VSS / DCAP
XFILLER_incr_T_2_1672 VDD VSS / DCAP
XFILLER_incr_T_2_1671 VDD VSS / DCAP
XFILLER_incr_T_2_1670 VDD VSS / DCAP
XFILLER_incr_T_2_1669 VDD VSS / DCAP
XFILLER_incr_T_2_1668 VDD VSS / DCAP
XFILLER_incr_T_2_1666 VDD VSS / DCAP
XFILLER_incr_T_2_1665 VDD VSS / DCAP
XFILLER_incr_T_2_1663 VDD VSS / DCAP
XFILLER_incr_T_2_1662 VDD VSS / DCAP
XFILLER_incr_T_2_1659 VDD VSS / DCAP
XFILLER_incr_T_2_1657 VDD VSS / DCAP
XFILLER_incr_T_2_1656 VDD VSS / DCAP
XFILLER_incr_T_2_1653 VDD VSS / DCAP
XFILLER_incr_T_2_1650 VDD VSS / DCAP
XFILLER_incr_T_2_1649 VDD VSS / DCAP
XFILLER_incr_T_2_1648 VDD VSS / DCAP
XFILLER_incr_T_2_1647 VDD VSS / DCAP
XFILLER_incr_T_2_1646 VDD VSS / DCAP
XFILLER_incr_T_2_1645 VDD VSS / DCAP
XFILLER_incr_T_2_1644 VDD VSS / DCAP
XFILLER_incr_T_2_1642 VDD VSS / DCAP
XFILLER_incr_T_2_1641 VDD VSS / DCAP
XFILLER_incr_T_2_1640 VDD VSS / DCAP
XFILLER_incr_T_2_1638 VDD VSS / DCAP
XFILLER_incr_T_2_1635 VDD VSS / DCAP
XFILLER_incr_T_2_1634 VDD VSS / DCAP
XFILLER_incr_T_2_1633 VDD VSS / DCAP
XFILLER_incr_T_2_1629 VDD VSS / DCAP
XFILLER_incr_T_2_1628 VDD VSS / DCAP
XFILLER_incr_T_2_1626 VDD VSS / DCAP
XFILLER_incr_T_2_1625 VDD VSS / DCAP
XFILLER_incr_T_2_1624 VDD VSS / DCAP
XFILLER_incr_T_2_1621 VDD VSS / DCAP
XFILLER_incr_T_2_1620 VDD VSS / DCAP
XFILLER_incr_T_2_1619 VDD VSS / DCAP
XFILLER_incr_T_2_1618 VDD VSS / DCAP
XFILLER_incr_T_2_1616 VDD VSS / DCAP
XFILLER_incr_T_2_1615 VDD VSS / DCAP
XFILLER_incr_T_2_1611 VDD VSS / DCAP
XFILLER_incr_T_2_1608 VDD VSS / DCAP
XFILLER_incr_T_2_1607 VDD VSS / DCAP
XFILLER_incr_T_2_1606 VDD VSS / DCAP
XFILLER_incr_T_2_1605 VDD VSS / DCAP
XFILLER_incr_T_2_1604 VDD VSS / DCAP
XFILLER_incr_T_2_1603 VDD VSS / DCAP
XFILLER_incr_T_2_1599 VDD VSS / DCAP
XFILLER_incr_T_2_1597 VDD VSS / DCAP
XFILLER_incr_T_2_1594 VDD VSS / DCAP
XFILLER_incr_T_2_1590 VDD VSS / DCAP
XFILLER_incr_T_2_1587 VDD VSS / DCAP
XFILLER_incr_T_2_1586 VDD VSS / DCAP
XFILLER_incr_T_2_1584 VDD VSS / DCAP
XFILLER_incr_T_2_1579 VDD VSS / DCAP
XFILLER_incr_T_2_1576 VDD VSS / DCAP
XFILLER_incr_T_2_1575 VDD VSS / DCAP
XFILLER_incr_T_2_1573 VDD VSS / DCAP
XFILLER_incr_T_2_1572 VDD VSS / DCAP
XFILLER_incr_T_2_1570 VDD VSS / DCAP
XFILLER_incr_T_2_1569 VDD VSS / DCAP
XFILLER_incr_T_2_1568 VDD VSS / DCAP
XFILLER_incr_T_2_1567 VDD VSS / DCAP
XFILLER_incr_T_2_1565 VDD VSS / DCAP
XFILLER_incr_T_2_1563 VDD VSS / DCAP
XFILLER_incr_T_2_1562 VDD VSS / DCAP
XFILLER_incr_T_2_1561 VDD VSS / DCAP
XFILLER_incr_T_2_1559 VDD VSS / DCAP
XFILLER_incr_T_2_1556 VDD VSS / DCAP
XFILLER_incr_T_2_1555 VDD VSS / DCAP
XFILLER_incr_T_2_1554 VDD VSS / DCAP
XFILLER_incr_T_2_1553 VDD VSS / DCAP
XFILLER_incr_T_2_1551 VDD VSS / DCAP
XFILLER_incr_T_2_1548 VDD VSS / DCAP
XFILLER_incr_T_2_1547 VDD VSS / DCAP
XFILLER_incr_T_2_1546 VDD VSS / DCAP
XFILLER_incr_T_2_1545 VDD VSS / DCAP
XFILLER_incr_T_2_1544 VDD VSS / DCAP
XFILLER_incr_T_2_1541 VDD VSS / DCAP
XFILLER_incr_T_2_1539 VDD VSS / DCAP
XFILLER_incr_T_2_1538 VDD VSS / DCAP
XFILLER_incr_T_2_1535 VDD VSS / DCAP
XFILLER_incr_T_2_1534 VDD VSS / DCAP
XFILLER_incr_T_2_1532 VDD VSS / DCAP
XFILLER_incr_T_2_1530 VDD VSS / DCAP
XFILLER_incr_T_2_1526 VDD VSS / DCAP
XFILLER_incr_T_2_1523 VDD VSS / DCAP
XFILLER_incr_T_2_1522 VDD VSS / DCAP
XFILLER_incr_T_2_1521 VDD VSS / DCAP
XFILLER_incr_T_2_1520 VDD VSS / DCAP
XFILLER_incr_T_2_1519 VDD VSS / DCAP
XFILLER_incr_T_2_1517 VDD VSS / DCAP
XFILLER_incr_T_2_1516 VDD VSS / DCAP
XFILLER_incr_T_2_1515 VDD VSS / DCAP
XFILLER_incr_T_2_1514 VDD VSS / DCAP
XFILLER_incr_T_2_1512 VDD VSS / DCAP
XFILLER_incr_T_2_1511 VDD VSS / DCAP
XFILLER_incr_T_2_1510 VDD VSS / DCAP
XFILLER_incr_T_2_1509 VDD VSS / DCAP
XFILLER_incr_T_2_1508 VDD VSS / DCAP
XFILLER_incr_T_2_1505 VDD VSS / DCAP
XFILLER_incr_T_2_1504 VDD VSS / DCAP
XFILLER_incr_T_2_1501 VDD VSS / DCAP
XFILLER_incr_T_2_1499 VDD VSS / DCAP
XFILLER_incr_T_2_1498 VDD VSS / DCAP
XFILLER_incr_T_2_1492 VDD VSS / DCAP
XFILLER_incr_T_2_1489 VDD VSS / DCAP
XFILLER_incr_T_2_1488 VDD VSS / DCAP
XFILLER_incr_T_2_1487 VDD VSS / DCAP
XFILLER_incr_T_2_1485 VDD VSS / DCAP
XFILLER_incr_T_2_1484 VDD VSS / DCAP
XFILLER_incr_T_2_1483 VDD VSS / DCAP
XFILLER_incr_T_2_1482 VDD VSS / DCAP
XFILLER_incr_T_2_1478 VDD VSS / DCAP
XFILLER_incr_T_2_1477 VDD VSS / DCAP
XFILLER_incr_T_2_1476 VDD VSS / DCAP
XFILLER_incr_T_2_1475 VDD VSS / DCAP
XFILLER_incr_T_2_1474 VDD VSS / DCAP
XFILLER_incr_T_2_1471 VDD VSS / DCAP
XFILLER_incr_T_2_1470 VDD VSS / DCAP
XFILLER_incr_T_2_1468 VDD VSS / DCAP
XFILLER_incr_T_2_1467 VDD VSS / DCAP
XFILLER_incr_T_2_1465 VDD VSS / DCAP
XFILLER_incr_T_2_1463 VDD VSS / DCAP
XFILLER_incr_T_2_1462 VDD VSS / DCAP
XFILLER_incr_T_2_1461 VDD VSS / DCAP
XFILLER_incr_T_2_1458 VDD VSS / DCAP
XFILLER_incr_T_2_1457 VDD VSS / DCAP
XFILLER_incr_T_2_1455 VDD VSS / DCAP
XFILLER_incr_T_2_1454 VDD VSS / DCAP
XFILLER_incr_T_2_1453 VDD VSS / DCAP
XFILLER_incr_T_2_1452 VDD VSS / DCAP
XFILLER_incr_T_2_1450 VDD VSS / DCAP
XFILLER_incr_T_2_1449 VDD VSS / DCAP
XFILLER_incr_T_2_1448 VDD VSS / DCAP
XFILLER_incr_T_2_1447 VDD VSS / DCAP
XFILLER_incr_T_2_1446 VDD VSS / DCAP
XFILLER_incr_T_2_1445 VDD VSS / DCAP
XFILLER_incr_T_2_1444 VDD VSS / DCAP
XFILLER_incr_T_2_1443 VDD VSS / DCAP
XFILLER_incr_T_2_1440 VDD VSS / DCAP
XFILLER_incr_T_2_1439 VDD VSS / DCAP
XFILLER_incr_T_2_1437 VDD VSS / DCAP
XFILLER_incr_T_2_1436 VDD VSS / DCAP
XFILLER_incr_T_2_1435 VDD VSS / DCAP
XFILLER_incr_T_2_1434 VDD VSS / DCAP
XFILLER_incr_T_2_1433 VDD VSS / DCAP
XFILLER_incr_T_2_1432 VDD VSS / DCAP
XFILLER_incr_T_2_1431 VDD VSS / DCAP
XFILLER_incr_T_2_1430 VDD VSS / DCAP
XFILLER_incr_T_2_1428 VDD VSS / DCAP
XFILLER_incr_T_2_1427 VDD VSS / DCAP
XFILLER_incr_T_2_1425 VDD VSS / DCAP
XFILLER_incr_T_2_1424 VDD VSS / DCAP
XFILLER_incr_T_2_1423 VDD VSS / DCAP
XFILLER_incr_T_2_1422 VDD VSS / DCAP
XFILLER_incr_T_2_1419 VDD VSS / DCAP
XFILLER_incr_T_2_1418 VDD VSS / DCAP
XFILLER_incr_T_2_1417 VDD VSS / DCAP
XFILLER_incr_T_2_1415 VDD VSS / DCAP
XFILLER_incr_T_2_1414 VDD VSS / DCAP
XFILLER_incr_T_2_1413 VDD VSS / DCAP
XFILLER_incr_T_2_1410 VDD VSS / DCAP
XFILLER_incr_T_2_1409 VDD VSS / DCAP
XFILLER_incr_T_2_1405 VDD VSS / DCAP
XFILLER_incr_T_2_1401 VDD VSS / DCAP
XFILLER_incr_T_2_1400 VDD VSS / DCAP
XFILLER_incr_T_2_1399 VDD VSS / DCAP
XFILLER_incr_T_2_1397 VDD VSS / DCAP
XFILLER_incr_T_2_1396 VDD VSS / DCAP
XFILLER_incr_T_2_1393 VDD VSS / DCAP
XFILLER_incr_T_2_1392 VDD VSS / DCAP
XFILLER_incr_T_2_1391 VDD VSS / DCAP
XFILLER_incr_T_2_1390 VDD VSS / DCAP
XFILLER_incr_T_2_1389 VDD VSS / DCAP
XFILLER_incr_T_2_1385 VDD VSS / DCAP
XFILLER_incr_T_2_1384 VDD VSS / DCAP
XFILLER_incr_T_2_1383 VDD VSS / DCAP
XFILLER_incr_T_2_1382 VDD VSS / DCAP
XFILLER_incr_T_2_1380 VDD VSS / DCAP
XFILLER_incr_T_2_1379 VDD VSS / DCAP
XFILLER_incr_T_2_1377 VDD VSS / DCAP
XFILLER_incr_T_2_1375 VDD VSS / DCAP
XFILLER_incr_T_2_1374 VDD VSS / DCAP
XFILLER_incr_T_2_1372 VDD VSS / DCAP
XFILLER_incr_T_2_1371 VDD VSS / DCAP
XFILLER_incr_T_2_1370 VDD VSS / DCAP
XFILLER_incr_T_2_1369 VDD VSS / DCAP
XFILLER_incr_T_2_1368 VDD VSS / DCAP
XFILLER_incr_T_2_1365 VDD VSS / DCAP
XFILLER_incr_T_2_1363 VDD VSS / DCAP
XFILLER_incr_T_2_1360 VDD VSS / DCAP
XFILLER_incr_T_2_1359 VDD VSS / DCAP
XFILLER_incr_T_2_1357 VDD VSS / DCAP
XFILLER_incr_T_2_1353 VDD VSS / DCAP
XFILLER_incr_T_2_1352 VDD VSS / DCAP
XFILLER_incr_T_2_1351 VDD VSS / DCAP
XFILLER_incr_T_2_1349 VDD VSS / DCAP
XFILLER_incr_T_2_1346 VDD VSS / DCAP
XFILLER_incr_T_2_1343 VDD VSS / DCAP
XFILLER_incr_T_2_1342 VDD VSS / DCAP
XFILLER_incr_T_2_1341 VDD VSS / DCAP
XFILLER_incr_T_2_1340 VDD VSS / DCAP
XFILLER_incr_T_2_1337 VDD VSS / DCAP
XFILLER_incr_T_2_1334 VDD VSS / DCAP
XFILLER_incr_T_2_1333 VDD VSS / DCAP
XFILLER_incr_T_2_1332 VDD VSS / DCAP
XFILLER_incr_T_2_1331 VDD VSS / DCAP
XFILLER_incr_T_2_1329 VDD VSS / DCAP
XFILLER_incr_T_2_1328 VDD VSS / DCAP
XFILLER_incr_T_2_1327 VDD VSS / DCAP
XFILLER_incr_T_2_1325 VDD VSS / DCAP
XFILLER_incr_T_2_1324 VDD VSS / DCAP
XFILLER_incr_T_2_1323 VDD VSS / DCAP
XFILLER_incr_T_2_1322 VDD VSS / DCAP
XFILLER_incr_T_2_1320 VDD VSS / DCAP
XFILLER_incr_T_2_1319 VDD VSS / DCAP
XFILLER_incr_T_2_1316 VDD VSS / DCAP
XFILLER_incr_T_2_1311 VDD VSS / DCAP
XFILLER_incr_T_2_1310 VDD VSS / DCAP
XFILLER_incr_T_2_1308 VDD VSS / DCAP
XFILLER_incr_T_2_1306 VDD VSS / DCAP
XFILLER_incr_T_2_1304 VDD VSS / DCAP
XFILLER_incr_T_2_1303 VDD VSS / DCAP
XFILLER_incr_T_2_1302 VDD VSS / DCAP
XFILLER_incr_T_2_1301 VDD VSS / DCAP
XFILLER_incr_T_2_1300 VDD VSS / DCAP
XFILLER_incr_T_2_1292 VDD VSS / DCAP
XFILLER_incr_T_2_1291 VDD VSS / DCAP
XFILLER_incr_T_2_1290 VDD VSS / DCAP
XFILLER_incr_T_2_1289 VDD VSS / DCAP
XFILLER_incr_T_2_1286 VDD VSS / DCAP
XFILLER_incr_T_2_1285 VDD VSS / DCAP
XFILLER_incr_T_2_1284 VDD VSS / DCAP
XFILLER_incr_T_2_1283 VDD VSS / DCAP
XFILLER_incr_T_2_1282 VDD VSS / DCAP
XFILLER_incr_T_2_1280 VDD VSS / DCAP
XFILLER_incr_T_2_1279 VDD VSS / DCAP
XFILLER_incr_T_2_1278 VDD VSS / DCAP
XFILLER_incr_T_2_1277 VDD VSS / DCAP
XFILLER_incr_T_2_1276 VDD VSS / DCAP
XFILLER_incr_T_2_1275 VDD VSS / DCAP
XFILLER_incr_T_2_1274 VDD VSS / DCAP
XFILLER_incr_T_2_1272 VDD VSS / DCAP
XFILLER_incr_T_2_1270 VDD VSS / DCAP
XFILLER_incr_T_2_1268 VDD VSS / DCAP
XFILLER_incr_T_2_1267 VDD VSS / DCAP
XFILLER_incr_T_2_1266 VDD VSS / DCAP
XFILLER_incr_T_2_1265 VDD VSS / DCAP
XFILLER_incr_T_2_1264 VDD VSS / DCAP
XFILLER_incr_T_2_1263 VDD VSS / DCAP
XFILLER_incr_T_2_1262 VDD VSS / DCAP
XFILLER_incr_T_2_1259 VDD VSS / DCAP
XFILLER_incr_T_2_1258 VDD VSS / DCAP
XFILLER_incr_T_2_1256 VDD VSS / DCAP
XFILLER_incr_T_2_1255 VDD VSS / DCAP
XFILLER_incr_T_2_1253 VDD VSS / DCAP
XFILLER_incr_T_2_1252 VDD VSS / DCAP
XFILLER_incr_T_2_1251 VDD VSS / DCAP
XFILLER_incr_T_2_1247 VDD VSS / DCAP
XFILLER_incr_T_2_1246 VDD VSS / DCAP
XFILLER_incr_T_2_1245 VDD VSS / DCAP
XFILLER_incr_T_2_1244 VDD VSS / DCAP
XFILLER_incr_T_2_1242 VDD VSS / DCAP
XFILLER_incr_T_2_1241 VDD VSS / DCAP
XFILLER_incr_T_2_1240 VDD VSS / DCAP
XFILLER_incr_T_2_1239 VDD VSS / DCAP
XFILLER_incr_T_2_1234 VDD VSS / DCAP
XFILLER_incr_T_2_1233 VDD VSS / DCAP
XFILLER_incr_T_2_1231 VDD VSS / DCAP
XFILLER_incr_T_2_1230 VDD VSS / DCAP
XFILLER_incr_T_2_1229 VDD VSS / DCAP
XFILLER_incr_T_2_1228 VDD VSS / DCAP
XFILLER_incr_T_2_1227 VDD VSS / DCAP
XFILLER_incr_T_2_1226 VDD VSS / DCAP
XFILLER_incr_T_2_1222 VDD VSS / DCAP
XFILLER_incr_T_2_1220 VDD VSS / DCAP
XFILLER_incr_T_2_1219 VDD VSS / DCAP
XFILLER_incr_T_2_1217 VDD VSS / DCAP
XFILLER_incr_T_2_1212 VDD VSS / DCAP
XFILLER_incr_T_2_1210 VDD VSS / DCAP
XFILLER_incr_T_2_1209 VDD VSS / DCAP
XFILLER_incr_T_2_1207 VDD VSS / DCAP
XFILLER_incr_T_2_1206 VDD VSS / DCAP
XFILLER_incr_T_2_1205 VDD VSS / DCAP
XFILLER_incr_T_2_1204 VDD VSS / DCAP
XFILLER_incr_T_2_1203 VDD VSS / DCAP
XFILLER_incr_T_2_1202 VDD VSS / DCAP
XFILLER_incr_T_2_1201 VDD VSS / DCAP
XFILLER_incr_T_2_1200 VDD VSS / DCAP
XFILLER_incr_T_2_1199 VDD VSS / DCAP
XFILLER_incr_T_2_1198 VDD VSS / DCAP
XFILLER_incr_T_2_1197 VDD VSS / DCAP
XFILLER_incr_T_2_1195 VDD VSS / DCAP
XFILLER_incr_T_2_1194 VDD VSS / DCAP
XFILLER_incr_T_2_1193 VDD VSS / DCAP
XFILLER_incr_T_2_1192 VDD VSS / DCAP
XFILLER_incr_T_2_1190 VDD VSS / DCAP
XFILLER_incr_T_2_1189 VDD VSS / DCAP
XFILLER_incr_T_2_1188 VDD VSS / DCAP
XFILLER_incr_T_2_1185 VDD VSS / DCAP
XFILLER_incr_T_2_1184 VDD VSS / DCAP
XFILLER_incr_T_2_1181 VDD VSS / DCAP
XFILLER_incr_T_2_1180 VDD VSS / DCAP
XFILLER_incr_T_2_1178 VDD VSS / DCAP
XFILLER_incr_T_2_1176 VDD VSS / DCAP
XFILLER_incr_T_2_1175 VDD VSS / DCAP
XFILLER_incr_T_2_1174 VDD VSS / DCAP
XFILLER_incr_T_2_1171 VDD VSS / DCAP
XFILLER_incr_T_2_1163 VDD VSS / DCAP
XFILLER_incr_T_2_1162 VDD VSS / DCAP
XFILLER_incr_T_2_1157 VDD VSS / DCAP
XFILLER_incr_T_2_1154 VDD VSS / DCAP
XFILLER_incr_T_2_1150 VDD VSS / DCAP
XFILLER_incr_T_2_1149 VDD VSS / DCAP
XFILLER_incr_T_2_1148 VDD VSS / DCAP
XFILLER_incr_T_2_1147 VDD VSS / DCAP
XFILLER_incr_T_2_1146 VDD VSS / DCAP
XFILLER_incr_T_2_1145 VDD VSS / DCAP
XFILLER_incr_T_2_1144 VDD VSS / DCAP
XFILLER_incr_T_2_1142 VDD VSS / DCAP
XFILLER_incr_T_2_1141 VDD VSS / DCAP
XFILLER_incr_T_2_1140 VDD VSS / DCAP
XFILLER_incr_T_2_1139 VDD VSS / DCAP
XFILLER_incr_T_2_1138 VDD VSS / DCAP
XFILLER_incr_T_2_1137 VDD VSS / DCAP
XFILLER_incr_T_2_1136 VDD VSS / DCAP
XFILLER_incr_T_2_1134 VDD VSS / DCAP
XFILLER_incr_T_2_1133 VDD VSS / DCAP
XFILLER_incr_T_2_1131 VDD VSS / DCAP
XFILLER_incr_T_2_1128 VDD VSS / DCAP
XFILLER_incr_T_2_1126 VDD VSS / DCAP
XFILLER_incr_T_2_1125 VDD VSS / DCAP
XFILLER_incr_T_2_1124 VDD VSS / DCAP
XFILLER_incr_T_1_2089 VDD VSS / DCAP
XFILLER_incr_T_2_1123 VDD VSS / DCAP
XFILLER_incr_T_2_1122 VDD VSS / DCAP
XFILLER_incr_T_1_2088 VDD VSS / DCAP
XFILLER_incr_T_1_2087 VDD VSS / DCAP
XFILLER_incr_T_1_2086 VDD VSS / DCAP
XFILLER_incr_T_1_2085 VDD VSS / DCAP
XFILLER_incr_T_1_2084 VDD VSS / DCAP
XFILLER_incr_T_1_2081 VDD VSS / DCAP
XFILLER_incr_T_1_2080 VDD VSS / DCAP
XFILLER_incr_T_1_2079 VDD VSS / DCAP
XFILLER_incr_T_1_2077 VDD VSS / DCAP
XFILLER_incr_T_1_2076 VDD VSS / DCAP
XFILLER_incr_T_1_2075 VDD VSS / DCAP
XFILLER_incr_T_1_2074 VDD VSS / DCAP
XFILLER_incr_T_2_1121 VDD VSS / DCAP
XFILLER_incr_T_2_1120 VDD VSS / DCAP
XFILLER_incr_T_2_1119 VDD VSS / DCAP
XFILLER_incr_T_1_2071 VDD VSS / DCAP
XFILLER_incr_T_1_2069 VDD VSS / DCAP
XFILLER_incr_T_2_1118 VDD VSS / DCAP
XFILLER_incr_T_2_1117 VDD VSS / DCAP
XFILLER_incr_T_1_2064 VDD VSS / DCAP
XFILLER_incr_T_1_2063 VDD VSS / DCAP
XFILLER_incr_T_2_1115 VDD VSS / DCAP
XFILLER_incr_T_2_1114 VDD VSS / DCAP
XFILLER_incr_T_1_2059 VDD VSS / DCAP
XFILLER_incr_T_1_2058 VDD VSS / DCAP
XFILLER_incr_T_1_2057 VDD VSS / DCAP
XFILLER_incr_T_1_2056 VDD VSS / DCAP
XFILLER_incr_T_1_2055 VDD VSS / DCAP
XFILLER_incr_T_1_2051 VDD VSS / DCAP
XFILLER_incr_T_1_2050 VDD VSS / DCAP
XFILLER_incr_T_1_2049 VDD VSS / DCAP
XFILLER_incr_T_2_1111 VDD VSS / DCAP
XFILLER_incr_T_2_1110 VDD VSS / DCAP
XFILLER_incr_T_1_2047 VDD VSS / DCAP
XFILLER_incr_T_1_2046 VDD VSS / DCAP
XFILLER_incr_T_1_2044 VDD VSS / DCAP
XFILLER_incr_T_1_2042 VDD VSS / DCAP
XFILLER_incr_T_1_2041 VDD VSS / DCAP
XFILLER_incr_T_1_2040 VDD VSS / DCAP
XFILLER_incr_T_2_1107 VDD VSS / DCAP
XFILLER_incr_T_2_1106 VDD VSS / DCAP
XFILLER_incr_T_2_1105 VDD VSS / DCAP
XFILLER_incr_T_1_2036 VDD VSS / DCAP
XFILLER_incr_T_1_2035 VDD VSS / DCAP
XFILLER_incr_T_2_1103 VDD VSS / DCAP
XFILLER_incr_T_2_1102 VDD VSS / DCAP
XFILLER_incr_T_2_1101 VDD VSS / DCAP
XFILLER_incr_T_2_1100 VDD VSS / DCAP
XFILLER_incr_T_2_1099 VDD VSS / DCAP
XFILLER_incr_T_2_1098 VDD VSS / DCAP
XFILLER_incr_T_2_1096 VDD VSS / DCAP
XFILLER_incr_T_1_2025 VDD VSS / DCAP
XFILLER_incr_T_1_2024 VDD VSS / DCAP
XFILLER_incr_T_1_2023 VDD VSS / DCAP
XFILLER_incr_T_2_1094 VDD VSS / DCAP
XFILLER_incr_T_1_2021 VDD VSS / DCAP
XFILLER_incr_T_2_1093 VDD VSS / DCAP
XFILLER_incr_T_2_1092 VDD VSS / DCAP
XFILLER_incr_T_1_2019 VDD VSS / DCAP
XFILLER_incr_T_1_2018 VDD VSS / DCAP
XFILLER_incr_T_2_1091 VDD VSS / DCAP
XFILLER_incr_T_1_2016 VDD VSS / DCAP
XFILLER_incr_T_1_2015 VDD VSS / DCAP
XFILLER_incr_T_1_2014 VDD VSS / DCAP
XFILLER_incr_T_2_1090 VDD VSS / DCAP
XFILLER_incr_T_1_2013 VDD VSS / DCAP
XFILLER_incr_T_1_2012 VDD VSS / DCAP
XFILLER_incr_T_1_2006 VDD VSS / DCAP
XFILLER_incr_T_1_2005 VDD VSS / DCAP
XFILLER_incr_T_2_1087 VDD VSS / DCAP
XFILLER_incr_T_1_2000 VDD VSS / DCAP
XFILLER_incr_T_1_1998 VDD VSS / DCAP
XFILLER_incr_T_1_1997 VDD VSS / DCAP
XFILLER_incr_T_1_1996 VDD VSS / DCAP
XFILLER_incr_T_1_1995 VDD VSS / DCAP
XFILLER_incr_T_1_1994 VDD VSS / DCAP
XFILLER_incr_T_1_1993 VDD VSS / DCAP
XFILLER_incr_T_1_1992 VDD VSS / DCAP
XFILLER_incr_T_1_1989 VDD VSS / DCAP
XFILLER_incr_T_1_1988 VDD VSS / DCAP
XFILLER_incr_T_1_1987 VDD VSS / DCAP
XFILLER_incr_T_2_1082 VDD VSS / DCAP
XFILLER_incr_T_2_1081 VDD VSS / DCAP
XFILLER_incr_T_2_1080 VDD VSS / DCAP
XFILLER_incr_T_1_1984 VDD VSS / DCAP
XFILLER_incr_T_2_1079 VDD VSS / DCAP
XFILLER_incr_T_2_1078 VDD VSS / DCAP
XFILLER_incr_T_1_1980 VDD VSS / DCAP
XFILLER_incr_T_1_1979 VDD VSS / DCAP
XFILLER_incr_T_1_1977 VDD VSS / DCAP
XFILLER_incr_T_1_1974 VDD VSS / DCAP
XFILLER_incr_T_1_1973 VDD VSS / DCAP
XFILLER_incr_T_1_1972 VDD VSS / DCAP
XFILLER_incr_T_1_1971 VDD VSS / DCAP
XFILLER_incr_T_1_1967 VDD VSS / DCAP
XFILLER_incr_T_1_1965 VDD VSS / DCAP
XFILLER_incr_T_1_1964 VDD VSS / DCAP
XFILLER_incr_T_1_1962 VDD VSS / DCAP
XFILLER_incr_T_2_1076 VDD VSS / DCAP
XFILLER_incr_T_1_1960 VDD VSS / DCAP
XFILLER_incr_T_2_1073 VDD VSS / DCAP
XFILLER_incr_T_2_1072 VDD VSS / DCAP
XFILLER_incr_T_1_1957 VDD VSS / DCAP
XFILLER_incr_T_1_1953 VDD VSS / DCAP
XFILLER_incr_T_1_1952 VDD VSS / DCAP
XFILLER_incr_T_1_1951 VDD VSS / DCAP
XFILLER_incr_T_1_1949 VDD VSS / DCAP
XFILLER_incr_T_1_1947 VDD VSS / DCAP
XFILLER_incr_T_2_1070 VDD VSS / DCAP
XFILLER_incr_T_1_1945 VDD VSS / DCAP
XFILLER_incr_T_1_1944 VDD VSS / DCAP
XFILLER_incr_T_2_1069 VDD VSS / DCAP
XFILLER_incr_T_2_1068 VDD VSS / DCAP
XFILLER_incr_T_1_1933 VDD VSS / DCAP
XFILLER_incr_T_2_1067 VDD VSS / DCAP
XFILLER_incr_T_1_1931 VDD VSS / DCAP
XFILLER_incr_T_2_1066 VDD VSS / DCAP
XFILLER_incr_T_2_1065 VDD VSS / DCAP
XFILLER_incr_T_2_1064 VDD VSS / DCAP
XFILLER_incr_T_2_1063 VDD VSS / DCAP
XFILLER_incr_T_2_1060 VDD VSS / DCAP
XFILLER_incr_T_1_1927 VDD VSS / DCAP
XFILLER_incr_T_1_1925 VDD VSS / DCAP
XFILLER_incr_T_1_1923 VDD VSS / DCAP
XFILLER_incr_T_1_1922 VDD VSS / DCAP
XFILLER_incr_T_1_1921 VDD VSS / DCAP
XFILLER_incr_T_1_1920 VDD VSS / DCAP
XFILLER_incr_T_1_1918 VDD VSS / DCAP
XFILLER_incr_T_2_1058 VDD VSS / DCAP
XFILLER_incr_T_2_1057 VDD VSS / DCAP
XFILLER_incr_T_1_1917 VDD VSS / DCAP
XFILLER_incr_T_1_1916 VDD VSS / DCAP
XFILLER_incr_T_1_1914 VDD VSS / DCAP
XFILLER_incr_T_1_1913 VDD VSS / DCAP
XFILLER_incr_T_1_1912 VDD VSS / DCAP
XFILLER_incr_T_2_1056 VDD VSS / DCAP
XFILLER_incr_T_1_1909 VDD VSS / DCAP
XFILLER_incr_T_1_1907 VDD VSS / DCAP
XFILLER_incr_T_1_1904 VDD VSS / DCAP
XFILLER_incr_T_1_1903 VDD VSS / DCAP
XFILLER_incr_T_1_1901 VDD VSS / DCAP
XFILLER_incr_T_1_1900 VDD VSS / DCAP
XFILLER_incr_T_1_1898 VDD VSS / DCAP
XFILLER_incr_T_1_1897 VDD VSS / DCAP
XFILLER_incr_T_1_1896 VDD VSS / DCAP
XFILLER_incr_T_1_1895 VDD VSS / DCAP
XFILLER_incr_T_1_1894 VDD VSS / DCAP
XFILLER_incr_T_2_1052 VDD VSS / DCAP
XFILLER_incr_T_2_1051 VDD VSS / DCAP
XFILLER_incr_T_2_1050 VDD VSS / DCAP
XFILLER_incr_T_2_1049 VDD VSS / DCAP
XFILLER_incr_T_1_1889 VDD VSS / DCAP
XFILLER_incr_T_2_1048 VDD VSS / DCAP
XFILLER_incr_T_1_1885 VDD VSS / DCAP
XFILLER_incr_T_1_1883 VDD VSS / DCAP
XFILLER_incr_T_1_1881 VDD VSS / DCAP
XFILLER_incr_T_1_1880 VDD VSS / DCAP
XFILLER_incr_T_2_1044 VDD VSS / DCAP
XFILLER_incr_T_1_1879 VDD VSS / DCAP
XFILLER_incr_T_1_1878 VDD VSS / DCAP
XFILLER_incr_T_1_1877 VDD VSS / DCAP
XFILLER_incr_T_1_1875 VDD VSS / DCAP
XFILLER_incr_T_2_1039 VDD VSS / DCAP
XFILLER_incr_T_2_1037 VDD VSS / DCAP
XFILLER_incr_T_2_1036 VDD VSS / DCAP
XFILLER_incr_T_1_1872 VDD VSS / DCAP
XFILLER_incr_T_2_1034 VDD VSS / DCAP
XFILLER_incr_T_1_1871 VDD VSS / DCAP
XFILLER_incr_T_1_1870 VDD VSS / DCAP
XFILLER_incr_T_1_1869 VDD VSS / DCAP
XFILLER_incr_T_1_1867 VDD VSS / DCAP
XFILLER_incr_T_2_1033 VDD VSS / DCAP
XFILLER_incr_T_2_1032 VDD VSS / DCAP
XFILLER_incr_T_2_1031 VDD VSS / DCAP
XFILLER_incr_T_1_1866 VDD VSS / DCAP
XFILLER_incr_T_1_1864 VDD VSS / DCAP
XFILLER_incr_T_1_1862 VDD VSS / DCAP
XFILLER_incr_T_2_1028 VDD VSS / DCAP
XFILLER_incr_T_1_1860 VDD VSS / DCAP
XFILLER_incr_T_1_1859 VDD VSS / DCAP
XFILLER_incr_T_1_1858 VDD VSS / DCAP
XFILLER_incr_T_2_1027 VDD VSS / DCAP
XFILLER_incr_T_1_1855 VDD VSS / DCAP
XFILLER_incr_T_1_1854 VDD VSS / DCAP
XFILLER_incr_T_1_1851 VDD VSS / DCAP
XFILLER_incr_T_2_1026 VDD VSS / DCAP
XFILLER_incr_T_1_1849 VDD VSS / DCAP
XFILLER_incr_T_1_1847 VDD VSS / DCAP
XFILLER_incr_T_1_1846 VDD VSS / DCAP
XFILLER_incr_T_1_1845 VDD VSS / DCAP
XFILLER_incr_T_2_1023 VDD VSS / DCAP
XFILLER_incr_T_2_1022 VDD VSS / DCAP
XFILLER_incr_T_2_1021 VDD VSS / DCAP
XFILLER_incr_T_2_1020 VDD VSS / DCAP
XFILLER_incr_T_1_1842 VDD VSS / DCAP
XFILLER_incr_T_1_1841 VDD VSS / DCAP
XFILLER_incr_T_1_1840 VDD VSS / DCAP
XFILLER_incr_T_2_1016 VDD VSS / DCAP
XFILLER_incr_T_2_1015 VDD VSS / DCAP
XFILLER_incr_T_1_1838 VDD VSS / DCAP
XFILLER_incr_T_1_1837 VDD VSS / DCAP
XFILLER_incr_T_1_1836 VDD VSS / DCAP
XFILLER_incr_T_1_1835 VDD VSS / DCAP
XFILLER_incr_T_1_1833 VDD VSS / DCAP
XFILLER_incr_T_1_1832 VDD VSS / DCAP
XFILLER_incr_T_1_1830 VDD VSS / DCAP
XFILLER_incr_T_1_1829 VDD VSS / DCAP
XFILLER_incr_T_2_1012 VDD VSS / DCAP
XFILLER_incr_T_1_1827 VDD VSS / DCAP
XFILLER_incr_T_1_1826 VDD VSS / DCAP
XFILLER_incr_T_1_1825 VDD VSS / DCAP
XFILLER_incr_T_1_1824 VDD VSS / DCAP
XFILLER_incr_T_2_1010 VDD VSS / DCAP
XFILLER_incr_T_1_1822 VDD VSS / DCAP
XFILLER_incr_T_2_1008 VDD VSS / DCAP
XFILLER_incr_T_2_1007 VDD VSS / DCAP
XFILLER_incr_T_2_1006 VDD VSS / DCAP
XFILLER_incr_T_1_1819 VDD VSS / DCAP
XFILLER_incr_T_1_1818 VDD VSS / DCAP
XFILLER_incr_T_2_1005 VDD VSS / DCAP
XFILLER_incr_T_1_1816 VDD VSS / DCAP
XFILLER_incr_T_1_1815 VDD VSS / DCAP
XFILLER_incr_T_1_1814 VDD VSS / DCAP
XFILLER_incr_T_2_1004 VDD VSS / DCAP
XFILLER_incr_T_2_1003 VDD VSS / DCAP
XFILLER_incr_T_1_1810 VDD VSS / DCAP
XFILLER_incr_T_1_1808 VDD VSS / DCAP
XFILLER_incr_T_1_1807 VDD VSS / DCAP
XFILLER_incr_T_1_1806 VDD VSS / DCAP
XFILLER_incr_T_2_1001 VDD VSS / DCAP
XFILLER_incr_T_1_1804 VDD VSS / DCAP
XFILLER_incr_T_2_999 VDD VSS / DCAP
XFILLER_incr_T_1_1803 VDD VSS / DCAP
XFILLER_incr_T_1_1802 VDD VSS / DCAP
XFILLER_incr_T_1_1800 VDD VSS / DCAP
XFILLER_incr_T_2_997 VDD VSS / DCAP
XFILLER_incr_T_2_996 VDD VSS / DCAP
XFILLER_incr_T_2_995 VDD VSS / DCAP
XFILLER_incr_T_2_994 VDD VSS / DCAP
XFILLER_incr_T_1_1797 VDD VSS / DCAP
XFILLER_incr_T_1_1795 VDD VSS / DCAP
XFILLER_incr_T_2_991 VDD VSS / DCAP
XFILLER_incr_T_2_990 VDD VSS / DCAP
XFILLER_incr_T_1_1791 VDD VSS / DCAP
XFILLER_incr_T_1_1790 VDD VSS / DCAP
XFILLER_incr_T_1_1787 VDD VSS / DCAP
XFILLER_incr_T_2_987 VDD VSS / DCAP
XFILLER_incr_T_2_986 VDD VSS / DCAP
XFILLER_incr_T_1_1785 VDD VSS / DCAP
XFILLER_incr_T_1_1784 VDD VSS / DCAP
XFILLER_incr_T_1_1783 VDD VSS / DCAP
XFILLER_incr_T_1_1779 VDD VSS / DCAP
XFILLER_incr_T_2_983 VDD VSS / DCAP
XFILLER_incr_T_2_982 VDD VSS / DCAP
XFILLER_incr_T_1_1776 VDD VSS / DCAP
XFILLER_incr_T_1_1773 VDD VSS / DCAP
XFILLER_incr_T_1_1772 VDD VSS / DCAP
XFILLER_incr_T_1_1771 VDD VSS / DCAP
XFILLER_incr_T_2_978 VDD VSS / DCAP
XFILLER_incr_T_2_977 VDD VSS / DCAP
XFILLER_incr_T_2_976 VDD VSS / DCAP
XFILLER_incr_T_2_975 VDD VSS / DCAP
XFILLER_incr_T_1_1768 VDD VSS / DCAP
XFILLER_incr_T_1_1765 VDD VSS / DCAP
XFILLER_incr_T_2_974 VDD VSS / DCAP
XFILLER_incr_T_1_1763 VDD VSS / DCAP
XFILLER_incr_T_1_1762 VDD VSS / DCAP
XFILLER_incr_T_2_973 VDD VSS / DCAP
XFILLER_incr_T_1_1761 VDD VSS / DCAP
XFILLER_incr_T_2_972 VDD VSS / DCAP
XFILLER_incr_T_2_971 VDD VSS / DCAP
XFILLER_incr_T_2_970 VDD VSS / DCAP
XFILLER_incr_T_2_969 VDD VSS / DCAP
XFILLER_incr_T_1_1758 VDD VSS / DCAP
XFILLER_incr_T_1_1757 VDD VSS / DCAP
XFILLER_incr_T_1_1756 VDD VSS / DCAP
XFILLER_incr_T_1_1754 VDD VSS / DCAP
XFILLER_incr_T_1_1753 VDD VSS / DCAP
XFILLER_incr_T_1_1751 VDD VSS / DCAP
XFILLER_incr_T_2_966 VDD VSS / DCAP
XFILLER_incr_T_2_965 VDD VSS / DCAP
XFILLER_incr_T_2_964 VDD VSS / DCAP
XFILLER_incr_T_2_963 VDD VSS / DCAP
XFILLER_incr_T_1_1748 VDD VSS / DCAP
XFILLER_incr_T_1_1747 VDD VSS / DCAP
XFILLER_incr_T_1_1746 VDD VSS / DCAP
XFILLER_incr_T_1_1745 VDD VSS / DCAP
XFILLER_incr_T_1_1744 VDD VSS / DCAP
XFILLER_incr_T_2_962 VDD VSS / DCAP
XFILLER_incr_T_2_961 VDD VSS / DCAP
XFILLER_incr_T_1_1739 VDD VSS / DCAP
XFILLER_incr_T_1_1734 VDD VSS / DCAP
XFILLER_incr_T_2_959 VDD VSS / DCAP
XFILLER_incr_T_2_958 VDD VSS / DCAP
XFILLER_incr_T_2_957 VDD VSS / DCAP
XFILLER_incr_T_2_956 VDD VSS / DCAP
XFILLER_incr_T_1_1731 VDD VSS / DCAP
XFILLER_incr_T_2_954 VDD VSS / DCAP
XFILLER_incr_T_1_1729 VDD VSS / DCAP
XFILLER_incr_T_1_1728 VDD VSS / DCAP
XFILLER_incr_T_1_1727 VDD VSS / DCAP
XFILLER_incr_T_1_1724 VDD VSS / DCAP
XFILLER_incr_T_1_1723 VDD VSS / DCAP
XFILLER_incr_T_1_1722 VDD VSS / DCAP
XFILLER_incr_T_1_1720 VDD VSS / DCAP
XFILLER_incr_T_1_1719 VDD VSS / DCAP
XFILLER_incr_T_1_1717 VDD VSS / DCAP
XFILLER_incr_T_1_1716 VDD VSS / DCAP
XFILLER_incr_T_1_1715 VDD VSS / DCAP
XFILLER_incr_T_2_951 VDD VSS / DCAP
XFILLER_incr_T_1_1713 VDD VSS / DCAP
XFILLER_incr_T_1_1712 VDD VSS / DCAP
XFILLER_incr_T_1_1711 VDD VSS / DCAP
XFILLER_incr_T_2_950 VDD VSS / DCAP
XFILLER_incr_T_1_1709 VDD VSS / DCAP
XFILLER_incr_T_2_949 VDD VSS / DCAP
XFILLER_incr_T_2_948 VDD VSS / DCAP
XFILLER_incr_T_1_1708 VDD VSS / DCAP
XFILLER_incr_T_1_1704 VDD VSS / DCAP
XFILLER_incr_T_1_1703 VDD VSS / DCAP
XFILLER_incr_T_1_1702 VDD VSS / DCAP
XFILLER_incr_T_1_1701 VDD VSS / DCAP
XFILLER_incr_T_2_946 VDD VSS / DCAP
XFILLER_incr_T_1_1699 VDD VSS / DCAP
XFILLER_incr_T_1_1696 VDD VSS / DCAP
XFILLER_incr_T_1_1695 VDD VSS / DCAP
XFILLER_incr_T_1_1694 VDD VSS / DCAP
XFILLER_incr_T_1_1693 VDD VSS / DCAP
XFILLER_incr_T_1_1692 VDD VSS / DCAP
XFILLER_incr_T_1_1691 VDD VSS / DCAP
XFILLER_incr_T_2_944 VDD VSS / DCAP
XFILLER_incr_T_1_1689 VDD VSS / DCAP
XFILLER_incr_T_1_1686 VDD VSS / DCAP
XFILLER_incr_T_1_1685 VDD VSS / DCAP
XFILLER_incr_T_1_1682 VDD VSS / DCAP
XFILLER_incr_T_1_1681 VDD VSS / DCAP
XFILLER_incr_T_2_941 VDD VSS / DCAP
XFILLER_incr_T_2_940 VDD VSS / DCAP
XFILLER_incr_T_2_939 VDD VSS / DCAP
XFILLER_incr_T_2_937 VDD VSS / DCAP
XFILLER_incr_T_1_1678 VDD VSS / DCAP
XFILLER_incr_T_1_1677 VDD VSS / DCAP
XFILLER_incr_T_2_934 VDD VSS / DCAP
XFILLER_incr_T_1_1674 VDD VSS / DCAP
XFILLER_incr_T_1_1673 VDD VSS / DCAP
XFILLER_incr_T_2_933 VDD VSS / DCAP
XFILLER_incr_T_1_1670 VDD VSS / DCAP
XFILLER_incr_T_1_1669 VDD VSS / DCAP
XFILLER_incr_T_1_1668 VDD VSS / DCAP
XFILLER_incr_T_1_1667 VDD VSS / DCAP
XFILLER_incr_T_1_1666 VDD VSS / DCAP
XFILLER_incr_T_1_1665 VDD VSS / DCAP
XFILLER_incr_T_1_1664 VDD VSS / DCAP
XFILLER_incr_T_1_1663 VDD VSS / DCAP
XFILLER_incr_T_1_1662 VDD VSS / DCAP
XFILLER_incr_T_2_929 VDD VSS / DCAP
XFILLER_incr_T_1_1661 VDD VSS / DCAP
XFILLER_incr_T_1_1660 VDD VSS / DCAP
XFILLER_incr_T_1_1658 VDD VSS / DCAP
XFILLER_incr_T_1_1657 VDD VSS / DCAP
XFILLER_incr_T_2_928 VDD VSS / DCAP
XFILLER_incr_T_1_1655 VDD VSS / DCAP
XFILLER_incr_T_1_1654 VDD VSS / DCAP
XFILLER_incr_T_2_925 VDD VSS / DCAP
XFILLER_incr_T_2_924 VDD VSS / DCAP
XFILLER_incr_T_1_1652 VDD VSS / DCAP
XFILLER_incr_T_1_1650 VDD VSS / DCAP
XFILLER_incr_T_1_1649 VDD VSS / DCAP
XFILLER_incr_T_1_1645 VDD VSS / DCAP
XFILLER_incr_T_1_1644 VDD VSS / DCAP
XFILLER_incr_T_1_1643 VDD VSS / DCAP
XFILLER_incr_T_1_1642 VDD VSS / DCAP
XFILLER_incr_T_2_921 VDD VSS / DCAP
XFILLER_incr_T_1_1639 VDD VSS / DCAP
XFILLER_incr_T_1_1638 VDD VSS / DCAP
XFILLER_incr_T_2_920 VDD VSS / DCAP
XFILLER_incr_T_1_1636 VDD VSS / DCAP
XFILLER_incr_T_1_1635 VDD VSS / DCAP
XFILLER_incr_T_1_1634 VDD VSS / DCAP
XFILLER_incr_T_1_1633 VDD VSS / DCAP
XFILLER_incr_T_2_918 VDD VSS / DCAP
XFILLER_incr_T_1_1629 VDD VSS / DCAP
XFILLER_incr_T_1_1628 VDD VSS / DCAP
XFILLER_incr_T_1_1627 VDD VSS / DCAP
XFILLER_incr_T_1_1626 VDD VSS / DCAP
XFILLER_incr_T_2_916 VDD VSS / DCAP
XFILLER_incr_T_2_915 VDD VSS / DCAP
XFILLER_incr_T_2_912 VDD VSS / DCAP
XFILLER_incr_T_1_1622 VDD VSS / DCAP
XFILLER_incr_T_1_1619 VDD VSS / DCAP
XFILLER_incr_T_1_1617 VDD VSS / DCAP
XFILLER_incr_T_1_1616 VDD VSS / DCAP
XFILLER_incr_T_1_1615 VDD VSS / DCAP
XFILLER_incr_T_1_1614 VDD VSS / DCAP
XFILLER_incr_T_1_1613 VDD VSS / DCAP
XFILLER_incr_T_1_1610 VDD VSS / DCAP
XFILLER_incr_T_1_1607 VDD VSS / DCAP
XFILLER_incr_T_1_1606 VDD VSS / DCAP
XFILLER_incr_T_2_906 VDD VSS / DCAP
XFILLER_incr_T_2_905 VDD VSS / DCAP
XFILLER_incr_T_1_1605 VDD VSS / DCAP
XFILLER_incr_T_1_1603 VDD VSS / DCAP
XFILLER_incr_T_2_902 VDD VSS / DCAP
XFILLER_incr_T_2_901 VDD VSS / DCAP
XFILLER_incr_T_2_898 VDD VSS / DCAP
XFILLER_incr_T_1_1596 VDD VSS / DCAP
XFILLER_incr_T_1_1595 VDD VSS / DCAP
XFILLER_incr_T_2_897 VDD VSS / DCAP
XFILLER_incr_T_1_1592 VDD VSS / DCAP
XFILLER_incr_T_1_1591 VDD VSS / DCAP
XFILLER_incr_T_1_1590 VDD VSS / DCAP
XFILLER_incr_T_2_896 VDD VSS / DCAP
XFILLER_incr_T_1_1588 VDD VSS / DCAP
XFILLER_incr_T_1_1586 VDD VSS / DCAP
XFILLER_incr_T_1_1584 VDD VSS / DCAP
XFILLER_incr_T_1_1583 VDD VSS / DCAP
XFILLER_incr_T_2_895 VDD VSS / DCAP
XFILLER_incr_T_1_1582 VDD VSS / DCAP
XFILLER_incr_T_2_894 VDD VSS / DCAP
XFILLER_incr_T_2_893 VDD VSS / DCAP
XFILLER_incr_T_1_1580 VDD VSS / DCAP
XFILLER_incr_T_1_1579 VDD VSS / DCAP
XFILLER_incr_T_2_892 VDD VSS / DCAP
XFILLER_incr_T_2_891 VDD VSS / DCAP
XFILLER_incr_T_1_1578 VDD VSS / DCAP
XFILLER_incr_T_2_890 VDD VSS / DCAP
XFILLER_incr_T_1_1577 VDD VSS / DCAP
XFILLER_incr_T_2_888 VDD VSS / DCAP
XFILLER_incr_T_1_1576 VDD VSS / DCAP
XFILLER_incr_T_1_1575 VDD VSS / DCAP
XFILLER_incr_T_1_1574 VDD VSS / DCAP
XFILLER_incr_T_1_1573 VDD VSS / DCAP
XFILLER_incr_T_1_1567 VDD VSS / DCAP
XFILLER_incr_T_1_1566 VDD VSS / DCAP
XFILLER_incr_T_2_885 VDD VSS / DCAP
XFILLER_incr_T_2_884 VDD VSS / DCAP
XFILLER_incr_T_2_883 VDD VSS / DCAP
XFILLER_incr_T_2_881 VDD VSS / DCAP
XFILLER_incr_T_2_880 VDD VSS / DCAP
XFILLER_incr_T_2_878 VDD VSS / DCAP
XFILLER_incr_T_2_877 VDD VSS / DCAP
XFILLER_incr_T_1_1564 VDD VSS / DCAP
XFILLER_incr_T_1_1563 VDD VSS / DCAP
XFILLER_incr_T_1_1562 VDD VSS / DCAP
XFILLER_incr_T_2_875 VDD VSS / DCAP
XFILLER_incr_T_2_874 VDD VSS / DCAP
XFILLER_incr_T_2_873 VDD VSS / DCAP
XFILLER_incr_T_1_1560 VDD VSS / DCAP
XFILLER_incr_T_1_1559 VDD VSS / DCAP
XFILLER_incr_T_2_871 VDD VSS / DCAP
XFILLER_incr_T_1_1558 VDD VSS / DCAP
XFILLER_incr_T_2_870 VDD VSS / DCAP
XFILLER_incr_T_2_869 VDD VSS / DCAP
XFILLER_incr_T_2_868 VDD VSS / DCAP
XFILLER_incr_T_2_867 VDD VSS / DCAP
XFILLER_incr_T_2_866 VDD VSS / DCAP
XFILLER_incr_T_2_865 VDD VSS / DCAP
XFILLER_incr_T_1_1557 VDD VSS / DCAP
XFILLER_incr_T_1_1556 VDD VSS / DCAP
XFILLER_incr_T_1_1555 VDD VSS / DCAP
XFILLER_incr_T_1_1554 VDD VSS / DCAP
XFILLER_incr_T_2_864 VDD VSS / DCAP
XFILLER_incr_T_1_1553 VDD VSS / DCAP
XFILLER_incr_T_1_1552 VDD VSS / DCAP
XFILLER_incr_T_1_1551 VDD VSS / DCAP
XFILLER_incr_T_1_1549 VDD VSS / DCAP
XFILLER_incr_T_1_1548 VDD VSS / DCAP
XFILLER_incr_T_1_1547 VDD VSS / DCAP
XFILLER_incr_T_2_862 VDD VSS / DCAP
XFILLER_incr_T_2_861 VDD VSS / DCAP
XFILLER_incr_T_2_860 VDD VSS / DCAP
XFILLER_incr_T_1_1545 VDD VSS / DCAP
XFILLER_incr_T_2_859 VDD VSS / DCAP
XFILLER_incr_T_1_1544 VDD VSS / DCAP
XFILLER_incr_T_1_1543 VDD VSS / DCAP
XFILLER_incr_T_1_1542 VDD VSS / DCAP
XFILLER_incr_T_1_1540 VDD VSS / DCAP
XFILLER_incr_T_2_858 VDD VSS / DCAP
XFILLER_incr_T_2_857 VDD VSS / DCAP
XFILLER_incr_T_1_1536 VDD VSS / DCAP
XFILLER_incr_T_1_1534 VDD VSS / DCAP
XFILLER_incr_T_2_856 VDD VSS / DCAP
XFILLER_incr_T_1_1533 VDD VSS / DCAP
XFILLER_incr_T_1_1530 VDD VSS / DCAP
XFILLER_incr_T_1_1529 VDD VSS / DCAP
XFILLER_incr_T_1_1528 VDD VSS / DCAP
XFILLER_incr_T_1_1525 VDD VSS / DCAP
XFILLER_incr_T_2_854 VDD VSS / DCAP
XFILLER_incr_T_2_853 VDD VSS / DCAP
XFILLER_incr_T_1_1520 VDD VSS / DCAP
XFILLER_incr_T_1_1519 VDD VSS / DCAP
XFILLER_incr_T_1_1518 VDD VSS / DCAP
XFILLER_incr_T_1_1517 VDD VSS / DCAP
XFILLER_incr_T_1_1516 VDD VSS / DCAP
XFILLER_incr_T_2_850 VDD VSS / DCAP
XFILLER_incr_T_2_849 VDD VSS / DCAP
XFILLER_incr_T_2_848 VDD VSS / DCAP
XFILLER_incr_T_2_847 VDD VSS / DCAP
XFILLER_incr_T_1_1514 VDD VSS / DCAP
XFILLER_incr_T_1_1513 VDD VSS / DCAP
XFILLER_incr_T_1_1512 VDD VSS / DCAP
XFILLER_incr_T_2_844 VDD VSS / DCAP
XFILLER_incr_T_1_1511 VDD VSS / DCAP
XFILLER_incr_T_1_1510 VDD VSS / DCAP
XFILLER_incr_T_1_1509 VDD VSS / DCAP
XFILLER_incr_T_2_843 VDD VSS / DCAP
XFILLER_incr_T_1_1505 VDD VSS / DCAP
XFILLER_incr_T_1_1504 VDD VSS / DCAP
XFILLER_incr_T_1_1502 VDD VSS / DCAP
XFILLER_incr_T_1_1501 VDD VSS / DCAP
XFILLER_incr_T_2_841 VDD VSS / DCAP
XFILLER_incr_T_1_1498 VDD VSS / DCAP
XFILLER_incr_T_1_1497 VDD VSS / DCAP
XFILLER_incr_T_1_1496 VDD VSS / DCAP
XFILLER_incr_T_1_1493 VDD VSS / DCAP
XFILLER_incr_T_2_838 VDD VSS / DCAP
XFILLER_incr_T_2_836 VDD VSS / DCAP
XFILLER_incr_T_1_1491 VDD VSS / DCAP
XFILLER_incr_T_1_1490 VDD VSS / DCAP
XFILLER_incr_T_1_1489 VDD VSS / DCAP
XFILLER_incr_T_1_1488 VDD VSS / DCAP
XFILLER_incr_T_1_1487 VDD VSS / DCAP
XFILLER_incr_T_1_1486 VDD VSS / DCAP
XFILLER_incr_T_1_1484 VDD VSS / DCAP
XFILLER_incr_T_1_1483 VDD VSS / DCAP
XFILLER_incr_T_1_1482 VDD VSS / DCAP
XFILLER_incr_T_1_1481 VDD VSS / DCAP
XFILLER_incr_T_1_1480 VDD VSS / DCAP
XFILLER_incr_T_1_1478 VDD VSS / DCAP
XFILLER_incr_T_1_1477 VDD VSS / DCAP
XFILLER_incr_T_1_1474 VDD VSS / DCAP
XFILLER_incr_T_1_1473 VDD VSS / DCAP
XFILLER_incr_T_2_833 VDD VSS / DCAP
XFILLER_incr_T_1_1472 VDD VSS / DCAP
XFILLER_incr_T_1_1470 VDD VSS / DCAP
XFILLER_incr_T_1_1469 VDD VSS / DCAP
XFILLER_incr_T_2_832 VDD VSS / DCAP
XFILLER_incr_T_2_831 VDD VSS / DCAP
XFILLER_incr_T_1_1467 VDD VSS / DCAP
XFILLER_incr_T_1_1466 VDD VSS / DCAP
XFILLER_incr_T_1_1465 VDD VSS / DCAP
XFILLER_incr_T_1_1463 VDD VSS / DCAP
XFILLER_incr_T_2_827 VDD VSS / DCAP
XFILLER_incr_T_1_1462 VDD VSS / DCAP
XFILLER_incr_T_1_1461 VDD VSS / DCAP
XFILLER_incr_T_1_1459 VDD VSS / DCAP
XFILLER_incr_T_1_1457 VDD VSS / DCAP
XFILLER_incr_T_1_1456 VDD VSS / DCAP
XFILLER_incr_T_1_1455 VDD VSS / DCAP
XFILLER_incr_T_1_1454 VDD VSS / DCAP
XFILLER_incr_T_1_1450 VDD VSS / DCAP
XFILLER_incr_T_1_1449 VDD VSS / DCAP
XFILLER_incr_T_1_1447 VDD VSS / DCAP
XFILLER_incr_T_1_1445 VDD VSS / DCAP
XFILLER_incr_T_1_1443 VDD VSS / DCAP
XFILLER_incr_T_1_1442 VDD VSS / DCAP
XFILLER_incr_T_1_1441 VDD VSS / DCAP
XFILLER_incr_T_1_1440 VDD VSS / DCAP
XFILLER_incr_T_2_823 VDD VSS / DCAP
XFILLER_incr_T_2_822 VDD VSS / DCAP
XFILLER_incr_T_2_821 VDD VSS / DCAP
XFILLER_incr_T_1_1436 VDD VSS / DCAP
XFILLER_incr_T_1_1435 VDD VSS / DCAP
XFILLER_incr_T_1_1434 VDD VSS / DCAP
XFILLER_incr_T_2_819 VDD VSS / DCAP
XFILLER_incr_T_1_1431 VDD VSS / DCAP
XFILLER_incr_T_2_817 VDD VSS / DCAP
XFILLER_incr_T_2_816 VDD VSS / DCAP
XFILLER_incr_T_1_1430 VDD VSS / DCAP
XFILLER_incr_T_1_1428 VDD VSS / DCAP
XFILLER_incr_T_1_1427 VDD VSS / DCAP
XFILLER_incr_T_2_812 VDD VSS / DCAP
XFILLER_incr_T_1_1423 VDD VSS / DCAP
XFILLER_incr_T_1_1422 VDD VSS / DCAP
XFILLER_incr_T_1_1421 VDD VSS / DCAP
XFILLER_incr_T_1_1420 VDD VSS / DCAP
XFILLER_incr_T_2_808 VDD VSS / DCAP
XFILLER_incr_T_2_807 VDD VSS / DCAP
XFILLER_incr_T_2_806 VDD VSS / DCAP
XFILLER_incr_T_1_1419 VDD VSS / DCAP
XFILLER_incr_T_1_1418 VDD VSS / DCAP
XFILLER_incr_T_1_1417 VDD VSS / DCAP
XFILLER_incr_T_1_1415 VDD VSS / DCAP
XFILLER_incr_T_1_1413 VDD VSS / DCAP
XFILLER_incr_T_1_1409 VDD VSS / DCAP
XFILLER_incr_T_2_803 VDD VSS / DCAP
XFILLER_incr_T_2_802 VDD VSS / DCAP
XFILLER_incr_T_2_801 VDD VSS / DCAP
XFILLER_incr_T_1_1408 VDD VSS / DCAP
XFILLER_incr_T_1_1407 VDD VSS / DCAP
XFILLER_incr_T_1_1406 VDD VSS / DCAP
XFILLER_incr_T_1_1405 VDD VSS / DCAP
XFILLER_incr_T_1_1404 VDD VSS / DCAP
XFILLER_incr_T_1_1403 VDD VSS / DCAP
XFILLER_incr_T_1_1402 VDD VSS / DCAP
XFILLER_incr_T_1_1401 VDD VSS / DCAP
XFILLER_incr_T_1_1400 VDD VSS / DCAP
XFILLER_incr_T_1_1399 VDD VSS / DCAP
XFILLER_incr_T_1_1398 VDD VSS / DCAP
XFILLER_incr_T_1_1397 VDD VSS / DCAP
XFILLER_incr_T_1_1394 VDD VSS / DCAP
XFILLER_incr_T_1_1393 VDD VSS / DCAP
XFILLER_incr_T_1_1392 VDD VSS / DCAP
XFILLER_incr_T_2_797 VDD VSS / DCAP
XFILLER_incr_T_2_796 VDD VSS / DCAP
XFILLER_incr_T_1_1389 VDD VSS / DCAP
XFILLER_incr_T_2_795 VDD VSS / DCAP
XFILLER_incr_T_1_1386 VDD VSS / DCAP
XFILLER_incr_T_1_1385 VDD VSS / DCAP
XFILLER_incr_T_1_1382 VDD VSS / DCAP
XFILLER_incr_T_1_1381 VDD VSS / DCAP
XFILLER_incr_T_2_791 VDD VSS / DCAP
XFILLER_incr_T_2_790 VDD VSS / DCAP
XFILLER_incr_T_2_789 VDD VSS / DCAP
XFILLER_incr_T_1_1380 VDD VSS / DCAP
XFILLER_incr_T_1_1379 VDD VSS / DCAP
XFILLER_incr_T_2_785 VDD VSS / DCAP
XFILLER_incr_T_1_1377 VDD VSS / DCAP
XFILLER_incr_T_1_1375 VDD VSS / DCAP
XFILLER_incr_T_1_1374 VDD VSS / DCAP
XFILLER_incr_T_1_1373 VDD VSS / DCAP
XFILLER_incr_T_2_784 VDD VSS / DCAP
XFILLER_incr_T_1_1370 VDD VSS / DCAP
XFILLER_incr_T_1_1368 VDD VSS / DCAP
XFILLER_incr_T_1_1367 VDD VSS / DCAP
XFILLER_incr_T_1_1366 VDD VSS / DCAP
XFILLER_incr_T_2_783 VDD VSS / DCAP
XFILLER_incr_T_2_782 VDD VSS / DCAP
XFILLER_incr_T_1_1365 VDD VSS / DCAP
XFILLER_incr_T_1_1364 VDD VSS / DCAP
XFILLER_incr_T_1_1362 VDD VSS / DCAP
XFILLER_incr_T_1_1360 VDD VSS / DCAP
XFILLER_incr_T_2_781 VDD VSS / DCAP
XFILLER_incr_T_1_1358 VDD VSS / DCAP
XFILLER_incr_T_1_1357 VDD VSS / DCAP
XFILLER_incr_T_2_778 VDD VSS / DCAP
XFILLER_incr_T_2_777 VDD VSS / DCAP
XFILLER_incr_T_2_776 VDD VSS / DCAP
XFILLER_incr_T_1_1353 VDD VSS / DCAP
XFILLER_incr_T_1_1352 VDD VSS / DCAP
XFILLER_incr_T_1_1351 VDD VSS / DCAP
XFILLER_incr_T_1_1348 VDD VSS / DCAP
XFILLER_incr_T_1_1347 VDD VSS / DCAP
XFILLER_incr_T_1_1346 VDD VSS / DCAP
XFILLER_incr_T_1_1345 VDD VSS / DCAP
XFILLER_incr_T_1_1342 VDD VSS / DCAP
XFILLER_incr_T_1_1339 VDD VSS / DCAP
XFILLER_incr_T_1_1338 VDD VSS / DCAP
XFILLER_incr_T_1_1336 VDD VSS / DCAP
XFILLER_incr_T_1_1335 VDD VSS / DCAP
XFILLER_incr_T_1_1334 VDD VSS / DCAP
XFILLER_incr_T_2_771 VDD VSS / DCAP
XFILLER_incr_T_1_1333 VDD VSS / DCAP
XFILLER_incr_T_1_1332 VDD VSS / DCAP
XFILLER_incr_T_1_1328 VDD VSS / DCAP
XFILLER_incr_T_1_1327 VDD VSS / DCAP
XFILLER_incr_T_2_770 VDD VSS / DCAP
XFILLER_incr_T_1_1326 VDD VSS / DCAP
XFILLER_incr_T_1_1325 VDD VSS / DCAP
XFILLER_incr_T_2_767 VDD VSS / DCAP
XFILLER_incr_T_2_766 VDD VSS / DCAP
XFILLER_incr_T_1_1322 VDD VSS / DCAP
XFILLER_incr_T_1_1321 VDD VSS / DCAP
XFILLER_incr_T_2_761 VDD VSS / DCAP
XFILLER_incr_T_2_760 VDD VSS / DCAP
XFILLER_incr_T_1_1320 VDD VSS / DCAP
XFILLER_incr_T_1_1319 VDD VSS / DCAP
XFILLER_incr_T_1_1318 VDD VSS / DCAP
XFILLER_incr_T_1_1317 VDD VSS / DCAP
XFILLER_incr_T_1_1316 VDD VSS / DCAP
XFILLER_incr_T_1_1315 VDD VSS / DCAP
XFILLER_incr_T_1_1314 VDD VSS / DCAP
XFILLER_incr_T_2_757 VDD VSS / DCAP
XFILLER_incr_T_1_1312 VDD VSS / DCAP
XFILLER_incr_T_1_1311 VDD VSS / DCAP
XFILLER_incr_T_1_1310 VDD VSS / DCAP
XFILLER_incr_T_1_1309 VDD VSS / DCAP
XFILLER_incr_T_1_1308 VDD VSS / DCAP
XFILLER_incr_T_1_1306 VDD VSS / DCAP
XFILLER_incr_T_1_1305 VDD VSS / DCAP
XFILLER_incr_T_1_1303 VDD VSS / DCAP
XFILLER_incr_T_2_754 VDD VSS / DCAP
XFILLER_incr_T_1_1300 VDD VSS / DCAP
XFILLER_incr_T_1_1299 VDD VSS / DCAP
XFILLER_incr_T_1_1298 VDD VSS / DCAP
XFILLER_incr_T_2_753 VDD VSS / DCAP
XFILLER_incr_T_2_752 VDD VSS / DCAP
XFILLER_incr_T_1_1295 VDD VSS / DCAP
XFILLER_incr_T_1_1294 VDD VSS / DCAP
XFILLER_incr_T_1_1293 VDD VSS / DCAP
XFILLER_incr_T_2_750 VDD VSS / DCAP
XFILLER_incr_T_2_749 VDD VSS / DCAP
XFILLER_incr_T_2_748 VDD VSS / DCAP
XFILLER_incr_T_1_1291 VDD VSS / DCAP
XFILLER_incr_T_1_1290 VDD VSS / DCAP
XFILLER_incr_T_2_746 VDD VSS / DCAP
XFILLER_incr_T_2_745 VDD VSS / DCAP
XFILLER_incr_T_2_744 VDD VSS / DCAP
XFILLER_incr_T_2_743 VDD VSS / DCAP
XFILLER_incr_T_1_1288 VDD VSS / DCAP
XFILLER_incr_T_1_1287 VDD VSS / DCAP
XFILLER_incr_T_2_741 VDD VSS / DCAP
XFILLER_incr_T_1_1282 VDD VSS / DCAP
XFILLER_incr_T_1_1281 VDD VSS / DCAP
XFILLER_incr_T_2_738 VDD VSS / DCAP
XFILLER_incr_T_2_737 VDD VSS / DCAP
XFILLER_incr_T_2_736 VDD VSS / DCAP
XFILLER_incr_T_1_1276 VDD VSS / DCAP
XFILLER_incr_T_2_735 VDD VSS / DCAP
XFILLER_incr_T_2_734 VDD VSS / DCAP
XFILLER_incr_T_2_733 VDD VSS / DCAP
XFILLER_incr_T_1_1272 VDD VSS / DCAP
XFILLER_incr_T_1_1271 VDD VSS / DCAP
XFILLER_incr_T_1_1270 VDD VSS / DCAP
XFILLER_incr_T_1_1269 VDD VSS / DCAP
XFILLER_incr_T_1_1267 VDD VSS / DCAP
XFILLER_incr_T_1_1266 VDD VSS / DCAP
XFILLER_incr_T_1_1265 VDD VSS / DCAP
XFILLER_incr_T_1_1263 VDD VSS / DCAP
XFILLER_incr_T_2_731 VDD VSS / DCAP
XFILLER_incr_T_1_1259 VDD VSS / DCAP
XFILLER_incr_T_1_1258 VDD VSS / DCAP
XFILLER_incr_T_1_1257 VDD VSS / DCAP
XFILLER_incr_T_1_1256 VDD VSS / DCAP
XFILLER_incr_T_2_729 VDD VSS / DCAP
XFILLER_incr_T_2_728 VDD VSS / DCAP
XFILLER_incr_T_2_727 VDD VSS / DCAP
XFILLER_incr_T_2_722 VDD VSS / DCAP
XFILLER_incr_T_1_1255 VDD VSS / DCAP
XFILLER_incr_T_1_1254 VDD VSS / DCAP
XFILLER_incr_T_1_1253 VDD VSS / DCAP
XFILLER_incr_T_2_720 VDD VSS / DCAP
XFILLER_incr_T_1_1251 VDD VSS / DCAP
XFILLER_incr_T_1_1250 VDD VSS / DCAP
XFILLER_incr_T_2_719 VDD VSS / DCAP
XFILLER_incr_T_1_1249 VDD VSS / DCAP
XFILLER_incr_T_2_718 VDD VSS / DCAP
XFILLER_incr_T_1_1248 VDD VSS / DCAP
XFILLER_incr_T_1_1247 VDD VSS / DCAP
XFILLER_incr_T_1_1246 VDD VSS / DCAP
XFILLER_incr_T_1_1244 VDD VSS / DCAP
XFILLER_incr_T_2_716 VDD VSS / DCAP
XFILLER_incr_T_2_715 VDD VSS / DCAP
XFILLER_incr_T_1_1242 VDD VSS / DCAP
XFILLER_incr_T_1_1241 VDD VSS / DCAP
XFILLER_incr_T_1_1240 VDD VSS / DCAP
XFILLER_incr_T_1_1239 VDD VSS / DCAP
XFILLER_incr_T_2_712 VDD VSS / DCAP
XFILLER_incr_T_2_711 VDD VSS / DCAP
XFILLER_incr_T_1_1236 VDD VSS / DCAP
XFILLER_incr_T_2_709 VDD VSS / DCAP
XFILLER_incr_T_2_708 VDD VSS / DCAP
XFILLER_incr_T_1_1234 VDD VSS / DCAP
XFILLER_incr_T_1_1230 VDD VSS / DCAP
XFILLER_incr_T_2_706 VDD VSS / DCAP
XFILLER_incr_T_2_705 VDD VSS / DCAP
XFILLER_incr_T_1_1228 VDD VSS / DCAP
XFILLER_incr_T_1_1226 VDD VSS / DCAP
XFILLER_incr_T_1_1225 VDD VSS / DCAP
XFILLER_incr_T_2_702 VDD VSS / DCAP
XFILLER_incr_T_1_1222 VDD VSS / DCAP
XFILLER_incr_T_2_701 VDD VSS / DCAP
XFILLER_incr_T_1_1221 VDD VSS / DCAP
XFILLER_incr_T_1_1220 VDD VSS / DCAP
XFILLER_incr_T_1_1219 VDD VSS / DCAP
XFILLER_incr_T_1_1216 VDD VSS / DCAP
XFILLER_incr_T_1_1215 VDD VSS / DCAP
XFILLER_incr_T_1_1213 VDD VSS / DCAP
XFILLER_incr_T_1_1212 VDD VSS / DCAP
XFILLER_incr_T_1_1208 VDD VSS / DCAP
XFILLER_incr_T_1_1206 VDD VSS / DCAP
XFILLER_incr_T_1_1205 VDD VSS / DCAP
XFILLER_incr_T_1_1204 VDD VSS / DCAP
XFILLER_incr_T_1_1203 VDD VSS / DCAP
XFILLER_incr_T_2_699 VDD VSS / DCAP
XFILLER_incr_T_2_698 VDD VSS / DCAP
XFILLER_incr_T_2_697 VDD VSS / DCAP
XFILLER_incr_T_1_1201 VDD VSS / DCAP
XFILLER_incr_T_1_1199 VDD VSS / DCAP
XFILLER_incr_T_2_694 VDD VSS / DCAP
XFILLER_incr_T_1_1194 VDD VSS / DCAP
XFILLER_incr_T_1_1193 VDD VSS / DCAP
XFILLER_incr_T_2_692 VDD VSS / DCAP
XFILLER_incr_T_1_1192 VDD VSS / DCAP
XFILLER_incr_T_1_1191 VDD VSS / DCAP
XFILLER_incr_T_1_1189 VDD VSS / DCAP
XFILLER_incr_T_1_1188 VDD VSS / DCAP
XFILLER_incr_T_1_1187 VDD VSS / DCAP
XFILLER_incr_T_1_1186 VDD VSS / DCAP
XFILLER_incr_T_1_1184 VDD VSS / DCAP
XFILLER_incr_T_1_1183 VDD VSS / DCAP
XFILLER_incr_T_2_687 VDD VSS / DCAP
XFILLER_incr_T_2_686 VDD VSS / DCAP
XFILLER_incr_T_1_1182 VDD VSS / DCAP
XFILLER_incr_T_1_1181 VDD VSS / DCAP
XFILLER_incr_T_2_685 VDD VSS / DCAP
XFILLER_incr_T_2_684 VDD VSS / DCAP
XFILLER_incr_T_2_683 VDD VSS / DCAP
XFILLER_incr_T_1_1180 VDD VSS / DCAP
XFILLER_incr_T_2_682 VDD VSS / DCAP
XFILLER_incr_T_1_1178 VDD VSS / DCAP
XFILLER_incr_T_1_1177 VDD VSS / DCAP
XFILLER_incr_T_1_1176 VDD VSS / DCAP
XFILLER_incr_T_1_1174 VDD VSS / DCAP
XFILLER_incr_T_2_680 VDD VSS / DCAP
XFILLER_incr_T_2_678 VDD VSS / DCAP
XFILLER_incr_T_1_1172 VDD VSS / DCAP
XFILLER_incr_T_2_677 VDD VSS / DCAP
XFILLER_incr_T_1_1171 VDD VSS / DCAP
XFILLER_incr_T_1_1169 VDD VSS / DCAP
XFILLER_incr_T_2_675 VDD VSS / DCAP
XFILLER_incr_T_2_674 VDD VSS / DCAP
XFILLER_incr_T_2_673 VDD VSS / DCAP
XFILLER_incr_T_2_670 VDD VSS / DCAP
XFILLER_incr_T_1_1166 VDD VSS / DCAP
XFILLER_incr_T_1_1164 VDD VSS / DCAP
XFILLER_incr_T_1_1163 VDD VSS / DCAP
XFILLER_incr_T_1_1162 VDD VSS / DCAP
XFILLER_incr_T_1_1161 VDD VSS / DCAP
XFILLER_incr_T_2_667 VDD VSS / DCAP
XFILLER_incr_T_1_1157 VDD VSS / DCAP
XFILLER_incr_T_2_666 VDD VSS / DCAP
XFILLER_incr_T_2_665 VDD VSS / DCAP
XFILLER_incr_T_1_1156 VDD VSS / DCAP
XFILLER_incr_T_2_664 VDD VSS / DCAP
XFILLER_incr_T_2_663 VDD VSS / DCAP
XFILLER_incr_T_2_662 VDD VSS / DCAP
XFILLER_incr_T_2_661 VDD VSS / DCAP
XFILLER_incr_T_2_660 VDD VSS / DCAP
XFILLER_incr_T_2_659 VDD VSS / DCAP
XFILLER_incr_T_2_657 VDD VSS / DCAP
XFILLER_incr_T_2_652 VDD VSS / DCAP
XFILLER_incr_T_2_650 VDD VSS / DCAP
XFILLER_incr_T_1_1154 VDD VSS / DCAP
XFILLER_incr_T_2_649 VDD VSS / DCAP
XFILLER_incr_T_2_647 VDD VSS / DCAP
XFILLER_incr_T_2_646 VDD VSS / DCAP
XFILLER_incr_T_2_645 VDD VSS / DCAP
XFILLER_incr_T_1_1153 VDD VSS / DCAP
XFILLER_incr_T_2_644 VDD VSS / DCAP
XFILLER_incr_T_2_643 VDD VSS / DCAP
XFILLER_incr_T_2_642 VDD VSS / DCAP
XFILLER_incr_T_2_641 VDD VSS / DCAP
XFILLER_incr_T_1_1152 VDD VSS / DCAP
XFILLER_incr_T_2_640 VDD VSS / DCAP
XFILLER_incr_T_2_638 VDD VSS / DCAP
XFILLER_incr_T_2_635 VDD VSS / DCAP
XFILLER_incr_T_2_633 VDD VSS / DCAP
XFILLER_incr_T_2_632 VDD VSS / DCAP
XFILLER_incr_T_2_630 VDD VSS / DCAP
XFILLER_incr_T_2_629 VDD VSS / DCAP
XFILLER_incr_T_2_627 VDD VSS / DCAP
XFILLER_incr_T_2_624 VDD VSS / DCAP
XFILLER_incr_T_2_621 VDD VSS / DCAP
XFILLER_incr_T_2_620 VDD VSS / DCAP
XFILLER_incr_T_2_619 VDD VSS / DCAP
XFILLER_incr_T_1_1149 VDD VSS / DCAP
XFILLER_incr_T_1_1147 VDD VSS / DCAP
XFILLER_incr_T_1_1146 VDD VSS / DCAP
XFILLER_incr_T_1_1145 VDD VSS / DCAP
XFILLER_incr_T_1_1144 VDD VSS / DCAP
XFILLER_incr_T_1_1143 VDD VSS / DCAP
XFILLER_incr_T_1_1142 VDD VSS / DCAP
XFILLER_incr_T_1_1141 VDD VSS / DCAP
XFILLER_incr_T_1_1139 VDD VSS / DCAP
XFILLER_incr_T_1_1138 VDD VSS / DCAP
XFILLER_incr_T_1_1137 VDD VSS / DCAP
XFILLER_incr_T_1_1135 VDD VSS / DCAP
XFILLER_incr_T_1_1133 VDD VSS / DCAP
XFILLER_incr_T_1_1132 VDD VSS / DCAP
XFILLER_incr_T_1_1131 VDD VSS / DCAP
XFILLER_incr_T_1_1128 VDD VSS / DCAP
XFILLER_incr_T_2_613 VDD VSS / DCAP
XFILLER_incr_T_2_612 VDD VSS / DCAP
XFILLER_incr_T_2_610 VDD VSS / DCAP
XFILLER_incr_T_2_608 VDD VSS / DCAP
XFILLER_incr_T_2_606 VDD VSS / DCAP
XFILLER_incr_T_2_605 VDD VSS / DCAP
XFILLER_incr_T_1_1126 VDD VSS / DCAP
XFILLER_incr_T_2_602 VDD VSS / DCAP
XFILLER_incr_T_2_600 VDD VSS / DCAP
XFILLER_incr_T_2_599 VDD VSS / DCAP
XFILLER_incr_T_2_598 VDD VSS / DCAP
XFILLER_incr_T_2_597 VDD VSS / DCAP
XFILLER_incr_T_1_1124 VDD VSS / DCAP
XFILLER_incr_T_1_1123 VDD VSS / DCAP
XFILLER_incr_T_1_1122 VDD VSS / DCAP
XFILLER_incr_T_1_1121 VDD VSS / DCAP
XFILLER_incr_T_1_1120 VDD VSS / DCAP
XFILLER_incr_T_1_1119 VDD VSS / DCAP
XFILLER_incr_T_1_1118 VDD VSS / DCAP
XFILLER_incr_T_2_595 VDD VSS / DCAP
XFILLER_incr_T_2_594 VDD VSS / DCAP
XFILLER_incr_T_2_593 VDD VSS / DCAP
XFILLER_incr_T_2_592 VDD VSS / DCAP
XFILLER_incr_T_2_589 VDD VSS / DCAP
XFILLER_incr_T_2_588 VDD VSS / DCAP
XFILLER_incr_T_2_587 VDD VSS / DCAP
XFILLER_incr_T_1_1117 VDD VSS / DCAP
XFILLER_incr_T_1_1116 VDD VSS / DCAP
XFILLER_incr_T_2_586 VDD VSS / DCAP
XFILLER_incr_T_1_1114 VDD VSS / DCAP
XFILLER_incr_T_2_584 VDD VSS / DCAP
XFILLER_incr_T_2_583 VDD VSS / DCAP
XFILLER_incr_T_1_1113 VDD VSS / DCAP
XFILLER_incr_T_1_1112 VDD VSS / DCAP
XFILLER_incr_T_1_1111 VDD VSS / DCAP
XFILLER_incr_T_1_1110 VDD VSS / DCAP
XFILLER_incr_T_2_582 VDD VSS / DCAP
XFILLER_incr_T_2_581 VDD VSS / DCAP
XFILLER_incr_T_2_580 VDD VSS / DCAP
XFILLER_incr_T_2_578 VDD VSS / DCAP
XFILLER_incr_T_1_1109 VDD VSS / DCAP
XFILLER_incr_T_1_1108 VDD VSS / DCAP
XFILLER_incr_T_1_1107 VDD VSS / DCAP
XFILLER_incr_T_2_576 VDD VSS / DCAP
XFILLER_incr_T_1_1105 VDD VSS / DCAP
XFILLER_incr_T_2_575 VDD VSS / DCAP
XFILLER_incr_T_2_574 VDD VSS / DCAP
XFILLER_incr_T_1_1103 VDD VSS / DCAP
XFILLER_incr_T_1_1102 VDD VSS / DCAP
XFILLER_incr_T_2_573 VDD VSS / DCAP
XFILLER_incr_T_2_572 VDD VSS / DCAP
XFILLER_incr_T_2_571 VDD VSS / DCAP
XFILLER_incr_T_1_1101 VDD VSS / DCAP
XFILLER_incr_T_2_569 VDD VSS / DCAP
XFILLER_incr_T_1_1100 VDD VSS / DCAP
XFILLER_incr_T_1_1099 VDD VSS / DCAP
XFILLER_incr_T_1_1098 VDD VSS / DCAP
XFILLER_incr_T_1_1095 VDD VSS / DCAP
XFILLER_incr_T_1_1093 VDD VSS / DCAP
XFILLER_incr_T_2_566 VDD VSS / DCAP
XFILLER_incr_T_1_1092 VDD VSS / DCAP
XFILLER_incr_T_2_563 VDD VSS / DCAP
XFILLER_incr_T_2_560 VDD VSS / DCAP
XFILLER_incr_T_1_1088 VDD VSS / DCAP
XFILLER_incr_T_1_1087 VDD VSS / DCAP
XFILLER_incr_T_2_559 VDD VSS / DCAP
XFILLER_incr_T_2_558 VDD VSS / DCAP
XFILLER_incr_T_1_1084 VDD VSS / DCAP
XFILLER_incr_T_1_1082 VDD VSS / DCAP
XFILLER_incr_T_2_556 VDD VSS / DCAP
XFILLER_incr_T_2_555 VDD VSS / DCAP
XFILLER_incr_T_2_554 VDD VSS / DCAP
XFILLER_incr_T_1_1081 VDD VSS / DCAP
XFILLER_incr_T_1_1079 VDD VSS / DCAP
XFILLER_incr_T_1_1078 VDD VSS / DCAP
XFILLER_incr_T_2_549 VDD VSS / DCAP
XFILLER_incr_T_1_1077 VDD VSS / DCAP
XFILLER_incr_T_1_1076 VDD VSS / DCAP
XFILLER_incr_T_1_1075 VDD VSS / DCAP
XFILLER_incr_T_1_1072 VDD VSS / DCAP
XFILLER_incr_T_2_547 VDD VSS / DCAP
XFILLER_incr_T_2_546 VDD VSS / DCAP
XFILLER_incr_T_1_1070 VDD VSS / DCAP
XFILLER_incr_T_1_1068 VDD VSS / DCAP
XFILLER_incr_T_2_544 VDD VSS / DCAP
XFILLER_incr_T_2_543 VDD VSS / DCAP
XFILLER_incr_T_2_542 VDD VSS / DCAP
XFILLER_incr_T_1_1067 VDD VSS / DCAP
XFILLER_incr_T_1_1066 VDD VSS / DCAP
XFILLER_incr_T_1_1065 VDD VSS / DCAP
XFILLER_incr_T_1_1064 VDD VSS / DCAP
XFILLER_incr_T_1_1063 VDD VSS / DCAP
XFILLER_incr_T_1_1062 VDD VSS / DCAP
XFILLER_incr_T_1_1061 VDD VSS / DCAP
XFILLER_incr_T_1_1059 VDD VSS / DCAP
XFILLER_incr_T_1_1058 VDD VSS / DCAP
XFILLER_incr_T_1_1055 VDD VSS / DCAP
XFILLER_incr_T_1_1054 VDD VSS / DCAP
XFILLER_incr_T_1_1053 VDD VSS / DCAP
XFILLER_incr_T_2_541 VDD VSS / DCAP
XFILLER_incr_T_1_1052 VDD VSS / DCAP
XFILLER_incr_T_2_540 VDD VSS / DCAP
XFILLER_incr_T_1_1051 VDD VSS / DCAP
XFILLER_incr_T_1_1050 VDD VSS / DCAP
XFILLER_incr_T_1_1049 VDD VSS / DCAP
XFILLER_incr_T_1_1048 VDD VSS / DCAP
XFILLER_incr_T_2_538 VDD VSS / DCAP
XFILLER_incr_T_1_1046 VDD VSS / DCAP
XFILLER_incr_T_1_1045 VDD VSS / DCAP
XFILLER_incr_T_2_537 VDD VSS / DCAP
XFILLER_incr_T_2_536 VDD VSS / DCAP
XFILLER_incr_T_1_1043 VDD VSS / DCAP
XFILLER_incr_T_2_534 VDD VSS / DCAP
XFILLER_incr_T_2_533 VDD VSS / DCAP
XFILLER_incr_T_2_532 VDD VSS / DCAP
XFILLER_incr_T_1_1041 VDD VSS / DCAP
XFILLER_incr_T_2_530 VDD VSS / DCAP
XFILLER_incr_T_2_529 VDD VSS / DCAP
XFILLER_incr_T_1_1040 VDD VSS / DCAP
XFILLER_incr_T_1_1039 VDD VSS / DCAP
XFILLER_incr_T_1_1038 VDD VSS / DCAP
XFILLER_incr_T_2_527 VDD VSS / DCAP
XFILLER_incr_T_2_526 VDD VSS / DCAP
XFILLER_incr_T_2_524 VDD VSS / DCAP
XFILLER_incr_T_2_523 VDD VSS / DCAP
XFILLER_incr_T_2_522 VDD VSS / DCAP
XFILLER_incr_T_2_521 VDD VSS / DCAP
XFILLER_incr_T_1_1036 VDD VSS / DCAP
XFILLER_incr_T_1_1035 VDD VSS / DCAP
XFILLER_incr_T_1_1034 VDD VSS / DCAP
XFILLER_incr_T_1_1033 VDD VSS / DCAP
XFILLER_incr_T_1_1032 VDD VSS / DCAP
XFILLER_incr_T_1_1030 VDD VSS / DCAP
XFILLER_incr_T_1_1029 VDD VSS / DCAP
XFILLER_incr_T_2_520 VDD VSS / DCAP
XFILLER_incr_T_2_519 VDD VSS / DCAP
XFILLER_incr_T_1_1027 VDD VSS / DCAP
XFILLER_incr_T_1_1026 VDD VSS / DCAP
XFILLER_incr_T_1_1025 VDD VSS / DCAP
XFILLER_incr_T_1_1024 VDD VSS / DCAP
XFILLER_incr_T_1_1023 VDD VSS / DCAP
XFILLER_incr_T_1_1020 VDD VSS / DCAP
XFILLER_incr_T_1_1019 VDD VSS / DCAP
XFILLER_incr_T_1_1018 VDD VSS / DCAP
XFILLER_incr_T_1_1017 VDD VSS / DCAP
XFILLER_incr_T_1_1016 VDD VSS / DCAP
XFILLER_incr_T_1_1015 VDD VSS / DCAP
XFILLER_incr_T_1_1013 VDD VSS / DCAP
XFILLER_incr_T_1_1012 VDD VSS / DCAP
XFILLER_incr_T_1_1011 VDD VSS / DCAP
XFILLER_incr_T_1_1010 VDD VSS / DCAP
XFILLER_incr_T_1_1009 VDD VSS / DCAP
XFILLER_incr_T_1_1008 VDD VSS / DCAP
XFILLER_incr_T_1_1007 VDD VSS / DCAP
XFILLER_incr_T_1_1006 VDD VSS / DCAP
XFILLER_incr_T_2_517 VDD VSS / DCAP
XFILLER_incr_T_2_516 VDD VSS / DCAP
XFILLER_incr_T_1_1004 VDD VSS / DCAP
XFILLER_incr_T_1_1000 VDD VSS / DCAP
XFILLER_incr_T_1_999 VDD VSS / DCAP
XFILLER_incr_T_1_998 VDD VSS / DCAP
XFILLER_incr_T_1_997 VDD VSS / DCAP
XFILLER_incr_T_1_995 VDD VSS / DCAP
XFILLER_incr_T_2_515 VDD VSS / DCAP
XFILLER_incr_T_1_994 VDD VSS / DCAP
XFILLER_incr_T_1_993 VDD VSS / DCAP
XFILLER_incr_T_1_992 VDD VSS / DCAP
XFILLER_incr_T_1_991 VDD VSS / DCAP
XFILLER_incr_T_2_513 VDD VSS / DCAP
XFILLER_incr_T_2_512 VDD VSS / DCAP
XFILLER_incr_T_2_510 VDD VSS / DCAP
XFILLER_incr_T_2_509 VDD VSS / DCAP
XFILLER_incr_T_2_506 VDD VSS / DCAP
XFILLER_incr_T_2_505 VDD VSS / DCAP
XFILLER_incr_T_1_987 VDD VSS / DCAP
XFILLER_incr_T_1_986 VDD VSS / DCAP
XFILLER_incr_T_1_985 VDD VSS / DCAP
XFILLER_incr_T_1_984 VDD VSS / DCAP
XFILLER_incr_T_1_983 VDD VSS / DCAP
XFILLER_incr_T_1_982 VDD VSS / DCAP
XFILLER_incr_T_1_980 VDD VSS / DCAP
XFILLER_incr_T_1_979 VDD VSS / DCAP
XFILLER_incr_T_2_503 VDD VSS / DCAP
XFILLER_incr_T_1_978 VDD VSS / DCAP
XFILLER_incr_T_1_977 VDD VSS / DCAP
XFILLER_incr_T_1_976 VDD VSS / DCAP
XFILLER_incr_T_1_975 VDD VSS / DCAP
XFILLER_incr_T_2_499 VDD VSS / DCAP
XFILLER_incr_T_2_498 VDD VSS / DCAP
XFILLER_incr_T_1_972 VDD VSS / DCAP
XFILLER_incr_T_1_971 VDD VSS / DCAP
XFILLER_incr_T_1_970 VDD VSS / DCAP
XFILLER_incr_T_1_968 VDD VSS / DCAP
XFILLER_incr_T_1_967 VDD VSS / DCAP
XFILLER_incr_T_1_966 VDD VSS / DCAP
XFILLER_incr_T_1_964 VDD VSS / DCAP
XFILLER_incr_T_1_963 VDD VSS / DCAP
XFILLER_incr_T_1_962 VDD VSS / DCAP
XFILLER_incr_T_2_497 VDD VSS / DCAP
XFILLER_incr_T_1_960 VDD VSS / DCAP
XFILLER_incr_T_1_958 VDD VSS / DCAP
XFILLER_incr_T_1_956 VDD VSS / DCAP
XFILLER_incr_T_1_955 VDD VSS / DCAP
XFILLER_incr_T_1_954 VDD VSS / DCAP
XFILLER_incr_T_1_953 VDD VSS / DCAP
XFILLER_incr_T_1_952 VDD VSS / DCAP
XFILLER_incr_T_2_494 VDD VSS / DCAP
XFILLER_incr_T_1_951 VDD VSS / DCAP
XFILLER_incr_T_2_493 VDD VSS / DCAP
XFILLER_incr_T_1_949 VDD VSS / DCAP
XFILLER_incr_T_1_948 VDD VSS / DCAP
XFILLER_incr_T_1_947 VDD VSS / DCAP
XFILLER_incr_T_2_491 VDD VSS / DCAP
XFILLER_incr_T_1_944 VDD VSS / DCAP
XFILLER_incr_T_1_942 VDD VSS / DCAP
XFILLER_incr_T_1_941 VDD VSS / DCAP
XFILLER_incr_T_1_938 VDD VSS / DCAP
XFILLER_incr_T_1_937 VDD VSS / DCAP
XFILLER_incr_T_1_936 VDD VSS / DCAP
XFILLER_incr_T_2_489 VDD VSS / DCAP
XFILLER_incr_T_2_488 VDD VSS / DCAP
XFILLER_incr_T_2_487 VDD VSS / DCAP
XFILLER_incr_T_2_486 VDD VSS / DCAP
XFILLER_incr_T_1_935 VDD VSS / DCAP
XFILLER_incr_T_1_933 VDD VSS / DCAP
XFILLER_incr_T_1_932 VDD VSS / DCAP
XFILLER_incr_T_2_483 VDD VSS / DCAP
XFILLER_incr_T_2_482 VDD VSS / DCAP
XFILLER_incr_T_1_928 VDD VSS / DCAP
XFILLER_incr_T_1_926 VDD VSS / DCAP
XFILLER_incr_T_1_925 VDD VSS / DCAP
XFILLER_incr_T_2_480 VDD VSS / DCAP
XFILLER_incr_T_1_924 VDD VSS / DCAP
XFILLER_incr_T_1_923 VDD VSS / DCAP
XFILLER_incr_T_2_479 VDD VSS / DCAP
XFILLER_incr_T_2_478 VDD VSS / DCAP
XFILLER_incr_T_2_477 VDD VSS / DCAP
XFILLER_incr_T_2_476 VDD VSS / DCAP
XFILLER_incr_T_2_475 VDD VSS / DCAP
XFILLER_incr_T_2_474 VDD VSS / DCAP
XFILLER_incr_T_1_920 VDD VSS / DCAP
XFILLER_incr_T_2_473 VDD VSS / DCAP
XFILLER_incr_T_1_917 VDD VSS / DCAP
XFILLER_incr_T_2_472 VDD VSS / DCAP
XFILLER_incr_T_1_916 VDD VSS / DCAP
XFILLER_incr_T_1_915 VDD VSS / DCAP
XFILLER_incr_T_1_914 VDD VSS / DCAP
XFILLER_incr_T_2_470 VDD VSS / DCAP
XFILLER_incr_T_1_911 VDD VSS / DCAP
XFILLER_incr_T_2_468 VDD VSS / DCAP
XFILLER_incr_T_1_910 VDD VSS / DCAP
XFILLER_incr_T_1_908 VDD VSS / DCAP
XFILLER_incr_T_1_907 VDD VSS / DCAP
XFILLER_incr_T_1_906 VDD VSS / DCAP
XFILLER_incr_T_1_905 VDD VSS / DCAP
XFILLER_incr_T_1_903 VDD VSS / DCAP
XFILLER_incr_T_1_902 VDD VSS / DCAP
XFILLER_incr_T_2_466 VDD VSS / DCAP
XFILLER_incr_T_2_465 VDD VSS / DCAP
XFILLER_incr_T_2_464 VDD VSS / DCAP
XFILLER_incr_T_2_462 VDD VSS / DCAP
XFILLER_incr_T_1_900 VDD VSS / DCAP
XFILLER_incr_T_1_899 VDD VSS / DCAP
XFILLER_incr_T_2_461 VDD VSS / DCAP
XFILLER_incr_T_2_457 VDD VSS / DCAP
XFILLER_incr_T_2_455 VDD VSS / DCAP
XFILLER_incr_T_2_454 VDD VSS / DCAP
XFILLER_incr_T_2_453 VDD VSS / DCAP
XFILLER_incr_T_1_892 VDD VSS / DCAP
XFILLER_incr_T_1_889 VDD VSS / DCAP
XFILLER_incr_T_2_450 VDD VSS / DCAP
XFILLER_incr_T_1_886 VDD VSS / DCAP
XFILLER_incr_T_2_446 VDD VSS / DCAP
XFILLER_incr_T_2_445 VDD VSS / DCAP
XFILLER_incr_T_1_884 VDD VSS / DCAP
XFILLER_incr_T_1_883 VDD VSS / DCAP
XFILLER_incr_T_1_882 VDD VSS / DCAP
XFILLER_incr_T_1_881 VDD VSS / DCAP
XFILLER_incr_T_1_879 VDD VSS / DCAP
XFILLER_incr_T_1_878 VDD VSS / DCAP
XFILLER_incr_T_2_442 VDD VSS / DCAP
XFILLER_incr_T_1_877 VDD VSS / DCAP
XFILLER_incr_T_1_876 VDD VSS / DCAP
XFILLER_incr_T_1_875 VDD VSS / DCAP
XFILLER_incr_T_1_873 VDD VSS / DCAP
XFILLER_incr_T_1_872 VDD VSS / DCAP
XFILLER_incr_T_1_870 VDD VSS / DCAP
XFILLER_incr_T_1_868 VDD VSS / DCAP
XFILLER_incr_T_1_867 VDD VSS / DCAP
XFILLER_incr_T_1_866 VDD VSS / DCAP
XFILLER_incr_T_1_864 VDD VSS / DCAP
XFILLER_incr_T_2_436 VDD VSS / DCAP
XFILLER_incr_T_1_860 VDD VSS / DCAP
XFILLER_incr_T_1_858 VDD VSS / DCAP
XFILLER_incr_T_1_857 VDD VSS / DCAP
XFILLER_incr_T_1_853 VDD VSS / DCAP
XFILLER_incr_T_2_433 VDD VSS / DCAP
XFILLER_incr_T_1_852 VDD VSS / DCAP
XFILLER_incr_T_1_851 VDD VSS / DCAP
XFILLER_incr_T_2_432 VDD VSS / DCAP
XFILLER_incr_T_2_431 VDD VSS / DCAP
XFILLER_incr_T_2_430 VDD VSS / DCAP
XFILLER_incr_T_2_429 VDD VSS / DCAP
XFILLER_incr_T_1_850 VDD VSS / DCAP
XFILLER_incr_T_1_849 VDD VSS / DCAP
XFILLER_incr_T_1_848 VDD VSS / DCAP
XFILLER_incr_T_2_428 VDD VSS / DCAP
XFILLER_incr_T_2_427 VDD VSS / DCAP
XFILLER_incr_T_1_847 VDD VSS / DCAP
XFILLER_incr_T_1_846 VDD VSS / DCAP
XFILLER_incr_T_1_844 VDD VSS / DCAP
XFILLER_incr_T_1_843 VDD VSS / DCAP
XFILLER_incr_T_1_842 VDD VSS / DCAP
XFILLER_incr_T_2_426 VDD VSS / DCAP
XFILLER_incr_T_1_841 VDD VSS / DCAP
XFILLER_incr_T_2_425 VDD VSS / DCAP
XFILLER_incr_T_1_840 VDD VSS / DCAP
XFILLER_incr_T_1_838 VDD VSS / DCAP
XFILLER_incr_T_2_424 VDD VSS / DCAP
XFILLER_incr_T_1_836 VDD VSS / DCAP
XFILLER_incr_T_2_423 VDD VSS / DCAP
XFILLER_incr_T_1_834 VDD VSS / DCAP
XFILLER_incr_T_1_833 VDD VSS / DCAP
XFILLER_incr_T_1_832 VDD VSS / DCAP
XFILLER_incr_T_1_830 VDD VSS / DCAP
XFILLER_incr_T_1_829 VDD VSS / DCAP
XFILLER_incr_T_1_828 VDD VSS / DCAP
XFILLER_incr_T_1_827 VDD VSS / DCAP
XFILLER_incr_T_1_826 VDD VSS / DCAP
XFILLER_incr_T_1_825 VDD VSS / DCAP
XFILLER_incr_T_2_420 VDD VSS / DCAP
XFILLER_incr_T_1_823 VDD VSS / DCAP
XFILLER_incr_T_2_418 VDD VSS / DCAP
XFILLER_incr_T_1_821 VDD VSS / DCAP
XFILLER_incr_T_1_820 VDD VSS / DCAP
XFILLER_incr_T_2_417 VDD VSS / DCAP
XFILLER_incr_T_1_818 VDD VSS / DCAP
XFILLER_incr_T_2_416 VDD VSS / DCAP
XFILLER_incr_T_2_415 VDD VSS / DCAP
XFILLER_incr_T_2_414 VDD VSS / DCAP
XFILLER_incr_T_2_412 VDD VSS / DCAP
XFILLER_incr_T_2_407 VDD VSS / DCAP
XFILLER_incr_T_1_812 VDD VSS / DCAP
XFILLER_incr_T_1_811 VDD VSS / DCAP
XFILLER_incr_T_1_810 VDD VSS / DCAP
XFILLER_incr_T_2_406 VDD VSS / DCAP
XFILLER_incr_T_2_405 VDD VSS / DCAP
XFILLER_incr_T_2_404 VDD VSS / DCAP
XFILLER_incr_T_1_807 VDD VSS / DCAP
XFILLER_incr_T_1_806 VDD VSS / DCAP
XFILLER_incr_T_1_805 VDD VSS / DCAP
XFILLER_incr_T_2_403 VDD VSS / DCAP
XFILLER_incr_T_1_804 VDD VSS / DCAP
XFILLER_incr_T_1_803 VDD VSS / DCAP
XFILLER_incr_T_1_802 VDD VSS / DCAP
XFILLER_incr_T_1_801 VDD VSS / DCAP
XFILLER_incr_T_2_402 VDD VSS / DCAP
XFILLER_incr_T_2_400 VDD VSS / DCAP
XFILLER_incr_T_2_399 VDD VSS / DCAP
XFILLER_incr_T_1_798 VDD VSS / DCAP
XFILLER_incr_T_1_796 VDD VSS / DCAP
XFILLER_incr_T_1_795 VDD VSS / DCAP
XFILLER_incr_T_1_792 VDD VSS / DCAP
XFILLER_incr_T_2_396 VDD VSS / DCAP
XFILLER_incr_T_2_394 VDD VSS / DCAP
XFILLER_incr_T_2_393 VDD VSS / DCAP
XFILLER_incr_T_1_790 VDD VSS / DCAP
XFILLER_incr_T_1_788 VDD VSS / DCAP
XFILLER_incr_T_1_786 VDD VSS / DCAP
XFILLER_incr_T_1_784 VDD VSS / DCAP
XFILLER_incr_T_1_782 VDD VSS / DCAP
XFILLER_incr_T_1_781 VDD VSS / DCAP
XFILLER_incr_T_2_390 VDD VSS / DCAP
XFILLER_incr_T_1_777 VDD VSS / DCAP
XFILLER_incr_T_1_774 VDD VSS / DCAP
XFILLER_incr_T_1_773 VDD VSS / DCAP
XFILLER_incr_T_2_387 VDD VSS / DCAP
XFILLER_incr_T_2_386 VDD VSS / DCAP
XFILLER_incr_T_2_385 VDD VSS / DCAP
XFILLER_incr_T_1_768 VDD VSS / DCAP
XFILLER_incr_T_2_381 VDD VSS / DCAP
XFILLER_incr_T_1_763 VDD VSS / DCAP
XFILLER_incr_T_2_379 VDD VSS / DCAP
XFILLER_incr_T_1_760 VDD VSS / DCAP
XFILLER_incr_T_1_759 VDD VSS / DCAP
XFILLER_incr_T_1_757 VDD VSS / DCAP
XFILLER_incr_T_1_756 VDD VSS / DCAP
XFILLER_incr_T_2_377 VDD VSS / DCAP
XFILLER_incr_T_1_752 VDD VSS / DCAP
XFILLER_incr_T_1_751 VDD VSS / DCAP
XFILLER_incr_T_1_750 VDD VSS / DCAP
XFILLER_incr_T_1_748 VDD VSS / DCAP
XFILLER_incr_T_1_747 VDD VSS / DCAP
XFILLER_incr_T_1_746 VDD VSS / DCAP
XFILLER_incr_T_1_745 VDD VSS / DCAP
XFILLER_incr_T_1_744 VDD VSS / DCAP
XFILLER_incr_T_1_742 VDD VSS / DCAP
XFILLER_incr_T_1_741 VDD VSS / DCAP
XFILLER_incr_T_2_374 VDD VSS / DCAP
XFILLER_incr_T_2_373 VDD VSS / DCAP
XFILLER_incr_T_2_372 VDD VSS / DCAP
XFILLER_incr_T_1_740 VDD VSS / DCAP
XFILLER_incr_T_1_739 VDD VSS / DCAP
XFILLER_incr_T_1_738 VDD VSS / DCAP
XFILLER_incr_T_2_371 VDD VSS / DCAP
XFILLER_incr_T_1_736 VDD VSS / DCAP
XFILLER_incr_T_1_735 VDD VSS / DCAP
XFILLER_incr_T_1_732 VDD VSS / DCAP
XFILLER_incr_T_1_731 VDD VSS / DCAP
XFILLER_incr_T_1_730 VDD VSS / DCAP
XFILLER_incr_T_2_370 VDD VSS / DCAP
XFILLER_incr_T_1_729 VDD VSS / DCAP
XFILLER_incr_T_2_368 VDD VSS / DCAP
XFILLER_incr_T_1_728 VDD VSS / DCAP
XFILLER_incr_T_2_365 VDD VSS / DCAP
XFILLER_incr_T_1_727 VDD VSS / DCAP
XFILLER_incr_T_1_726 VDD VSS / DCAP
XFILLER_incr_T_1_725 VDD VSS / DCAP
XFILLER_incr_T_1_724 VDD VSS / DCAP
XFILLER_incr_T_1_723 VDD VSS / DCAP
XFILLER_incr_T_1_722 VDD VSS / DCAP
XFILLER_incr_T_2_364 VDD VSS / DCAP
XFILLER_incr_T_2_363 VDD VSS / DCAP
XFILLER_incr_T_2_362 VDD VSS / DCAP
XFILLER_incr_T_1_715 VDD VSS / DCAP
XFILLER_incr_T_2_359 VDD VSS / DCAP
XFILLER_incr_T_2_358 VDD VSS / DCAP
XFILLER_incr_T_1_714 VDD VSS / DCAP
XFILLER_incr_T_2_357 VDD VSS / DCAP
XFILLER_incr_T_1_712 VDD VSS / DCAP
XFILLER_incr_T_2_356 VDD VSS / DCAP
XFILLER_incr_T_1_711 VDD VSS / DCAP
XFILLER_incr_T_1_708 VDD VSS / DCAP
XFILLER_incr_T_1_707 VDD VSS / DCAP
XFILLER_incr_T_1_706 VDD VSS / DCAP
XFILLER_incr_T_2_354 VDD VSS / DCAP
XFILLER_incr_T_2_353 VDD VSS / DCAP
XFILLER_incr_T_2_352 VDD VSS / DCAP
XFILLER_incr_T_1_704 VDD VSS / DCAP
XFILLER_incr_T_2_350 VDD VSS / DCAP
XFILLER_incr_T_1_702 VDD VSS / DCAP
XFILLER_incr_T_1_701 VDD VSS / DCAP
XFILLER_incr_T_1_700 VDD VSS / DCAP
XFILLER_incr_T_1_699 VDD VSS / DCAP
XFILLER_incr_T_1_698 VDD VSS / DCAP
XFILLER_incr_T_1_697 VDD VSS / DCAP
XFILLER_incr_T_1_696 VDD VSS / DCAP
XFILLER_incr_T_1_694 VDD VSS / DCAP
XFILLER_incr_T_1_693 VDD VSS / DCAP
XFILLER_incr_T_1_692 VDD VSS / DCAP
XFILLER_incr_T_1_691 VDD VSS / DCAP
XFILLER_incr_T_1_690 VDD VSS / DCAP
XFILLER_incr_T_1_689 VDD VSS / DCAP
XFILLER_incr_T_2_349 VDD VSS / DCAP
XFILLER_incr_T_2_348 VDD VSS / DCAP
XFILLER_incr_T_2_347 VDD VSS / DCAP
XFILLER_incr_T_2_346 VDD VSS / DCAP
XFILLER_incr_T_1_688 VDD VSS / DCAP
XFILLER_incr_T_1_687 VDD VSS / DCAP
XFILLER_incr_T_1_685 VDD VSS / DCAP
XFILLER_incr_T_1_684 VDD VSS / DCAP
XFILLER_incr_T_1_683 VDD VSS / DCAP
XFILLER_incr_T_1_682 VDD VSS / DCAP
XFILLER_incr_T_1_681 VDD VSS / DCAP
XFILLER_incr_T_1_680 VDD VSS / DCAP
XFILLER_incr_T_1_678 VDD VSS / DCAP
XFILLER_incr_T_1_677 VDD VSS / DCAP
XFILLER_incr_T_1_676 VDD VSS / DCAP
XFILLER_incr_T_1_675 VDD VSS / DCAP
XFILLER_incr_T_2_343 VDD VSS / DCAP
XFILLER_incr_T_2_342 VDD VSS / DCAP
XFILLER_incr_T_2_341 VDD VSS / DCAP
XFILLER_incr_T_2_340 VDD VSS / DCAP
XFILLER_incr_T_2_339 VDD VSS / DCAP
XFILLER_incr_T_1_672 VDD VSS / DCAP
XFILLER_incr_T_1_671 VDD VSS / DCAP
XFILLER_incr_T_1_670 VDD VSS / DCAP
XFILLER_incr_T_2_337 VDD VSS / DCAP
XFILLER_incr_T_1_669 VDD VSS / DCAP
XFILLER_incr_T_1_667 VDD VSS / DCAP
XFILLER_incr_T_1_666 VDD VSS / DCAP
XFILLER_incr_T_1_665 VDD VSS / DCAP
XFILLER_incr_T_2_336 VDD VSS / DCAP
XFILLER_incr_T_1_663 VDD VSS / DCAP
XFILLER_incr_T_2_335 VDD VSS / DCAP
XFILLER_incr_T_1_661 VDD VSS / DCAP
XFILLER_incr_T_2_333 VDD VSS / DCAP
XFILLER_incr_T_1_655 VDD VSS / DCAP
XFILLER_incr_T_1_651 VDD VSS / DCAP
XFILLER_incr_T_1_650 VDD VSS / DCAP
XFILLER_incr_T_1_649 VDD VSS / DCAP
XFILLER_incr_T_1_648 VDD VSS / DCAP
XFILLER_incr_T_1_647 VDD VSS / DCAP
XFILLER_incr_T_2_331 VDD VSS / DCAP
XFILLER_incr_T_2_330 VDD VSS / DCAP
XFILLER_incr_T_2_329 VDD VSS / DCAP
XFILLER_incr_T_2_328 VDD VSS / DCAP
XFILLER_incr_T_2_327 VDD VSS / DCAP
XFILLER_incr_T_2_326 VDD VSS / DCAP
XFILLER_incr_T_1_645 VDD VSS / DCAP
XFILLER_incr_T_1_644 VDD VSS / DCAP
XFILLER_incr_T_1_643 VDD VSS / DCAP
XFILLER_incr_T_2_320 VDD VSS / DCAP
XFILLER_incr_T_2_319 VDD VSS / DCAP
XFILLER_incr_T_2_318 VDD VSS / DCAP
XFILLER_incr_T_1_641 VDD VSS / DCAP
XFILLER_incr_T_1_640 VDD VSS / DCAP
XFILLER_incr_T_1_639 VDD VSS / DCAP
XFILLER_incr_T_1_638 VDD VSS / DCAP
XFILLER_incr_T_2_315 VDD VSS / DCAP
XFILLER_incr_T_2_314 VDD VSS / DCAP
XFILLER_incr_T_2_313 VDD VSS / DCAP
XFILLER_incr_T_2_311 VDD VSS / DCAP
XFILLER_incr_T_2_309 VDD VSS / DCAP
XFILLER_incr_T_1_636 VDD VSS / DCAP
XFILLER_incr_T_1_635 VDD VSS / DCAP
XFILLER_incr_T_2_308 VDD VSS / DCAP
XFILLER_incr_T_1_632 VDD VSS / DCAP
XFILLER_incr_T_1_631 VDD VSS / DCAP
XFILLER_incr_T_1_630 VDD VSS / DCAP
XFILLER_incr_T_1_628 VDD VSS / DCAP
XFILLER_incr_T_1_627 VDD VSS / DCAP
XFILLER_incr_T_2_306 VDD VSS / DCAP
XFILLER_incr_T_1_626 VDD VSS / DCAP
XFILLER_incr_T_2_305 VDD VSS / DCAP
XFILLER_incr_T_2_304 VDD VSS / DCAP
XFILLER_incr_T_2_303 VDD VSS / DCAP
XFILLER_incr_T_1_623 VDD VSS / DCAP
XFILLER_incr_T_1_622 VDD VSS / DCAP
XFILLER_incr_T_1_621 VDD VSS / DCAP
XFILLER_incr_T_1_620 VDD VSS / DCAP
XFILLER_incr_T_1_619 VDD VSS / DCAP
XFILLER_incr_T_2_300 VDD VSS / DCAP
XFILLER_incr_T_2_296 VDD VSS / DCAP
XFILLER_incr_T_1_615 VDD VSS / DCAP
XFILLER_incr_T_1_613 VDD VSS / DCAP
XFILLER_incr_T_1_612 VDD VSS / DCAP
XFILLER_incr_T_2_292 VDD VSS / DCAP
XFILLER_incr_T_2_291 VDD VSS / DCAP
XFILLER_incr_T_2_290 VDD VSS / DCAP
XFILLER_incr_T_1_610 VDD VSS / DCAP
XFILLER_incr_T_1_609 VDD VSS / DCAP
XFILLER_incr_T_1_608 VDD VSS / DCAP
XFILLER_incr_T_1_607 VDD VSS / DCAP
XFILLER_incr_T_2_287 VDD VSS / DCAP
XFILLER_incr_T_1_602 VDD VSS / DCAP
XFILLER_incr_T_1_601 VDD VSS / DCAP
XFILLER_incr_T_1_598 VDD VSS / DCAP
XFILLER_incr_T_1_597 VDD VSS / DCAP
XFILLER_incr_T_1_596 VDD VSS / DCAP
XFILLER_incr_T_1_595 VDD VSS / DCAP
XFILLER_incr_T_2_286 VDD VSS / DCAP
XFILLER_incr_T_2_285 VDD VSS / DCAP
XFILLER_incr_T_1_594 VDD VSS / DCAP
XFILLER_incr_T_1_593 VDD VSS / DCAP
XFILLER_incr_T_1_592 VDD VSS / DCAP
XFILLER_incr_T_2_282 VDD VSS / DCAP
XFILLER_incr_T_2_281 VDD VSS / DCAP
XFILLER_incr_T_2_280 VDD VSS / DCAP
XFILLER_incr_T_1_591 VDD VSS / DCAP
XFILLER_incr_T_1_589 VDD VSS / DCAP
XFILLER_incr_T_2_278 VDD VSS / DCAP
XFILLER_incr_T_2_277 VDD VSS / DCAP
XFILLER_incr_T_2_276 VDD VSS / DCAP
XFILLER_incr_T_2_275 VDD VSS / DCAP
XFILLER_incr_T_2_274 VDD VSS / DCAP
XFILLER_incr_T_2_273 VDD VSS / DCAP
XFILLER_incr_T_1_586 VDD VSS / DCAP
XFILLER_incr_T_1_585 VDD VSS / DCAP
XFILLER_incr_T_1_584 VDD VSS / DCAP
XFILLER_incr_T_2_271 VDD VSS / DCAP
XFILLER_incr_T_1_582 VDD VSS / DCAP
XFILLER_incr_T_1_580 VDD VSS / DCAP
XFILLER_incr_T_2_268 VDD VSS / DCAP
XFILLER_incr_T_2_267 VDD VSS / DCAP
XFILLER_incr_T_2_266 VDD VSS / DCAP
XFILLER_incr_T_1_578 VDD VSS / DCAP
XFILLER_incr_T_1_577 VDD VSS / DCAP
XFILLER_incr_T_2_263 VDD VSS / DCAP
XFILLER_incr_T_1_574 VDD VSS / DCAP
XFILLER_incr_T_1_573 VDD VSS / DCAP
XFILLER_incr_T_2_259 VDD VSS / DCAP
XFILLER_incr_T_1_569 VDD VSS / DCAP
XFILLER_incr_T_1_568 VDD VSS / DCAP
XFILLER_incr_T_1_567 VDD VSS / DCAP
XFILLER_incr_T_2_257 VDD VSS / DCAP
XFILLER_incr_T_1_566 VDD VSS / DCAP
XFILLER_incr_T_1_564 VDD VSS / DCAP
XFILLER_incr_T_1_563 VDD VSS / DCAP
XFILLER_incr_T_1_561 VDD VSS / DCAP
XFILLER_incr_T_1_560 VDD VSS / DCAP
XFILLER_incr_T_2_253 VDD VSS / DCAP
XFILLER_incr_T_1_559 VDD VSS / DCAP
XFILLER_incr_T_2_252 VDD VSS / DCAP
XFILLER_incr_T_1_557 VDD VSS / DCAP
XFILLER_incr_T_1_555 VDD VSS / DCAP
XFILLER_incr_T_1_554 VDD VSS / DCAP
XFILLER_incr_T_1_553 VDD VSS / DCAP
XFILLER_incr_T_2_250 VDD VSS / DCAP
XFILLER_incr_T_2_248 VDD VSS / DCAP
XFILLER_incr_T_2_247 VDD VSS / DCAP
XFILLER_incr_T_1_551 VDD VSS / DCAP
XFILLER_incr_T_1_550 VDD VSS / DCAP
XFILLER_incr_T_1_549 VDD VSS / DCAP
XFILLER_incr_T_2_246 VDD VSS / DCAP
XFILLER_incr_T_2_245 VDD VSS / DCAP
XFILLER_incr_T_1_546 VDD VSS / DCAP
XFILLER_incr_T_2_244 VDD VSS / DCAP
XFILLER_incr_T_1_545 VDD VSS / DCAP
XFILLER_incr_T_1_544 VDD VSS / DCAP
XFILLER_incr_T_1_543 VDD VSS / DCAP
XFILLER_incr_T_2_241 VDD VSS / DCAP
XFILLER_incr_T_1_541 VDD VSS / DCAP
XFILLER_incr_T_2_239 VDD VSS / DCAP
XFILLER_incr_T_2_238 VDD VSS / DCAP
XFILLER_incr_T_1_536 VDD VSS / DCAP
XFILLER_incr_T_2_237 VDD VSS / DCAP
XFILLER_incr_T_1_535 VDD VSS / DCAP
XFILLER_incr_T_1_534 VDD VSS / DCAP
XFILLER_incr_T_1_533 VDD VSS / DCAP
XFILLER_incr_T_2_235 VDD VSS / DCAP
XFILLER_incr_T_2_234 VDD VSS / DCAP
XFILLER_incr_T_2_233 VDD VSS / DCAP
XFILLER_incr_T_1_532 VDD VSS / DCAP
XFILLER_incr_T_2_231 VDD VSS / DCAP
XFILLER_incr_T_1_531 VDD VSS / DCAP
XFILLER_incr_T_1_528 VDD VSS / DCAP
XFILLER_incr_T_1_527 VDD VSS / DCAP
XFILLER_incr_T_1_524 VDD VSS / DCAP
XFILLER_incr_T_1_522 VDD VSS / DCAP
XFILLER_incr_T_2_229 VDD VSS / DCAP
XFILLER_incr_T_1_521 VDD VSS / DCAP
XFILLER_incr_T_2_228 VDD VSS / DCAP
XFILLER_incr_T_1_519 VDD VSS / DCAP
XFILLER_incr_T_1_518 VDD VSS / DCAP
XFILLER_incr_T_1_517 VDD VSS / DCAP
XFILLER_incr_T_1_515 VDD VSS / DCAP
XFILLER_incr_T_1_514 VDD VSS / DCAP
XFILLER_incr_T_1_513 VDD VSS / DCAP
XFILLER_incr_T_2_225 VDD VSS / DCAP
XFILLER_incr_T_2_224 VDD VSS / DCAP
XFILLER_incr_T_1_511 VDD VSS / DCAP
XFILLER_incr_T_2_221 VDD VSS / DCAP
XFILLER_incr_T_1_510 VDD VSS / DCAP
XFILLER_incr_T_1_509 VDD VSS / DCAP
XFILLER_incr_T_1_508 VDD VSS / DCAP
XFILLER_incr_T_1_507 VDD VSS / DCAP
XFILLER_incr_T_1_506 VDD VSS / DCAP
XFILLER_incr_T_2_219 VDD VSS / DCAP
XFILLER_incr_T_1_502 VDD VSS / DCAP
XFILLER_incr_T_1_501 VDD VSS / DCAP
XFILLER_incr_T_2_215 VDD VSS / DCAP
XFILLER_incr_T_1_500 VDD VSS / DCAP
XFILLER_incr_T_1_498 VDD VSS / DCAP
XFILLER_incr_T_1_495 VDD VSS / DCAP
XFILLER_incr_T_2_214 VDD VSS / DCAP
XFILLER_incr_T_1_493 VDD VSS / DCAP
XFILLER_incr_T_2_212 VDD VSS / DCAP
XFILLER_incr_T_1_492 VDD VSS / DCAP
XFILLER_incr_T_1_490 VDD VSS / DCAP
XFILLER_incr_T_1_489 VDD VSS / DCAP
XFILLER_incr_T_1_488 VDD VSS / DCAP
XFILLER_incr_T_2_211 VDD VSS / DCAP
XFILLER_incr_T_1_486 VDD VSS / DCAP
XFILLER_incr_T_1_484 VDD VSS / DCAP
XFILLER_incr_T_1_483 VDD VSS / DCAP
XFILLER_incr_T_1_479 VDD VSS / DCAP
XFILLER_incr_T_1_478 VDD VSS / DCAP
XFILLER_incr_T_2_209 VDD VSS / DCAP
XFILLER_incr_T_2_208 VDD VSS / DCAP
XFILLER_incr_T_2_207 VDD VSS / DCAP
XFILLER_incr_T_1_477 VDD VSS / DCAP
XFILLER_incr_T_2_205 VDD VSS / DCAP
XFILLER_incr_T_2_204 VDD VSS / DCAP
XFILLER_incr_T_1_475 VDD VSS / DCAP
XFILLER_incr_T_1_474 VDD VSS / DCAP
XFILLER_incr_T_2_201 VDD VSS / DCAP
XFILLER_incr_T_2_200 VDD VSS / DCAP
XFILLER_incr_T_2_198 VDD VSS / DCAP
XFILLER_incr_T_2_197 VDD VSS / DCAP
XFILLER_incr_T_2_196 VDD VSS / DCAP
XFILLER_incr_T_1_472 VDD VSS / DCAP
XFILLER_incr_T_1_471 VDD VSS / DCAP
XFILLER_incr_T_1_470 VDD VSS / DCAP
XFILLER_incr_T_2_191 VDD VSS / DCAP
XFILLER_incr_T_1_469 VDD VSS / DCAP
XFILLER_incr_T_1_468 VDD VSS / DCAP
XFILLER_incr_T_1_465 VDD VSS / DCAP
XFILLER_incr_T_2_189 VDD VSS / DCAP
XFILLER_incr_T_2_188 VDD VSS / DCAP
XFILLER_incr_T_2_187 VDD VSS / DCAP
XFILLER_incr_T_1_463 VDD VSS / DCAP
XFILLER_incr_T_1_462 VDD VSS / DCAP
XFILLER_incr_T_1_461 VDD VSS / DCAP
XFILLER_incr_T_1_460 VDD VSS / DCAP
XFILLER_incr_T_1_459 VDD VSS / DCAP
XFILLER_incr_T_1_458 VDD VSS / DCAP
XFILLER_incr_T_2_185 VDD VSS / DCAP
XFILLER_incr_T_2_184 VDD VSS / DCAP
XFILLER_incr_T_1_452 VDD VSS / DCAP
XFILLER_incr_T_1_451 VDD VSS / DCAP
XFILLER_incr_T_2_181 VDD VSS / DCAP
XFILLER_incr_T_2_180 VDD VSS / DCAP
XFILLER_incr_T_2_179 VDD VSS / DCAP
XFILLER_incr_T_1_449 VDD VSS / DCAP
XFILLER_incr_T_1_448 VDD VSS / DCAP
XFILLER_incr_T_1_446 VDD VSS / DCAP
XFILLER_incr_T_1_444 VDD VSS / DCAP
XFILLER_incr_T_1_441 VDD VSS / DCAP
XFILLER_incr_T_1_436 VDD VSS / DCAP
XFILLER_incr_T_1_435 VDD VSS / DCAP
XFILLER_incr_T_1_434 VDD VSS / DCAP
XFILLER_incr_T_1_431 VDD VSS / DCAP
XFILLER_incr_T_1_430 VDD VSS / DCAP
XFILLER_incr_T_1_429 VDD VSS / DCAP
XFILLER_incr_T_1_426 VDD VSS / DCAP
XFILLER_incr_T_1_425 VDD VSS / DCAP
XFILLER_incr_T_2_172 VDD VSS / DCAP
XFILLER_incr_T_2_171 VDD VSS / DCAP
XFILLER_incr_T_2_170 VDD VSS / DCAP
XFILLER_incr_T_1_423 VDD VSS / DCAP
XFILLER_incr_T_1_420 VDD VSS / DCAP
XFILLER_incr_T_2_167 VDD VSS / DCAP
XFILLER_incr_T_1_419 VDD VSS / DCAP
XFILLER_incr_T_1_417 VDD VSS / DCAP
XFILLER_incr_T_2_166 VDD VSS / DCAP
XFILLER_incr_T_1_415 VDD VSS / DCAP
XFILLER_incr_T_2_165 VDD VSS / DCAP
XFILLER_incr_T_1_413 VDD VSS / DCAP
XFILLER_incr_T_1_412 VDD VSS / DCAP
XFILLER_incr_T_2_164 VDD VSS / DCAP
XFILLER_incr_T_1_409 VDD VSS / DCAP
XFILLER_incr_T_2_163 VDD VSS / DCAP
XFILLER_incr_T_2_161 VDD VSS / DCAP
XFILLER_incr_T_2_160 VDD VSS / DCAP
XFILLER_incr_T_2_159 VDD VSS / DCAP
XFILLER_incr_T_2_157 VDD VSS / DCAP
XFILLER_incr_T_1_408 VDD VSS / DCAP
XFILLER_incr_T_2_151 VDD VSS / DCAP
XFILLER_incr_T_1_407 VDD VSS / DCAP
XFILLER_incr_T_2_149 VDD VSS / DCAP
XFILLER_incr_T_1_406 VDD VSS / DCAP
XFILLER_incr_T_1_405 VDD VSS / DCAP
XFILLER_incr_T_1_404 VDD VSS / DCAP
XFILLER_incr_T_1_403 VDD VSS / DCAP
XFILLER_incr_T_1_402 VDD VSS / DCAP
XFILLER_incr_T_2_148 VDD VSS / DCAP
XFILLER_incr_T_1_399 VDD VSS / DCAP
XFILLER_incr_T_2_147 VDD VSS / DCAP
XFILLER_incr_T_2_146 VDD VSS / DCAP
XFILLER_incr_T_1_396 VDD VSS / DCAP
XFILLER_incr_T_1_394 VDD VSS / DCAP
XFILLER_incr_T_1_392 VDD VSS / DCAP
XFILLER_incr_T_1_391 VDD VSS / DCAP
XFILLER_incr_T_1_390 VDD VSS / DCAP
XFILLER_incr_T_2_145 VDD VSS / DCAP
XFILLER_incr_T_2_144 VDD VSS / DCAP
XFILLER_incr_T_1_389 VDD VSS / DCAP
XFILLER_incr_T_1_387 VDD VSS / DCAP
XFILLER_incr_T_1_386 VDD VSS / DCAP
XFILLER_incr_T_1_384 VDD VSS / DCAP
XFILLER_incr_T_2_143 VDD VSS / DCAP
XFILLER_incr_T_1_382 VDD VSS / DCAP
XFILLER_incr_T_1_381 VDD VSS / DCAP
XFILLER_incr_T_1_380 VDD VSS / DCAP
XFILLER_incr_T_1_376 VDD VSS / DCAP
XFILLER_incr_T_1_375 VDD VSS / DCAP
XFILLER_incr_T_1_374 VDD VSS / DCAP
XFILLER_incr_T_1_373 VDD VSS / DCAP
XFILLER_incr_T_1_372 VDD VSS / DCAP
XFILLER_incr_T_2_139 VDD VSS / DCAP
XFILLER_incr_T_1_370 VDD VSS / DCAP
XFILLER_incr_T_2_137 VDD VSS / DCAP
XFILLER_incr_T_2_135 VDD VSS / DCAP
XFILLER_incr_T_2_134 VDD VSS / DCAP
XFILLER_incr_T_1_368 VDD VSS / DCAP
XFILLER_incr_T_1_367 VDD VSS / DCAP
XFILLER_incr_T_2_132 VDD VSS / DCAP
XFILLER_incr_T_1_365 VDD VSS / DCAP
XFILLER_incr_T_1_364 VDD VSS / DCAP
XFILLER_incr_T_1_363 VDD VSS / DCAP
XFILLER_incr_T_1_362 VDD VSS / DCAP
XFILLER_incr_T_1_360 VDD VSS / DCAP
XFILLER_incr_T_1_359 VDD VSS / DCAP
XFILLER_incr_T_2_129 VDD VSS / DCAP
XFILLER_incr_T_1_357 VDD VSS / DCAP
XFILLER_incr_T_1_356 VDD VSS / DCAP
XFILLER_incr_T_1_354 VDD VSS / DCAP
XFILLER_incr_T_1_353 VDD VSS / DCAP
XFILLER_incr_T_1_352 VDD VSS / DCAP
XFILLER_incr_T_1_351 VDD VSS / DCAP
XFILLER_incr_T_1_350 VDD VSS / DCAP
XFILLER_incr_T_1_348 VDD VSS / DCAP
XFILLER_incr_T_1_347 VDD VSS / DCAP
XFILLER_incr_T_1_345 VDD VSS / DCAP
XFILLER_incr_T_1_342 VDD VSS / DCAP
XFILLER_incr_T_1_341 VDD VSS / DCAP
XFILLER_incr_T_1_338 VDD VSS / DCAP
XFILLER_incr_T_2_125 VDD VSS / DCAP
XFILLER_incr_T_2_123 VDD VSS / DCAP
XFILLER_incr_T_2_122 VDD VSS / DCAP
XFILLER_incr_T_1_337 VDD VSS / DCAP
XFILLER_incr_T_1_336 VDD VSS / DCAP
XFILLER_incr_T_1_333 VDD VSS / DCAP
XFILLER_incr_T_2_120 VDD VSS / DCAP
XFILLER_incr_T_1_331 VDD VSS / DCAP
XFILLER_incr_T_1_330 VDD VSS / DCAP
XFILLER_incr_T_2_119 VDD VSS / DCAP
XFILLER_incr_T_2_118 VDD VSS / DCAP
XFILLER_incr_T_2_117 VDD VSS / DCAP
XFILLER_incr_T_2_116 VDD VSS / DCAP
XFILLER_incr_T_2_114 VDD VSS / DCAP
XFILLER_incr_T_1_329 VDD VSS / DCAP
XFILLER_incr_T_2_111 VDD VSS / DCAP
XFILLER_incr_T_2_110 VDD VSS / DCAP
XFILLER_incr_T_2_109 VDD VSS / DCAP
XFILLER_incr_T_1_328 VDD VSS / DCAP
XFILLER_incr_T_2_105 VDD VSS / DCAP
XFILLER_incr_T_1_323 VDD VSS / DCAP
XFILLER_incr_T_1_321 VDD VSS / DCAP
XFILLER_incr_T_2_103 VDD VSS / DCAP
XFILLER_incr_T_2_102 VDD VSS / DCAP
XFILLER_incr_T_2_101 VDD VSS / DCAP
XFILLER_incr_T_2_100 VDD VSS / DCAP
XFILLER_incr_T_2_98 VDD VSS / DCAP
XFILLER_incr_T_1_317 VDD VSS / DCAP
XFILLER_incr_T_1_315 VDD VSS / DCAP
XFILLER_incr_T_1_314 VDD VSS / DCAP
XFILLER_incr_T_1_313 VDD VSS / DCAP
XFILLER_incr_T_1_311 VDD VSS / DCAP
XFILLER_incr_T_1_310 VDD VSS / DCAP
XFILLER_incr_T_1_309 VDD VSS / DCAP
XFILLER_incr_T_1_308 VDD VSS / DCAP
XFILLER_incr_T_2_97 VDD VSS / DCAP
XFILLER_incr_T_2_96 VDD VSS / DCAP
XFILLER_incr_T_1_304 VDD VSS / DCAP
XFILLER_incr_T_1_302 VDD VSS / DCAP
XFILLER_incr_T_2_93 VDD VSS / DCAP
XFILLER_incr_T_2_92 VDD VSS / DCAP
XFILLER_incr_T_2_91 VDD VSS / DCAP
XFILLER_incr_T_2_90 VDD VSS / DCAP
XFILLER_incr_T_2_88 VDD VSS / DCAP
XFILLER_incr_T_1_298 VDD VSS / DCAP
XFILLER_incr_T_1_296 VDD VSS / DCAP
XFILLER_incr_T_2_83 VDD VSS / DCAP
XFILLER_incr_T_1_295 VDD VSS / DCAP
XFILLER_incr_T_1_294 VDD VSS / DCAP
XFILLER_incr_T_1_293 VDD VSS / DCAP
XFILLER_incr_T_1_291 VDD VSS / DCAP
XFILLER_incr_T_1_290 VDD VSS / DCAP
XFILLER_incr_T_1_289 VDD VSS / DCAP
XFILLER_incr_T_2_82 VDD VSS / DCAP
XFILLER_incr_T_1_286 VDD VSS / DCAP
XFILLER_incr_T_1_285 VDD VSS / DCAP
XFILLER_incr_T_1_284 VDD VSS / DCAP
XFILLER_incr_T_1_283 VDD VSS / DCAP
XFILLER_incr_T_1_282 VDD VSS / DCAP
XFILLER_incr_T_1_281 VDD VSS / DCAP
XFILLER_incr_T_2_80 VDD VSS / DCAP
XFILLER_incr_T_1_279 VDD VSS / DCAP
XFILLER_incr_T_2_79 VDD VSS / DCAP
XFILLER_incr_T_1_278 VDD VSS / DCAP
XFILLER_incr_T_1_277 VDD VSS / DCAP
XFILLER_incr_T_1_276 VDD VSS / DCAP
XFILLER_incr_T_1_275 VDD VSS / DCAP
XFILLER_incr_T_1_274 VDD VSS / DCAP
XFILLER_incr_T_1_273 VDD VSS / DCAP
XFILLER_incr_T_1_272 VDD VSS / DCAP
XFILLER_incr_T_2_77 VDD VSS / DCAP
XFILLER_incr_T_1_270 VDD VSS / DCAP
XFILLER_incr_T_1_269 VDD VSS / DCAP
XFILLER_incr_T_1_268 VDD VSS / DCAP
XFILLER_incr_T_1_267 VDD VSS / DCAP
XFILLER_incr_T_2_76 VDD VSS / DCAP
XFILLER_incr_T_1_266 VDD VSS / DCAP
XFILLER_incr_T_1_264 VDD VSS / DCAP
XFILLER_incr_T_1_260 VDD VSS / DCAP
XFILLER_incr_T_1_259 VDD VSS / DCAP
XFILLER_incr_T_1_258 VDD VSS / DCAP
XFILLER_incr_T_2_74 VDD VSS / DCAP
XFILLER_incr_T_2_73 VDD VSS / DCAP
XFILLER_incr_T_1_255 VDD VSS / DCAP
XFILLER_incr_T_1_254 VDD VSS / DCAP
XFILLER_incr_T_1_253 VDD VSS / DCAP
XFILLER_incr_T_1_252 VDD VSS / DCAP
XFILLER_incr_T_2_72 VDD VSS / DCAP
XFILLER_incr_T_1_250 VDD VSS / DCAP
XFILLER_incr_T_1_249 VDD VSS / DCAP
XFILLER_incr_T_2_71 VDD VSS / DCAP
XFILLER_incr_T_2_69 VDD VSS / DCAP
XFILLER_incr_T_2_68 VDD VSS / DCAP
XFILLER_incr_T_1_245 VDD VSS / DCAP
XFILLER_incr_T_1_244 VDD VSS / DCAP
XFILLER_incr_T_1_243 VDD VSS / DCAP
XFILLER_incr_T_2_67 VDD VSS / DCAP
XFILLER_incr_T_1_239 VDD VSS / DCAP
XFILLER_incr_T_2_66 VDD VSS / DCAP
XFILLER_incr_T_2_65 VDD VSS / DCAP
XFILLER_incr_T_2_64 VDD VSS / DCAP
XFILLER_incr_T_1_238 VDD VSS / DCAP
XFILLER_incr_T_2_60 VDD VSS / DCAP
XFILLER_incr_T_1_236 VDD VSS / DCAP
XFILLER_incr_T_2_58 VDD VSS / DCAP
XFILLER_incr_T_2_57 VDD VSS / DCAP
XFILLER_incr_T_2_56 VDD VSS / DCAP
XFILLER_incr_T_2_54 VDD VSS / DCAP
XFILLER_incr_T_2_52 VDD VSS / DCAP
XFILLER_incr_T_1_233 VDD VSS / DCAP
XFILLER_incr_T_1_232 VDD VSS / DCAP
XFILLER_incr_T_1_231 VDD VSS / DCAP
XFILLER_incr_T_1_229 VDD VSS / DCAP
XFILLER_incr_T_1_228 VDD VSS / DCAP
XFILLER_incr_T_1_227 VDD VSS / DCAP
XFILLER_incr_T_2_49 VDD VSS / DCAP
XFILLER_incr_T_1_222 VDD VSS / DCAP
XFILLER_incr_T_2_48 VDD VSS / DCAP
XFILLER_incr_T_2_47 VDD VSS / DCAP
XFILLER_incr_T_1_221 VDD VSS / DCAP
XFILLER_incr_T_1_220 VDD VSS / DCAP
XFILLER_incr_T_1_217 VDD VSS / DCAP
XFILLER_incr_T_1_216 VDD VSS / DCAP
XFILLER_incr_T_2_45 VDD VSS / DCAP
XFILLER_incr_T_1_214 VDD VSS / DCAP
XFILLER_incr_T_2_44 VDD VSS / DCAP
XFILLER_incr_T_2_41 VDD VSS / DCAP
XFILLER_incr_T_2_37 VDD VSS / DCAP
XFILLER_incr_T_1_212 VDD VSS / DCAP
XFILLER_incr_T_1_211 VDD VSS / DCAP
XFILLER_incr_T_2_36 VDD VSS / DCAP
XFILLER_incr_T_2_34 VDD VSS / DCAP
XFILLER_incr_T_1_209 VDD VSS / DCAP
XFILLER_incr_T_1_207 VDD VSS / DCAP
XFILLER_incr_T_2_30 VDD VSS / DCAP
XFILLER_incr_T_1_206 VDD VSS / DCAP
XFILLER_incr_T_2_29 VDD VSS / DCAP
XFILLER_incr_T_2_28 VDD VSS / DCAP
XFILLER_incr_T_2_27 VDD VSS / DCAP
XFILLER_incr_T_2_26 VDD VSS / DCAP
XFILLER_incr_T_2_24 VDD VSS / DCAP
XFILLER_incr_T_2_23 VDD VSS / DCAP
XFILLER_incr_T_1_204 VDD VSS / DCAP
XFILLER_incr_T_2_18 VDD VSS / DCAP
XFILLER_incr_T_2_17 VDD VSS / DCAP
XFILLER_incr_T_1_201 VDD VSS / DCAP
XFILLER_incr_T_1_200 VDD VSS / DCAP
XFILLER_incr_T_1_199 VDD VSS / DCAP
XFILLER_incr_T_1_198 VDD VSS / DCAP
XFILLER_incr_T_1_197 VDD VSS / DCAP
XFILLER_incr_T_1_196 VDD VSS / DCAP
XFILLER_incr_T_2_16 VDD VSS / DCAP
XFILLER_incr_T_1_193 VDD VSS / DCAP
XFILLER_incr_T_1_192 VDD VSS / DCAP
XFILLER_incr_T_1_191 VDD VSS / DCAP
XFILLER_incr_T_2_15 VDD VSS / DCAP
XFILLER_incr_T_2_14 VDD VSS / DCAP
XFILLER_incr_T_2_13 VDD VSS / DCAP
XFILLER_incr_T_2_11 VDD VSS / DCAP
XFILLER_incr_T_1_189 VDD VSS / DCAP
XFILLER_incr_T_1_188 VDD VSS / DCAP
XFILLER_incr_T_2_8 VDD VSS / DCAP
XFILLER_incr_T_2_7 VDD VSS / DCAP
XFILLER_incr_T_1_187 VDD VSS / DCAP
XFILLER_incr_T_2_6 VDD VSS / DCAP
XFILLER_incr_T_1_185 VDD VSS / DCAP
XFILLER_incr_T_1_183 VDD VSS / DCAP
XFILLER_incr_T_1_182 VDD VSS / DCAP
XFILLER_incr_T_1_180 VDD VSS / DCAP
XFILLER_incr_T_1_179 VDD VSS / DCAP
XFILLER_incr_T_1_178 VDD VSS / DCAP
XFILLER_incr_T_1_177 VDD VSS / DCAP
XFILLER_incr_T_1_176 VDD VSS / DCAP
XFILLER_incr_T_1_175 VDD VSS / DCAP
XFILLER_incr_T_1_174 VDD VSS / DCAP
XFILLER_incr_T_1_173 VDD VSS / DCAP
XFILLER_incr_T_1_172 VDD VSS / DCAP
XFILLER_incr_T_1_171 VDD VSS / DCAP
XFILLER_incr_T_1_169 VDD VSS / DCAP
XFILLER_incr_T_1_167 VDD VSS / DCAP
XFILLER_incr_T_1_165 VDD VSS / DCAP
XFILLER_incr_T_1_164 VDD VSS / DCAP
XFILLER_incr_T_2_3 VDD VSS / DCAP
XFILLER_incr_T_1_162 VDD VSS / DCAP
XFILLER_incr_T_1_158 VDD VSS / DCAP
XFILLER_incr_T_1_157 VDD VSS / DCAP
XFILLER_incr_T_1_155 VDD VSS / DCAP
XFILLER_incr_T_1_154 VDD VSS / DCAP
XFILLER_incr_T_1_152 VDD VSS / DCAP
XFILLER_incr_T_1_147 VDD VSS / DCAP
XFILLER_incr_T_1_146 VDD VSS / DCAP
XFILLER_incr_T_1_144 VDD VSS / DCAP
XFILLER_incr_T_1_142 VDD VSS / DCAP
XFILLER_incr_T_1_140 VDD VSS / DCAP
XFILLER_incr_T_1_138 VDD VSS / DCAP
XFILLER_incr_T_1_137 VDD VSS / DCAP
XFILLER_incr_T_1_135 VDD VSS / DCAP
XFILLER_incr_T_1_133 VDD VSS / DCAP
XFILLER_incr_T_1_131 VDD VSS / DCAP
XFILLER_incr_T_1_130 VDD VSS / DCAP
XFILLER_incr_T_1_129 VDD VSS / DCAP
XFILLER_incr_T_1_128 VDD VSS / DCAP
XFILLER_incr_T_1_127 VDD VSS / DCAP
XFILLER_incr_T_1_126 VDD VSS / DCAP
XFILLER_incr_T_1_125 VDD VSS / DCAP
XFILLER_incr_T_1_122 VDD VSS / DCAP
XFILLER_incr_T_1_118 VDD VSS / DCAP
XFILLER_incr_T_1_117 VDD VSS / DCAP
XFILLER_incr_T_1_115 VDD VSS / DCAP
XFILLER_incr_T_1_114 VDD VSS / DCAP
XFILLER_incr_T_1_112 VDD VSS / DCAP
XFILLER_incr_T_1_111 VDD VSS / DCAP
XFILLER_incr_T_1_109 VDD VSS / DCAP
XFILLER_incr_T_1_108 VDD VSS / DCAP
XFILLER_incr_T_1_107 VDD VSS / DCAP
XFILLER_incr_T_1_106 VDD VSS / DCAP
XFILLER_incr_T_1_102 VDD VSS / DCAP
XFILLER_incr_T_1_99 VDD VSS / DCAP
XFILLER_incr_T_1_98 VDD VSS / DCAP
XFILLER_incr_T_1_97 VDD VSS / DCAP
XFILLER_incr_T_1_96 VDD VSS / DCAP
XFILLER_incr_T_1_95 VDD VSS / DCAP
XFILLER_incr_T_1_93 VDD VSS / DCAP
XFILLER_incr_T_1_92 VDD VSS / DCAP
XFILLER_incr_T_1_88 VDD VSS / DCAP
XFILLER_incr_T_1_85 VDD VSS / DCAP
XFILLER_incr_T_1_84 VDD VSS / DCAP
XFILLER_incr_T_1_83 VDD VSS / DCAP
XFILLER_incr_T_1_81 VDD VSS / DCAP
XFILLER_incr_T_1_79 VDD VSS / DCAP
XFILLER_incr_T_1_78 VDD VSS / DCAP
XFILLER_incr_T_1_76 VDD VSS / DCAP
XFILLER_incr_T_1_74 VDD VSS / DCAP
XFILLER_incr_T_1_73 VDD VSS / DCAP
XFILLER_incr_T_1_71 VDD VSS / DCAP
XFILLER_incr_T_1_68 VDD VSS / DCAP
XFILLER_incr_T_1_67 VDD VSS / DCAP
XFILLER_incr_T_1_66 VDD VSS / DCAP
XFILLER_incr_T_1_65 VDD VSS / DCAP
XFILLER_incr_T_1_62 VDD VSS / DCAP
XFILLER_incr_T_1_60 VDD VSS / DCAP
XFILLER_incr_T_1_59 VDD VSS / DCAP
XFILLER_incr_T_1_58 VDD VSS / DCAP
XFILLER_incr_T_1_57 VDD VSS / DCAP
XFILLER_incr_T_1_56 VDD VSS / DCAP
XFILLER_incr_T_1_55 VDD VSS / DCAP
XFILLER_incr_T_1_50 VDD VSS / DCAP
XFILLER_incr_T_1_49 VDD VSS / DCAP
XFILLER_incr_T_1_48 VDD VSS / DCAP
XFILLER_incr_T_1_47 VDD VSS / DCAP
XFILLER_incr_T_1_45 VDD VSS / DCAP
XFILLER_incr_T_1_42 VDD VSS / DCAP
XFILLER_incr_T_1_40 VDD VSS / DCAP
XFILLER_incr_T_1_38 VDD VSS / DCAP
XFILLER_incr_T_1_37 VDD VSS / DCAP
XFILLER_incr_T_1_36 VDD VSS / DCAP
XFILLER_incr_T_1_34 VDD VSS / DCAP
XFILLER_incr_T_1_29 VDD VSS / DCAP
XFILLER_incr_T_1_28 VDD VSS / DCAP
XFILLER_incr_T_1_26 VDD VSS / DCAP
XFILLER_incr_T_1_24 VDD VSS / DCAP
XFILLER_incr_T_1_23 VDD VSS / DCAP
XFILLER_incr_T_1_21 VDD VSS / DCAP
XFILLER_incr_T_1_20 VDD VSS / DCAP
XFILLER_incr_T_1_18 VDD VSS / DCAP
XFILLER_incr_T_1_15 VDD VSS / DCAP
XFILLER_incr_T_1_14 VDD VSS / DCAP
XFILLER_incr_T_1_10 VDD VSS / DCAP
XFILLER_incr_T_1_9 VDD VSS / DCAP
XFILLER_incr_T_1_8 VDD VSS / DCAP
XFILLER_incr_T_1_6 VDD VSS / DCAP
XFILLER_incr_T_1_4 VDD VSS / DCAP
XFILLER_incr_T_1_3 VDD VSS / DCAP
XFILLER_incr_T_1_1 VDD VSS / DCAP
XFILLER_T_4_2651 VDD VSS / DCAP
XFILLER_T_4_2649 VDD VSS / DCAP
XFILLER_T_4_2648 VDD VSS / DCAP
XFILLER_T_4_2646 VDD VSS / DCAP
XFILLER_T_4_2645 VDD VSS / DCAP
XFILLER_T_4_2644 VDD VSS / DCAP
XFILLER_T_4_2642 VDD VSS / DCAP
XFILLER_T_4_2641 VDD VSS / DCAP
XFILLER_T_4_2640 VDD VSS / DCAP
XFILLER_T_4_2639 VDD VSS / DCAP
XFILLER_T_4_2638 VDD VSS / DCAP
XFILLER_T_4_2637 VDD VSS / DCAP
XFILLER_T_4_2636 VDD VSS / DCAP
XFILLER_T_4_2634 VDD VSS / DCAP
XFILLER_T_4_2633 VDD VSS / DCAP
XFILLER_T_4_2631 VDD VSS / DCAP
XFILLER_T_4_2630 VDD VSS / DCAP
XFILLER_T_4_2626 VDD VSS / DCAP
XFILLER_T_4_2622 VDD VSS / DCAP
XFILLER_T_4_2621 VDD VSS / DCAP
XFILLER_T_4_2620 VDD VSS / DCAP
XFILLER_T_4_2614 VDD VSS / DCAP
XFILLER_T_4_2612 VDD VSS / DCAP
XFILLER_T_4_2611 VDD VSS / DCAP
XFILLER_T_4_2610 VDD VSS / DCAP
XFILLER_T_4_2607 VDD VSS / DCAP
XFILLER_T_4_2605 VDD VSS / DCAP
XFILLER_T_4_2604 VDD VSS / DCAP
XFILLER_T_4_2603 VDD VSS / DCAP
XFILLER_T_4_2602 VDD VSS / DCAP
XFILLER_T_4_2601 VDD VSS / DCAP
XFILLER_T_4_2600 VDD VSS / DCAP
XFILLER_T_4_2599 VDD VSS / DCAP
XFILLER_T_4_2594 VDD VSS / DCAP
XFILLER_T_4_2592 VDD VSS / DCAP
XFILLER_T_4_2591 VDD VSS / DCAP
XFILLER_T_4_2590 VDD VSS / DCAP
XFILLER_T_4_2589 VDD VSS / DCAP
XFILLER_T_4_2587 VDD VSS / DCAP
XFILLER_T_4_2586 VDD VSS / DCAP
XFILLER_T_4_2585 VDD VSS / DCAP
XFILLER_T_4_2584 VDD VSS / DCAP
XFILLER_T_4_2581 VDD VSS / DCAP
XFILLER_T_4_2580 VDD VSS / DCAP
XFILLER_T_4_2579 VDD VSS / DCAP
XFILLER_T_4_2573 VDD VSS / DCAP
XFILLER_T_4_2569 VDD VSS / DCAP
XFILLER_T_4_2568 VDD VSS / DCAP
XFILLER_T_4_2562 VDD VSS / DCAP
XFILLER_T_4_2560 VDD VSS / DCAP
XFILLER_T_4_2559 VDD VSS / DCAP
XFILLER_T_4_2557 VDD VSS / DCAP
XFILLER_T_4_2556 VDD VSS / DCAP
XFILLER_T_4_2551 VDD VSS / DCAP
XFILLER_T_4_2550 VDD VSS / DCAP
XFILLER_T_4_2548 VDD VSS / DCAP
XFILLER_T_4_2547 VDD VSS / DCAP
XFILLER_T_4_2545 VDD VSS / DCAP
XFILLER_T_4_2543 VDD VSS / DCAP
XFILLER_T_4_2542 VDD VSS / DCAP
XFILLER_T_4_2541 VDD VSS / DCAP
XFILLER_T_4_2540 VDD VSS / DCAP
XFILLER_T_4_2539 VDD VSS / DCAP
XFILLER_T_4_2537 VDD VSS / DCAP
XFILLER_T_4_2536 VDD VSS / DCAP
XFILLER_T_4_2535 VDD VSS / DCAP
XFILLER_T_4_2534 VDD VSS / DCAP
XFILLER_T_4_2531 VDD VSS / DCAP
XFILLER_T_4_2529 VDD VSS / DCAP
XFILLER_T_4_2527 VDD VSS / DCAP
XFILLER_T_4_2526 VDD VSS / DCAP
XFILLER_T_4_2522 VDD VSS / DCAP
XFILLER_T_4_2520 VDD VSS / DCAP
XFILLER_T_4_2517 VDD VSS / DCAP
XFILLER_T_4_2515 VDD VSS / DCAP
XFILLER_T_4_2514 VDD VSS / DCAP
XFILLER_T_4_2512 VDD VSS / DCAP
XFILLER_T_4_2508 VDD VSS / DCAP
XFILLER_T_4_2507 VDD VSS / DCAP
XFILLER_T_4_2505 VDD VSS / DCAP
XFILLER_T_4_2503 VDD VSS / DCAP
XFILLER_T_4_2502 VDD VSS / DCAP
XFILLER_T_4_2501 VDD VSS / DCAP
XFILLER_T_4_2500 VDD VSS / DCAP
XFILLER_T_4_2498 VDD VSS / DCAP
XFILLER_T_4_2496 VDD VSS / DCAP
XFILLER_T_4_2495 VDD VSS / DCAP
XFILLER_T_4_2494 VDD VSS / DCAP
XFILLER_T_4_2493 VDD VSS / DCAP
XFILLER_T_4_2492 VDD VSS / DCAP
XFILLER_T_4_2490 VDD VSS / DCAP
XFILLER_T_4_2489 VDD VSS / DCAP
XFILLER_T_4_2488 VDD VSS / DCAP
XFILLER_T_4_2487 VDD VSS / DCAP
XFILLER_T_4_2486 VDD VSS / DCAP
XFILLER_T_4_2485 VDD VSS / DCAP
XFILLER_T_4_2483 VDD VSS / DCAP
XFILLER_T_4_2480 VDD VSS / DCAP
XFILLER_T_4_2477 VDD VSS / DCAP
XFILLER_T_4_2476 VDD VSS / DCAP
XFILLER_T_4_2475 VDD VSS / DCAP
XFILLER_T_4_2474 VDD VSS / DCAP
XFILLER_T_4_2471 VDD VSS / DCAP
XFILLER_T_4_2469 VDD VSS / DCAP
XFILLER_T_4_2468 VDD VSS / DCAP
XFILLER_T_4_2467 VDD VSS / DCAP
XFILLER_T_4_2466 VDD VSS / DCAP
XFILLER_T_4_2465 VDD VSS / DCAP
XFILLER_T_4_2461 VDD VSS / DCAP
XFILLER_T_4_2458 VDD VSS / DCAP
XFILLER_T_4_2456 VDD VSS / DCAP
XFILLER_T_4_2452 VDD VSS / DCAP
XFILLER_T_4_2451 VDD VSS / DCAP
XFILLER_T_4_2450 VDD VSS / DCAP
XFILLER_T_4_2446 VDD VSS / DCAP
XFILLER_T_4_2445 VDD VSS / DCAP
XFILLER_T_4_2443 VDD VSS / DCAP
XFILLER_T_4_2442 VDD VSS / DCAP
XFILLER_T_4_2440 VDD VSS / DCAP
XFILLER_T_4_2439 VDD VSS / DCAP
XFILLER_T_4_2438 VDD VSS / DCAP
XFILLER_T_4_2437 VDD VSS / DCAP
XFILLER_T_4_2435 VDD VSS / DCAP
XFILLER_T_4_2433 VDD VSS / DCAP
XFILLER_T_4_2431 VDD VSS / DCAP
XFILLER_T_4_2430 VDD VSS / DCAP
XFILLER_T_4_2427 VDD VSS / DCAP
XFILLER_T_4_2426 VDD VSS / DCAP
XFILLER_T_4_2423 VDD VSS / DCAP
XFILLER_T_4_2422 VDD VSS / DCAP
XFILLER_T_4_2419 VDD VSS / DCAP
XFILLER_T_4_2418 VDD VSS / DCAP
XFILLER_T_4_2411 VDD VSS / DCAP
XFILLER_T_4_2407 VDD VSS / DCAP
XFILLER_T_4_2406 VDD VSS / DCAP
XFILLER_T_4_2404 VDD VSS / DCAP
XFILLER_T_4_2403 VDD VSS / DCAP
XFILLER_T_4_2402 VDD VSS / DCAP
XFILLER_T_4_2399 VDD VSS / DCAP
XFILLER_T_4_2398 VDD VSS / DCAP
XFILLER_T_4_2397 VDD VSS / DCAP
XFILLER_T_4_2396 VDD VSS / DCAP
XFILLER_T_4_2395 VDD VSS / DCAP
XFILLER_T_4_2393 VDD VSS / DCAP
XFILLER_T_4_2392 VDD VSS / DCAP
XFILLER_T_4_2391 VDD VSS / DCAP
XFILLER_T_4_2390 VDD VSS / DCAP
XFILLER_T_4_2388 VDD VSS / DCAP
XFILLER_T_4_2386 VDD VSS / DCAP
XFILLER_T_4_2385 VDD VSS / DCAP
XFILLER_T_4_2384 VDD VSS / DCAP
XFILLER_T_4_2383 VDD VSS / DCAP
XFILLER_T_4_2381 VDD VSS / DCAP
XFILLER_T_4_2380 VDD VSS / DCAP
XFILLER_T_4_2379 VDD VSS / DCAP
XFILLER_T_4_2376 VDD VSS / DCAP
XFILLER_T_4_2375 VDD VSS / DCAP
XFILLER_T_4_2374 VDD VSS / DCAP
XFILLER_T_4_2372 VDD VSS / DCAP
XFILLER_T_4_2369 VDD VSS / DCAP
XFILLER_T_4_2368 VDD VSS / DCAP
XFILLER_T_4_2367 VDD VSS / DCAP
XFILLER_T_4_2366 VDD VSS / DCAP
XFILLER_T_4_2365 VDD VSS / DCAP
XFILLER_T_4_2360 VDD VSS / DCAP
XFILLER_T_4_2359 VDD VSS / DCAP
XFILLER_T_4_2357 VDD VSS / DCAP
XFILLER_T_4_2355 VDD VSS / DCAP
XFILLER_T_4_2354 VDD VSS / DCAP
XFILLER_T_4_2351 VDD VSS / DCAP
XFILLER_T_4_2350 VDD VSS / DCAP
XFILLER_T_4_2348 VDD VSS / DCAP
XFILLER_T_4_2347 VDD VSS / DCAP
XFILLER_T_4_2346 VDD VSS / DCAP
XFILLER_T_4_2345 VDD VSS / DCAP
XFILLER_T_4_2344 VDD VSS / DCAP
XFILLER_T_4_2343 VDD VSS / DCAP
XFILLER_T_4_2342 VDD VSS / DCAP
XFILLER_T_4_2341 VDD VSS / DCAP
XFILLER_T_4_2340 VDD VSS / DCAP
XFILLER_T_4_2339 VDD VSS / DCAP
XFILLER_T_4_2338 VDD VSS / DCAP
XFILLER_T_4_2336 VDD VSS / DCAP
XFILLER_T_4_2335 VDD VSS / DCAP
XFILLER_T_4_2334 VDD VSS / DCAP
XFILLER_T_4_2333 VDD VSS / DCAP
XFILLER_T_4_2332 VDD VSS / DCAP
XFILLER_T_4_2331 VDD VSS / DCAP
XFILLER_T_4_2330 VDD VSS / DCAP
XFILLER_T_4_2329 VDD VSS / DCAP
XFILLER_T_4_2328 VDD VSS / DCAP
XFILLER_T_4_2325 VDD VSS / DCAP
XFILLER_T_4_2323 VDD VSS / DCAP
XFILLER_T_4_2322 VDD VSS / DCAP
XFILLER_T_4_2320 VDD VSS / DCAP
XFILLER_T_4_2318 VDD VSS / DCAP
XFILLER_T_4_2316 VDD VSS / DCAP
XFILLER_T_4_2315 VDD VSS / DCAP
XFILLER_T_4_2313 VDD VSS / DCAP
XFILLER_T_4_2308 VDD VSS / DCAP
XFILLER_T_4_2307 VDD VSS / DCAP
XFILLER_T_4_2304 VDD VSS / DCAP
XFILLER_T_4_2303 VDD VSS / DCAP
XFILLER_T_4_2301 VDD VSS / DCAP
XFILLER_T_4_2300 VDD VSS / DCAP
XFILLER_T_4_2299 VDD VSS / DCAP
XFILLER_T_4_2298 VDD VSS / DCAP
XFILLER_T_4_2294 VDD VSS / DCAP
XFILLER_T_4_2292 VDD VSS / DCAP
XFILLER_T_4_2290 VDD VSS / DCAP
XFILLER_T_4_2289 VDD VSS / DCAP
XFILLER_T_4_2288 VDD VSS / DCAP
XFILLER_T_4_2287 VDD VSS / DCAP
XFILLER_T_4_2283 VDD VSS / DCAP
XFILLER_T_4_2282 VDD VSS / DCAP
XFILLER_T_4_2280 VDD VSS / DCAP
XFILLER_T_4_2279 VDD VSS / DCAP
XFILLER_T_4_2278 VDD VSS / DCAP
XFILLER_T_4_2277 VDD VSS / DCAP
XFILLER_T_4_2275 VDD VSS / DCAP
XFILLER_T_4_2274 VDD VSS / DCAP
XFILLER_T_4_2272 VDD VSS / DCAP
XFILLER_T_4_2269 VDD VSS / DCAP
XFILLER_T_4_2268 VDD VSS / DCAP
XFILLER_T_4_2267 VDD VSS / DCAP
XFILLER_T_4_2265 VDD VSS / DCAP
XFILLER_T_4_2263 VDD VSS / DCAP
XFILLER_T_4_2262 VDD VSS / DCAP
XFILLER_T_4_2259 VDD VSS / DCAP
XFILLER_T_4_2256 VDD VSS / DCAP
XFILLER_T_4_2255 VDD VSS / DCAP
XFILLER_T_4_2251 VDD VSS / DCAP
XFILLER_T_4_2250 VDD VSS / DCAP
XFILLER_T_4_2245 VDD VSS / DCAP
XFILLER_T_4_2243 VDD VSS / DCAP
XFILLER_T_4_2241 VDD VSS / DCAP
XFILLER_T_4_2240 VDD VSS / DCAP
XFILLER_T_4_2239 VDD VSS / DCAP
XFILLER_T_4_2237 VDD VSS / DCAP
XFILLER_T_4_2236 VDD VSS / DCAP
XFILLER_T_4_2233 VDD VSS / DCAP
XFILLER_T_4_2230 VDD VSS / DCAP
XFILLER_T_4_2228 VDD VSS / DCAP
XFILLER_T_4_2226 VDD VSS / DCAP
XFILLER_T_4_2225 VDD VSS / DCAP
XFILLER_T_4_2224 VDD VSS / DCAP
XFILLER_T_4_2223 VDD VSS / DCAP
XFILLER_T_4_2222 VDD VSS / DCAP
XFILLER_T_4_2221 VDD VSS / DCAP
XFILLER_T_4_2218 VDD VSS / DCAP
XFILLER_T_4_2217 VDD VSS / DCAP
XFILLER_T_4_2215 VDD VSS / DCAP
XFILLER_T_4_2211 VDD VSS / DCAP
XFILLER_T_4_2210 VDD VSS / DCAP
XFILLER_T_4_2208 VDD VSS / DCAP
XFILLER_T_4_2206 VDD VSS / DCAP
XFILLER_T_4_2201 VDD VSS / DCAP
XFILLER_T_4_2200 VDD VSS / DCAP
XFILLER_T_4_2199 VDD VSS / DCAP
XFILLER_T_4_2196 VDD VSS / DCAP
XFILLER_T_4_2193 VDD VSS / DCAP
XFILLER_T_4_2192 VDD VSS / DCAP
XFILLER_T_4_2189 VDD VSS / DCAP
XFILLER_T_4_2188 VDD VSS / DCAP
XFILLER_T_4_2187 VDD VSS / DCAP
XFILLER_T_4_2184 VDD VSS / DCAP
XFILLER_T_4_2183 VDD VSS / DCAP
XFILLER_T_4_2181 VDD VSS / DCAP
XFILLER_T_4_2180 VDD VSS / DCAP
XFILLER_T_4_2179 VDD VSS / DCAP
XFILLER_T_4_2178 VDD VSS / DCAP
XFILLER_T_4_2176 VDD VSS / DCAP
XFILLER_T_4_2175 VDD VSS / DCAP
XFILLER_T_4_2170 VDD VSS / DCAP
XFILLER_T_4_2169 VDD VSS / DCAP
XFILLER_T_4_2168 VDD VSS / DCAP
XFILLER_T_4_2160 VDD VSS / DCAP
XFILLER_T_4_2159 VDD VSS / DCAP
XFILLER_T_4_2158 VDD VSS / DCAP
XFILLER_T_4_2155 VDD VSS / DCAP
XFILLER_T_4_2153 VDD VSS / DCAP
XFILLER_T_4_2152 VDD VSS / DCAP
XFILLER_T_4_2150 VDD VSS / DCAP
XFILLER_T_4_2149 VDD VSS / DCAP
XFILLER_T_4_2147 VDD VSS / DCAP
XFILLER_T_4_2143 VDD VSS / DCAP
XFILLER_T_4_2141 VDD VSS / DCAP
XFILLER_T_4_2140 VDD VSS / DCAP
XFILLER_T_4_2137 VDD VSS / DCAP
XFILLER_T_4_2135 VDD VSS / DCAP
XFILLER_T_4_2134 VDD VSS / DCAP
XFILLER_T_4_2133 VDD VSS / DCAP
XFILLER_T_4_2132 VDD VSS / DCAP
XFILLER_T_4_2131 VDD VSS / DCAP
XFILLER_T_4_2128 VDD VSS / DCAP
XFILLER_T_4_2126 VDD VSS / DCAP
XFILLER_T_4_2124 VDD VSS / DCAP
XFILLER_T_4_2123 VDD VSS / DCAP
XFILLER_T_4_2119 VDD VSS / DCAP
XFILLER_T_4_2118 VDD VSS / DCAP
XFILLER_T_4_2115 VDD VSS / DCAP
XFILLER_T_4_2113 VDD VSS / DCAP
XFILLER_T_4_2110 VDD VSS / DCAP
XFILLER_T_4_2108 VDD VSS / DCAP
XFILLER_T_4_2103 VDD VSS / DCAP
XFILLER_T_4_2102 VDD VSS / DCAP
XFILLER_T_4_2101 VDD VSS / DCAP
XFILLER_T_4_2099 VDD VSS / DCAP
XFILLER_T_4_2098 VDD VSS / DCAP
XFILLER_T_4_2096 VDD VSS / DCAP
XFILLER_T_4_2095 VDD VSS / DCAP
XFILLER_T_4_2093 VDD VSS / DCAP
XFILLER_T_4_2092 VDD VSS / DCAP
XFILLER_T_4_2091 VDD VSS / DCAP
XFILLER_T_4_2090 VDD VSS / DCAP
XFILLER_T_4_2088 VDD VSS / DCAP
XFILLER_T_4_2086 VDD VSS / DCAP
XFILLER_T_4_2082 VDD VSS / DCAP
XFILLER_T_4_2081 VDD VSS / DCAP
XFILLER_T_4_2079 VDD VSS / DCAP
XFILLER_T_4_2078 VDD VSS / DCAP
XFILLER_T_4_2077 VDD VSS / DCAP
XFILLER_T_4_2074 VDD VSS / DCAP
XFILLER_T_4_2072 VDD VSS / DCAP
XFILLER_T_4_2071 VDD VSS / DCAP
XFILLER_T_4_2068 VDD VSS / DCAP
XFILLER_T_4_2067 VDD VSS / DCAP
XFILLER_T_4_2066 VDD VSS / DCAP
XFILLER_T_4_2065 VDD VSS / DCAP
XFILLER_T_4_2063 VDD VSS / DCAP
XFILLER_T_4_2058 VDD VSS / DCAP
XFILLER_T_4_2057 VDD VSS / DCAP
XFILLER_T_4_2054 VDD VSS / DCAP
XFILLER_T_4_2053 VDD VSS / DCAP
XFILLER_T_4_2052 VDD VSS / DCAP
XFILLER_T_4_2051 VDD VSS / DCAP
XFILLER_T_4_2049 VDD VSS / DCAP
XFILLER_T_4_2048 VDD VSS / DCAP
XFILLER_T_4_2047 VDD VSS / DCAP
XFILLER_T_4_2045 VDD VSS / DCAP
XFILLER_T_4_2043 VDD VSS / DCAP
XFILLER_T_4_2042 VDD VSS / DCAP
XFILLER_T_4_2041 VDD VSS / DCAP
XFILLER_T_4_2039 VDD VSS / DCAP
XFILLER_T_4_2037 VDD VSS / DCAP
XFILLER_T_4_2034 VDD VSS / DCAP
XFILLER_T_4_2033 VDD VSS / DCAP
XFILLER_T_4_2032 VDD VSS / DCAP
XFILLER_T_4_2031 VDD VSS / DCAP
XFILLER_T_4_2030 VDD VSS / DCAP
XFILLER_T_4_2029 VDD VSS / DCAP
XFILLER_T_4_2027 VDD VSS / DCAP
XFILLER_T_4_2026 VDD VSS / DCAP
XFILLER_T_4_2025 VDD VSS / DCAP
XFILLER_T_4_2023 VDD VSS / DCAP
XFILLER_T_4_2021 VDD VSS / DCAP
XFILLER_T_4_2019 VDD VSS / DCAP
XFILLER_T_4_2014 VDD VSS / DCAP
XFILLER_T_4_2013 VDD VSS / DCAP
XFILLER_T_4_2011 VDD VSS / DCAP
XFILLER_T_4_2009 VDD VSS / DCAP
XFILLER_T_4_2005 VDD VSS / DCAP
XFILLER_T_4_2004 VDD VSS / DCAP
XFILLER_T_4_2002 VDD VSS / DCAP
XFILLER_T_4_2001 VDD VSS / DCAP
XFILLER_T_4_1998 VDD VSS / DCAP
XFILLER_T_4_1994 VDD VSS / DCAP
XFILLER_T_4_1993 VDD VSS / DCAP
XFILLER_T_4_1992 VDD VSS / DCAP
XFILLER_T_4_1989 VDD VSS / DCAP
XFILLER_T_4_1987 VDD VSS / DCAP
XFILLER_T_4_1986 VDD VSS / DCAP
XFILLER_T_4_1985 VDD VSS / DCAP
XFILLER_T_4_1983 VDD VSS / DCAP
XFILLER_T_4_1982 VDD VSS / DCAP
XFILLER_T_4_1978 VDD VSS / DCAP
XFILLER_T_4_1975 VDD VSS / DCAP
XFILLER_T_4_1973 VDD VSS / DCAP
XFILLER_T_4_1964 VDD VSS / DCAP
XFILLER_T_4_1963 VDD VSS / DCAP
XFILLER_T_4_1961 VDD VSS / DCAP
XFILLER_T_4_1958 VDD VSS / DCAP
XFILLER_T_4_1957 VDD VSS / DCAP
XFILLER_T_4_1953 VDD VSS / DCAP
XFILLER_T_4_1952 VDD VSS / DCAP
XFILLER_T_4_1949 VDD VSS / DCAP
XFILLER_T_4_1948 VDD VSS / DCAP
XFILLER_T_4_1947 VDD VSS / DCAP
XFILLER_T_4_1946 VDD VSS / DCAP
XFILLER_T_4_1944 VDD VSS / DCAP
XFILLER_T_4_1943 VDD VSS / DCAP
XFILLER_T_4_1942 VDD VSS / DCAP
XFILLER_T_4_1940 VDD VSS / DCAP
XFILLER_T_4_1939 VDD VSS / DCAP
XFILLER_T_4_1938 VDD VSS / DCAP
XFILLER_T_4_1935 VDD VSS / DCAP
XFILLER_T_4_1933 VDD VSS / DCAP
XFILLER_T_4_1931 VDD VSS / DCAP
XFILLER_T_4_1930 VDD VSS / DCAP
XFILLER_T_4_1928 VDD VSS / DCAP
XFILLER_T_4_1923 VDD VSS / DCAP
XFILLER_T_4_1922 VDD VSS / DCAP
XFILLER_T_4_1920 VDD VSS / DCAP
XFILLER_T_4_1918 VDD VSS / DCAP
XFILLER_T_4_1915 VDD VSS / DCAP
XFILLER_T_4_1914 VDD VSS / DCAP
XFILLER_T_4_1913 VDD VSS / DCAP
XFILLER_T_4_1912 VDD VSS / DCAP
XFILLER_T_4_1911 VDD VSS / DCAP
XFILLER_T_4_1910 VDD VSS / DCAP
XFILLER_T_4_1909 VDD VSS / DCAP
XFILLER_T_4_1908 VDD VSS / DCAP
XFILLER_T_4_1902 VDD VSS / DCAP
XFILLER_T_4_1901 VDD VSS / DCAP
XFILLER_T_4_1900 VDD VSS / DCAP
XFILLER_T_4_1899 VDD VSS / DCAP
XFILLER_T_4_1898 VDD VSS / DCAP
XFILLER_T_4_1894 VDD VSS / DCAP
XFILLER_T_4_1893 VDD VSS / DCAP
XFILLER_T_4_1892 VDD VSS / DCAP
XFILLER_T_4_1891 VDD VSS / DCAP
XFILLER_T_4_1889 VDD VSS / DCAP
XFILLER_T_4_1886 VDD VSS / DCAP
XFILLER_T_4_1885 VDD VSS / DCAP
XFILLER_T_4_1884 VDD VSS / DCAP
XFILLER_T_4_1882 VDD VSS / DCAP
XFILLER_T_4_1880 VDD VSS / DCAP
XFILLER_T_4_1879 VDD VSS / DCAP
XFILLER_T_4_1878 VDD VSS / DCAP
XFILLER_T_4_1876 VDD VSS / DCAP
XFILLER_T_4_1875 VDD VSS / DCAP
XFILLER_T_4_1870 VDD VSS / DCAP
XFILLER_T_4_1869 VDD VSS / DCAP
XFILLER_T_4_1867 VDD VSS / DCAP
XFILLER_T_4_1866 VDD VSS / DCAP
XFILLER_T_4_1865 VDD VSS / DCAP
XFILLER_T_4_1861 VDD VSS / DCAP
XFILLER_T_4_1859 VDD VSS / DCAP
XFILLER_T_4_1858 VDD VSS / DCAP
XFILLER_T_4_1855 VDD VSS / DCAP
XFILLER_T_4_1853 VDD VSS / DCAP
XFILLER_T_4_1852 VDD VSS / DCAP
XFILLER_T_4_1850 VDD VSS / DCAP
XFILLER_T_4_1849 VDD VSS / DCAP
XFILLER_T_4_1847 VDD VSS / DCAP
XFILLER_T_4_1846 VDD VSS / DCAP
XFILLER_T_4_1845 VDD VSS / DCAP
XFILLER_T_4_1843 VDD VSS / DCAP
XFILLER_T_4_1842 VDD VSS / DCAP
XFILLER_T_4_1840 VDD VSS / DCAP
XFILLER_T_4_1839 VDD VSS / DCAP
XFILLER_T_4_1836 VDD VSS / DCAP
XFILLER_T_4_1830 VDD VSS / DCAP
XFILLER_T_4_1828 VDD VSS / DCAP
XFILLER_T_4_1827 VDD VSS / DCAP
XFILLER_T_4_1826 VDD VSS / DCAP
XFILLER_T_4_1825 VDD VSS / DCAP
XFILLER_T_4_1824 VDD VSS / DCAP
XFILLER_T_4_1823 VDD VSS / DCAP
XFILLER_T_4_1822 VDD VSS / DCAP
XFILLER_T_4_1821 VDD VSS / DCAP
XFILLER_T_4_1820 VDD VSS / DCAP
XFILLER_T_4_1817 VDD VSS / DCAP
XFILLER_T_4_1816 VDD VSS / DCAP
XFILLER_T_4_1815 VDD VSS / DCAP
XFILLER_T_4_1810 VDD VSS / DCAP
XFILLER_T_4_1807 VDD VSS / DCAP
XFILLER_T_4_1806 VDD VSS / DCAP
XFILLER_T_4_1805 VDD VSS / DCAP
XFILLER_T_4_1801 VDD VSS / DCAP
XFILLER_T_4_1800 VDD VSS / DCAP
XFILLER_T_4_1799 VDD VSS / DCAP
XFILLER_T_4_1796 VDD VSS / DCAP
XFILLER_T_4_1793 VDD VSS / DCAP
XFILLER_T_4_1791 VDD VSS / DCAP
XFILLER_T_4_1790 VDD VSS / DCAP
XFILLER_T_4_1788 VDD VSS / DCAP
XFILLER_T_4_1787 VDD VSS / DCAP
XFILLER_T_4_1783 VDD VSS / DCAP
XFILLER_T_4_1782 VDD VSS / DCAP
XFILLER_T_4_1780 VDD VSS / DCAP
XFILLER_T_4_1779 VDD VSS / DCAP
XFILLER_T_4_1776 VDD VSS / DCAP
XFILLER_T_4_1775 VDD VSS / DCAP
XFILLER_T_4_1773 VDD VSS / DCAP
XFILLER_T_4_1769 VDD VSS / DCAP
XFILLER_T_4_1768 VDD VSS / DCAP
XFILLER_T_4_1767 VDD VSS / DCAP
XFILLER_T_4_1765 VDD VSS / DCAP
XFILLER_T_4_1764 VDD VSS / DCAP
XFILLER_T_4_1760 VDD VSS / DCAP
XFILLER_T_4_1758 VDD VSS / DCAP
XFILLER_T_4_1757 VDD VSS / DCAP
XFILLER_T_4_1752 VDD VSS / DCAP
XFILLER_T_4_1751 VDD VSS / DCAP
XFILLER_T_4_1750 VDD VSS / DCAP
XFILLER_T_4_1748 VDD VSS / DCAP
XFILLER_T_4_1747 VDD VSS / DCAP
XFILLER_T_4_1744 VDD VSS / DCAP
XFILLER_T_4_1743 VDD VSS / DCAP
XFILLER_T_4_1741 VDD VSS / DCAP
XFILLER_T_4_1738 VDD VSS / DCAP
XFILLER_T_4_1737 VDD VSS / DCAP
XFILLER_T_4_1735 VDD VSS / DCAP
XFILLER_T_4_1734 VDD VSS / DCAP
XFILLER_T_4_1730 VDD VSS / DCAP
XFILLER_T_4_1729 VDD VSS / DCAP
XFILLER_T_4_1728 VDD VSS / DCAP
XFILLER_T_4_1726 VDD VSS / DCAP
XFILLER_T_4_1724 VDD VSS / DCAP
XFILLER_T_4_1723 VDD VSS / DCAP
XFILLER_T_4_1722 VDD VSS / DCAP
XFILLER_T_4_1721 VDD VSS / DCAP
XFILLER_T_4_1720 VDD VSS / DCAP
XFILLER_T_4_1717 VDD VSS / DCAP
XFILLER_T_4_1714 VDD VSS / DCAP
XFILLER_T_4_1713 VDD VSS / DCAP
XFILLER_T_4_1711 VDD VSS / DCAP
XFILLER_T_4_1710 VDD VSS / DCAP
XFILLER_T_4_1708 VDD VSS / DCAP
XFILLER_T_4_1702 VDD VSS / DCAP
XFILLER_T_4_1700 VDD VSS / DCAP
XFILLER_T_4_1697 VDD VSS / DCAP
XFILLER_T_4_1696 VDD VSS / DCAP
XFILLER_T_4_1695 VDD VSS / DCAP
XFILLER_T_4_1689 VDD VSS / DCAP
XFILLER_T_4_1688 VDD VSS / DCAP
XFILLER_T_4_1686 VDD VSS / DCAP
XFILLER_T_4_1683 VDD VSS / DCAP
XFILLER_T_4_1682 VDD VSS / DCAP
XFILLER_T_4_1681 VDD VSS / DCAP
XFILLER_T_4_1680 VDD VSS / DCAP
XFILLER_T_4_1677 VDD VSS / DCAP
XFILLER_T_4_1676 VDD VSS / DCAP
XFILLER_T_4_1674 VDD VSS / DCAP
XFILLER_T_4_1673 VDD VSS / DCAP
XFILLER_T_4_1672 VDD VSS / DCAP
XFILLER_T_4_1671 VDD VSS / DCAP
XFILLER_T_4_1670 VDD VSS / DCAP
XFILLER_T_4_1669 VDD VSS / DCAP
XFILLER_T_4_1667 VDD VSS / DCAP
XFILLER_T_4_1666 VDD VSS / DCAP
XFILLER_T_4_1665 VDD VSS / DCAP
XFILLER_T_4_1661 VDD VSS / DCAP
XFILLER_T_4_1659 VDD VSS / DCAP
XFILLER_T_4_1657 VDD VSS / DCAP
XFILLER_T_4_1655 VDD VSS / DCAP
XFILLER_T_4_1654 VDD VSS / DCAP
XFILLER_T_4_1653 VDD VSS / DCAP
XFILLER_T_4_1649 VDD VSS / DCAP
XFILLER_T_4_1648 VDD VSS / DCAP
XFILLER_T_4_1646 VDD VSS / DCAP
XFILLER_T_4_1645 VDD VSS / DCAP
XFILLER_T_4_1644 VDD VSS / DCAP
XFILLER_T_4_1642 VDD VSS / DCAP
XFILLER_T_4_1641 VDD VSS / DCAP
XFILLER_T_4_1640 VDD VSS / DCAP
XFILLER_T_4_1639 VDD VSS / DCAP
XFILLER_T_4_1638 VDD VSS / DCAP
XFILLER_T_4_1636 VDD VSS / DCAP
XFILLER_T_4_1635 VDD VSS / DCAP
XFILLER_T_4_1630 VDD VSS / DCAP
XFILLER_T_4_1629 VDD VSS / DCAP
XFILLER_T_4_1627 VDD VSS / DCAP
XFILLER_T_4_1625 VDD VSS / DCAP
XFILLER_T_4_1624 VDD VSS / DCAP
XFILLER_T_4_1619 VDD VSS / DCAP
XFILLER_T_4_1615 VDD VSS / DCAP
XFILLER_T_4_1613 VDD VSS / DCAP
XFILLER_T_4_1612 VDD VSS / DCAP
XFILLER_T_4_1611 VDD VSS / DCAP
XFILLER_T_4_1610 VDD VSS / DCAP
XFILLER_T_4_1608 VDD VSS / DCAP
XFILLER_T_4_1606 VDD VSS / DCAP
XFILLER_T_4_1604 VDD VSS / DCAP
XFILLER_T_4_1603 VDD VSS / DCAP
XFILLER_T_4_1602 VDD VSS / DCAP
XFILLER_T_4_1599 VDD VSS / DCAP
XFILLER_T_4_1598 VDD VSS / DCAP
XFILLER_T_4_1597 VDD VSS / DCAP
XFILLER_T_4_1593 VDD VSS / DCAP
XFILLER_T_4_1592 VDD VSS / DCAP
XFILLER_T_4_1590 VDD VSS / DCAP
XFILLER_T_4_1588 VDD VSS / DCAP
XFILLER_T_4_1587 VDD VSS / DCAP
XFILLER_T_4_1585 VDD VSS / DCAP
XFILLER_T_4_1583 VDD VSS / DCAP
XFILLER_T_4_1582 VDD VSS / DCAP
XFILLER_T_4_1580 VDD VSS / DCAP
XFILLER_T_4_1579 VDD VSS / DCAP
XFILLER_T_4_1578 VDD VSS / DCAP
XFILLER_T_4_1572 VDD VSS / DCAP
XFILLER_T_4_1568 VDD VSS / DCAP
XFILLER_T_4_1567 VDD VSS / DCAP
XFILLER_T_4_1565 VDD VSS / DCAP
XFILLER_T_4_1562 VDD VSS / DCAP
XFILLER_T_4_1561 VDD VSS / DCAP
XFILLER_T_4_1558 VDD VSS / DCAP
XFILLER_T_4_1556 VDD VSS / DCAP
XFILLER_T_4_1555 VDD VSS / DCAP
XFILLER_T_4_1550 VDD VSS / DCAP
XFILLER_T_4_1549 VDD VSS / DCAP
XFILLER_T_4_1544 VDD VSS / DCAP
XFILLER_T_4_1541 VDD VSS / DCAP
XFILLER_T_4_1540 VDD VSS / DCAP
XFILLER_T_4_1534 VDD VSS / DCAP
XFILLER_T_4_1530 VDD VSS / DCAP
XFILLER_T_4_1529 VDD VSS / DCAP
XFILLER_T_4_1526 VDD VSS / DCAP
XFILLER_T_4_1525 VDD VSS / DCAP
XFILLER_T_4_1521 VDD VSS / DCAP
XFILLER_T_4_1520 VDD VSS / DCAP
XFILLER_T_4_1519 VDD VSS / DCAP
XFILLER_T_4_1518 VDD VSS / DCAP
XFILLER_T_4_1517 VDD VSS / DCAP
XFILLER_T_4_1512 VDD VSS / DCAP
XFILLER_T_4_1508 VDD VSS / DCAP
XFILLER_T_4_1507 VDD VSS / DCAP
XFILLER_T_4_1506 VDD VSS / DCAP
XFILLER_T_4_1505 VDD VSS / DCAP
XFILLER_T_4_1503 VDD VSS / DCAP
XFILLER_T_4_1502 VDD VSS / DCAP
XFILLER_T_4_1501 VDD VSS / DCAP
XFILLER_T_4_1500 VDD VSS / DCAP
XFILLER_T_4_1499 VDD VSS / DCAP
XFILLER_T_4_1498 VDD VSS / DCAP
XFILLER_T_4_1497 VDD VSS / DCAP
XFILLER_T_4_1496 VDD VSS / DCAP
XFILLER_T_4_1495 VDD VSS / DCAP
XFILLER_T_4_1494 VDD VSS / DCAP
XFILLER_T_4_1492 VDD VSS / DCAP
XFILLER_T_4_1491 VDD VSS / DCAP
XFILLER_T_4_1490 VDD VSS / DCAP
XFILLER_T_4_1488 VDD VSS / DCAP
XFILLER_T_4_1487 VDD VSS / DCAP
XFILLER_T_4_1486 VDD VSS / DCAP
XFILLER_T_4_1484 VDD VSS / DCAP
XFILLER_T_4_1482 VDD VSS / DCAP
XFILLER_T_4_1481 VDD VSS / DCAP
XFILLER_T_4_1480 VDD VSS / DCAP
XFILLER_T_4_1477 VDD VSS / DCAP
XFILLER_T_4_1476 VDD VSS / DCAP
XFILLER_T_4_1474 VDD VSS / DCAP
XFILLER_T_4_1472 VDD VSS / DCAP
XFILLER_T_4_1471 VDD VSS / DCAP
XFILLER_T_4_1468 VDD VSS / DCAP
XFILLER_T_4_1467 VDD VSS / DCAP
XFILLER_T_4_1463 VDD VSS / DCAP
XFILLER_T_4_1462 VDD VSS / DCAP
XFILLER_T_4_1459 VDD VSS / DCAP
XFILLER_T_4_1457 VDD VSS / DCAP
XFILLER_T_4_1455 VDD VSS / DCAP
XFILLER_T_4_1451 VDD VSS / DCAP
XFILLER_T_4_1450 VDD VSS / DCAP
XFILLER_T_4_1449 VDD VSS / DCAP
XFILLER_T_4_1446 VDD VSS / DCAP
XFILLER_T_4_1445 VDD VSS / DCAP
XFILLER_T_4_1444 VDD VSS / DCAP
XFILLER_T_4_1442 VDD VSS / DCAP
XFILLER_T_4_1441 VDD VSS / DCAP
XFILLER_T_4_1440 VDD VSS / DCAP
XFILLER_T_4_1439 VDD VSS / DCAP
XFILLER_T_4_1436 VDD VSS / DCAP
XFILLER_T_4_1435 VDD VSS / DCAP
XFILLER_T_4_1433 VDD VSS / DCAP
XFILLER_T_4_1431 VDD VSS / DCAP
XFILLER_T_4_1425 VDD VSS / DCAP
XFILLER_T_4_1424 VDD VSS / DCAP
XFILLER_T_4_1423 VDD VSS / DCAP
XFILLER_T_4_1419 VDD VSS / DCAP
XFILLER_T_4_1418 VDD VSS / DCAP
XFILLER_T_4_1416 VDD VSS / DCAP
XFILLER_T_4_1415 VDD VSS / DCAP
XFILLER_T_4_1414 VDD VSS / DCAP
XFILLER_T_4_1412 VDD VSS / DCAP
XFILLER_T_4_1411 VDD VSS / DCAP
XFILLER_T_4_1410 VDD VSS / DCAP
XFILLER_T_4_1409 VDD VSS / DCAP
XFILLER_T_4_1406 VDD VSS / DCAP
XFILLER_T_4_1401 VDD VSS / DCAP
XFILLER_T_4_1397 VDD VSS / DCAP
XFILLER_T_4_1394 VDD VSS / DCAP
XFILLER_T_4_1393 VDD VSS / DCAP
XFILLER_T_4_1389 VDD VSS / DCAP
XFILLER_T_4_1385 VDD VSS / DCAP
XFILLER_T_4_1384 VDD VSS / DCAP
XFILLER_T_4_1383 VDD VSS / DCAP
XFILLER_T_4_1382 VDD VSS / DCAP
XFILLER_T_4_1381 VDD VSS / DCAP
XFILLER_T_4_1380 VDD VSS / DCAP
XFILLER_T_4_1379 VDD VSS / DCAP
XFILLER_T_4_1378 VDD VSS / DCAP
XFILLER_T_4_1377 VDD VSS / DCAP
XFILLER_T_4_1374 VDD VSS / DCAP
XFILLER_T_4_1373 VDD VSS / DCAP
XFILLER_T_4_1372 VDD VSS / DCAP
XFILLER_T_4_1371 VDD VSS / DCAP
XFILLER_T_4_1370 VDD VSS / DCAP
XFILLER_T_4_1369 VDD VSS / DCAP
XFILLER_T_4_1367 VDD VSS / DCAP
XFILLER_T_4_1364 VDD VSS / DCAP
XFILLER_T_4_1362 VDD VSS / DCAP
XFILLER_T_4_1361 VDD VSS / DCAP
XFILLER_T_4_1358 VDD VSS / DCAP
XFILLER_T_4_1357 VDD VSS / DCAP
XFILLER_T_4_1355 VDD VSS / DCAP
XFILLER_T_4_1351 VDD VSS / DCAP
XFILLER_T_4_1350 VDD VSS / DCAP
XFILLER_T_4_1348 VDD VSS / DCAP
XFILLER_T_4_1346 VDD VSS / DCAP
XFILLER_T_4_1345 VDD VSS / DCAP
XFILLER_T_4_1342 VDD VSS / DCAP
XFILLER_T_4_1340 VDD VSS / DCAP
XFILLER_T_4_1338 VDD VSS / DCAP
XFILLER_T_4_1337 VDD VSS / DCAP
XFILLER_T_4_1336 VDD VSS / DCAP
XFILLER_T_4_1334 VDD VSS / DCAP
XFILLER_T_4_1332 VDD VSS / DCAP
XFILLER_T_4_1331 VDD VSS / DCAP
XFILLER_T_4_1330 VDD VSS / DCAP
XFILLER_T_4_1329 VDD VSS / DCAP
XFILLER_T_4_1327 VDD VSS / DCAP
XFILLER_T_4_1326 VDD VSS / DCAP
XFILLER_T_4_1323 VDD VSS / DCAP
XFILLER_T_4_1322 VDD VSS / DCAP
XFILLER_T_4_1321 VDD VSS / DCAP
XFILLER_T_4_1320 VDD VSS / DCAP
XFILLER_T_4_1319 VDD VSS / DCAP
XFILLER_T_4_1317 VDD VSS / DCAP
XFILLER_T_4_1316 VDD VSS / DCAP
XFILLER_T_4_1315 VDD VSS / DCAP
XFILLER_T_4_1314 VDD VSS / DCAP
XFILLER_T_4_1313 VDD VSS / DCAP
XFILLER_T_4_1311 VDD VSS / DCAP
XFILLER_T_4_1310 VDD VSS / DCAP
XFILLER_T_4_1309 VDD VSS / DCAP
XFILLER_T_4_1305 VDD VSS / DCAP
XFILLER_T_4_1304 VDD VSS / DCAP
XFILLER_T_4_1301 VDD VSS / DCAP
XFILLER_T_4_1300 VDD VSS / DCAP
XFILLER_T_4_1299 VDD VSS / DCAP
XFILLER_T_4_1296 VDD VSS / DCAP
XFILLER_T_4_1291 VDD VSS / DCAP
XFILLER_T_4_1290 VDD VSS / DCAP
XFILLER_T_4_1285 VDD VSS / DCAP
XFILLER_T_4_1284 VDD VSS / DCAP
XFILLER_T_4_1282 VDD VSS / DCAP
XFILLER_T_4_1280 VDD VSS / DCAP
XFILLER_T_4_1279 VDD VSS / DCAP
XFILLER_T_4_1278 VDD VSS / DCAP
XFILLER_T_4_1277 VDD VSS / DCAP
XFILLER_T_4_1276 VDD VSS / DCAP
XFILLER_T_4_1274 VDD VSS / DCAP
XFILLER_T_4_1273 VDD VSS / DCAP
XFILLER_T_4_1271 VDD VSS / DCAP
XFILLER_T_4_1269 VDD VSS / DCAP
XFILLER_T_4_1268 VDD VSS / DCAP
XFILLER_T_4_1267 VDD VSS / DCAP
XFILLER_T_4_1265 VDD VSS / DCAP
XFILLER_T_4_1263 VDD VSS / DCAP
XFILLER_T_4_1262 VDD VSS / DCAP
XFILLER_T_4_1261 VDD VSS / DCAP
XFILLER_T_4_1260 VDD VSS / DCAP
XFILLER_T_4_1259 VDD VSS / DCAP
XFILLER_T_4_1258 VDD VSS / DCAP
XFILLER_T_4_1255 VDD VSS / DCAP
XFILLER_T_4_1253 VDD VSS / DCAP
XFILLER_T_4_1252 VDD VSS / DCAP
XFILLER_T_4_1251 VDD VSS / DCAP
XFILLER_T_4_1250 VDD VSS / DCAP
XFILLER_T_4_1249 VDD VSS / DCAP
XFILLER_T_4_1248 VDD VSS / DCAP
XFILLER_T_4_1247 VDD VSS / DCAP
XFILLER_T_4_1246 VDD VSS / DCAP
XFILLER_T_4_1245 VDD VSS / DCAP
XFILLER_T_4_1244 VDD VSS / DCAP
XFILLER_T_4_1243 VDD VSS / DCAP
XFILLER_T_4_1240 VDD VSS / DCAP
XFILLER_T_4_1238 VDD VSS / DCAP
XFILLER_T_4_1237 VDD VSS / DCAP
XFILLER_T_4_1235 VDD VSS / DCAP
XFILLER_T_4_1234 VDD VSS / DCAP
XFILLER_T_4_1233 VDD VSS / DCAP
XFILLER_T_4_1231 VDD VSS / DCAP
XFILLER_T_4_1227 VDD VSS / DCAP
XFILLER_T_4_1226 VDD VSS / DCAP
XFILLER_T_4_1225 VDD VSS / DCAP
XFILLER_T_4_1224 VDD VSS / DCAP
XFILLER_T_4_1222 VDD VSS / DCAP
XFILLER_T_4_1221 VDD VSS / DCAP
XFILLER_T_4_1219 VDD VSS / DCAP
XFILLER_T_4_1217 VDD VSS / DCAP
XFILLER_T_4_1215 VDD VSS / DCAP
XFILLER_T_4_1214 VDD VSS / DCAP
XFILLER_T_4_1212 VDD VSS / DCAP
XFILLER_T_4_1211 VDD VSS / DCAP
XFILLER_T_4_1210 VDD VSS / DCAP
XFILLER_T_4_1208 VDD VSS / DCAP
XFILLER_T_4_1207 VDD VSS / DCAP
XFILLER_T_4_1204 VDD VSS / DCAP
XFILLER_T_4_1203 VDD VSS / DCAP
XFILLER_T_4_1200 VDD VSS / DCAP
XFILLER_T_4_1199 VDD VSS / DCAP
XFILLER_T_4_1198 VDD VSS / DCAP
XFILLER_T_4_1196 VDD VSS / DCAP
XFILLER_T_4_1194 VDD VSS / DCAP
XFILLER_T_4_1192 VDD VSS / DCAP
XFILLER_T_4_1189 VDD VSS / DCAP
XFILLER_T_4_1187 VDD VSS / DCAP
XFILLER_T_4_1186 VDD VSS / DCAP
XFILLER_T_4_1184 VDD VSS / DCAP
XFILLER_T_4_1183 VDD VSS / DCAP
XFILLER_T_4_1182 VDD VSS / DCAP
XFILLER_T_4_1180 VDD VSS / DCAP
XFILLER_T_4_1179 VDD VSS / DCAP
XFILLER_T_4_1177 VDD VSS / DCAP
XFILLER_T_4_1175 VDD VSS / DCAP
XFILLER_T_4_1170 VDD VSS / DCAP
XFILLER_T_4_1168 VDD VSS / DCAP
XFILLER_T_4_1167 VDD VSS / DCAP
XFILLER_T_4_1166 VDD VSS / DCAP
XFILLER_T_4_1164 VDD VSS / DCAP
XFILLER_T_4_1161 VDD VSS / DCAP
XFILLER_T_4_1158 VDD VSS / DCAP
XFILLER_T_4_1157 VDD VSS / DCAP
XFILLER_T_4_1156 VDD VSS / DCAP
XFILLER_T_4_1153 VDD VSS / DCAP
XFILLER_T_4_1149 VDD VSS / DCAP
XFILLER_T_4_1148 VDD VSS / DCAP
XFILLER_T_4_1145 VDD VSS / DCAP
XFILLER_T_4_1144 VDD VSS / DCAP
XFILLER_T_4_1143 VDD VSS / DCAP
XFILLER_T_4_1140 VDD VSS / DCAP
XFILLER_T_4_1138 VDD VSS / DCAP
XFILLER_T_4_1136 VDD VSS / DCAP
XFILLER_T_4_1135 VDD VSS / DCAP
XFILLER_T_4_1134 VDD VSS / DCAP
XFILLER_T_4_1131 VDD VSS / DCAP
XFILLER_T_4_1130 VDD VSS / DCAP
XFILLER_T_4_1129 VDD VSS / DCAP
XFILLER_T_4_1128 VDD VSS / DCAP
XFILLER_T_4_1127 VDD VSS / DCAP
XFILLER_T_4_1126 VDD VSS / DCAP
XFILLER_T_4_1124 VDD VSS / DCAP
XFILLER_T_4_1122 VDD VSS / DCAP
XFILLER_T_4_1121 VDD VSS / DCAP
XFILLER_T_4_1120 VDD VSS / DCAP
XFILLER_T_4_1119 VDD VSS / DCAP
XFILLER_T_4_1116 VDD VSS / DCAP
XFILLER_T_4_1113 VDD VSS / DCAP
XFILLER_T_4_1112 VDD VSS / DCAP
XFILLER_T_4_1111 VDD VSS / DCAP
XFILLER_T_4_1110 VDD VSS / DCAP
XFILLER_T_4_1109 VDD VSS / DCAP
XFILLER_T_4_1108 VDD VSS / DCAP
XFILLER_T_4_1107 VDD VSS / DCAP
XFILLER_T_4_1106 VDD VSS / DCAP
XFILLER_T_4_1102 VDD VSS / DCAP
XFILLER_T_4_1101 VDD VSS / DCAP
XFILLER_T_4_1100 VDD VSS / DCAP
XFILLER_T_4_1097 VDD VSS / DCAP
XFILLER_T_4_1095 VDD VSS / DCAP
XFILLER_T_4_1094 VDD VSS / DCAP
XFILLER_T_4_1093 VDD VSS / DCAP
XFILLER_T_4_1092 VDD VSS / DCAP
XFILLER_T_4_1091 VDD VSS / DCAP
XFILLER_T_4_1088 VDD VSS / DCAP
XFILLER_T_4_1087 VDD VSS / DCAP
XFILLER_T_4_1086 VDD VSS / DCAP
XFILLER_T_4_1082 VDD VSS / DCAP
XFILLER_T_4_1081 VDD VSS / DCAP
XFILLER_T_4_1078 VDD VSS / DCAP
XFILLER_T_4_1077 VDD VSS / DCAP
XFILLER_T_4_1075 VDD VSS / DCAP
XFILLER_T_4_1074 VDD VSS / DCAP
XFILLER_T_4_1073 VDD VSS / DCAP
XFILLER_T_4_1070 VDD VSS / DCAP
XFILLER_T_4_1069 VDD VSS / DCAP
XFILLER_T_4_1068 VDD VSS / DCAP
XFILLER_T_4_1066 VDD VSS / DCAP
XFILLER_T_4_1065 VDD VSS / DCAP
XFILLER_T_4_1063 VDD VSS / DCAP
XFILLER_T_4_1062 VDD VSS / DCAP
XFILLER_T_4_1061 VDD VSS / DCAP
XFILLER_T_4_1060 VDD VSS / DCAP
XFILLER_T_4_1054 VDD VSS / DCAP
XFILLER_T_4_1052 VDD VSS / DCAP
XFILLER_T_4_1051 VDD VSS / DCAP
XFILLER_T_4_1047 VDD VSS / DCAP
XFILLER_T_4_1045 VDD VSS / DCAP
XFILLER_T_4_1044 VDD VSS / DCAP
XFILLER_T_4_1043 VDD VSS / DCAP
XFILLER_T_4_1042 VDD VSS / DCAP
XFILLER_T_4_1041 VDD VSS / DCAP
XFILLER_T_4_1040 VDD VSS / DCAP
XFILLER_T_4_1039 VDD VSS / DCAP
XFILLER_T_4_1037 VDD VSS / DCAP
XFILLER_T_4_1035 VDD VSS / DCAP
XFILLER_T_4_1034 VDD VSS / DCAP
XFILLER_T_4_1032 VDD VSS / DCAP
XFILLER_T_4_1031 VDD VSS / DCAP
XFILLER_T_4_1030 VDD VSS / DCAP
XFILLER_T_4_1029 VDD VSS / DCAP
XFILLER_T_4_1025 VDD VSS / DCAP
XFILLER_T_4_1024 VDD VSS / DCAP
XFILLER_T_4_1023 VDD VSS / DCAP
XFILLER_T_4_1022 VDD VSS / DCAP
XFILLER_T_4_1021 VDD VSS / DCAP
XFILLER_T_4_1020 VDD VSS / DCAP
XFILLER_T_4_1016 VDD VSS / DCAP
XFILLER_T_4_1015 VDD VSS / DCAP
XFILLER_T_4_1013 VDD VSS / DCAP
XFILLER_T_4_1012 VDD VSS / DCAP
XFILLER_T_4_1010 VDD VSS / DCAP
XFILLER_T_4_1009 VDD VSS / DCAP
XFILLER_T_4_1008 VDD VSS / DCAP
XFILLER_T_4_1005 VDD VSS / DCAP
XFILLER_T_4_1004 VDD VSS / DCAP
XFILLER_T_4_1003 VDD VSS / DCAP
XFILLER_T_4_1002 VDD VSS / DCAP
XFILLER_T_4_1001 VDD VSS / DCAP
XFILLER_T_4_999 VDD VSS / DCAP
XFILLER_T_4_997 VDD VSS / DCAP
XFILLER_T_4_996 VDD VSS / DCAP
XFILLER_T_4_995 VDD VSS / DCAP
XFILLER_T_4_992 VDD VSS / DCAP
XFILLER_T_4_991 VDD VSS / DCAP
XFILLER_T_4_986 VDD VSS / DCAP
XFILLER_T_4_985 VDD VSS / DCAP
XFILLER_T_4_984 VDD VSS / DCAP
XFILLER_T_4_983 VDD VSS / DCAP
XFILLER_T_4_982 VDD VSS / DCAP
XFILLER_T_4_978 VDD VSS / DCAP
XFILLER_T_4_976 VDD VSS / DCAP
XFILLER_T_4_973 VDD VSS / DCAP
XFILLER_T_4_972 VDD VSS / DCAP
XFILLER_T_4_970 VDD VSS / DCAP
XFILLER_T_4_965 VDD VSS / DCAP
XFILLER_T_4_961 VDD VSS / DCAP
XFILLER_T_4_959 VDD VSS / DCAP
XFILLER_T_4_956 VDD VSS / DCAP
XFILLER_T_4_954 VDD VSS / DCAP
XFILLER_T_4_952 VDD VSS / DCAP
XFILLER_T_4_951 VDD VSS / DCAP
XFILLER_T_4_950 VDD VSS / DCAP
XFILLER_T_4_946 VDD VSS / DCAP
XFILLER_T_4_944 VDD VSS / DCAP
XFILLER_T_4_943 VDD VSS / DCAP
XFILLER_T_4_942 VDD VSS / DCAP
XFILLER_T_4_941 VDD VSS / DCAP
XFILLER_T_4_938 VDD VSS / DCAP
XFILLER_T_4_937 VDD VSS / DCAP
XFILLER_T_4_934 VDD VSS / DCAP
XFILLER_T_4_933 VDD VSS / DCAP
XFILLER_T_4_929 VDD VSS / DCAP
XFILLER_T_4_925 VDD VSS / DCAP
XFILLER_T_4_924 VDD VSS / DCAP
XFILLER_T_4_918 VDD VSS / DCAP
XFILLER_T_4_917 VDD VSS / DCAP
XFILLER_T_4_916 VDD VSS / DCAP
XFILLER_T_4_914 VDD VSS / DCAP
XFILLER_T_4_911 VDD VSS / DCAP
XFILLER_T_4_910 VDD VSS / DCAP
XFILLER_T_4_906 VDD VSS / DCAP
XFILLER_T_4_905 VDD VSS / DCAP
XFILLER_T_4_904 VDD VSS / DCAP
XFILLER_T_4_901 VDD VSS / DCAP
XFILLER_T_4_897 VDD VSS / DCAP
XFILLER_T_4_896 VDD VSS / DCAP
XFILLER_T_4_894 VDD VSS / DCAP
XFILLER_T_4_891 VDD VSS / DCAP
XFILLER_T_4_888 VDD VSS / DCAP
XFILLER_T_4_886 VDD VSS / DCAP
XFILLER_T_4_883 VDD VSS / DCAP
XFILLER_T_4_880 VDD VSS / DCAP
XFILLER_T_4_879 VDD VSS / DCAP
XFILLER_T_4_876 VDD VSS / DCAP
XFILLER_T_4_875 VDD VSS / DCAP
XFILLER_T_4_872 VDD VSS / DCAP
XFILLER_T_4_871 VDD VSS / DCAP
XFILLER_T_4_868 VDD VSS / DCAP
XFILLER_T_4_867 VDD VSS / DCAP
XFILLER_T_4_866 VDD VSS / DCAP
XFILLER_T_4_865 VDD VSS / DCAP
XFILLER_T_4_864 VDD VSS / DCAP
XFILLER_T_4_863 VDD VSS / DCAP
XFILLER_T_4_862 VDD VSS / DCAP
XFILLER_T_4_860 VDD VSS / DCAP
XFILLER_T_4_858 VDD VSS / DCAP
XFILLER_T_4_855 VDD VSS / DCAP
XFILLER_T_4_854 VDD VSS / DCAP
XFILLER_T_4_853 VDD VSS / DCAP
XFILLER_T_4_852 VDD VSS / DCAP
XFILLER_T_4_851 VDD VSS / DCAP
XFILLER_T_4_850 VDD VSS / DCAP
XFILLER_T_4_848 VDD VSS / DCAP
XFILLER_T_4_847 VDD VSS / DCAP
XFILLER_T_4_845 VDD VSS / DCAP
XFILLER_T_4_843 VDD VSS / DCAP
XFILLER_T_4_841 VDD VSS / DCAP
XFILLER_T_4_840 VDD VSS / DCAP
XFILLER_T_4_838 VDD VSS / DCAP
XFILLER_T_4_837 VDD VSS / DCAP
XFILLER_T_4_836 VDD VSS / DCAP
XFILLER_T_4_832 VDD VSS / DCAP
XFILLER_T_4_830 VDD VSS / DCAP
XFILLER_T_4_829 VDD VSS / DCAP
XFILLER_T_4_822 VDD VSS / DCAP
XFILLER_T_4_820 VDD VSS / DCAP
XFILLER_T_4_819 VDD VSS / DCAP
XFILLER_T_4_818 VDD VSS / DCAP
XFILLER_T_4_817 VDD VSS / DCAP
XFILLER_T_4_814 VDD VSS / DCAP
XFILLER_T_4_813 VDD VSS / DCAP
XFILLER_T_4_811 VDD VSS / DCAP
XFILLER_T_4_809 VDD VSS / DCAP
XFILLER_T_4_808 VDD VSS / DCAP
XFILLER_T_4_806 VDD VSS / DCAP
XFILLER_T_4_801 VDD VSS / DCAP
XFILLER_T_4_800 VDD VSS / DCAP
XFILLER_T_4_797 VDD VSS / DCAP
XFILLER_T_4_795 VDD VSS / DCAP
XFILLER_T_4_794 VDD VSS / DCAP
XFILLER_T_4_792 VDD VSS / DCAP
XFILLER_T_4_790 VDD VSS / DCAP
XFILLER_T_4_789 VDD VSS / DCAP
XFILLER_T_4_785 VDD VSS / DCAP
XFILLER_T_4_783 VDD VSS / DCAP
XFILLER_T_4_780 VDD VSS / DCAP
XFILLER_T_4_778 VDD VSS / DCAP
XFILLER_T_4_777 VDD VSS / DCAP
XFILLER_T_4_773 VDD VSS / DCAP
XFILLER_T_4_772 VDD VSS / DCAP
XFILLER_T_4_771 VDD VSS / DCAP
XFILLER_T_4_767 VDD VSS / DCAP
XFILLER_T_4_764 VDD VSS / DCAP
XFILLER_T_4_763 VDD VSS / DCAP
XFILLER_T_4_762 VDD VSS / DCAP
XFILLER_T_4_761 VDD VSS / DCAP
XFILLER_T_4_759 VDD VSS / DCAP
XFILLER_T_4_754 VDD VSS / DCAP
XFILLER_T_4_753 VDD VSS / DCAP
XFILLER_T_4_752 VDD VSS / DCAP
XFILLER_T_4_751 VDD VSS / DCAP
XFILLER_T_4_750 VDD VSS / DCAP
XFILLER_T_4_749 VDD VSS / DCAP
XFILLER_T_4_745 VDD VSS / DCAP
XFILLER_T_4_742 VDD VSS / DCAP
XFILLER_T_4_741 VDD VSS / DCAP
XFILLER_T_4_739 VDD VSS / DCAP
XFILLER_T_4_735 VDD VSS / DCAP
XFILLER_T_4_734 VDD VSS / DCAP
XFILLER_T_4_732 VDD VSS / DCAP
XFILLER_T_4_731 VDD VSS / DCAP
XFILLER_T_4_730 VDD VSS / DCAP
XFILLER_T_4_729 VDD VSS / DCAP
XFILLER_T_4_728 VDD VSS / DCAP
XFILLER_T_4_727 VDD VSS / DCAP
XFILLER_T_4_726 VDD VSS / DCAP
XFILLER_T_4_725 VDD VSS / DCAP
XFILLER_T_4_723 VDD VSS / DCAP
XFILLER_T_4_721 VDD VSS / DCAP
XFILLER_T_4_718 VDD VSS / DCAP
XFILLER_T_4_717 VDD VSS / DCAP
XFILLER_T_4_711 VDD VSS / DCAP
XFILLER_T_4_709 VDD VSS / DCAP
XFILLER_T_4_708 VDD VSS / DCAP
XFILLER_T_4_700 VDD VSS / DCAP
XFILLER_T_4_696 VDD VSS / DCAP
XFILLER_T_4_695 VDD VSS / DCAP
XFILLER_T_4_690 VDD VSS / DCAP
XFILLER_T_4_688 VDD VSS / DCAP
XFILLER_T_4_686 VDD VSS / DCAP
XFILLER_T_4_685 VDD VSS / DCAP
XFILLER_T_4_684 VDD VSS / DCAP
XFILLER_T_4_683 VDD VSS / DCAP
XFILLER_T_4_682 VDD VSS / DCAP
XFILLER_T_4_681 VDD VSS / DCAP
XFILLER_T_4_679 VDD VSS / DCAP
XFILLER_T_4_678 VDD VSS / DCAP
XFILLER_T_4_672 VDD VSS / DCAP
XFILLER_T_4_670 VDD VSS / DCAP
XFILLER_T_4_665 VDD VSS / DCAP
XFILLER_T_4_664 VDD VSS / DCAP
XFILLER_T_5_1129 VDD VSS / DCAP
XFILLER_T_5_1128 VDD VSS / DCAP
XFILLER_T_5_1125 VDD VSS / DCAP
XFILLER_T_5_1124 VDD VSS / DCAP
XFILLER_T_5_1123 VDD VSS / DCAP
XFILLER_T_5_1112 VDD VSS / DCAP
XFILLER_T_5_1111 VDD VSS / DCAP
XFILLER_T_5_1107 VDD VSS / DCAP
XFILLER_T_5_1106 VDD VSS / DCAP
XFILLER_T_5_1090 VDD VSS / DCAP
XFILLER_T_5_1089 VDD VSS / DCAP
XFILLER_T_5_1086 VDD VSS / DCAP
XFILLER_T_5_1085 VDD VSS / DCAP
XFILLER_T_5_1083 VDD VSS / DCAP
XFILLER_T_5_1080 VDD VSS / DCAP
XFILLER_T_5_1077 VDD VSS / DCAP
XFILLER_T_5_1074 VDD VSS / DCAP
XFILLER_T_5_1072 VDD VSS / DCAP
XFILLER_T_5_1070 VDD VSS / DCAP
XFILLER_T_5_1069 VDD VSS / DCAP
XFILLER_T_5_1068 VDD VSS / DCAP
XFILLER_T_5_1066 VDD VSS / DCAP
XFILLER_T_5_1065 VDD VSS / DCAP
XFILLER_T_5_1064 VDD VSS / DCAP
XFILLER_T_5_1063 VDD VSS / DCAP
XFILLER_T_5_1062 VDD VSS / DCAP
XFILLER_T_5_1061 VDD VSS / DCAP
XFILLER_T_5_1058 VDD VSS / DCAP
XFILLER_T_5_1052 VDD VSS / DCAP
XFILLER_T_5_1051 VDD VSS / DCAP
XFILLER_T_5_1043 VDD VSS / DCAP
XFILLER_T_5_1042 VDD VSS / DCAP
XFILLER_T_5_1039 VDD VSS / DCAP
XFILLER_T_5_1038 VDD VSS / DCAP
XFILLER_T_5_1032 VDD VSS / DCAP
XFILLER_T_4_662 VDD VSS / DCAP
XFILLER_T_4_658 VDD VSS / DCAP
XFILLER_T_4_657 VDD VSS / DCAP
XFILLER_T_5_1030 VDD VSS / DCAP
XFILLER_T_5_1029 VDD VSS / DCAP
XFILLER_T_5_1028 VDD VSS / DCAP
XFILLER_T_5_1027 VDD VSS / DCAP
XFILLER_T_5_1025 VDD VSS / DCAP
XFILLER_T_5_1024 VDD VSS / DCAP
XFILLER_T_4_653 VDD VSS / DCAP
XFILLER_T_4_652 VDD VSS / DCAP
XFILLER_T_5_1012 VDD VSS / DCAP
XFILLER_T_5_1011 VDD VSS / DCAP
XFILLER_T_4_649 VDD VSS / DCAP
XFILLER_T_4_648 VDD VSS / DCAP
XFILLER_T_4_647 VDD VSS / DCAP
XFILLER_T_5_1007 VDD VSS / DCAP
XFILLER_T_5_1006 VDD VSS / DCAP
XFILLER_T_5_1004 VDD VSS / DCAP
XFILLER_T_4_646 VDD VSS / DCAP
XFILLER_T_5_1002 VDD VSS / DCAP
XFILLER_T_5_1001 VDD VSS / DCAP
XFILLER_T_5_1000 VDD VSS / DCAP
XFILLER_T_5_999 VDD VSS / DCAP
XFILLER_T_5_998 VDD VSS / DCAP
XFILLER_T_5_997 VDD VSS / DCAP
XFILLER_T_5_996 VDD VSS / DCAP
XFILLER_T_5_995 VDD VSS / DCAP
XFILLER_T_4_643 VDD VSS / DCAP
XFILLER_T_5_994 VDD VSS / DCAP
XFILLER_T_4_641 VDD VSS / DCAP
XFILLER_T_4_640 VDD VSS / DCAP
XFILLER_T_5_990 VDD VSS / DCAP
XFILLER_T_5_989 VDD VSS / DCAP
XFILLER_T_5_988 VDD VSS / DCAP
XFILLER_T_5_987 VDD VSS / DCAP
XFILLER_T_5_985 VDD VSS / DCAP
XFILLER_T_5_984 VDD VSS / DCAP
XFILLER_T_5_983 VDD VSS / DCAP
XFILLER_T_4_638 VDD VSS / DCAP
XFILLER_T_4_637 VDD VSS / DCAP
XFILLER_T_4_636 VDD VSS / DCAP
XFILLER_T_4_635 VDD VSS / DCAP
XFILLER_T_4_629 VDD VSS / DCAP
XFILLER_T_4_627 VDD VSS / DCAP
XFILLER_T_4_626 VDD VSS / DCAP
XFILLER_T_4_625 VDD VSS / DCAP
XFILLER_T_4_624 VDD VSS / DCAP
XFILLER_T_4_623 VDD VSS / DCAP
XFILLER_T_4_622 VDD VSS / DCAP
XFILLER_T_4_621 VDD VSS / DCAP
XFILLER_T_4_620 VDD VSS / DCAP
XFILLER_T_4_619 VDD VSS / DCAP
XFILLER_T_4_613 VDD VSS / DCAP
XFILLER_T_4_612 VDD VSS / DCAP
XFILLER_T_4_611 VDD VSS / DCAP
XFILLER_T_4_610 VDD VSS / DCAP
XFILLER_T_4_609 VDD VSS / DCAP
XFILLER_T_4_606 VDD VSS / DCAP
XFILLER_T_4_602 VDD VSS / DCAP
XFILLER_T_4_601 VDD VSS / DCAP
XFILLER_T_4_600 VDD VSS / DCAP
XFILLER_T_4_599 VDD VSS / DCAP
XFILLER_T_4_597 VDD VSS / DCAP
XFILLER_T_4_596 VDD VSS / DCAP
XFILLER_T_4_595 VDD VSS / DCAP
XFILLER_T_4_592 VDD VSS / DCAP
XFILLER_T_4_591 VDD VSS / DCAP
XFILLER_T_4_588 VDD VSS / DCAP
XFILLER_T_4_587 VDD VSS / DCAP
XFILLER_T_4_584 VDD VSS / DCAP
XFILLER_T_4_581 VDD VSS / DCAP
XFILLER_T_4_574 VDD VSS / DCAP
XFILLER_T_4_569 VDD VSS / DCAP
XFILLER_T_4_568 VDD VSS / DCAP
XFILLER_T_4_566 VDD VSS / DCAP
XFILLER_T_4_565 VDD VSS / DCAP
XFILLER_T_4_563 VDD VSS / DCAP
XFILLER_T_4_560 VDD VSS / DCAP
XFILLER_T_4_559 VDD VSS / DCAP
XFILLER_T_4_558 VDD VSS / DCAP
XFILLER_T_4_556 VDD VSS / DCAP
XFILLER_T_4_555 VDD VSS / DCAP
XFILLER_T_4_551 VDD VSS / DCAP
XFILLER_T_4_550 VDD VSS / DCAP
XFILLER_T_5_981 VDD VSS / DCAP
XFILLER_T_5_980 VDD VSS / DCAP
XFILLER_T_5_972 VDD VSS / DCAP
XFILLER_T_4_547 VDD VSS / DCAP
XFILLER_T_4_546 VDD VSS / DCAP
XFILLER_T_4_545 VDD VSS / DCAP
XFILLER_T_4_542 VDD VSS / DCAP
XFILLER_T_4_541 VDD VSS / DCAP
XFILLER_T_4_540 VDD VSS / DCAP
XFILLER_T_4_536 VDD VSS / DCAP
XFILLER_T_4_534 VDD VSS / DCAP
XFILLER_T_4_533 VDD VSS / DCAP
XFILLER_T_4_532 VDD VSS / DCAP
XFILLER_T_4_531 VDD VSS / DCAP
XFILLER_T_4_527 VDD VSS / DCAP
XFILLER_T_5_970 VDD VSS / DCAP
XFILLER_T_5_969 VDD VSS / DCAP
XFILLER_T_5_968 VDD VSS / DCAP
XFILLER_T_5_967 VDD VSS / DCAP
XFILLER_T_5_965 VDD VSS / DCAP
XFILLER_T_5_964 VDD VSS / DCAP
XFILLER_T_5_962 VDD VSS / DCAP
XFILLER_T_5_959 VDD VSS / DCAP
XFILLER_T_5_957 VDD VSS / DCAP
XFILLER_T_5_956 VDD VSS / DCAP
XFILLER_T_5_955 VDD VSS / DCAP
XFILLER_T_5_954 VDD VSS / DCAP
XFILLER_T_5_952 VDD VSS / DCAP
XFILLER_T_5_951 VDD VSS / DCAP
XFILLER_T_5_950 VDD VSS / DCAP
XFILLER_T_5_949 VDD VSS / DCAP
XFILLER_T_5_948 VDD VSS / DCAP
XFILLER_T_5_945 VDD VSS / DCAP
XFILLER_T_5_944 VDD VSS / DCAP
XFILLER_T_5_939 VDD VSS / DCAP
XFILLER_T_5_932 VDD VSS / DCAP
XFILLER_T_5_931 VDD VSS / DCAP
XFILLER_T_5_930 VDD VSS / DCAP
XFILLER_T_5_925 VDD VSS / DCAP
XFILLER_T_5_923 VDD VSS / DCAP
XFILLER_T_5_922 VDD VSS / DCAP
XFILLER_T_5_919 VDD VSS / DCAP
XFILLER_T_4_525 VDD VSS / DCAP
XFILLER_T_5_918 VDD VSS / DCAP
XFILLER_T_5_916 VDD VSS / DCAP
XFILLER_T_5_915 VDD VSS / DCAP
XFILLER_T_5_913 VDD VSS / DCAP
XFILLER_T_5_912 VDD VSS / DCAP
XFILLER_T_5_911 VDD VSS / DCAP
XFILLER_T_5_906 VDD VSS / DCAP
XFILLER_T_5_905 VDD VSS / DCAP
XFILLER_T_5_903 VDD VSS / DCAP
XFILLER_T_5_902 VDD VSS / DCAP
XFILLER_T_5_898 VDD VSS / DCAP
XFILLER_T_5_893 VDD VSS / DCAP
XFILLER_T_5_891 VDD VSS / DCAP
XFILLER_T_5_890 VDD VSS / DCAP
XFILLER_T_5_882 VDD VSS / DCAP
XFILLER_T_5_872 VDD VSS / DCAP
XFILLER_T_5_871 VDD VSS / DCAP
XFILLER_T_5_870 VDD VSS / DCAP
XFILLER_T_5_869 VDD VSS / DCAP
XFILLER_T_5_868 VDD VSS / DCAP
XFILLER_T_5_866 VDD VSS / DCAP
XFILLER_T_5_865 VDD VSS / DCAP
XFILLER_T_5_864 VDD VSS / DCAP
XFILLER_T_5_863 VDD VSS / DCAP
XFILLER_T_5_861 VDD VSS / DCAP
XFILLER_T_5_860 VDD VSS / DCAP
XFILLER_T_5_859 VDD VSS / DCAP
XFILLER_T_5_857 VDD VSS / DCAP
XFILLER_T_4_522 VDD VSS / DCAP
XFILLER_T_4_521 VDD VSS / DCAP
XFILLER_T_4_518 VDD VSS / DCAP
XFILLER_T_4_509 VDD VSS / DCAP
XFILLER_T_4_508 VDD VSS / DCAP
XFILLER_T_5_853 VDD VSS / DCAP
XFILLER_T_5_849 VDD VSS / DCAP
XFILLER_T_4_505 VDD VSS / DCAP
XFILLER_T_5_844 VDD VSS / DCAP
XFILLER_T_5_843 VDD VSS / DCAP
XFILLER_T_5_842 VDD VSS / DCAP
XFILLER_T_5_841 VDD VSS / DCAP
XFILLER_T_5_840 VDD VSS / DCAP
XFILLER_T_5_837 VDD VSS / DCAP
XFILLER_T_5_836 VDD VSS / DCAP
XFILLER_T_5_835 VDD VSS / DCAP
XFILLER_T_5_833 VDD VSS / DCAP
XFILLER_T_5_830 VDD VSS / DCAP
XFILLER_T_5_829 VDD VSS / DCAP
XFILLER_T_5_828 VDD VSS / DCAP
XFILLER_T_5_827 VDD VSS / DCAP
XFILLER_T_5_824 VDD VSS / DCAP
XFILLER_T_5_823 VDD VSS / DCAP
XFILLER_T_5_822 VDD VSS / DCAP
XFILLER_T_5_821 VDD VSS / DCAP
XFILLER_T_4_501 VDD VSS / DCAP
XFILLER_T_4_500 VDD VSS / DCAP
XFILLER_T_4_499 VDD VSS / DCAP
XFILLER_T_5_819 VDD VSS / DCAP
XFILLER_T_5_817 VDD VSS / DCAP
XFILLER_T_5_815 VDD VSS / DCAP
XFILLER_T_5_814 VDD VSS / DCAP
XFILLER_T_4_497 VDD VSS / DCAP
XFILLER_T_5_811 VDD VSS / DCAP
XFILLER_T_5_810 VDD VSS / DCAP
XFILLER_T_4_495 VDD VSS / DCAP
XFILLER_T_5_806 VDD VSS / DCAP
XFILLER_T_4_491 VDD VSS / DCAP
XFILLER_T_4_490 VDD VSS / DCAP
XFILLER_T_4_488 VDD VSS / DCAP
XFILLER_T_4_484 VDD VSS / DCAP
XFILLER_T_5_792 VDD VSS / DCAP
XFILLER_T_4_483 VDD VSS / DCAP
XFILLER_T_5_791 VDD VSS / DCAP
XFILLER_T_4_480 VDD VSS / DCAP
XFILLER_T_4_479 VDD VSS / DCAP
XFILLER_T_4_478 VDD VSS / DCAP
XFILLER_T_4_475 VDD VSS / DCAP
XFILLER_T_4_474 VDD VSS / DCAP
XFILLER_T_4_473 VDD VSS / DCAP
XFILLER_T_4_472 VDD VSS / DCAP
XFILLER_T_5_789 VDD VSS / DCAP
XFILLER_T_5_788 VDD VSS / DCAP
XFILLER_T_5_787 VDD VSS / DCAP
XFILLER_T_4_465 VDD VSS / DCAP
XFILLER_T_4_463 VDD VSS / DCAP
XFILLER_T_4_462 VDD VSS / DCAP
XFILLER_T_5_785 VDD VSS / DCAP
XFILLER_T_5_784 VDD VSS / DCAP
XFILLER_T_5_783 VDD VSS / DCAP
XFILLER_T_4_461 VDD VSS / DCAP
XFILLER_T_4_460 VDD VSS / DCAP
XFILLER_T_4_458 VDD VSS / DCAP
XFILLER_T_4_457 VDD VSS / DCAP
XFILLER_T_4_454 VDD VSS / DCAP
XFILLER_T_5_778 VDD VSS / DCAP
XFILLER_T_5_777 VDD VSS / DCAP
XFILLER_T_5_776 VDD VSS / DCAP
XFILLER_T_5_775 VDD VSS / DCAP
XFILLER_T_5_774 VDD VSS / DCAP
XFILLER_T_4_452 VDD VSS / DCAP
XFILLER_T_4_450 VDD VSS / DCAP
XFILLER_T_5_771 VDD VSS / DCAP
XFILLER_T_4_446 VDD VSS / DCAP
XFILLER_T_4_445 VDD VSS / DCAP
XFILLER_T_5_769 VDD VSS / DCAP
XFILLER_T_5_768 VDD VSS / DCAP
XFILLER_T_4_444 VDD VSS / DCAP
XFILLER_T_4_443 VDD VSS / DCAP
XFILLER_T_5_767 VDD VSS / DCAP
XFILLER_T_4_441 VDD VSS / DCAP
XFILLER_T_5_765 VDD VSS / DCAP
XFILLER_T_5_764 VDD VSS / DCAP
XFILLER_T_4_439 VDD VSS / DCAP
XFILLER_T_5_761 VDD VSS / DCAP
XFILLER_T_5_759 VDD VSS / DCAP
XFILLER_T_5_757 VDD VSS / DCAP
XFILLER_T_5_754 VDD VSS / DCAP
XFILLER_T_4_435 VDD VSS / DCAP
XFILLER_T_5_753 VDD VSS / DCAP
XFILLER_T_5_751 VDD VSS / DCAP
XFILLER_T_5_749 VDD VSS / DCAP
XFILLER_T_5_748 VDD VSS / DCAP
XFILLER_T_5_746 VDD VSS / DCAP
XFILLER_T_5_745 VDD VSS / DCAP
XFILLER_T_5_744 VDD VSS / DCAP
XFILLER_T_5_741 VDD VSS / DCAP
XFILLER_T_5_736 VDD VSS / DCAP
XFILLER_T_5_733 VDD VSS / DCAP
XFILLER_T_5_732 VDD VSS / DCAP
XFILLER_T_5_731 VDD VSS / DCAP
XFILLER_T_4_433 VDD VSS / DCAP
XFILLER_T_4_430 VDD VSS / DCAP
XFILLER_T_4_429 VDD VSS / DCAP
XFILLER_T_4_427 VDD VSS / DCAP
XFILLER_T_4_424 VDD VSS / DCAP
XFILLER_T_4_422 VDD VSS / DCAP
XFILLER_T_4_421 VDD VSS / DCAP
XFILLER_T_5_727 VDD VSS / DCAP
XFILLER_T_5_725 VDD VSS / DCAP
XFILLER_T_5_724 VDD VSS / DCAP
XFILLER_T_5_723 VDD VSS / DCAP
XFILLER_T_5_721 VDD VSS / DCAP
XFILLER_T_5_720 VDD VSS / DCAP
XFILLER_T_5_719 VDD VSS / DCAP
XFILLER_T_4_417 VDD VSS / DCAP
XFILLER_T_4_415 VDD VSS / DCAP
XFILLER_T_5_718 VDD VSS / DCAP
XFILLER_T_5_717 VDD VSS / DCAP
XFILLER_T_5_716 VDD VSS / DCAP
XFILLER_T_4_414 VDD VSS / DCAP
XFILLER_T_4_412 VDD VSS / DCAP
XFILLER_T_4_411 VDD VSS / DCAP
XFILLER_T_4_410 VDD VSS / DCAP
XFILLER_T_5_714 VDD VSS / DCAP
XFILLER_T_5_712 VDD VSS / DCAP
XFILLER_T_5_710 VDD VSS / DCAP
XFILLER_T_5_709 VDD VSS / DCAP
XFILLER_T_5_707 VDD VSS / DCAP
XFILLER_T_5_706 VDD VSS / DCAP
XFILLER_T_5_705 VDD VSS / DCAP
XFILLER_T_5_703 VDD VSS / DCAP
XFILLER_T_5_702 VDD VSS / DCAP
XFILLER_T_5_701 VDD VSS / DCAP
XFILLER_T_5_696 VDD VSS / DCAP
XFILLER_T_5_695 VDD VSS / DCAP
XFILLER_T_5_691 VDD VSS / DCAP
XFILLER_T_5_690 VDD VSS / DCAP
XFILLER_T_5_687 VDD VSS / DCAP
XFILLER_T_4_406 VDD VSS / DCAP
XFILLER_T_4_405 VDD VSS / DCAP
XFILLER_T_4_404 VDD VSS / DCAP
XFILLER_T_4_403 VDD VSS / DCAP
XFILLER_T_4_402 VDD VSS / DCAP
XFILLER_T_4_398 VDD VSS / DCAP
XFILLER_T_4_397 VDD VSS / DCAP
XFILLER_T_4_396 VDD VSS / DCAP
XFILLER_T_4_395 VDD VSS / DCAP
XFILLER_T_4_387 VDD VSS / DCAP
XFILLER_T_5_678 VDD VSS / DCAP
XFILLER_T_5_677 VDD VSS / DCAP
XFILLER_T_5_676 VDD VSS / DCAP
XFILLER_T_5_674 VDD VSS / DCAP
XFILLER_T_4_383 VDD VSS / DCAP
XFILLER_T_5_673 VDD VSS / DCAP
XFILLER_T_4_382 VDD VSS / DCAP
XFILLER_T_5_671 VDD VSS / DCAP
XFILLER_T_4_377 VDD VSS / DCAP
XFILLER_T_4_376 VDD VSS / DCAP
XFILLER_T_5_669 VDD VSS / DCAP
XFILLER_T_4_375 VDD VSS / DCAP
XFILLER_T_5_668 VDD VSS / DCAP
XFILLER_T_5_667 VDD VSS / DCAP
XFILLER_T_5_665 VDD VSS / DCAP
XFILLER_T_5_664 VDD VSS / DCAP
XFILLER_T_5_663 VDD VSS / DCAP
XFILLER_T_5_662 VDD VSS / DCAP
XFILLER_T_5_658 VDD VSS / DCAP
XFILLER_T_5_656 VDD VSS / DCAP
XFILLER_T_5_655 VDD VSS / DCAP
XFILLER_T_5_654 VDD VSS / DCAP
XFILLER_T_5_653 VDD VSS / DCAP
XFILLER_T_5_651 VDD VSS / DCAP
XFILLER_T_5_650 VDD VSS / DCAP
XFILLER_T_5_649 VDD VSS / DCAP
XFILLER_T_5_648 VDD VSS / DCAP
XFILLER_T_5_647 VDD VSS / DCAP
XFILLER_T_5_646 VDD VSS / DCAP
XFILLER_T_5_644 VDD VSS / DCAP
XFILLER_T_5_643 VDD VSS / DCAP
XFILLER_T_5_642 VDD VSS / DCAP
XFILLER_T_4_366 VDD VSS / DCAP
XFILLER_T_4_364 VDD VSS / DCAP
XFILLER_T_4_363 VDD VSS / DCAP
XFILLER_T_4_360 VDD VSS / DCAP
XFILLER_T_4_359 VDD VSS / DCAP
XFILLER_T_4_358 VDD VSS / DCAP
XFILLER_T_4_355 VDD VSS / DCAP
XFILLER_T_4_354 VDD VSS / DCAP
XFILLER_T_4_353 VDD VSS / DCAP
XFILLER_T_4_352 VDD VSS / DCAP
XFILLER_T_4_351 VDD VSS / DCAP
XFILLER_T_4_350 VDD VSS / DCAP
XFILLER_T_4_348 VDD VSS / DCAP
XFILLER_T_4_347 VDD VSS / DCAP
XFILLER_T_4_344 VDD VSS / DCAP
XFILLER_T_4_340 VDD VSS / DCAP
XFILLER_T_4_338 VDD VSS / DCAP
XFILLER_T_5_631 VDD VSS / DCAP
XFILLER_T_4_337 VDD VSS / DCAP
XFILLER_T_4_335 VDD VSS / DCAP
XFILLER_T_5_630 VDD VSS / DCAP
XFILLER_T_4_334 VDD VSS / DCAP
XFILLER_T_5_629 VDD VSS / DCAP
XFILLER_T_5_628 VDD VSS / DCAP
XFILLER_T_5_625 VDD VSS / DCAP
XFILLER_T_5_623 VDD VSS / DCAP
XFILLER_T_5_620 VDD VSS / DCAP
XFILLER_T_5_619 VDD VSS / DCAP
XFILLER_T_5_618 VDD VSS / DCAP
XFILLER_T_5_617 VDD VSS / DCAP
XFILLER_T_5_616 VDD VSS / DCAP
XFILLER_T_4_331 VDD VSS / DCAP
XFILLER_T_5_610 VDD VSS / DCAP
XFILLER_T_4_329 VDD VSS / DCAP
XFILLER_T_5_606 VDD VSS / DCAP
XFILLER_T_4_327 VDD VSS / DCAP
XFILLER_T_5_605 VDD VSS / DCAP
XFILLER_T_4_325 VDD VSS / DCAP
XFILLER_T_5_604 VDD VSS / DCAP
XFILLER_T_5_603 VDD VSS / DCAP
XFILLER_T_5_602 VDD VSS / DCAP
XFILLER_T_4_322 VDD VSS / DCAP
XFILLER_T_4_321 VDD VSS / DCAP
XFILLER_T_4_318 VDD VSS / DCAP
XFILLER_T_5_600 VDD VSS / DCAP
XFILLER_T_5_599 VDD VSS / DCAP
XFILLER_T_5_598 VDD VSS / DCAP
XFILLER_T_5_597 VDD VSS / DCAP
XFILLER_T_5_595 VDD VSS / DCAP
XFILLER_T_5_594 VDD VSS / DCAP
XFILLER_T_5_584 VDD VSS / DCAP
XFILLER_T_5_583 VDD VSS / DCAP
XFILLER_T_5_582 VDD VSS / DCAP
XFILLER_T_5_576 VDD VSS / DCAP
XFILLER_T_4_316 VDD VSS / DCAP
XFILLER_T_4_315 VDD VSS / DCAP
XFILLER_T_4_314 VDD VSS / DCAP
XFILLER_T_4_313 VDD VSS / DCAP
XFILLER_T_5_571 VDD VSS / DCAP
XFILLER_T_5_570 VDD VSS / DCAP
XFILLER_T_5_568 VDD VSS / DCAP
XFILLER_T_5_565 VDD VSS / DCAP
XFILLER_T_5_564 VDD VSS / DCAP
XFILLER_T_4_312 VDD VSS / DCAP
XFILLER_T_4_311 VDD VSS / DCAP
XFILLER_T_5_563 VDD VSS / DCAP
XFILLER_T_4_310 VDD VSS / DCAP
XFILLER_T_4_309 VDD VSS / DCAP
XFILLER_T_4_307 VDD VSS / DCAP
XFILLER_T_4_306 VDD VSS / DCAP
XFILLER_T_4_305 VDD VSS / DCAP
XFILLER_T_5_562 VDD VSS / DCAP
XFILLER_T_4_303 VDD VSS / DCAP
XFILLER_T_4_302 VDD VSS / DCAP
XFILLER_T_4_301 VDD VSS / DCAP
XFILLER_T_4_299 VDD VSS / DCAP
XFILLER_T_4_297 VDD VSS / DCAP
XFILLER_T_4_296 VDD VSS / DCAP
XFILLER_T_4_295 VDD VSS / DCAP
XFILLER_T_4_293 VDD VSS / DCAP
XFILLER_T_4_290 VDD VSS / DCAP
XFILLER_T_4_289 VDD VSS / DCAP
XFILLER_T_4_288 VDD VSS / DCAP
XFILLER_T_5_559 VDD VSS / DCAP
XFILLER_T_5_558 VDD VSS / DCAP
XFILLER_T_5_554 VDD VSS / DCAP
XFILLER_T_5_553 VDD VSS / DCAP
XFILLER_T_4_285 VDD VSS / DCAP
XFILLER_T_4_284 VDD VSS / DCAP
XFILLER_T_5_551 VDD VSS / DCAP
XFILLER_T_5_550 VDD VSS / DCAP
XFILLER_T_5_547 VDD VSS / DCAP
XFILLER_T_4_283 VDD VSS / DCAP
XFILLER_T_5_546 VDD VSS / DCAP
XFILLER_T_5_545 VDD VSS / DCAP
XFILLER_T_5_543 VDD VSS / DCAP
XFILLER_T_5_542 VDD VSS / DCAP
XFILLER_T_5_541 VDD VSS / DCAP
XFILLER_T_5_540 VDD VSS / DCAP
XFILLER_T_5_539 VDD VSS / DCAP
XFILLER_T_4_281 VDD VSS / DCAP
XFILLER_T_4_280 VDD VSS / DCAP
XFILLER_T_4_278 VDD VSS / DCAP
XFILLER_T_5_535 VDD VSS / DCAP
XFILLER_T_5_532 VDD VSS / DCAP
XFILLER_T_5_531 VDD VSS / DCAP
XFILLER_T_5_526 VDD VSS / DCAP
XFILLER_T_5_524 VDD VSS / DCAP
XFILLER_T_5_523 VDD VSS / DCAP
XFILLER_T_5_522 VDD VSS / DCAP
XFILLER_T_5_519 VDD VSS / DCAP
XFILLER_T_5_516 VDD VSS / DCAP
XFILLER_T_5_514 VDD VSS / DCAP
XFILLER_T_5_513 VDD VSS / DCAP
XFILLER_T_5_512 VDD VSS / DCAP
XFILLER_T_5_511 VDD VSS / DCAP
XFILLER_T_5_509 VDD VSS / DCAP
XFILLER_T_5_508 VDD VSS / DCAP
XFILLER_T_5_507 VDD VSS / DCAP
XFILLER_T_5_506 VDD VSS / DCAP
XFILLER_T_5_505 VDD VSS / DCAP
XFILLER_T_5_503 VDD VSS / DCAP
XFILLER_T_5_502 VDD VSS / DCAP
XFILLER_T_5_500 VDD VSS / DCAP
XFILLER_T_5_499 VDD VSS / DCAP
XFILLER_T_5_498 VDD VSS / DCAP
XFILLER_T_5_497 VDD VSS / DCAP
XFILLER_T_5_496 VDD VSS / DCAP
XFILLER_T_5_495 VDD VSS / DCAP
XFILLER_T_5_494 VDD VSS / DCAP
XFILLER_T_5_489 VDD VSS / DCAP
XFILLER_T_5_488 VDD VSS / DCAP
XFILLER_T_5_483 VDD VSS / DCAP
XFILLER_T_5_480 VDD VSS / DCAP
XFILLER_T_5_477 VDD VSS / DCAP
XFILLER_T_5_476 VDD VSS / DCAP
XFILLER_T_5_473 VDD VSS / DCAP
XFILLER_T_5_471 VDD VSS / DCAP
XFILLER_T_5_469 VDD VSS / DCAP
XFILLER_T_5_468 VDD VSS / DCAP
XFILLER_T_5_465 VDD VSS / DCAP
XFILLER_T_5_463 VDD VSS / DCAP
XFILLER_T_5_462 VDD VSS / DCAP
XFILLER_T_5_461 VDD VSS / DCAP
XFILLER_T_5_460 VDD VSS / DCAP
XFILLER_T_5_456 VDD VSS / DCAP
XFILLER_T_5_455 VDD VSS / DCAP
XFILLER_T_5_454 VDD VSS / DCAP
XFILLER_T_5_453 VDD VSS / DCAP
XFILLER_T_5_451 VDD VSS / DCAP
XFILLER_T_5_450 VDD VSS / DCAP
XFILLER_T_5_449 VDD VSS / DCAP
XFILLER_T_5_448 VDD VSS / DCAP
XFILLER_T_5_447 VDD VSS / DCAP
XFILLER_T_5_446 VDD VSS / DCAP
XFILLER_T_5_444 VDD VSS / DCAP
XFILLER_T_5_443 VDD VSS / DCAP
XFILLER_T_5_437 VDD VSS / DCAP
XFILLER_T_5_436 VDD VSS / DCAP
XFILLER_T_5_435 VDD VSS / DCAP
XFILLER_T_5_433 VDD VSS / DCAP
XFILLER_T_5_429 VDD VSS / DCAP
XFILLER_T_5_428 VDD VSS / DCAP
XFILLER_T_4_275 VDD VSS / DCAP
XFILLER_T_5_427 VDD VSS / DCAP
XFILLER_T_5_426 VDD VSS / DCAP
XFILLER_T_5_425 VDD VSS / DCAP
XFILLER_T_4_272 VDD VSS / DCAP
XFILLER_T_5_424 VDD VSS / DCAP
XFILLER_T_5_423 VDD VSS / DCAP
XFILLER_T_5_422 VDD VSS / DCAP
XFILLER_T_4_269 VDD VSS / DCAP
XFILLER_T_5_419 VDD VSS / DCAP
XFILLER_T_5_418 VDD VSS / DCAP
XFILLER_T_4_267 VDD VSS / DCAP
XFILLER_T_4_266 VDD VSS / DCAP
XFILLER_T_4_265 VDD VSS / DCAP
XFILLER_T_4_262 VDD VSS / DCAP
XFILLER_T_4_261 VDD VSS / DCAP
XFILLER_T_5_417 VDD VSS / DCAP
XFILLER_T_5_416 VDD VSS / DCAP
XFILLER_T_5_415 VDD VSS / DCAP
XFILLER_T_5_412 VDD VSS / DCAP
XFILLER_T_5_411 VDD VSS / DCAP
XFILLER_T_5_410 VDD VSS / DCAP
XFILLER_T_5_409 VDD VSS / DCAP
XFILLER_T_4_259 VDD VSS / DCAP
XFILLER_T_5_408 VDD VSS / DCAP
XFILLER_T_4_258 VDD VSS / DCAP
XFILLER_T_5_407 VDD VSS / DCAP
XFILLER_T_4_256 VDD VSS / DCAP
XFILLER_T_4_254 VDD VSS / DCAP
XFILLER_T_4_253 VDD VSS / DCAP
XFILLER_T_4_250 VDD VSS / DCAP
XFILLER_T_4_249 VDD VSS / DCAP
XFILLER_T_4_248 VDD VSS / DCAP
XFILLER_T_4_247 VDD VSS / DCAP
XFILLER_T_4_246 VDD VSS / DCAP
XFILLER_T_4_244 VDD VSS / DCAP
XFILLER_T_4_240 VDD VSS / DCAP
XFILLER_T_4_239 VDD VSS / DCAP
XFILLER_T_5_399 VDD VSS / DCAP
XFILLER_T_5_397 VDD VSS / DCAP
XFILLER_T_5_396 VDD VSS / DCAP
XFILLER_T_5_395 VDD VSS / DCAP
XFILLER_T_5_394 VDD VSS / DCAP
XFILLER_T_5_390 VDD VSS / DCAP
XFILLER_T_5_389 VDD VSS / DCAP
XFILLER_T_5_382 VDD VSS / DCAP
XFILLER_T_5_381 VDD VSS / DCAP
XFILLER_T_5_380 VDD VSS / DCAP
XFILLER_T_5_377 VDD VSS / DCAP
XFILLER_T_5_372 VDD VSS / DCAP
XFILLER_T_5_371 VDD VSS / DCAP
XFILLER_T_5_370 VDD VSS / DCAP
XFILLER_T_5_368 VDD VSS / DCAP
XFILLER_T_5_366 VDD VSS / DCAP
XFILLER_T_5_365 VDD VSS / DCAP
XFILLER_T_4_235 VDD VSS / DCAP
XFILLER_T_4_231 VDD VSS / DCAP
XFILLER_T_4_230 VDD VSS / DCAP
XFILLER_T_4_227 VDD VSS / DCAP
XFILLER_T_4_226 VDD VSS / DCAP
XFILLER_T_4_225 VDD VSS / DCAP
XFILLER_T_5_360 VDD VSS / DCAP
XFILLER_T_5_359 VDD VSS / DCAP
XFILLER_T_5_357 VDD VSS / DCAP
XFILLER_T_5_356 VDD VSS / DCAP
XFILLER_T_5_355 VDD VSS / DCAP
XFILLER_T_5_354 VDD VSS / DCAP
XFILLER_T_5_348 VDD VSS / DCAP
XFILLER_T_5_347 VDD VSS / DCAP
XFILLER_T_5_346 VDD VSS / DCAP
XFILLER_T_5_344 VDD VSS / DCAP
XFILLER_T_5_343 VDD VSS / DCAP
XFILLER_T_5_342 VDD VSS / DCAP
XFILLER_T_5_338 VDD VSS / DCAP
XFILLER_T_5_337 VDD VSS / DCAP
XFILLER_T_5_336 VDD VSS / DCAP
XFILLER_T_4_218 VDD VSS / DCAP
XFILLER_T_4_215 VDD VSS / DCAP
XFILLER_T_4_214 VDD VSS / DCAP
XFILLER_T_4_213 VDD VSS / DCAP
XFILLER_T_4_212 VDD VSS / DCAP
XFILLER_T_4_209 VDD VSS / DCAP
XFILLER_T_4_207 VDD VSS / DCAP
XFILLER_T_4_192 VDD VSS / DCAP
XFILLER_T_5_328 VDD VSS / DCAP
XFILLER_T_5_326 VDD VSS / DCAP
XFILLER_T_5_325 VDD VSS / DCAP
XFILLER_T_5_324 VDD VSS / DCAP
XFILLER_T_5_323 VDD VSS / DCAP
XFILLER_T_5_321 VDD VSS / DCAP
XFILLER_T_5_318 VDD VSS / DCAP
XFILLER_T_5_316 VDD VSS / DCAP
XFILLER_T_5_315 VDD VSS / DCAP
XFILLER_T_5_313 VDD VSS / DCAP
XFILLER_T_5_312 VDD VSS / DCAP
XFILLER_T_5_310 VDD VSS / DCAP
XFILLER_T_5_308 VDD VSS / DCAP
XFILLER_T_5_307 VDD VSS / DCAP
XFILLER_T_5_305 VDD VSS / DCAP
XFILLER_T_5_302 VDD VSS / DCAP
XFILLER_T_4_189 VDD VSS / DCAP
XFILLER_T_5_299 VDD VSS / DCAP
XFILLER_T_4_188 VDD VSS / DCAP
XFILLER_T_5_298 VDD VSS / DCAP
XFILLER_T_5_297 VDD VSS / DCAP
XFILLER_T_5_293 VDD VSS / DCAP
XFILLER_T_5_289 VDD VSS / DCAP
XFILLER_T_5_286 VDD VSS / DCAP
XFILLER_T_5_285 VDD VSS / DCAP
XFILLER_T_5_283 VDD VSS / DCAP
XFILLER_T_5_281 VDD VSS / DCAP
XFILLER_T_5_280 VDD VSS / DCAP
XFILLER_T_5_279 VDD VSS / DCAP
XFILLER_T_5_278 VDD VSS / DCAP
XFILLER_T_5_276 VDD VSS / DCAP
XFILLER_T_5_275 VDD VSS / DCAP
XFILLER_T_5_273 VDD VSS / DCAP
XFILLER_T_5_272 VDD VSS / DCAP
XFILLER_T_5_271 VDD VSS / DCAP
XFILLER_T_5_266 VDD VSS / DCAP
XFILLER_T_5_265 VDD VSS / DCAP
XFILLER_T_5_260 VDD VSS / DCAP
XFILLER_T_4_186 VDD VSS / DCAP
XFILLER_T_5_258 VDD VSS / DCAP
XFILLER_T_5_257 VDD VSS / DCAP
XFILLER_T_5_256 VDD VSS / DCAP
XFILLER_T_5_255 VDD VSS / DCAP
XFILLER_T_5_254 VDD VSS / DCAP
XFILLER_T_5_253 VDD VSS / DCAP
XFILLER_T_5_247 VDD VSS / DCAP
XFILLER_T_5_245 VDD VSS / DCAP
XFILLER_T_5_241 VDD VSS / DCAP
XFILLER_T_5_240 VDD VSS / DCAP
XFILLER_T_5_239 VDD VSS / DCAP
XFILLER_T_5_238 VDD VSS / DCAP
XFILLER_T_5_236 VDD VSS / DCAP
XFILLER_T_5_235 VDD VSS / DCAP
XFILLER_T_5_232 VDD VSS / DCAP
XFILLER_T_5_230 VDD VSS / DCAP
XFILLER_T_5_228 VDD VSS / DCAP
XFILLER_T_5_227 VDD VSS / DCAP
XFILLER_T_5_225 VDD VSS / DCAP
XFILLER_T_5_224 VDD VSS / DCAP
XFILLER_T_5_223 VDD VSS / DCAP
XFILLER_T_5_222 VDD VSS / DCAP
XFILLER_T_5_221 VDD VSS / DCAP
XFILLER_T_5_220 VDD VSS / DCAP
XFILLER_T_5_219 VDD VSS / DCAP
XFILLER_T_5_218 VDD VSS / DCAP
XFILLER_T_5_216 VDD VSS / DCAP
XFILLER_T_5_213 VDD VSS / DCAP
XFILLER_T_5_210 VDD VSS / DCAP
XFILLER_T_5_209 VDD VSS / DCAP
XFILLER_T_5_208 VDD VSS / DCAP
XFILLER_T_5_207 VDD VSS / DCAP
XFILLER_T_5_205 VDD VSS / DCAP
XFILLER_T_5_204 VDD VSS / DCAP
XFILLER_T_5_203 VDD VSS / DCAP
XFILLER_T_5_202 VDD VSS / DCAP
XFILLER_T_5_199 VDD VSS / DCAP
XFILLER_T_5_198 VDD VSS / DCAP
XFILLER_T_4_177 VDD VSS / DCAP
XFILLER_T_4_174 VDD VSS / DCAP
XFILLER_T_4_168 VDD VSS / DCAP
XFILLER_T_4_167 VDD VSS / DCAP
XFILLER_T_4_166 VDD VSS / DCAP
XFILLER_T_4_164 VDD VSS / DCAP
XFILLER_T_4_163 VDD VSS / DCAP
XFILLER_T_4_160 VDD VSS / DCAP
XFILLER_T_4_159 VDD VSS / DCAP
XFILLER_T_4_158 VDD VSS / DCAP
XFILLER_T_4_157 VDD VSS / DCAP
XFILLER_T_4_156 VDD VSS / DCAP
XFILLER_T_4_155 VDD VSS / DCAP
XFILLER_T_4_152 VDD VSS / DCAP
XFILLER_T_4_151 VDD VSS / DCAP
XFILLER_T_4_150 VDD VSS / DCAP
XFILLER_T_4_147 VDD VSS / DCAP
XFILLER_T_4_146 VDD VSS / DCAP
XFILLER_T_4_145 VDD VSS / DCAP
XFILLER_T_4_144 VDD VSS / DCAP
XFILLER_T_4_142 VDD VSS / DCAP
XFILLER_T_4_140 VDD VSS / DCAP
XFILLER_T_5_194 VDD VSS / DCAP
XFILLER_T_5_193 VDD VSS / DCAP
XFILLER_T_5_191 VDD VSS / DCAP
XFILLER_T_5_189 VDD VSS / DCAP
XFILLER_T_5_187 VDD VSS / DCAP
XFILLER_T_4_139 VDD VSS / DCAP
XFILLER_T_4_138 VDD VSS / DCAP
XFILLER_T_4_136 VDD VSS / DCAP
XFILLER_T_5_185 VDD VSS / DCAP
XFILLER_T_5_184 VDD VSS / DCAP
XFILLER_T_5_183 VDD VSS / DCAP
XFILLER_T_5_181 VDD VSS / DCAP
XFILLER_T_5_179 VDD VSS / DCAP
XFILLER_T_5_178 VDD VSS / DCAP
XFILLER_T_5_177 VDD VSS / DCAP
XFILLER_T_5_176 VDD VSS / DCAP
XFILLER_T_5_175 VDD VSS / DCAP
XFILLER_T_5_173 VDD VSS / DCAP
XFILLER_T_5_172 VDD VSS / DCAP
XFILLER_T_5_171 VDD VSS / DCAP
XFILLER_T_5_169 VDD VSS / DCAP
XFILLER_T_5_167 VDD VSS / DCAP
XFILLER_T_5_164 VDD VSS / DCAP
XFILLER_T_5_163 VDD VSS / DCAP
XFILLER_T_4_134 VDD VSS / DCAP
XFILLER_T_4_133 VDD VSS / DCAP
XFILLER_T_4_132 VDD VSS / DCAP
XFILLER_T_4_131 VDD VSS / DCAP
XFILLER_T_4_130 VDD VSS / DCAP
XFILLER_T_4_129 VDD VSS / DCAP
XFILLER_T_4_128 VDD VSS / DCAP
XFILLER_T_5_159 VDD VSS / DCAP
XFILLER_T_4_125 VDD VSS / DCAP
XFILLER_T_4_124 VDD VSS / DCAP
XFILLER_T_4_123 VDD VSS / DCAP
XFILLER_T_5_153 VDD VSS / DCAP
XFILLER_T_5_152 VDD VSS / DCAP
XFILLER_T_5_151 VDD VSS / DCAP
XFILLER_T_5_150 VDD VSS / DCAP
XFILLER_T_5_149 VDD VSS / DCAP
XFILLER_T_5_148 VDD VSS / DCAP
XFILLER_T_4_121 VDD VSS / DCAP
XFILLER_T_4_118 VDD VSS / DCAP
XFILLER_T_4_117 VDD VSS / DCAP
XFILLER_T_4_116 VDD VSS / DCAP
XFILLER_T_4_113 VDD VSS / DCAP
XFILLER_T_4_112 VDD VSS / DCAP
XFILLER_T_4_110 VDD VSS / DCAP
XFILLER_T_4_107 VDD VSS / DCAP
XFILLER_T_4_106 VDD VSS / DCAP
XFILLER_T_4_105 VDD VSS / DCAP
XFILLER_T_4_104 VDD VSS / DCAP
XFILLER_T_5_142 VDD VSS / DCAP
XFILLER_T_5_139 VDD VSS / DCAP
XFILLER_T_5_137 VDD VSS / DCAP
XFILLER_T_5_135 VDD VSS / DCAP
XFILLER_T_5_134 VDD VSS / DCAP
XFILLER_T_4_100 VDD VSS / DCAP
XFILLER_T_4_99 VDD VSS / DCAP
XFILLER_T_4_98 VDD VSS / DCAP
XFILLER_T_4_97 VDD VSS / DCAP
XFILLER_T_5_131 VDD VSS / DCAP
XFILLER_T_5_130 VDD VSS / DCAP
XFILLER_T_4_94 VDD VSS / DCAP
XFILLER_T_5_129 VDD VSS / DCAP
XFILLER_T_4_93 VDD VSS / DCAP
XFILLER_T_4_92 VDD VSS / DCAP
XFILLER_T_4_90 VDD VSS / DCAP
XFILLER_T_4_89 VDD VSS / DCAP
XFILLER_T_4_88 VDD VSS / DCAP
XFILLER_T_4_87 VDD VSS / DCAP
XFILLER_T_4_85 VDD VSS / DCAP
XFILLER_T_5_128 VDD VSS / DCAP
XFILLER_T_5_126 VDD VSS / DCAP
XFILLER_T_4_84 VDD VSS / DCAP
XFILLER_T_5_125 VDD VSS / DCAP
XFILLER_T_5_124 VDD VSS / DCAP
XFILLER_T_5_122 VDD VSS / DCAP
XFILLER_T_4_83 VDD VSS / DCAP
XFILLER_T_5_121 VDD VSS / DCAP
XFILLER_T_5_120 VDD VSS / DCAP
XFILLER_T_5_119 VDD VSS / DCAP
XFILLER_T_4_82 VDD VSS / DCAP
XFILLER_T_5_118 VDD VSS / DCAP
XFILLER_T_5_117 VDD VSS / DCAP
XFILLER_T_5_116 VDD VSS / DCAP
XFILLER_T_5_115 VDD VSS / DCAP
XFILLER_T_5_114 VDD VSS / DCAP
XFILLER_T_5_113 VDD VSS / DCAP
XFILLER_T_5_112 VDD VSS / DCAP
XFILLER_T_4_79 VDD VSS / DCAP
XFILLER_T_4_78 VDD VSS / DCAP
XFILLER_T_4_75 VDD VSS / DCAP
XFILLER_T_4_73 VDD VSS / DCAP
XFILLER_T_5_109 VDD VSS / DCAP
XFILLER_T_5_106 VDD VSS / DCAP
XFILLER_T_5_105 VDD VSS / DCAP
XFILLER_T_5_104 VDD VSS / DCAP
XFILLER_T_5_103 VDD VSS / DCAP
XFILLER_T_5_102 VDD VSS / DCAP
XFILLER_T_4_72 VDD VSS / DCAP
XFILLER_T_4_70 VDD VSS / DCAP
XFILLER_T_5_97 VDD VSS / DCAP
XFILLER_T_5_93 VDD VSS / DCAP
XFILLER_T_5_92 VDD VSS / DCAP
XFILLER_T_4_68 VDD VSS / DCAP
XFILLER_T_4_66 VDD VSS / DCAP
XFILLER_T_4_64 VDD VSS / DCAP
XFILLER_T_4_63 VDD VSS / DCAP
XFILLER_T_4_62 VDD VSS / DCAP
XFILLER_T_4_61 VDD VSS / DCAP
XFILLER_T_4_60 VDD VSS / DCAP
XFILLER_T_4_59 VDD VSS / DCAP
XFILLER_T_4_57 VDD VSS / DCAP
XFILLER_T_4_55 VDD VSS / DCAP
XFILLER_T_4_54 VDD VSS / DCAP
XFILLER_T_5_88 VDD VSS / DCAP
XFILLER_T_5_87 VDD VSS / DCAP
XFILLER_T_5_86 VDD VSS / DCAP
XFILLER_T_4_51 VDD VSS / DCAP
XFILLER_T_5_83 VDD VSS / DCAP
XFILLER_T_5_82 VDD VSS / DCAP
XFILLER_T_5_80 VDD VSS / DCAP
XFILLER_T_5_79 VDD VSS / DCAP
XFILLER_T_5_75 VDD VSS / DCAP
XFILLER_T_5_74 VDD VSS / DCAP
XFILLER_T_5_73 VDD VSS / DCAP
XFILLER_T_4_48 VDD VSS / DCAP
XFILLER_T_4_47 VDD VSS / DCAP
XFILLER_T_5_72 VDD VSS / DCAP
XFILLER_T_4_45 VDD VSS / DCAP
XFILLER_T_5_69 VDD VSS / DCAP
XFILLER_T_4_44 VDD VSS / DCAP
XFILLER_T_5_68 VDD VSS / DCAP
XFILLER_T_4_43 VDD VSS / DCAP
XFILLER_T_5_67 VDD VSS / DCAP
XFILLER_T_5_65 VDD VSS / DCAP
XFILLER_T_5_64 VDD VSS / DCAP
XFILLER_T_5_63 VDD VSS / DCAP
XFILLER_T_5_62 VDD VSS / DCAP
XFILLER_T_5_57 VDD VSS / DCAP
XFILLER_T_5_56 VDD VSS / DCAP
XFILLER_T_5_54 VDD VSS / DCAP
XFILLER_T_5_53 VDD VSS / DCAP
XFILLER_T_5_50 VDD VSS / DCAP
XFILLER_T_4_42 VDD VSS / DCAP
XFILLER_T_4_41 VDD VSS / DCAP
XFILLER_T_4_40 VDD VSS / DCAP
XFILLER_T_5_49 VDD VSS / DCAP
XFILLER_T_5_48 VDD VSS / DCAP
XFILLER_T_4_36 VDD VSS / DCAP
XFILLER_T_5_47 VDD VSS / DCAP
XFILLER_T_4_35 VDD VSS / DCAP
XFILLER_T_4_33 VDD VSS / DCAP
XFILLER_T_4_32 VDD VSS / DCAP
XFILLER_T_4_29 VDD VSS / DCAP
XFILLER_T_4_28 VDD VSS / DCAP
XFILLER_T_5_44 VDD VSS / DCAP
XFILLER_T_4_27 VDD VSS / DCAP
XFILLER_T_4_25 VDD VSS / DCAP
XFILLER_T_5_40 VDD VSS / DCAP
XFILLER_T_5_39 VDD VSS / DCAP
XFILLER_T_4_24 VDD VSS / DCAP
XFILLER_T_4_23 VDD VSS / DCAP
XFILLER_T_4_22 VDD VSS / DCAP
XFILLER_T_5_36 VDD VSS / DCAP
XFILLER_T_5_35 VDD VSS / DCAP
XFILLER_T_5_34 VDD VSS / DCAP
XFILLER_T_5_32 VDD VSS / DCAP
XFILLER_T_5_31 VDD VSS / DCAP
XFILLER_T_5_30 VDD VSS / DCAP
XFILLER_T_5_28 VDD VSS / DCAP
XFILLER_T_5_27 VDD VSS / DCAP
XFILLER_T_4_20 VDD VSS / DCAP
XFILLER_T_4_19 VDD VSS / DCAP
XFILLER_T_4_16 VDD VSS / DCAP
XFILLER_T_4_15 VDD VSS / DCAP
XFILLER_T_5_26 VDD VSS / DCAP
XFILLER_T_4_12 VDD VSS / DCAP
XFILLER_T_5_24 VDD VSS / DCAP
XFILLER_T_5_23 VDD VSS / DCAP
XFILLER_T_5_22 VDD VSS / DCAP
XFILLER_T_5_21 VDD VSS / DCAP
XFILLER_T_5_18 VDD VSS / DCAP
XFILLER_T_5_16 VDD VSS / DCAP
XFILLER_T_4_11 VDD VSS / DCAP
XFILLER_T_4_9 VDD VSS / DCAP
XFILLER_T_4_5 VDD VSS / DCAP
XFILLER_T_4_4 VDD VSS / DCAP
XFILLER_T_4_3 VDD VSS / DCAP
XFILLER_T_5_10 VDD VSS / DCAP
XFILLER_T_5_9 VDD VSS / DCAP
XFILLER_T_5_7 VDD VSS / DCAP
XFILLER_T_5_6 VDD VSS / DCAP
XFILLER_T_5_5 VDD VSS / DCAP
XFILLER_T_5_2 VDD VSS / DCAP
XFILLER_T_2_2614 VDD VSS / DCAP
XFILLER_T_2_2613 VDD VSS / DCAP
XFILLER_T_2_2611 VDD VSS / DCAP
XFILLER_T_2_2608 VDD VSS / DCAP
XFILLER_T_2_2607 VDD VSS / DCAP
XFILLER_T_2_2606 VDD VSS / DCAP
XFILLER_T_2_2605 VDD VSS / DCAP
XFILLER_T_2_2604 VDD VSS / DCAP
XFILLER_T_2_2603 VDD VSS / DCAP
XFILLER_T_2_2602 VDD VSS / DCAP
XFILLER_T_2_2599 VDD VSS / DCAP
XFILLER_T_2_2598 VDD VSS / DCAP
XFILLER_T_2_2595 VDD VSS / DCAP
XFILLER_T_2_2592 VDD VSS / DCAP
XFILLER_T_2_2590 VDD VSS / DCAP
XFILLER_T_2_2586 VDD VSS / DCAP
XFILLER_T_2_2585 VDD VSS / DCAP
XFILLER_T_2_2584 VDD VSS / DCAP
XFILLER_T_2_2583 VDD VSS / DCAP
XFILLER_T_2_2581 VDD VSS / DCAP
XFILLER_T_2_2580 VDD VSS / DCAP
XFILLER_T_2_2579 VDD VSS / DCAP
XFILLER_T_2_2578 VDD VSS / DCAP
XFILLER_T_2_2576 VDD VSS / DCAP
XFILLER_T_2_2575 VDD VSS / DCAP
XFILLER_T_2_2573 VDD VSS / DCAP
XFILLER_T_2_2572 VDD VSS / DCAP
XFILLER_T_2_2571 VDD VSS / DCAP
XFILLER_T_2_2568 VDD VSS / DCAP
XFILLER_T_2_2567 VDD VSS / DCAP
XFILLER_T_2_2565 VDD VSS / DCAP
XFILLER_T_2_2563 VDD VSS / DCAP
XFILLER_T_2_2559 VDD VSS / DCAP
XFILLER_T_2_2556 VDD VSS / DCAP
XFILLER_T_2_2555 VDD VSS / DCAP
XFILLER_T_2_2554 VDD VSS / DCAP
XFILLER_T_2_2553 VDD VSS / DCAP
XFILLER_T_2_2552 VDD VSS / DCAP
XFILLER_T_2_2549 VDD VSS / DCAP
XFILLER_T_2_2547 VDD VSS / DCAP
XFILLER_T_2_2546 VDD VSS / DCAP
XFILLER_T_2_2545 VDD VSS / DCAP
XFILLER_T_2_2541 VDD VSS / DCAP
XFILLER_T_2_2540 VDD VSS / DCAP
XFILLER_T_2_2539 VDD VSS / DCAP
XFILLER_T_2_2538 VDD VSS / DCAP
XFILLER_T_2_2537 VDD VSS / DCAP
XFILLER_T_2_2534 VDD VSS / DCAP
XFILLER_T_2_2531 VDD VSS / DCAP
XFILLER_T_2_2530 VDD VSS / DCAP
XFILLER_T_2_2528 VDD VSS / DCAP
XFILLER_T_2_2527 VDD VSS / DCAP
XFILLER_T_2_2526 VDD VSS / DCAP
XFILLER_T_2_2525 VDD VSS / DCAP
XFILLER_T_2_2523 VDD VSS / DCAP
XFILLER_T_2_2522 VDD VSS / DCAP
XFILLER_T_2_2520 VDD VSS / DCAP
XFILLER_T_2_2519 VDD VSS / DCAP
XFILLER_T_2_2518 VDD VSS / DCAP
XFILLER_T_2_2517 VDD VSS / DCAP
XFILLER_T_2_2516 VDD VSS / DCAP
XFILLER_T_2_2514 VDD VSS / DCAP
XFILLER_T_2_2512 VDD VSS / DCAP
XFILLER_T_2_2511 VDD VSS / DCAP
XFILLER_T_2_2510 VDD VSS / DCAP
XFILLER_T_2_2508 VDD VSS / DCAP
XFILLER_T_2_2507 VDD VSS / DCAP
XFILLER_T_2_2506 VDD VSS / DCAP
XFILLER_T_2_2501 VDD VSS / DCAP
XFILLER_T_2_2500 VDD VSS / DCAP
XFILLER_T_2_2498 VDD VSS / DCAP
XFILLER_T_2_2497 VDD VSS / DCAP
XFILLER_T_2_2496 VDD VSS / DCAP
XFILLER_T_2_2493 VDD VSS / DCAP
XFILLER_T_2_2491 VDD VSS / DCAP
XFILLER_T_2_2490 VDD VSS / DCAP
XFILLER_T_2_2488 VDD VSS / DCAP
XFILLER_T_2_2485 VDD VSS / DCAP
XFILLER_T_2_2482 VDD VSS / DCAP
XFILLER_T_2_2481 VDD VSS / DCAP
XFILLER_T_2_2480 VDD VSS / DCAP
XFILLER_T_2_2478 VDD VSS / DCAP
XFILLER_T_2_2477 VDD VSS / DCAP
XFILLER_T_2_2476 VDD VSS / DCAP
XFILLER_T_2_2474 VDD VSS / DCAP
XFILLER_T_2_2472 VDD VSS / DCAP
XFILLER_T_2_2471 VDD VSS / DCAP
XFILLER_T_2_2470 VDD VSS / DCAP
XFILLER_T_2_2469 VDD VSS / DCAP
XFILLER_T_2_2468 VDD VSS / DCAP
XFILLER_T_2_2464 VDD VSS / DCAP
XFILLER_T_2_2461 VDD VSS / DCAP
XFILLER_T_2_2459 VDD VSS / DCAP
XFILLER_T_2_2457 VDD VSS / DCAP
XFILLER_T_2_2456 VDD VSS / DCAP
XFILLER_T_2_2455 VDD VSS / DCAP
XFILLER_T_2_2454 VDD VSS / DCAP
XFILLER_T_2_2453 VDD VSS / DCAP
XFILLER_T_2_2452 VDD VSS / DCAP
XFILLER_T_2_2450 VDD VSS / DCAP
XFILLER_T_2_2449 VDD VSS / DCAP
XFILLER_T_2_2448 VDD VSS / DCAP
XFILLER_T_2_2446 VDD VSS / DCAP
XFILLER_T_2_2445 VDD VSS / DCAP
XFILLER_T_2_2442 VDD VSS / DCAP
XFILLER_T_2_2437 VDD VSS / DCAP
XFILLER_T_2_2436 VDD VSS / DCAP
XFILLER_T_2_2431 VDD VSS / DCAP
XFILLER_T_2_2428 VDD VSS / DCAP
XFILLER_T_2_2427 VDD VSS / DCAP
XFILLER_T_2_2423 VDD VSS / DCAP
XFILLER_T_2_2422 VDD VSS / DCAP
XFILLER_T_2_2421 VDD VSS / DCAP
XFILLER_T_2_2417 VDD VSS / DCAP
XFILLER_T_2_2415 VDD VSS / DCAP
XFILLER_T_2_2413 VDD VSS / DCAP
XFILLER_T_2_2411 VDD VSS / DCAP
XFILLER_T_2_2409 VDD VSS / DCAP
XFILLER_T_2_2408 VDD VSS / DCAP
XFILLER_T_2_2407 VDD VSS / DCAP
XFILLER_T_2_2406 VDD VSS / DCAP
XFILLER_T_2_2404 VDD VSS / DCAP
XFILLER_T_2_2403 VDD VSS / DCAP
XFILLER_T_2_2401 VDD VSS / DCAP
XFILLER_T_2_2400 VDD VSS / DCAP
XFILLER_T_2_2399 VDD VSS / DCAP
XFILLER_T_2_2398 VDD VSS / DCAP
XFILLER_T_2_2397 VDD VSS / DCAP
XFILLER_T_2_2396 VDD VSS / DCAP
XFILLER_T_2_2393 VDD VSS / DCAP
XFILLER_T_2_2391 VDD VSS / DCAP
XFILLER_T_2_2388 VDD VSS / DCAP
XFILLER_T_2_2387 VDD VSS / DCAP
XFILLER_T_2_2382 VDD VSS / DCAP
XFILLER_T_2_2381 VDD VSS / DCAP
XFILLER_T_2_2380 VDD VSS / DCAP
XFILLER_T_2_2379 VDD VSS / DCAP
XFILLER_T_2_2378 VDD VSS / DCAP
XFILLER_T_2_2377 VDD VSS / DCAP
XFILLER_T_2_2376 VDD VSS / DCAP
XFILLER_T_2_2373 VDD VSS / DCAP
XFILLER_T_2_2372 VDD VSS / DCAP
XFILLER_T_2_2371 VDD VSS / DCAP
XFILLER_T_2_2367 VDD VSS / DCAP
XFILLER_T_2_2366 VDD VSS / DCAP
XFILLER_T_2_2365 VDD VSS / DCAP
XFILLER_T_2_2362 VDD VSS / DCAP
XFILLER_T_2_2360 VDD VSS / DCAP
XFILLER_T_2_2359 VDD VSS / DCAP
XFILLER_T_2_2356 VDD VSS / DCAP
XFILLER_T_2_2355 VDD VSS / DCAP
XFILLER_T_2_2354 VDD VSS / DCAP
XFILLER_T_2_2353 VDD VSS / DCAP
XFILLER_T_2_2350 VDD VSS / DCAP
XFILLER_T_2_2349 VDD VSS / DCAP
XFILLER_T_2_2347 VDD VSS / DCAP
XFILLER_T_2_2346 VDD VSS / DCAP
XFILLER_T_2_2345 VDD VSS / DCAP
XFILLER_T_2_2344 VDD VSS / DCAP
XFILLER_T_2_2342 VDD VSS / DCAP
XFILLER_T_2_2339 VDD VSS / DCAP
XFILLER_T_2_2337 VDD VSS / DCAP
XFILLER_T_2_2335 VDD VSS / DCAP
XFILLER_T_2_2334 VDD VSS / DCAP
XFILLER_T_2_2333 VDD VSS / DCAP
XFILLER_T_2_2330 VDD VSS / DCAP
XFILLER_T_2_2329 VDD VSS / DCAP
XFILLER_T_2_2324 VDD VSS / DCAP
XFILLER_T_2_2323 VDD VSS / DCAP
XFILLER_T_2_2322 VDD VSS / DCAP
XFILLER_T_2_2318 VDD VSS / DCAP
XFILLER_T_2_2316 VDD VSS / DCAP
XFILLER_T_2_2315 VDD VSS / DCAP
XFILLER_T_2_2314 VDD VSS / DCAP
XFILLER_T_2_2313 VDD VSS / DCAP
XFILLER_T_2_2312 VDD VSS / DCAP
XFILLER_T_2_2311 VDD VSS / DCAP
XFILLER_T_2_2309 VDD VSS / DCAP
XFILLER_T_2_2308 VDD VSS / DCAP
XFILLER_T_2_2305 VDD VSS / DCAP
XFILLER_T_2_2304 VDD VSS / DCAP
XFILLER_T_2_2303 VDD VSS / DCAP
XFILLER_T_2_2302 VDD VSS / DCAP
XFILLER_T_2_2300 VDD VSS / DCAP
XFILLER_T_2_2298 VDD VSS / DCAP
XFILLER_T_2_2296 VDD VSS / DCAP
XFILLER_T_2_2295 VDD VSS / DCAP
XFILLER_T_2_2293 VDD VSS / DCAP
XFILLER_T_2_2292 VDD VSS / DCAP
XFILLER_T_2_2291 VDD VSS / DCAP
XFILLER_T_2_2289 VDD VSS / DCAP
XFILLER_T_2_2288 VDD VSS / DCAP
XFILLER_T_2_2286 VDD VSS / DCAP
XFILLER_T_2_2285 VDD VSS / DCAP
XFILLER_T_2_2283 VDD VSS / DCAP
XFILLER_T_2_2282 VDD VSS / DCAP
XFILLER_T_2_2281 VDD VSS / DCAP
XFILLER_T_2_2280 VDD VSS / DCAP
XFILLER_T_2_2278 VDD VSS / DCAP
XFILLER_T_2_2277 VDD VSS / DCAP
XFILLER_T_2_2276 VDD VSS / DCAP
XFILLER_T_2_2275 VDD VSS / DCAP
XFILLER_T_2_2273 VDD VSS / DCAP
XFILLER_T_2_2272 VDD VSS / DCAP
XFILLER_T_2_2270 VDD VSS / DCAP
XFILLER_T_2_2269 VDD VSS / DCAP
XFILLER_T_2_2263 VDD VSS / DCAP
XFILLER_T_2_2262 VDD VSS / DCAP
XFILLER_T_2_2261 VDD VSS / DCAP
XFILLER_T_2_2260 VDD VSS / DCAP
XFILLER_T_2_2259 VDD VSS / DCAP
XFILLER_T_2_2258 VDD VSS / DCAP
XFILLER_T_2_2255 VDD VSS / DCAP
XFILLER_T_2_2253 VDD VSS / DCAP
XFILLER_T_2_2251 VDD VSS / DCAP
XFILLER_T_2_2250 VDD VSS / DCAP
XFILLER_T_2_2249 VDD VSS / DCAP
XFILLER_T_2_2247 VDD VSS / DCAP
XFILLER_T_2_2246 VDD VSS / DCAP
XFILLER_T_2_2245 VDD VSS / DCAP
XFILLER_T_2_2243 VDD VSS / DCAP
XFILLER_T_2_2242 VDD VSS / DCAP
XFILLER_T_2_2241 VDD VSS / DCAP
XFILLER_T_2_2237 VDD VSS / DCAP
XFILLER_T_2_2236 VDD VSS / DCAP
XFILLER_T_2_2235 VDD VSS / DCAP
XFILLER_T_2_2234 VDD VSS / DCAP
XFILLER_T_2_2233 VDD VSS / DCAP
XFILLER_T_2_2232 VDD VSS / DCAP
XFILLER_T_2_2231 VDD VSS / DCAP
XFILLER_T_2_2229 VDD VSS / DCAP
XFILLER_T_1_2412 VDD VSS / DCAP
XFILLER_T_2_2226 VDD VSS / DCAP
XFILLER_T_1_2411 VDD VSS / DCAP
XFILLER_T_2_2223 VDD VSS / DCAP
XFILLER_T_2_2222 VDD VSS / DCAP
XFILLER_T_2_2221 VDD VSS / DCAP
XFILLER_T_2_2220 VDD VSS / DCAP
XFILLER_T_1_2410 VDD VSS / DCAP
XFILLER_T_1_2409 VDD VSS / DCAP
XFILLER_T_1_2408 VDD VSS / DCAP
XFILLER_T_1_2407 VDD VSS / DCAP
XFILLER_T_2_2218 VDD VSS / DCAP
XFILLER_T_1_2406 VDD VSS / DCAP
XFILLER_T_1_2401 VDD VSS / DCAP
XFILLER_T_2_2216 VDD VSS / DCAP
XFILLER_T_2_2214 VDD VSS / DCAP
XFILLER_T_2_2212 VDD VSS / DCAP
XFILLER_T_2_2209 VDD VSS / DCAP
XFILLER_T_2_2208 VDD VSS / DCAP
XFILLER_T_2_2206 VDD VSS / DCAP
XFILLER_T_2_2205 VDD VSS / DCAP
XFILLER_T_2_2204 VDD VSS / DCAP
XFILLER_T_2_2203 VDD VSS / DCAP
XFILLER_T_2_2202 VDD VSS / DCAP
XFILLER_T_2_2201 VDD VSS / DCAP
XFILLER_T_2_2198 VDD VSS / DCAP
XFILLER_T_2_2197 VDD VSS / DCAP
XFILLER_T_2_2196 VDD VSS / DCAP
XFILLER_T_2_2195 VDD VSS / DCAP
XFILLER_T_2_2194 VDD VSS / DCAP
XFILLER_T_2_2193 VDD VSS / DCAP
XFILLER_T_2_2192 VDD VSS / DCAP
XFILLER_T_2_2191 VDD VSS / DCAP
XFILLER_T_2_2190 VDD VSS / DCAP
XFILLER_T_2_2188 VDD VSS / DCAP
XFILLER_T_2_2187 VDD VSS / DCAP
XFILLER_T_2_2186 VDD VSS / DCAP
XFILLER_T_2_2184 VDD VSS / DCAP
XFILLER_T_2_2181 VDD VSS / DCAP
XFILLER_T_2_2179 VDD VSS / DCAP
XFILLER_T_2_2178 VDD VSS / DCAP
XFILLER_T_2_2177 VDD VSS / DCAP
XFILLER_T_2_2175 VDD VSS / DCAP
XFILLER_T_2_2174 VDD VSS / DCAP
XFILLER_T_2_2173 VDD VSS / DCAP
XFILLER_T_2_2172 VDD VSS / DCAP
XFILLER_T_1_2397 VDD VSS / DCAP
XFILLER_T_1_2396 VDD VSS / DCAP
XFILLER_T_1_2395 VDD VSS / DCAP
XFILLER_T_2_2169 VDD VSS / DCAP
XFILLER_T_1_2394 VDD VSS / DCAP
XFILLER_T_2_2167 VDD VSS / DCAP
XFILLER_T_1_2393 VDD VSS / DCAP
XFILLER_T_1_2392 VDD VSS / DCAP
XFILLER_T_2_2166 VDD VSS / DCAP
XFILLER_T_1_2391 VDD VSS / DCAP
XFILLER_T_1_2390 VDD VSS / DCAP
XFILLER_T_2_2164 VDD VSS / DCAP
XFILLER_T_2_2163 VDD VSS / DCAP
XFILLER_T_2_2161 VDD VSS / DCAP
XFILLER_T_2_2160 VDD VSS / DCAP
XFILLER_T_2_2159 VDD VSS / DCAP
XFILLER_T_2_2158 VDD VSS / DCAP
XFILLER_T_2_2157 VDD VSS / DCAP
XFILLER_T_2_2155 VDD VSS / DCAP
XFILLER_T_2_2154 VDD VSS / DCAP
XFILLER_T_2_2153 VDD VSS / DCAP
XFILLER_T_2_2152 VDD VSS / DCAP
XFILLER_T_2_2150 VDD VSS / DCAP
XFILLER_T_2_2149 VDD VSS / DCAP
XFILLER_T_2_2148 VDD VSS / DCAP
XFILLER_T_2_2146 VDD VSS / DCAP
XFILLER_T_2_2145 VDD VSS / DCAP
XFILLER_T_2_2143 VDD VSS / DCAP
XFILLER_T_2_2141 VDD VSS / DCAP
XFILLER_T_2_2140 VDD VSS / DCAP
XFILLER_T_2_2139 VDD VSS / DCAP
XFILLER_T_2_2138 VDD VSS / DCAP
XFILLER_T_2_2135 VDD VSS / DCAP
XFILLER_T_2_2133 VDD VSS / DCAP
XFILLER_T_2_2132 VDD VSS / DCAP
XFILLER_T_2_2131 VDD VSS / DCAP
XFILLER_T_2_2128 VDD VSS / DCAP
XFILLER_T_2_2127 VDD VSS / DCAP
XFILLER_T_2_2126 VDD VSS / DCAP
XFILLER_T_2_2124 VDD VSS / DCAP
XFILLER_T_2_2123 VDD VSS / DCAP
XFILLER_T_2_2122 VDD VSS / DCAP
XFILLER_T_2_2121 VDD VSS / DCAP
XFILLER_T_2_2120 VDD VSS / DCAP
XFILLER_T_2_2118 VDD VSS / DCAP
XFILLER_T_2_2117 VDD VSS / DCAP
XFILLER_T_2_2113 VDD VSS / DCAP
XFILLER_T_2_2112 VDD VSS / DCAP
XFILLER_T_2_2109 VDD VSS / DCAP
XFILLER_T_2_2107 VDD VSS / DCAP
XFILLER_T_2_2106 VDD VSS / DCAP
XFILLER_T_2_2105 VDD VSS / DCAP
XFILLER_T_2_2103 VDD VSS / DCAP
XFILLER_T_2_2102 VDD VSS / DCAP
XFILLER_T_2_2101 VDD VSS / DCAP
XFILLER_T_2_2100 VDD VSS / DCAP
XFILLER_T_2_2097 VDD VSS / DCAP
XFILLER_T_2_2095 VDD VSS / DCAP
XFILLER_T_2_2094 VDD VSS / DCAP
XFILLER_T_2_2093 VDD VSS / DCAP
XFILLER_T_2_2092 VDD VSS / DCAP
XFILLER_T_2_2091 VDD VSS / DCAP
XFILLER_T_2_2090 VDD VSS / DCAP
XFILLER_T_2_2089 VDD VSS / DCAP
XFILLER_T_2_2087 VDD VSS / DCAP
XFILLER_T_2_2086 VDD VSS / DCAP
XFILLER_T_2_2083 VDD VSS / DCAP
XFILLER_T_2_2082 VDD VSS / DCAP
XFILLER_T_2_2081 VDD VSS / DCAP
XFILLER_T_1_2388 VDD VSS / DCAP
XFILLER_T_1_2387 VDD VSS / DCAP
XFILLER_T_2_2079 VDD VSS / DCAP
XFILLER_T_2_2077 VDD VSS / DCAP
XFILLER_T_2_2076 VDD VSS / DCAP
XFILLER_T_2_2075 VDD VSS / DCAP
XFILLER_T_2_2073 VDD VSS / DCAP
XFILLER_T_2_2071 VDD VSS / DCAP
XFILLER_T_2_2070 VDD VSS / DCAP
XFILLER_T_2_2069 VDD VSS / DCAP
XFILLER_T_2_2068 VDD VSS / DCAP
XFILLER_T_2_2067 VDD VSS / DCAP
XFILLER_T_2_2066 VDD VSS / DCAP
XFILLER_T_2_2065 VDD VSS / DCAP
XFILLER_T_2_2063 VDD VSS / DCAP
XFILLER_T_2_2061 VDD VSS / DCAP
XFILLER_T_2_2060 VDD VSS / DCAP
XFILLER_T_2_2059 VDD VSS / DCAP
XFILLER_T_2_2057 VDD VSS / DCAP
XFILLER_T_2_2056 VDD VSS / DCAP
XFILLER_T_2_2055 VDD VSS / DCAP
XFILLER_T_2_2053 VDD VSS / DCAP
XFILLER_T_2_2052 VDD VSS / DCAP
XFILLER_T_2_2051 VDD VSS / DCAP
XFILLER_T_2_2049 VDD VSS / DCAP
XFILLER_T_2_2045 VDD VSS / DCAP
XFILLER_T_2_2044 VDD VSS / DCAP
XFILLER_T_2_2042 VDD VSS / DCAP
XFILLER_T_2_2039 VDD VSS / DCAP
XFILLER_T_2_2035 VDD VSS / DCAP
XFILLER_T_2_2033 VDD VSS / DCAP
XFILLER_T_2_2032 VDD VSS / DCAP
XFILLER_T_2_2029 VDD VSS / DCAP
XFILLER_T_2_2028 VDD VSS / DCAP
XFILLER_T_2_2027 VDD VSS / DCAP
XFILLER_T_2_2026 VDD VSS / DCAP
XFILLER_T_2_2023 VDD VSS / DCAP
XFILLER_T_2_2020 VDD VSS / DCAP
XFILLER_T_2_2019 VDD VSS / DCAP
XFILLER_T_2_2018 VDD VSS / DCAP
XFILLER_T_2_2016 VDD VSS / DCAP
XFILLER_T_2_2015 VDD VSS / DCAP
XFILLER_T_2_2013 VDD VSS / DCAP
XFILLER_T_2_2011 VDD VSS / DCAP
XFILLER_T_2_2010 VDD VSS / DCAP
XFILLER_T_1_2386 VDD VSS / DCAP
XFILLER_T_2_2009 VDD VSS / DCAP
XFILLER_T_1_2385 VDD VSS / DCAP
XFILLER_T_2_2008 VDD VSS / DCAP
XFILLER_T_2_2007 VDD VSS / DCAP
XFILLER_T_2_2005 VDD VSS / DCAP
XFILLER_T_2_2004 VDD VSS / DCAP
XFILLER_T_2_2003 VDD VSS / DCAP
XFILLER_T_2_1997 VDD VSS / DCAP
XFILLER_T_2_1994 VDD VSS / DCAP
XFILLER_T_2_1993 VDD VSS / DCAP
XFILLER_T_2_1992 VDD VSS / DCAP
XFILLER_T_2_1991 VDD VSS / DCAP
XFILLER_T_2_1990 VDD VSS / DCAP
XFILLER_T_1_2384 VDD VSS / DCAP
XFILLER_T_1_2383 VDD VSS / DCAP
XFILLER_T_1_2382 VDD VSS / DCAP
XFILLER_T_2_1987 VDD VSS / DCAP
XFILLER_T_2_1985 VDD VSS / DCAP
XFILLER_T_2_1984 VDD VSS / DCAP
XFILLER_T_2_1983 VDD VSS / DCAP
XFILLER_T_2_1982 VDD VSS / DCAP
XFILLER_T_2_1981 VDD VSS / DCAP
XFILLER_T_2_1978 VDD VSS / DCAP
XFILLER_T_2_1975 VDD VSS / DCAP
XFILLER_T_2_1974 VDD VSS / DCAP
XFILLER_T_2_1973 VDD VSS / DCAP
XFILLER_T_2_1972 VDD VSS / DCAP
XFILLER_T_1_2379 VDD VSS / DCAP
XFILLER_T_1_2377 VDD VSS / DCAP
XFILLER_T_2_1970 VDD VSS / DCAP
XFILLER_T_2_1969 VDD VSS / DCAP
XFILLER_T_2_1967 VDD VSS / DCAP
XFILLER_T_2_1966 VDD VSS / DCAP
XFILLER_T_2_1965 VDD VSS / DCAP
XFILLER_T_2_1964 VDD VSS / DCAP
XFILLER_T_2_1963 VDD VSS / DCAP
XFILLER_T_2_1961 VDD VSS / DCAP
XFILLER_T_2_1960 VDD VSS / DCAP
XFILLER_T_2_1959 VDD VSS / DCAP
XFILLER_T_2_1958 VDD VSS / DCAP
XFILLER_T_2_1956 VDD VSS / DCAP
XFILLER_T_2_1955 VDD VSS / DCAP
XFILLER_T_2_1953 VDD VSS / DCAP
XFILLER_T_2_1952 VDD VSS / DCAP
XFILLER_T_2_1948 VDD VSS / DCAP
XFILLER_T_2_1947 VDD VSS / DCAP
XFILLER_T_2_1946 VDD VSS / DCAP
XFILLER_T_2_1945 VDD VSS / DCAP
XFILLER_T_2_1944 VDD VSS / DCAP
XFILLER_T_2_1942 VDD VSS / DCAP
XFILLER_T_2_1941 VDD VSS / DCAP
XFILLER_T_2_1940 VDD VSS / DCAP
XFILLER_T_2_1938 VDD VSS / DCAP
XFILLER_T_2_1937 VDD VSS / DCAP
XFILLER_T_2_1934 VDD VSS / DCAP
XFILLER_T_2_1932 VDD VSS / DCAP
XFILLER_T_2_1931 VDD VSS / DCAP
XFILLER_T_2_1928 VDD VSS / DCAP
XFILLER_T_2_1927 VDD VSS / DCAP
XFILLER_T_2_1926 VDD VSS / DCAP
XFILLER_T_2_1925 VDD VSS / DCAP
XFILLER_T_2_1924 VDD VSS / DCAP
XFILLER_T_2_1922 VDD VSS / DCAP
XFILLER_T_2_1920 VDD VSS / DCAP
XFILLER_T_2_1919 VDD VSS / DCAP
XFILLER_T_2_1918 VDD VSS / DCAP
XFILLER_T_2_1915 VDD VSS / DCAP
XFILLER_T_2_1914 VDD VSS / DCAP
XFILLER_T_2_1913 VDD VSS / DCAP
XFILLER_T_2_1912 VDD VSS / DCAP
XFILLER_T_1_2374 VDD VSS / DCAP
XFILLER_T_1_2373 VDD VSS / DCAP
XFILLER_T_1_2372 VDD VSS / DCAP
XFILLER_T_2_1911 VDD VSS / DCAP
XFILLER_T_1_2370 VDD VSS / DCAP
XFILLER_T_1_2369 VDD VSS / DCAP
XFILLER_T_2_1908 VDD VSS / DCAP
XFILLER_T_2_1907 VDD VSS / DCAP
XFILLER_T_1_2368 VDD VSS / DCAP
XFILLER_T_2_1904 VDD VSS / DCAP
XFILLER_T_2_1901 VDD VSS / DCAP
XFILLER_T_1_2366 VDD VSS / DCAP
XFILLER_T_1_2365 VDD VSS / DCAP
XFILLER_T_1_2364 VDD VSS / DCAP
XFILLER_T_1_2363 VDD VSS / DCAP
XFILLER_T_1_2362 VDD VSS / DCAP
XFILLER_T_2_1899 VDD VSS / DCAP
XFILLER_T_2_1898 VDD VSS / DCAP
XFILLER_T_2_1896 VDD VSS / DCAP
XFILLER_T_2_1895 VDD VSS / DCAP
XFILLER_T_1_2360 VDD VSS / DCAP
XFILLER_T_2_1893 VDD VSS / DCAP
XFILLER_T_2_1892 VDD VSS / DCAP
XFILLER_T_2_1890 VDD VSS / DCAP
XFILLER_T_2_1888 VDD VSS / DCAP
XFILLER_T_1_2358 VDD VSS / DCAP
XFILLER_T_2_1887 VDD VSS / DCAP
XFILLER_T_2_1886 VDD VSS / DCAP
XFILLER_T_2_1884 VDD VSS / DCAP
XFILLER_T_1_2357 VDD VSS / DCAP
XFILLER_T_1_2356 VDD VSS / DCAP
XFILLER_T_1_2355 VDD VSS / DCAP
XFILLER_T_1_2353 VDD VSS / DCAP
XFILLER_T_2_1881 VDD VSS / DCAP
XFILLER_T_2_1880 VDD VSS / DCAP
XFILLER_T_2_1879 VDD VSS / DCAP
XFILLER_T_1_2351 VDD VSS / DCAP
XFILLER_T_2_1877 VDD VSS / DCAP
XFILLER_T_1_2350 VDD VSS / DCAP
XFILLER_T_2_1876 VDD VSS / DCAP
XFILLER_T_1_2349 VDD VSS / DCAP
XFILLER_T_2_1875 VDD VSS / DCAP
XFILLER_T_2_1873 VDD VSS / DCAP
XFILLER_T_2_1872 VDD VSS / DCAP
XFILLER_T_2_1870 VDD VSS / DCAP
XFILLER_T_2_1869 VDD VSS / DCAP
XFILLER_T_1_2348 VDD VSS / DCAP
XFILLER_T_1_2347 VDD VSS / DCAP
XFILLER_T_1_2345 VDD VSS / DCAP
XFILLER_T_1_2344 VDD VSS / DCAP
XFILLER_T_1_2342 VDD VSS / DCAP
XFILLER_T_1_2341 VDD VSS / DCAP
XFILLER_T_1_2340 VDD VSS / DCAP
XFILLER_T_1_2335 VDD VSS / DCAP
XFILLER_T_2_1865 VDD VSS / DCAP
XFILLER_T_1_2333 VDD VSS / DCAP
XFILLER_T_2_1864 VDD VSS / DCAP
XFILLER_T_1_2331 VDD VSS / DCAP
XFILLER_T_2_1863 VDD VSS / DCAP
XFILLER_T_2_1861 VDD VSS / DCAP
XFILLER_T_2_1860 VDD VSS / DCAP
XFILLER_T_2_1858 VDD VSS / DCAP
XFILLER_T_2_1857 VDD VSS / DCAP
XFILLER_T_2_1855 VDD VSS / DCAP
XFILLER_T_1_2330 VDD VSS / DCAP
XFILLER_T_1_2329 VDD VSS / DCAP
XFILLER_T_1_2328 VDD VSS / DCAP
XFILLER_T_1_2325 VDD VSS / DCAP
XFILLER_T_2_1854 VDD VSS / DCAP
XFILLER_T_1_2321 VDD VSS / DCAP
XFILLER_T_1_2320 VDD VSS / DCAP
XFILLER_T_1_2319 VDD VSS / DCAP
XFILLER_T_2_1850 VDD VSS / DCAP
XFILLER_T_2_1848 VDD VSS / DCAP
XFILLER_T_1_2317 VDD VSS / DCAP
XFILLER_T_1_2316 VDD VSS / DCAP
XFILLER_T_1_2313 VDD VSS / DCAP
XFILLER_T_1_2312 VDD VSS / DCAP
XFILLER_T_1_2311 VDD VSS / DCAP
XFILLER_T_1_2310 VDD VSS / DCAP
XFILLER_T_1_2306 VDD VSS / DCAP
XFILLER_T_2_1846 VDD VSS / DCAP
XFILLER_T_2_1845 VDD VSS / DCAP
XFILLER_T_2_1844 VDD VSS / DCAP
XFILLER_T_2_1840 VDD VSS / DCAP
XFILLER_T_2_1838 VDD VSS / DCAP
XFILLER_T_2_1837 VDD VSS / DCAP
XFILLER_T_2_1833 VDD VSS / DCAP
XFILLER_T_2_1832 VDD VSS / DCAP
XFILLER_T_2_1831 VDD VSS / DCAP
XFILLER_T_2_1829 VDD VSS / DCAP
XFILLER_T_2_1828 VDD VSS / DCAP
XFILLER_T_2_1827 VDD VSS / DCAP
XFILLER_T_2_1825 VDD VSS / DCAP
XFILLER_T_2_1824 VDD VSS / DCAP
XFILLER_T_2_1822 VDD VSS / DCAP
XFILLER_T_2_1819 VDD VSS / DCAP
XFILLER_T_2_1818 VDD VSS / DCAP
XFILLER_T_2_1817 VDD VSS / DCAP
XFILLER_T_2_1816 VDD VSS / DCAP
XFILLER_T_1_2303 VDD VSS / DCAP
XFILLER_T_1_2302 VDD VSS / DCAP
XFILLER_T_2_1815 VDD VSS / DCAP
XFILLER_T_2_1814 VDD VSS / DCAP
XFILLER_T_2_1813 VDD VSS / DCAP
XFILLER_T_2_1812 VDD VSS / DCAP
XFILLER_T_1_2297 VDD VSS / DCAP
XFILLER_T_1_2296 VDD VSS / DCAP
XFILLER_T_2_1808 VDD VSS / DCAP
XFILLER_T_2_1807 VDD VSS / DCAP
XFILLER_T_2_1805 VDD VSS / DCAP
XFILLER_T_2_1804 VDD VSS / DCAP
XFILLER_T_2_1803 VDD VSS / DCAP
XFILLER_T_2_1802 VDD VSS / DCAP
XFILLER_T_2_1801 VDD VSS / DCAP
XFILLER_T_2_1799 VDD VSS / DCAP
XFILLER_T_2_1798 VDD VSS / DCAP
XFILLER_T_2_1795 VDD VSS / DCAP
XFILLER_T_2_1794 VDD VSS / DCAP
XFILLER_T_2_1792 VDD VSS / DCAP
XFILLER_T_2_1791 VDD VSS / DCAP
XFILLER_T_2_1790 VDD VSS / DCAP
XFILLER_T_1_2294 VDD VSS / DCAP
XFILLER_T_1_2293 VDD VSS / DCAP
XFILLER_T_1_2292 VDD VSS / DCAP
XFILLER_T_1_2291 VDD VSS / DCAP
XFILLER_T_2_1789 VDD VSS / DCAP
XFILLER_T_1_2290 VDD VSS / DCAP
XFILLER_T_2_1787 VDD VSS / DCAP
XFILLER_T_1_2289 VDD VSS / DCAP
XFILLER_T_1_2288 VDD VSS / DCAP
XFILLER_T_1_2287 VDD VSS / DCAP
XFILLER_T_1_2284 VDD VSS / DCAP
XFILLER_T_1_2283 VDD VSS / DCAP
XFILLER_T_1_2282 VDD VSS / DCAP
XFILLER_T_2_1786 VDD VSS / DCAP
XFILLER_T_2_1785 VDD VSS / DCAP
XFILLER_T_2_1784 VDD VSS / DCAP
XFILLER_T_2_1783 VDD VSS / DCAP
XFILLER_T_2_1782 VDD VSS / DCAP
XFILLER_T_2_1781 VDD VSS / DCAP
XFILLER_T_2_1780 VDD VSS / DCAP
XFILLER_T_2_1779 VDD VSS / DCAP
XFILLER_T_2_1777 VDD VSS / DCAP
XFILLER_T_2_1776 VDD VSS / DCAP
XFILLER_T_2_1774 VDD VSS / DCAP
XFILLER_T_2_1771 VDD VSS / DCAP
XFILLER_T_2_1770 VDD VSS / DCAP
XFILLER_T_2_1768 VDD VSS / DCAP
XFILLER_T_2_1765 VDD VSS / DCAP
XFILLER_T_2_1764 VDD VSS / DCAP
XFILLER_T_2_1763 VDD VSS / DCAP
XFILLER_T_2_1761 VDD VSS / DCAP
XFILLER_T_2_1760 VDD VSS / DCAP
XFILLER_T_2_1758 VDD VSS / DCAP
XFILLER_T_2_1755 VDD VSS / DCAP
XFILLER_T_2_1754 VDD VSS / DCAP
XFILLER_T_2_1753 VDD VSS / DCAP
XFILLER_T_2_1751 VDD VSS / DCAP
XFILLER_T_2_1749 VDD VSS / DCAP
XFILLER_T_2_1747 VDD VSS / DCAP
XFILLER_T_2_1744 VDD VSS / DCAP
XFILLER_T_2_1743 VDD VSS / DCAP
XFILLER_T_1_2280 VDD VSS / DCAP
XFILLER_T_2_1742 VDD VSS / DCAP
XFILLER_T_2_1741 VDD VSS / DCAP
XFILLER_T_2_1738 VDD VSS / DCAP
XFILLER_T_2_1735 VDD VSS / DCAP
XFILLER_T_2_1734 VDD VSS / DCAP
XFILLER_T_2_1733 VDD VSS / DCAP
XFILLER_T_2_1732 VDD VSS / DCAP
XFILLER_T_2_1731 VDD VSS / DCAP
XFILLER_T_2_1730 VDD VSS / DCAP
XFILLER_T_2_1729 VDD VSS / DCAP
XFILLER_T_2_1724 VDD VSS / DCAP
XFILLER_T_2_1723 VDD VSS / DCAP
XFILLER_T_2_1722 VDD VSS / DCAP
XFILLER_T_2_1721 VDD VSS / DCAP
XFILLER_T_2_1720 VDD VSS / DCAP
XFILLER_T_2_1716 VDD VSS / DCAP
XFILLER_T_2_1710 VDD VSS / DCAP
XFILLER_T_2_1709 VDD VSS / DCAP
XFILLER_T_2_1708 VDD VSS / DCAP
XFILLER_T_2_1707 VDD VSS / DCAP
XFILLER_T_2_1706 VDD VSS / DCAP
XFILLER_T_2_1705 VDD VSS / DCAP
XFILLER_T_2_1704 VDD VSS / DCAP
XFILLER_T_2_1703 VDD VSS / DCAP
XFILLER_T_2_1701 VDD VSS / DCAP
XFILLER_T_2_1700 VDD VSS / DCAP
XFILLER_T_2_1696 VDD VSS / DCAP
XFILLER_T_2_1694 VDD VSS / DCAP
XFILLER_T_2_1690 VDD VSS / DCAP
XFILLER_T_2_1689 VDD VSS / DCAP
XFILLER_T_2_1688 VDD VSS / DCAP
XFILLER_T_2_1687 VDD VSS / DCAP
XFILLER_T_2_1686 VDD VSS / DCAP
XFILLER_T_2_1685 VDD VSS / DCAP
XFILLER_T_2_1683 VDD VSS / DCAP
XFILLER_T_2_1682 VDD VSS / DCAP
XFILLER_T_2_1681 VDD VSS / DCAP
XFILLER_T_2_1680 VDD VSS / DCAP
XFILLER_T_2_1677 VDD VSS / DCAP
XFILLER_T_2_1675 VDD VSS / DCAP
XFILLER_T_1_2276 VDD VSS / DCAP
XFILLER_T_1_2275 VDD VSS / DCAP
XFILLER_T_1_2274 VDD VSS / DCAP
XFILLER_T_1_2271 VDD VSS / DCAP
XFILLER_T_1_2269 VDD VSS / DCAP
XFILLER_T_1_2267 VDD VSS / DCAP
XFILLER_T_1_2264 VDD VSS / DCAP
XFILLER_T_1_2263 VDD VSS / DCAP
XFILLER_T_1_2261 VDD VSS / DCAP
XFILLER_T_1_2260 VDD VSS / DCAP
XFILLER_T_1_2259 VDD VSS / DCAP
XFILLER_T_1_2258 VDD VSS / DCAP
XFILLER_T_2_1674 VDD VSS / DCAP
XFILLER_T_2_1672 VDD VSS / DCAP
XFILLER_T_2_1670 VDD VSS / DCAP
XFILLER_T_2_1666 VDD VSS / DCAP
XFILLER_T_2_1665 VDD VSS / DCAP
XFILLER_T_2_1662 VDD VSS / DCAP
XFILLER_T_2_1654 VDD VSS / DCAP
XFILLER_T_2_1653 VDD VSS / DCAP
XFILLER_T_2_1652 VDD VSS / DCAP
XFILLER_T_2_1647 VDD VSS / DCAP
XFILLER_T_2_1646 VDD VSS / DCAP
XFILLER_T_2_1645 VDD VSS / DCAP
XFILLER_T_2_1644 VDD VSS / DCAP
XFILLER_T_2_1643 VDD VSS / DCAP
XFILLER_T_2_1642 VDD VSS / DCAP
XFILLER_T_2_1639 VDD VSS / DCAP
XFILLER_T_2_1638 VDD VSS / DCAP
XFILLER_T_2_1637 VDD VSS / DCAP
XFILLER_T_2_1635 VDD VSS / DCAP
XFILLER_T_2_1634 VDD VSS / DCAP
XFILLER_T_2_1632 VDD VSS / DCAP
XFILLER_T_2_1631 VDD VSS / DCAP
XFILLER_T_2_1629 VDD VSS / DCAP
XFILLER_T_2_1628 VDD VSS / DCAP
XFILLER_T_2_1626 VDD VSS / DCAP
XFILLER_T_2_1625 VDD VSS / DCAP
XFILLER_T_2_1624 VDD VSS / DCAP
XFILLER_T_1_2257 VDD VSS / DCAP
XFILLER_T_2_1619 VDD VSS / DCAP
XFILLER_T_2_1618 VDD VSS / DCAP
XFILLER_T_2_1617 VDD VSS / DCAP
XFILLER_T_2_1616 VDD VSS / DCAP
XFILLER_T_1_2255 VDD VSS / DCAP
XFILLER_T_2_1613 VDD VSS / DCAP
XFILLER_T_2_1612 VDD VSS / DCAP
XFILLER_T_2_1611 VDD VSS / DCAP
XFILLER_T_2_1606 VDD VSS / DCAP
XFILLER_T_2_1604 VDD VSS / DCAP
XFILLER_T_2_1603 VDD VSS / DCAP
XFILLER_T_2_1601 VDD VSS / DCAP
XFILLER_T_2_1600 VDD VSS / DCAP
XFILLER_T_2_1599 VDD VSS / DCAP
XFILLER_T_2_1594 VDD VSS / DCAP
XFILLER_T_1_2251 VDD VSS / DCAP
XFILLER_T_1_2250 VDD VSS / DCAP
XFILLER_T_1_2246 VDD VSS / DCAP
XFILLER_T_2_1591 VDD VSS / DCAP
XFILLER_T_1_2244 VDD VSS / DCAP
XFILLER_T_2_1588 VDD VSS / DCAP
XFILLER_T_2_1587 VDD VSS / DCAP
XFILLER_T_2_1586 VDD VSS / DCAP
XFILLER_T_2_1584 VDD VSS / DCAP
XFILLER_T_2_1582 VDD VSS / DCAP
XFILLER_T_2_1580 VDD VSS / DCAP
XFILLER_T_2_1579 VDD VSS / DCAP
XFILLER_T_2_1578 VDD VSS / DCAP
XFILLER_T_2_1576 VDD VSS / DCAP
XFILLER_T_2_1575 VDD VSS / DCAP
XFILLER_T_2_1574 VDD VSS / DCAP
XFILLER_T_2_1571 VDD VSS / DCAP
XFILLER_T_1_2239 VDD VSS / DCAP
XFILLER_T_1_2238 VDD VSS / DCAP
XFILLER_T_1_2237 VDD VSS / DCAP
XFILLER_T_1_2236 VDD VSS / DCAP
XFILLER_T_2_1569 VDD VSS / DCAP
XFILLER_T_2_1567 VDD VSS / DCAP
XFILLER_T_2_1564 VDD VSS / DCAP
XFILLER_T_2_1563 VDD VSS / DCAP
XFILLER_T_2_1562 VDD VSS / DCAP
XFILLER_T_2_1557 VDD VSS / DCAP
XFILLER_T_2_1556 VDD VSS / DCAP
XFILLER_T_1_2235 VDD VSS / DCAP
XFILLER_T_1_2233 VDD VSS / DCAP
XFILLER_T_1_2232 VDD VSS / DCAP
XFILLER_T_1_2231 VDD VSS / DCAP
XFILLER_T_1_2226 VDD VSS / DCAP
XFILLER_T_1_2224 VDD VSS / DCAP
XFILLER_T_1_2222 VDD VSS / DCAP
XFILLER_T_1_2221 VDD VSS / DCAP
XFILLER_T_1_2220 VDD VSS / DCAP
XFILLER_T_1_2219 VDD VSS / DCAP
XFILLER_T_1_2217 VDD VSS / DCAP
XFILLER_T_1_2216 VDD VSS / DCAP
XFILLER_T_1_2215 VDD VSS / DCAP
XFILLER_T_1_2214 VDD VSS / DCAP
XFILLER_T_1_2213 VDD VSS / DCAP
XFILLER_T_1_2212 VDD VSS / DCAP
XFILLER_T_1_2211 VDD VSS / DCAP
XFILLER_T_1_2209 VDD VSS / DCAP
XFILLER_T_1_2208 VDD VSS / DCAP
XFILLER_T_1_2203 VDD VSS / DCAP
XFILLER_T_1_2202 VDD VSS / DCAP
XFILLER_T_1_2201 VDD VSS / DCAP
XFILLER_T_1_2198 VDD VSS / DCAP
XFILLER_T_1_2197 VDD VSS / DCAP
XFILLER_T_1_2193 VDD VSS / DCAP
XFILLER_T_2_1550 VDD VSS / DCAP
XFILLER_T_2_1549 VDD VSS / DCAP
XFILLER_T_2_1548 VDD VSS / DCAP
XFILLER_T_2_1546 VDD VSS / DCAP
XFILLER_T_2_1544 VDD VSS / DCAP
XFILLER_T_2_1543 VDD VSS / DCAP
XFILLER_T_2_1540 VDD VSS / DCAP
XFILLER_T_2_1539 VDD VSS / DCAP
XFILLER_T_2_1538 VDD VSS / DCAP
XFILLER_T_2_1536 VDD VSS / DCAP
XFILLER_T_2_1535 VDD VSS / DCAP
XFILLER_T_1_2192 VDD VSS / DCAP
XFILLER_T_1_2190 VDD VSS / DCAP
XFILLER_T_1_2189 VDD VSS / DCAP
XFILLER_T_1_2188 VDD VSS / DCAP
XFILLER_T_1_2183 VDD VSS / DCAP
XFILLER_T_2_1530 VDD VSS / DCAP
XFILLER_T_2_1528 VDD VSS / DCAP
XFILLER_T_2_1527 VDD VSS / DCAP
XFILLER_T_2_1526 VDD VSS / DCAP
XFILLER_T_2_1525 VDD VSS / DCAP
XFILLER_T_2_1524 VDD VSS / DCAP
XFILLER_T_2_1522 VDD VSS / DCAP
XFILLER_T_2_1521 VDD VSS / DCAP
XFILLER_T_2_1520 VDD VSS / DCAP
XFILLER_T_2_1517 VDD VSS / DCAP
XFILLER_T_2_1515 VDD VSS / DCAP
XFILLER_T_2_1514 VDD VSS / DCAP
XFILLER_T_2_1513 VDD VSS / DCAP
XFILLER_T_2_1509 VDD VSS / DCAP
XFILLER_T_1_2180 VDD VSS / DCAP
XFILLER_T_1_2179 VDD VSS / DCAP
XFILLER_T_1_2178 VDD VSS / DCAP
XFILLER_T_1_2177 VDD VSS / DCAP
XFILLER_T_1_2176 VDD VSS / DCAP
XFILLER_T_2_1505 VDD VSS / DCAP
XFILLER_T_1_2172 VDD VSS / DCAP
XFILLER_T_2_1503 VDD VSS / DCAP
XFILLER_T_1_2171 VDD VSS / DCAP
XFILLER_T_1_2170 VDD VSS / DCAP
XFILLER_T_2_1501 VDD VSS / DCAP
XFILLER_T_2_1500 VDD VSS / DCAP
XFILLER_T_1_2167 VDD VSS / DCAP
XFILLER_T_1_2166 VDD VSS / DCAP
XFILLER_T_2_1498 VDD VSS / DCAP
XFILLER_T_2_1497 VDD VSS / DCAP
XFILLER_T_2_1496 VDD VSS / DCAP
XFILLER_T_2_1493 VDD VSS / DCAP
XFILLER_T_2_1492 VDD VSS / DCAP
XFILLER_T_1_2163 VDD VSS / DCAP
XFILLER_T_2_1491 VDD VSS / DCAP
XFILLER_T_1_2162 VDD VSS / DCAP
XFILLER_T_2_1490 VDD VSS / DCAP
XFILLER_T_2_1489 VDD VSS / DCAP
XFILLER_T_2_1488 VDD VSS / DCAP
XFILLER_T_2_1487 VDD VSS / DCAP
XFILLER_T_2_1486 VDD VSS / DCAP
XFILLER_T_2_1482 VDD VSS / DCAP
XFILLER_T_2_1480 VDD VSS / DCAP
XFILLER_T_2_1479 VDD VSS / DCAP
XFILLER_T_2_1478 VDD VSS / DCAP
XFILLER_T_2_1476 VDD VSS / DCAP
XFILLER_T_1_2152 VDD VSS / DCAP
XFILLER_T_1_2151 VDD VSS / DCAP
XFILLER_T_1_2149 VDD VSS / DCAP
XFILLER_T_1_2148 VDD VSS / DCAP
XFILLER_T_1_2145 VDD VSS / DCAP
XFILLER_T_1_2144 VDD VSS / DCAP
XFILLER_T_2_1475 VDD VSS / DCAP
XFILLER_T_2_1474 VDD VSS / DCAP
XFILLER_T_2_1473 VDD VSS / DCAP
XFILLER_T_1_2141 VDD VSS / DCAP
XFILLER_T_1_2140 VDD VSS / DCAP
XFILLER_T_2_1471 VDD VSS / DCAP
XFILLER_T_2_1470 VDD VSS / DCAP
XFILLER_T_2_1469 VDD VSS / DCAP
XFILLER_T_1_2137 VDD VSS / DCAP
XFILLER_T_1_2136 VDD VSS / DCAP
XFILLER_T_1_2135 VDD VSS / DCAP
XFILLER_T_2_1468 VDD VSS / DCAP
XFILLER_T_2_1466 VDD VSS / DCAP
XFILLER_T_2_1465 VDD VSS / DCAP
XFILLER_T_2_1464 VDD VSS / DCAP
XFILLER_T_2_1462 VDD VSS / DCAP
XFILLER_T_2_1461 VDD VSS / DCAP
XFILLER_T_2_1458 VDD VSS / DCAP
XFILLER_T_2_1457 VDD VSS / DCAP
XFILLER_T_2_1454 VDD VSS / DCAP
XFILLER_T_2_1452 VDD VSS / DCAP
XFILLER_T_2_1451 VDD VSS / DCAP
XFILLER_T_2_1450 VDD VSS / DCAP
XFILLER_T_2_1444 VDD VSS / DCAP
XFILLER_T_2_1443 VDD VSS / DCAP
XFILLER_T_2_1442 VDD VSS / DCAP
XFILLER_T_2_1438 VDD VSS / DCAP
XFILLER_T_2_1437 VDD VSS / DCAP
XFILLER_T_2_1435 VDD VSS / DCAP
XFILLER_T_2_1434 VDD VSS / DCAP
XFILLER_T_2_1433 VDD VSS / DCAP
XFILLER_T_2_1432 VDD VSS / DCAP
XFILLER_T_2_1430 VDD VSS / DCAP
XFILLER_T_2_1429 VDD VSS / DCAP
XFILLER_T_2_1428 VDD VSS / DCAP
XFILLER_T_2_1426 VDD VSS / DCAP
XFILLER_T_2_1424 VDD VSS / DCAP
XFILLER_T_2_1423 VDD VSS / DCAP
XFILLER_T_2_1422 VDD VSS / DCAP
XFILLER_T_2_1420 VDD VSS / DCAP
XFILLER_T_2_1419 VDD VSS / DCAP
XFILLER_T_2_1417 VDD VSS / DCAP
XFILLER_T_2_1415 VDD VSS / DCAP
XFILLER_T_2_1414 VDD VSS / DCAP
XFILLER_T_2_1413 VDD VSS / DCAP
XFILLER_T_2_1411 VDD VSS / DCAP
XFILLER_T_2_1410 VDD VSS / DCAP
XFILLER_T_2_1409 VDD VSS / DCAP
XFILLER_T_2_1408 VDD VSS / DCAP
XFILLER_T_2_1407 VDD VSS / DCAP
XFILLER_T_2_1406 VDD VSS / DCAP
XFILLER_T_2_1404 VDD VSS / DCAP
XFILLER_T_2_1403 VDD VSS / DCAP
XFILLER_T_2_1402 VDD VSS / DCAP
XFILLER_T_1_2130 VDD VSS / DCAP
XFILLER_T_2_1401 VDD VSS / DCAP
XFILLER_T_2_1400 VDD VSS / DCAP
XFILLER_T_2_1398 VDD VSS / DCAP
XFILLER_T_1_2126 VDD VSS / DCAP
XFILLER_T_2_1396 VDD VSS / DCAP
XFILLER_T_2_1395 VDD VSS / DCAP
XFILLER_T_2_1393 VDD VSS / DCAP
XFILLER_T_2_1392 VDD VSS / DCAP
XFILLER_T_2_1391 VDD VSS / DCAP
XFILLER_T_2_1390 VDD VSS / DCAP
XFILLER_T_1_2124 VDD VSS / DCAP
XFILLER_T_1_2123 VDD VSS / DCAP
XFILLER_T_1_2122 VDD VSS / DCAP
XFILLER_T_2_1389 VDD VSS / DCAP
XFILLER_T_2_1387 VDD VSS / DCAP
XFILLER_T_1_2120 VDD VSS / DCAP
XFILLER_T_2_1386 VDD VSS / DCAP
XFILLER_T_1_2119 VDD VSS / DCAP
XFILLER_T_1_2118 VDD VSS / DCAP
XFILLER_T_1_2117 VDD VSS / DCAP
XFILLER_T_1_2116 VDD VSS / DCAP
XFILLER_T_2_1383 VDD VSS / DCAP
XFILLER_T_1_2115 VDD VSS / DCAP
XFILLER_T_1_2113 VDD VSS / DCAP
XFILLER_T_2_1379 VDD VSS / DCAP
XFILLER_T_2_1375 VDD VSS / DCAP
XFILLER_T_2_1374 VDD VSS / DCAP
XFILLER_T_2_1372 VDD VSS / DCAP
XFILLER_T_2_1370 VDD VSS / DCAP
XFILLER_T_2_1369 VDD VSS / DCAP
XFILLER_T_2_1365 VDD VSS / DCAP
XFILLER_T_2_1364 VDD VSS / DCAP
XFILLER_T_2_1363 VDD VSS / DCAP
XFILLER_T_2_1361 VDD VSS / DCAP
XFILLER_T_1_2111 VDD VSS / DCAP
XFILLER_T_2_1360 VDD VSS / DCAP
XFILLER_T_2_1359 VDD VSS / DCAP
XFILLER_T_1_2110 VDD VSS / DCAP
XFILLER_T_1_2109 VDD VSS / DCAP
XFILLER_T_2_1357 VDD VSS / DCAP
XFILLER_T_2_1356 VDD VSS / DCAP
XFILLER_T_2_1354 VDD VSS / DCAP
XFILLER_T_2_1353 VDD VSS / DCAP
XFILLER_T_2_1351 VDD VSS / DCAP
XFILLER_T_2_1350 VDD VSS / DCAP
XFILLER_T_1_2106 VDD VSS / DCAP
XFILLER_T_1_2105 VDD VSS / DCAP
XFILLER_T_1_2104 VDD VSS / DCAP
XFILLER_T_1_2102 VDD VSS / DCAP
XFILLER_T_1_2101 VDD VSS / DCAP
XFILLER_T_1_2098 VDD VSS / DCAP
XFILLER_T_2_1348 VDD VSS / DCAP
XFILLER_T_2_1347 VDD VSS / DCAP
XFILLER_T_2_1346 VDD VSS / DCAP
XFILLER_T_2_1345 VDD VSS / DCAP
XFILLER_T_2_1344 VDD VSS / DCAP
XFILLER_T_2_1343 VDD VSS / DCAP
XFILLER_T_2_1342 VDD VSS / DCAP
XFILLER_T_2_1341 VDD VSS / DCAP
XFILLER_T_2_1340 VDD VSS / DCAP
XFILLER_T_2_1338 VDD VSS / DCAP
XFILLER_T_2_1337 VDD VSS / DCAP
XFILLER_T_2_1336 VDD VSS / DCAP
XFILLER_T_2_1334 VDD VSS / DCAP
XFILLER_T_2_1333 VDD VSS / DCAP
XFILLER_T_2_1332 VDD VSS / DCAP
XFILLER_T_2_1331 VDD VSS / DCAP
XFILLER_T_1_2095 VDD VSS / DCAP
XFILLER_T_1_2094 VDD VSS / DCAP
XFILLER_T_1_2093 VDD VSS / DCAP
XFILLER_T_1_2091 VDD VSS / DCAP
XFILLER_T_1_2090 VDD VSS / DCAP
XFILLER_T_1_2089 VDD VSS / DCAP
XFILLER_T_1_2088 VDD VSS / DCAP
XFILLER_T_1_2087 VDD VSS / DCAP
XFILLER_T_2_1326 VDD VSS / DCAP
XFILLER_T_2_1325 VDD VSS / DCAP
XFILLER_T_1_2079 VDD VSS / DCAP
XFILLER_T_1_2078 VDD VSS / DCAP
XFILLER_T_1_2077 VDD VSS / DCAP
XFILLER_T_2_1323 VDD VSS / DCAP
XFILLER_T_2_1321 VDD VSS / DCAP
XFILLER_T_2_1320 VDD VSS / DCAP
XFILLER_T_2_1319 VDD VSS / DCAP
XFILLER_T_2_1314 VDD VSS / DCAP
XFILLER_T_2_1313 VDD VSS / DCAP
XFILLER_T_2_1310 VDD VSS / DCAP
XFILLER_T_2_1309 VDD VSS / DCAP
XFILLER_T_2_1307 VDD VSS / DCAP
XFILLER_T_2_1306 VDD VSS / DCAP
XFILLER_T_2_1304 VDD VSS / DCAP
XFILLER_T_2_1303 VDD VSS / DCAP
XFILLER_T_2_1299 VDD VSS / DCAP
XFILLER_T_2_1298 VDD VSS / DCAP
XFILLER_T_2_1297 VDD VSS / DCAP
XFILLER_T_2_1294 VDD VSS / DCAP
XFILLER_T_2_1293 VDD VSS / DCAP
XFILLER_T_2_1291 VDD VSS / DCAP
XFILLER_T_2_1290 VDD VSS / DCAP
XFILLER_T_2_1289 VDD VSS / DCAP
XFILLER_T_1_2074 VDD VSS / DCAP
XFILLER_T_1_2073 VDD VSS / DCAP
XFILLER_T_1_2072 VDD VSS / DCAP
XFILLER_T_1_2071 VDD VSS / DCAP
XFILLER_T_1_2069 VDD VSS / DCAP
XFILLER_T_1_2068 VDD VSS / DCAP
XFILLER_T_1_2067 VDD VSS / DCAP
XFILLER_T_1_2066 VDD VSS / DCAP
XFILLER_T_1_2065 VDD VSS / DCAP
XFILLER_T_1_2064 VDD VSS / DCAP
XFILLER_T_1_2063 VDD VSS / DCAP
XFILLER_T_1_2062 VDD VSS / DCAP
XFILLER_T_1_2060 VDD VSS / DCAP
XFILLER_T_1_2059 VDD VSS / DCAP
XFILLER_T_1_2058 VDD VSS / DCAP
XFILLER_T_1_2056 VDD VSS / DCAP
XFILLER_T_2_1287 VDD VSS / DCAP
XFILLER_T_2_1286 VDD VSS / DCAP
XFILLER_T_2_1285 VDD VSS / DCAP
XFILLER_T_2_1284 VDD VSS / DCAP
XFILLER_T_2_1283 VDD VSS / DCAP
XFILLER_T_2_1281 VDD VSS / DCAP
XFILLER_T_2_1280 VDD VSS / DCAP
XFILLER_T_2_1279 VDD VSS / DCAP
XFILLER_T_1_2055 VDD VSS / DCAP
XFILLER_T_1_2054 VDD VSS / DCAP
XFILLER_T_1_2053 VDD VSS / DCAP
XFILLER_T_2_1274 VDD VSS / DCAP
XFILLER_T_1_2051 VDD VSS / DCAP
XFILLER_T_1_2050 VDD VSS / DCAP
XFILLER_T_1_2048 VDD VSS / DCAP
XFILLER_T_1_2047 VDD VSS / DCAP
XFILLER_T_1_2043 VDD VSS / DCAP
XFILLER_T_2_1269 VDD VSS / DCAP
XFILLER_T_1_2039 VDD VSS / DCAP
XFILLER_T_1_2038 VDD VSS / DCAP
XFILLER_T_1_2037 VDD VSS / DCAP
XFILLER_T_1_2034 VDD VSS / DCAP
XFILLER_T_1_2033 VDD VSS / DCAP
XFILLER_T_1_2024 VDD VSS / DCAP
XFILLER_T_1_2023 VDD VSS / DCAP
XFILLER_T_1_2022 VDD VSS / DCAP
XFILLER_T_1_2021 VDD VSS / DCAP
XFILLER_T_1_2020 VDD VSS / DCAP
XFILLER_T_1_2019 VDD VSS / DCAP
XFILLER_T_1_2018 VDD VSS / DCAP
XFILLER_T_1_2013 VDD VSS / DCAP
XFILLER_T_1_2012 VDD VSS / DCAP
XFILLER_T_1_2010 VDD VSS / DCAP
XFILLER_T_1_2009 VDD VSS / DCAP
XFILLER_T_1_2008 VDD VSS / DCAP
XFILLER_T_1_2007 VDD VSS / DCAP
XFILLER_T_1_2006 VDD VSS / DCAP
XFILLER_T_1_2005 VDD VSS / DCAP
XFILLER_T_1_2003 VDD VSS / DCAP
XFILLER_T_2_1265 VDD VSS / DCAP
XFILLER_T_2_1264 VDD VSS / DCAP
XFILLER_T_2_1263 VDD VSS / DCAP
XFILLER_T_2_1262 VDD VSS / DCAP
XFILLER_T_2_1258 VDD VSS / DCAP
XFILLER_T_2_1257 VDD VSS / DCAP
XFILLER_T_1_2002 VDD VSS / DCAP
XFILLER_T_1_1999 VDD VSS / DCAP
XFILLER_T_2_1253 VDD VSS / DCAP
XFILLER_T_2_1251 VDD VSS / DCAP
XFILLER_T_2_1249 VDD VSS / DCAP
XFILLER_T_2_1247 VDD VSS / DCAP
XFILLER_T_1_1997 VDD VSS / DCAP
XFILLER_T_2_1246 VDD VSS / DCAP
XFILLER_T_1_1996 VDD VSS / DCAP
XFILLER_T_1_1995 VDD VSS / DCAP
XFILLER_T_2_1245 VDD VSS / DCAP
XFILLER_T_1_1994 VDD VSS / DCAP
XFILLER_T_1_1993 VDD VSS / DCAP
XFILLER_T_2_1243 VDD VSS / DCAP
XFILLER_T_2_1242 VDD VSS / DCAP
XFILLER_T_2_1241 VDD VSS / DCAP
XFILLER_T_1_1990 VDD VSS / DCAP
XFILLER_T_2_1238 VDD VSS / DCAP
XFILLER_T_2_1236 VDD VSS / DCAP
XFILLER_T_2_1235 VDD VSS / DCAP
XFILLER_T_2_1234 VDD VSS / DCAP
XFILLER_T_1_1989 VDD VSS / DCAP
XFILLER_T_1_1988 VDD VSS / DCAP
XFILLER_T_1_1987 VDD VSS / DCAP
XFILLER_T_1_1986 VDD VSS / DCAP
XFILLER_T_2_1231 VDD VSS / DCAP
XFILLER_T_1_1985 VDD VSS / DCAP
XFILLER_T_1_1983 VDD VSS / DCAP
XFILLER_T_1_1981 VDD VSS / DCAP
XFILLER_T_1_1980 VDD VSS / DCAP
XFILLER_T_1_1978 VDD VSS / DCAP
XFILLER_T_1_1976 VDD VSS / DCAP
XFILLER_T_2_1229 VDD VSS / DCAP
XFILLER_T_2_1224 VDD VSS / DCAP
XFILLER_T_2_1223 VDD VSS / DCAP
XFILLER_T_2_1221 VDD VSS / DCAP
XFILLER_T_2_1220 VDD VSS / DCAP
XFILLER_T_2_1218 VDD VSS / DCAP
XFILLER_T_2_1216 VDD VSS / DCAP
XFILLER_T_2_1214 VDD VSS / DCAP
XFILLER_T_2_1212 VDD VSS / DCAP
XFILLER_T_1_1972 VDD VSS / DCAP
XFILLER_T_2_1211 VDD VSS / DCAP
XFILLER_T_2_1210 VDD VSS / DCAP
XFILLER_T_2_1208 VDD VSS / DCAP
XFILLER_T_2_1207 VDD VSS / DCAP
XFILLER_T_2_1200 VDD VSS / DCAP
XFILLER_T_2_1199 VDD VSS / DCAP
XFILLER_T_2_1197 VDD VSS / DCAP
XFILLER_T_2_1196 VDD VSS / DCAP
XFILLER_T_2_1194 VDD VSS / DCAP
XFILLER_T_2_1193 VDD VSS / DCAP
XFILLER_T_2_1192 VDD VSS / DCAP
XFILLER_T_2_1191 VDD VSS / DCAP
XFILLER_T_2_1190 VDD VSS / DCAP
XFILLER_T_2_1189 VDD VSS / DCAP
XFILLER_T_2_1188 VDD VSS / DCAP
XFILLER_T_2_1187 VDD VSS / DCAP
XFILLER_T_2_1183 VDD VSS / DCAP
XFILLER_T_2_1179 VDD VSS / DCAP
XFILLER_T_2_1178 VDD VSS / DCAP
XFILLER_T_2_1177 VDD VSS / DCAP
XFILLER_T_2_1176 VDD VSS / DCAP
XFILLER_T_1_1966 VDD VSS / DCAP
XFILLER_T_1_1965 VDD VSS / DCAP
XFILLER_T_1_1964 VDD VSS / DCAP
XFILLER_T_1_1963 VDD VSS / DCAP
XFILLER_T_1_1961 VDD VSS / DCAP
XFILLER_T_2_1175 VDD VSS / DCAP
XFILLER_T_2_1174 VDD VSS / DCAP
XFILLER_T_2_1172 VDD VSS / DCAP
XFILLER_T_2_1171 VDD VSS / DCAP
XFILLER_T_1_1960 VDD VSS / DCAP
XFILLER_T_1_1957 VDD VSS / DCAP
XFILLER_T_1_1956 VDD VSS / DCAP
XFILLER_T_1_1955 VDD VSS / DCAP
XFILLER_T_1_1954 VDD VSS / DCAP
XFILLER_T_1_1949 VDD VSS / DCAP
XFILLER_T_1_1948 VDD VSS / DCAP
XFILLER_T_1_1946 VDD VSS / DCAP
XFILLER_T_1_1943 VDD VSS / DCAP
XFILLER_T_1_1942 VDD VSS / DCAP
XFILLER_T_1_1940 VDD VSS / DCAP
XFILLER_T_1_1939 VDD VSS / DCAP
XFILLER_T_1_1938 VDD VSS / DCAP
XFILLER_T_1_1934 VDD VSS / DCAP
XFILLER_T_1_1933 VDD VSS / DCAP
XFILLER_T_1_1932 VDD VSS / DCAP
XFILLER_T_1_1927 VDD VSS / DCAP
XFILLER_T_1_1926 VDD VSS / DCAP
XFILLER_T_1_1924 VDD VSS / DCAP
XFILLER_T_1_1922 VDD VSS / DCAP
XFILLER_T_1_1920 VDD VSS / DCAP
XFILLER_T_1_1919 VDD VSS / DCAP
XFILLER_T_1_1918 VDD VSS / DCAP
XFILLER_T_1_1917 VDD VSS / DCAP
XFILLER_T_1_1916 VDD VSS / DCAP
XFILLER_T_1_1915 VDD VSS / DCAP
XFILLER_T_1_1913 VDD VSS / DCAP
XFILLER_T_1_1910 VDD VSS / DCAP
XFILLER_T_1_1909 VDD VSS / DCAP
XFILLER_T_1_1905 VDD VSS / DCAP
XFILLER_T_1_1903 VDD VSS / DCAP
XFILLER_T_1_1901 VDD VSS / DCAP
XFILLER_T_1_1900 VDD VSS / DCAP
XFILLER_T_1_1898 VDD VSS / DCAP
XFILLER_T_1_1897 VDD VSS / DCAP
XFILLER_T_1_1896 VDD VSS / DCAP
XFILLER_T_1_1895 VDD VSS / DCAP
XFILLER_T_2_1166 VDD VSS / DCAP
XFILLER_T_2_1164 VDD VSS / DCAP
XFILLER_T_2_1162 VDD VSS / DCAP
XFILLER_T_1_1893 VDD VSS / DCAP
XFILLER_T_1_1892 VDD VSS / DCAP
XFILLER_T_2_1160 VDD VSS / DCAP
XFILLER_T_1_1891 VDD VSS / DCAP
XFILLER_T_2_1159 VDD VSS / DCAP
XFILLER_T_2_1158 VDD VSS / DCAP
XFILLER_T_1_1889 VDD VSS / DCAP
XFILLER_T_1_1888 VDD VSS / DCAP
XFILLER_T_1_1887 VDD VSS / DCAP
XFILLER_T_1_1886 VDD VSS / DCAP
XFILLER_T_1_1885 VDD VSS / DCAP
XFILLER_T_1_1884 VDD VSS / DCAP
XFILLER_T_1_1883 VDD VSS / DCAP
XFILLER_T_2_1155 VDD VSS / DCAP
XFILLER_T_2_1154 VDD VSS / DCAP
XFILLER_T_1_1882 VDD VSS / DCAP
XFILLER_T_1_1880 VDD VSS / DCAP
XFILLER_T_1_1878 VDD VSS / DCAP
XFILLER_T_2_1150 VDD VSS / DCAP
XFILLER_T_2_1149 VDD VSS / DCAP
XFILLER_T_2_1148 VDD VSS / DCAP
XFILLER_T_2_1146 VDD VSS / DCAP
XFILLER_T_2_1145 VDD VSS / DCAP
XFILLER_T_2_1144 VDD VSS / DCAP
XFILLER_T_1_1876 VDD VSS / DCAP
XFILLER_T_1_1874 VDD VSS / DCAP
XFILLER_T_1_1873 VDD VSS / DCAP
XFILLER_T_1_1872 VDD VSS / DCAP
XFILLER_T_1_1871 VDD VSS / DCAP
XFILLER_T_2_1141 VDD VSS / DCAP
XFILLER_T_1_1869 VDD VSS / DCAP
XFILLER_T_1_1868 VDD VSS / DCAP
XFILLER_T_1_1867 VDD VSS / DCAP
XFILLER_T_1_1866 VDD VSS / DCAP
XFILLER_T_1_1864 VDD VSS / DCAP
XFILLER_T_1_1863 VDD VSS / DCAP
XFILLER_T_1_1862 VDD VSS / DCAP
XFILLER_T_1_1860 VDD VSS / DCAP
XFILLER_T_1_1856 VDD VSS / DCAP
XFILLER_T_2_1138 VDD VSS / DCAP
XFILLER_T_2_1137 VDD VSS / DCAP
XFILLER_T_2_1136 VDD VSS / DCAP
XFILLER_T_2_1127 VDD VSS / DCAP
XFILLER_T_2_1126 VDD VSS / DCAP
XFILLER_T_2_1125 VDD VSS / DCAP
XFILLER_T_2_1124 VDD VSS / DCAP
XFILLER_T_2_1121 VDD VSS / DCAP
XFILLER_T_2_1120 VDD VSS / DCAP
XFILLER_T_1_1855 VDD VSS / DCAP
XFILLER_T_1_1854 VDD VSS / DCAP
XFILLER_T_1_1853 VDD VSS / DCAP
XFILLER_T_1_1850 VDD VSS / DCAP
XFILLER_T_1_1849 VDD VSS / DCAP
XFILLER_T_1_1848 VDD VSS / DCAP
XFILLER_T_1_1847 VDD VSS / DCAP
XFILLER_T_1_1845 VDD VSS / DCAP
XFILLER_T_1_1843 VDD VSS / DCAP
XFILLER_T_1_1841 VDD VSS / DCAP
XFILLER_T_1_1839 VDD VSS / DCAP
XFILLER_T_1_1838 VDD VSS / DCAP
XFILLER_T_1_1832 VDD VSS / DCAP
XFILLER_T_1_1831 VDD VSS / DCAP
XFILLER_T_2_1117 VDD VSS / DCAP
XFILLER_T_2_1116 VDD VSS / DCAP
XFILLER_T_2_1115 VDD VSS / DCAP
XFILLER_T_2_1113 VDD VSS / DCAP
XFILLER_T_2_1112 VDD VSS / DCAP
XFILLER_T_1_1829 VDD VSS / DCAP
XFILLER_T_1_1828 VDD VSS / DCAP
XFILLER_T_1_1826 VDD VSS / DCAP
XFILLER_T_1_1824 VDD VSS / DCAP
XFILLER_T_1_1823 VDD VSS / DCAP
XFILLER_T_1_1818 VDD VSS / DCAP
XFILLER_T_1_1817 VDD VSS / DCAP
XFILLER_T_1_1815 VDD VSS / DCAP
XFILLER_T_1_1813 VDD VSS / DCAP
XFILLER_T_1_1812 VDD VSS / DCAP
XFILLER_T_1_1810 VDD VSS / DCAP
XFILLER_T_1_1806 VDD VSS / DCAP
XFILLER_T_1_1804 VDD VSS / DCAP
XFILLER_T_1_1803 VDD VSS / DCAP
XFILLER_T_1_1802 VDD VSS / DCAP
XFILLER_T_1_1797 VDD VSS / DCAP
XFILLER_T_1_1796 VDD VSS / DCAP
XFILLER_T_1_1794 VDD VSS / DCAP
XFILLER_T_1_1791 VDD VSS / DCAP
XFILLER_T_1_1789 VDD VSS / DCAP
XFILLER_T_1_1788 VDD VSS / DCAP
XFILLER_T_1_1787 VDD VSS / DCAP
XFILLER_T_2_1105 VDD VSS / DCAP
XFILLER_T_1_1785 VDD VSS / DCAP
XFILLER_T_1_1784 VDD VSS / DCAP
XFILLER_T_1_1782 VDD VSS / DCAP
XFILLER_T_1_1781 VDD VSS / DCAP
XFILLER_T_1_1777 VDD VSS / DCAP
XFILLER_T_2_1103 VDD VSS / DCAP
XFILLER_T_1_1776 VDD VSS / DCAP
XFILLER_T_1_1775 VDD VSS / DCAP
XFILLER_T_1_1773 VDD VSS / DCAP
XFILLER_T_1_1772 VDD VSS / DCAP
XFILLER_T_1_1771 VDD VSS / DCAP
XFILLER_T_1_1770 VDD VSS / DCAP
XFILLER_T_1_1769 VDD VSS / DCAP
XFILLER_T_1_1768 VDD VSS / DCAP
XFILLER_T_1_1767 VDD VSS / DCAP
XFILLER_T_1_1766 VDD VSS / DCAP
XFILLER_T_1_1764 VDD VSS / DCAP
XFILLER_T_1_1763 VDD VSS / DCAP
XFILLER_T_1_1760 VDD VSS / DCAP
XFILLER_T_1_1758 VDD VSS / DCAP
XFILLER_T_1_1756 VDD VSS / DCAP
XFILLER_T_1_1755 VDD VSS / DCAP
XFILLER_T_1_1753 VDD VSS / DCAP
XFILLER_T_1_1752 VDD VSS / DCAP
XFILLER_T_1_1748 VDD VSS / DCAP
XFILLER_T_1_1747 VDD VSS / DCAP
XFILLER_T_1_1746 VDD VSS / DCAP
XFILLER_T_1_1743 VDD VSS / DCAP
XFILLER_T_1_1740 VDD VSS / DCAP
XFILLER_T_1_1739 VDD VSS / DCAP
XFILLER_T_1_1738 VDD VSS / DCAP
XFILLER_T_1_1736 VDD VSS / DCAP
XFILLER_T_1_1734 VDD VSS / DCAP
XFILLER_T_1_1732 VDD VSS / DCAP
XFILLER_T_1_1730 VDD VSS / DCAP
XFILLER_T_1_1727 VDD VSS / DCAP
XFILLER_T_1_1725 VDD VSS / DCAP
XFILLER_T_1_1722 VDD VSS / DCAP
XFILLER_T_1_1721 VDD VSS / DCAP
XFILLER_T_1_1720 VDD VSS / DCAP
XFILLER_T_1_1719 VDD VSS / DCAP
XFILLER_T_1_1718 VDD VSS / DCAP
XFILLER_T_1_1717 VDD VSS / DCAP
XFILLER_T_2_1101 VDD VSS / DCAP
XFILLER_T_2_1100 VDD VSS / DCAP
XFILLER_T_1_1711 VDD VSS / DCAP
XFILLER_T_2_1096 VDD VSS / DCAP
XFILLER_T_1_1710 VDD VSS / DCAP
XFILLER_T_1_1709 VDD VSS / DCAP
XFILLER_T_2_1095 VDD VSS / DCAP
XFILLER_T_2_1094 VDD VSS / DCAP
XFILLER_T_1_1704 VDD VSS / DCAP
XFILLER_T_1_1703 VDD VSS / DCAP
XFILLER_T_1_1702 VDD VSS / DCAP
XFILLER_T_1_1700 VDD VSS / DCAP
XFILLER_T_1_1699 VDD VSS / DCAP
XFILLER_T_1_1698 VDD VSS / DCAP
XFILLER_T_2_1093 VDD VSS / DCAP
XFILLER_T_2_1091 VDD VSS / DCAP
XFILLER_T_2_1090 VDD VSS / DCAP
XFILLER_T_2_1089 VDD VSS / DCAP
XFILLER_T_1_1694 VDD VSS / DCAP
XFILLER_T_1_1691 VDD VSS / DCAP
XFILLER_T_1_1690 VDD VSS / DCAP
XFILLER_T_2_1086 VDD VSS / DCAP
XFILLER_T_2_1085 VDD VSS / DCAP
XFILLER_T_1_1688 VDD VSS / DCAP
XFILLER_T_1_1687 VDD VSS / DCAP
XFILLER_T_1_1686 VDD VSS / DCAP
XFILLER_T_2_1083 VDD VSS / DCAP
XFILLER_T_1_1684 VDD VSS / DCAP
XFILLER_T_1_1682 VDD VSS / DCAP
XFILLER_T_1_1681 VDD VSS / DCAP
XFILLER_T_1_1680 VDD VSS / DCAP
XFILLER_T_1_1679 VDD VSS / DCAP
XFILLER_T_1_1678 VDD VSS / DCAP
XFILLER_T_1_1676 VDD VSS / DCAP
XFILLER_T_1_1675 VDD VSS / DCAP
XFILLER_T_1_1674 VDD VSS / DCAP
XFILLER_T_1_1673 VDD VSS / DCAP
XFILLER_T_1_1672 VDD VSS / DCAP
XFILLER_T_1_1670 VDD VSS / DCAP
XFILLER_T_1_1669 VDD VSS / DCAP
XFILLER_T_1_1668 VDD VSS / DCAP
XFILLER_T_1_1667 VDD VSS / DCAP
XFILLER_T_1_1665 VDD VSS / DCAP
XFILLER_T_1_1660 VDD VSS / DCAP
XFILLER_T_1_1657 VDD VSS / DCAP
XFILLER_T_1_1656 VDD VSS / DCAP
XFILLER_T_1_1655 VDD VSS / DCAP
XFILLER_T_2_1080 VDD VSS / DCAP
XFILLER_T_2_1079 VDD VSS / DCAP
XFILLER_T_2_1078 VDD VSS / DCAP
XFILLER_T_1_1654 VDD VSS / DCAP
XFILLER_T_1_1651 VDD VSS / DCAP
XFILLER_T_2_1076 VDD VSS / DCAP
XFILLER_T_2_1075 VDD VSS / DCAP
XFILLER_T_2_1074 VDD VSS / DCAP
XFILLER_T_2_1072 VDD VSS / DCAP
XFILLER_T_2_1067 VDD VSS / DCAP
XFILLER_T_2_1066 VDD VSS / DCAP
XFILLER_T_2_1064 VDD VSS / DCAP
XFILLER_T_2_1063 VDD VSS / DCAP
XFILLER_T_2_1062 VDD VSS / DCAP
XFILLER_T_2_1061 VDD VSS / DCAP
XFILLER_T_2_1059 VDD VSS / DCAP
XFILLER_T_2_1058 VDD VSS / DCAP
XFILLER_T_2_1057 VDD VSS / DCAP
XFILLER_T_2_1056 VDD VSS / DCAP
XFILLER_T_2_1055 VDD VSS / DCAP
XFILLER_T_2_1053 VDD VSS / DCAP
XFILLER_T_2_1052 VDD VSS / DCAP
XFILLER_T_2_1051 VDD VSS / DCAP
XFILLER_T_1_1650 VDD VSS / DCAP
XFILLER_T_1_1648 VDD VSS / DCAP
XFILLER_T_1_1647 VDD VSS / DCAP
XFILLER_T_2_1049 VDD VSS / DCAP
XFILLER_T_2_1046 VDD VSS / DCAP
XFILLER_T_2_1045 VDD VSS / DCAP
XFILLER_T_2_1044 VDD VSS / DCAP
XFILLER_T_1_1646 VDD VSS / DCAP
XFILLER_T_2_1043 VDD VSS / DCAP
XFILLER_T_1_1642 VDD VSS / DCAP
XFILLER_T_1_1641 VDD VSS / DCAP
XFILLER_T_2_1038 VDD VSS / DCAP
XFILLER_T_1_1639 VDD VSS / DCAP
XFILLER_T_2_1036 VDD VSS / DCAP
XFILLER_T_2_1035 VDD VSS / DCAP
XFILLER_T_1_1636 VDD VSS / DCAP
XFILLER_T_1_1634 VDD VSS / DCAP
XFILLER_T_1_1633 VDD VSS / DCAP
XFILLER_T_2_1032 VDD VSS / DCAP
XFILLER_T_2_1031 VDD VSS / DCAP
XFILLER_T_2_1030 VDD VSS / DCAP
XFILLER_T_1_1632 VDD VSS / DCAP
XFILLER_T_2_1029 VDD VSS / DCAP
XFILLER_T_2_1025 VDD VSS / DCAP
XFILLER_T_1_1631 VDD VSS / DCAP
XFILLER_T_2_1024 VDD VSS / DCAP
XFILLER_T_1_1628 VDD VSS / DCAP
XFILLER_T_2_1022 VDD VSS / DCAP
XFILLER_T_2_1020 VDD VSS / DCAP
XFILLER_T_2_1017 VDD VSS / DCAP
XFILLER_T_1_1627 VDD VSS / DCAP
XFILLER_T_2_1016 VDD VSS / DCAP
XFILLER_T_1_1625 VDD VSS / DCAP
XFILLER_T_1_1624 VDD VSS / DCAP
XFILLER_T_2_1014 VDD VSS / DCAP
XFILLER_T_1_1620 VDD VSS / DCAP
XFILLER_T_1_1617 VDD VSS / DCAP
XFILLER_T_1_1616 VDD VSS / DCAP
XFILLER_T_1_1615 VDD VSS / DCAP
XFILLER_T_2_1013 VDD VSS / DCAP
XFILLER_T_2_1012 VDD VSS / DCAP
XFILLER_T_1_1612 VDD VSS / DCAP
XFILLER_T_1_1611 VDD VSS / DCAP
XFILLER_T_1_1610 VDD VSS / DCAP
XFILLER_T_1_1609 VDD VSS / DCAP
XFILLER_T_1_1607 VDD VSS / DCAP
XFILLER_T_1_1606 VDD VSS / DCAP
XFILLER_T_1_1605 VDD VSS / DCAP
XFILLER_T_1_1602 VDD VSS / DCAP
XFILLER_T_1_1600 VDD VSS / DCAP
XFILLER_T_1_1599 VDD VSS / DCAP
XFILLER_T_1_1598 VDD VSS / DCAP
XFILLER_T_1_1594 VDD VSS / DCAP
XFILLER_T_1_1593 VDD VSS / DCAP
XFILLER_T_1_1591 VDD VSS / DCAP
XFILLER_T_1_1590 VDD VSS / DCAP
XFILLER_T_1_1586 VDD VSS / DCAP
XFILLER_T_1_1585 VDD VSS / DCAP
XFILLER_T_1_1584 VDD VSS / DCAP
XFILLER_T_2_1009 VDD VSS / DCAP
XFILLER_T_2_1008 VDD VSS / DCAP
XFILLER_T_2_1007 VDD VSS / DCAP
XFILLER_T_2_1004 VDD VSS / DCAP
XFILLER_T_1_1581 VDD VSS / DCAP
XFILLER_T_2_1003 VDD VSS / DCAP
XFILLER_T_2_1002 VDD VSS / DCAP
XFILLER_T_2_1001 VDD VSS / DCAP
XFILLER_T_2_999 VDD VSS / DCAP
XFILLER_T_2_998 VDD VSS / DCAP
XFILLER_T_1_1579 VDD VSS / DCAP
XFILLER_T_1_1577 VDD VSS / DCAP
XFILLER_T_2_993 VDD VSS / DCAP
XFILLER_T_1_1576 VDD VSS / DCAP
XFILLER_T_1_1575 VDD VSS / DCAP
XFILLER_T_2_992 VDD VSS / DCAP
XFILLER_T_1_1574 VDD VSS / DCAP
XFILLER_T_1_1573 VDD VSS / DCAP
XFILLER_T_1_1572 VDD VSS / DCAP
XFILLER_T_1_1571 VDD VSS / DCAP
XFILLER_T_2_991 VDD VSS / DCAP
XFILLER_T_1_1568 VDD VSS / DCAP
XFILLER_T_1_1567 VDD VSS / DCAP
XFILLER_T_1_1566 VDD VSS / DCAP
XFILLER_T_1_1565 VDD VSS / DCAP
XFILLER_T_1_1564 VDD VSS / DCAP
XFILLER_T_1_1562 VDD VSS / DCAP
XFILLER_T_1_1560 VDD VSS / DCAP
XFILLER_T_1_1559 VDD VSS / DCAP
XFILLER_T_1_1558 VDD VSS / DCAP
XFILLER_T_1_1556 VDD VSS / DCAP
XFILLER_T_1_1553 VDD VSS / DCAP
XFILLER_T_1_1551 VDD VSS / DCAP
XFILLER_T_1_1548 VDD VSS / DCAP
XFILLER_T_1_1546 VDD VSS / DCAP
XFILLER_T_2_985 VDD VSS / DCAP
XFILLER_T_2_984 VDD VSS / DCAP
XFILLER_T_2_983 VDD VSS / DCAP
XFILLER_T_2_982 VDD VSS / DCAP
XFILLER_T_1_1545 VDD VSS / DCAP
XFILLER_T_1_1544 VDD VSS / DCAP
XFILLER_T_1_1543 VDD VSS / DCAP
XFILLER_T_1_1542 VDD VSS / DCAP
XFILLER_T_1_1541 VDD VSS / DCAP
XFILLER_T_1_1540 VDD VSS / DCAP
XFILLER_T_1_1539 VDD VSS / DCAP
XFILLER_T_1_1538 VDD VSS / DCAP
XFILLER_T_1_1537 VDD VSS / DCAP
XFILLER_T_1_1535 VDD VSS / DCAP
XFILLER_T_1_1534 VDD VSS / DCAP
XFILLER_T_1_1533 VDD VSS / DCAP
XFILLER_T_1_1532 VDD VSS / DCAP
XFILLER_T_2_980 VDD VSS / DCAP
XFILLER_T_2_979 VDD VSS / DCAP
XFILLER_T_1_1530 VDD VSS / DCAP
XFILLER_T_1_1529 VDD VSS / DCAP
XFILLER_T_1_1524 VDD VSS / DCAP
XFILLER_T_1_1523 VDD VSS / DCAP
XFILLER_T_1_1522 VDD VSS / DCAP
XFILLER_T_1_1521 VDD VSS / DCAP
XFILLER_T_2_977 VDD VSS / DCAP
XFILLER_T_2_973 VDD VSS / DCAP
XFILLER_T_2_972 VDD VSS / DCAP
XFILLER_T_2_969 VDD VSS / DCAP
XFILLER_T_1_1518 VDD VSS / DCAP
XFILLER_T_2_965 VDD VSS / DCAP
XFILLER_T_1_1517 VDD VSS / DCAP
XFILLER_T_1_1516 VDD VSS / DCAP
XFILLER_T_1_1515 VDD VSS / DCAP
XFILLER_T_1_1514 VDD VSS / DCAP
XFILLER_T_1_1511 VDD VSS / DCAP
XFILLER_T_1_1510 VDD VSS / DCAP
XFILLER_T_2_961 VDD VSS / DCAP
XFILLER_T_2_959 VDD VSS / DCAP
XFILLER_T_2_958 VDD VSS / DCAP
XFILLER_T_2_956 VDD VSS / DCAP
XFILLER_T_2_954 VDD VSS / DCAP
XFILLER_T_1_1506 VDD VSS / DCAP
XFILLER_T_1_1505 VDD VSS / DCAP
XFILLER_T_1_1503 VDD VSS / DCAP
XFILLER_T_2_953 VDD VSS / DCAP
XFILLER_T_2_952 VDD VSS / DCAP
XFILLER_T_2_950 VDD VSS / DCAP
XFILLER_T_1_1502 VDD VSS / DCAP
XFILLER_T_1_1501 VDD VSS / DCAP
XFILLER_T_1_1498 VDD VSS / DCAP
XFILLER_T_1_1496 VDD VSS / DCAP
XFILLER_T_1_1495 VDD VSS / DCAP
XFILLER_T_1_1494 VDD VSS / DCAP
XFILLER_T_2_949 VDD VSS / DCAP
XFILLER_T_2_948 VDD VSS / DCAP
XFILLER_T_2_947 VDD VSS / DCAP
XFILLER_T_1_1492 VDD VSS / DCAP
XFILLER_T_1_1491 VDD VSS / DCAP
XFILLER_T_1_1490 VDD VSS / DCAP
XFILLER_T_1_1487 VDD VSS / DCAP
XFILLER_T_1_1485 VDD VSS / DCAP
XFILLER_T_1_1484 VDD VSS / DCAP
XFILLER_T_1_1483 VDD VSS / DCAP
XFILLER_T_1_1482 VDD VSS / DCAP
XFILLER_T_1_1481 VDD VSS / DCAP
XFILLER_T_1_1479 VDD VSS / DCAP
XFILLER_T_1_1478 VDD VSS / DCAP
XFILLER_T_1_1477 VDD VSS / DCAP
XFILLER_T_1_1476 VDD VSS / DCAP
XFILLER_T_1_1472 VDD VSS / DCAP
XFILLER_T_1_1471 VDD VSS / DCAP
XFILLER_T_1_1469 VDD VSS / DCAP
XFILLER_T_1_1468 VDD VSS / DCAP
XFILLER_T_1_1466 VDD VSS / DCAP
XFILLER_T_1_1465 VDD VSS / DCAP
XFILLER_T_1_1464 VDD VSS / DCAP
XFILLER_T_1_1462 VDD VSS / DCAP
XFILLER_T_1_1461 VDD VSS / DCAP
XFILLER_T_1_1459 VDD VSS / DCAP
XFILLER_T_1_1458 VDD VSS / DCAP
XFILLER_T_1_1456 VDD VSS / DCAP
XFILLER_T_1_1455 VDD VSS / DCAP
XFILLER_T_1_1453 VDD VSS / DCAP
XFILLER_T_1_1452 VDD VSS / DCAP
XFILLER_T_1_1451 VDD VSS / DCAP
XFILLER_T_1_1450 VDD VSS / DCAP
XFILLER_T_1_1448 VDD VSS / DCAP
XFILLER_T_1_1446 VDD VSS / DCAP
XFILLER_T_1_1445 VDD VSS / DCAP
XFILLER_T_1_1444 VDD VSS / DCAP
XFILLER_T_1_1443 VDD VSS / DCAP
XFILLER_T_1_1441 VDD VSS / DCAP
XFILLER_T_1_1439 VDD VSS / DCAP
XFILLER_T_1_1438 VDD VSS / DCAP
XFILLER_T_1_1437 VDD VSS / DCAP
XFILLER_T_1_1436 VDD VSS / DCAP
XFILLER_T_1_1431 VDD VSS / DCAP
XFILLER_T_1_1430 VDD VSS / DCAP
XFILLER_T_1_1429 VDD VSS / DCAP
XFILLER_T_1_1426 VDD VSS / DCAP
XFILLER_T_1_1425 VDD VSS / DCAP
XFILLER_T_2_941 VDD VSS / DCAP
XFILLER_T_2_940 VDD VSS / DCAP
XFILLER_T_1_1423 VDD VSS / DCAP
XFILLER_T_1_1422 VDD VSS / DCAP
XFILLER_T_1_1421 VDD VSS / DCAP
XFILLER_T_2_939 VDD VSS / DCAP
XFILLER_T_1_1420 VDD VSS / DCAP
XFILLER_T_1_1419 VDD VSS / DCAP
XFILLER_T_1_1418 VDD VSS / DCAP
XFILLER_T_2_938 VDD VSS / DCAP
XFILLER_T_2_937 VDD VSS / DCAP
XFILLER_T_1_1416 VDD VSS / DCAP
XFILLER_T_2_936 VDD VSS / DCAP
XFILLER_T_1_1415 VDD VSS / DCAP
XFILLER_T_1_1414 VDD VSS / DCAP
XFILLER_T_1_1413 VDD VSS / DCAP
XFILLER_T_1_1412 VDD VSS / DCAP
XFILLER_T_1_1411 VDD VSS / DCAP
XFILLER_T_2_934 VDD VSS / DCAP
XFILLER_T_1_1410 VDD VSS / DCAP
XFILLER_T_1_1409 VDD VSS / DCAP
XFILLER_T_2_933 VDD VSS / DCAP
XFILLER_T_2_932 VDD VSS / DCAP
XFILLER_T_2_931 VDD VSS / DCAP
XFILLER_T_2_929 VDD VSS / DCAP
XFILLER_T_2_928 VDD VSS / DCAP
XFILLER_T_2_927 VDD VSS / DCAP
XFILLER_T_1_1408 VDD VSS / DCAP
XFILLER_T_1_1407 VDD VSS / DCAP
XFILLER_T_1_1406 VDD VSS / DCAP
XFILLER_T_1_1403 VDD VSS / DCAP
XFILLER_T_2_923 VDD VSS / DCAP
XFILLER_T_2_922 VDD VSS / DCAP
XFILLER_T_2_920 VDD VSS / DCAP
XFILLER_T_2_919 VDD VSS / DCAP
XFILLER_T_2_916 VDD VSS / DCAP
XFILLER_T_2_915 VDD VSS / DCAP
XFILLER_T_2_914 VDD VSS / DCAP
XFILLER_T_2_911 VDD VSS / DCAP
XFILLER_T_2_910 VDD VSS / DCAP
XFILLER_T_2_909 VDD VSS / DCAP
XFILLER_T_2_908 VDD VSS / DCAP
XFILLER_T_2_906 VDD VSS / DCAP
XFILLER_T_2_905 VDD VSS / DCAP
XFILLER_T_2_904 VDD VSS / DCAP
XFILLER_T_2_903 VDD VSS / DCAP
XFILLER_T_2_901 VDD VSS / DCAP
XFILLER_T_2_900 VDD VSS / DCAP
XFILLER_T_2_899 VDD VSS / DCAP
XFILLER_T_1_1396 VDD VSS / DCAP
XFILLER_T_1_1395 VDD VSS / DCAP
XFILLER_T_1_1392 VDD VSS / DCAP
XFILLER_T_1_1386 VDD VSS / DCAP
XFILLER_T_1_1383 VDD VSS / DCAP
XFILLER_T_1_1382 VDD VSS / DCAP
XFILLER_T_1_1381 VDD VSS / DCAP
XFILLER_T_1_1379 VDD VSS / DCAP
XFILLER_T_1_1378 VDD VSS / DCAP
XFILLER_T_1_1376 VDD VSS / DCAP
XFILLER_T_1_1375 VDD VSS / DCAP
XFILLER_T_1_1374 VDD VSS / DCAP
XFILLER_T_1_1372 VDD VSS / DCAP
XFILLER_T_1_1371 VDD VSS / DCAP
XFILLER_T_2_895 VDD VSS / DCAP
XFILLER_T_1_1368 VDD VSS / DCAP
XFILLER_T_1_1367 VDD VSS / DCAP
XFILLER_T_1_1366 VDD VSS / DCAP
XFILLER_T_1_1365 VDD VSS / DCAP
XFILLER_T_1_1363 VDD VSS / DCAP
XFILLER_T_1_1362 VDD VSS / DCAP
XFILLER_T_1_1361 VDD VSS / DCAP
XFILLER_T_1_1357 VDD VSS / DCAP
XFILLER_T_2_892 VDD VSS / DCAP
XFILLER_T_1_1355 VDD VSS / DCAP
XFILLER_T_1_1354 VDD VSS / DCAP
XFILLER_T_1_1352 VDD VSS / DCAP
XFILLER_T_1_1351 VDD VSS / DCAP
XFILLER_T_1_1347 VDD VSS / DCAP
XFILLER_T_1_1346 VDD VSS / DCAP
XFILLER_T_2_891 VDD VSS / DCAP
XFILLER_T_1_1344 VDD VSS / DCAP
XFILLER_T_2_890 VDD VSS / DCAP
XFILLER_T_1_1343 VDD VSS / DCAP
XFILLER_T_2_886 VDD VSS / DCAP
XFILLER_T_2_885 VDD VSS / DCAP
XFILLER_T_2_884 VDD VSS / DCAP
XFILLER_T_1_1341 VDD VSS / DCAP
XFILLER_T_1_1340 VDD VSS / DCAP
XFILLER_T_1_1339 VDD VSS / DCAP
XFILLER_T_1_1338 VDD VSS / DCAP
XFILLER_T_1_1336 VDD VSS / DCAP
XFILLER_T_1_1335 VDD VSS / DCAP
XFILLER_T_1_1334 VDD VSS / DCAP
XFILLER_T_1_1333 VDD VSS / DCAP
XFILLER_T_1_1332 VDD VSS / DCAP
XFILLER_T_1_1331 VDD VSS / DCAP
XFILLER_T_1_1330 VDD VSS / DCAP
XFILLER_T_1_1329 VDD VSS / DCAP
XFILLER_T_1_1327 VDD VSS / DCAP
XFILLER_T_1_1326 VDD VSS / DCAP
XFILLER_T_2_880 VDD VSS / DCAP
XFILLER_T_2_879 VDD VSS / DCAP
XFILLER_T_2_878 VDD VSS / DCAP
XFILLER_T_1_1324 VDD VSS / DCAP
XFILLER_T_1_1323 VDD VSS / DCAP
XFILLER_T_1_1322 VDD VSS / DCAP
XFILLER_T_1_1320 VDD VSS / DCAP
XFILLER_T_1_1317 VDD VSS / DCAP
XFILLER_T_1_1316 VDD VSS / DCAP
XFILLER_T_2_876 VDD VSS / DCAP
XFILLER_T_2_875 VDD VSS / DCAP
XFILLER_T_2_872 VDD VSS / DCAP
XFILLER_T_2_869 VDD VSS / DCAP
XFILLER_T_2_868 VDD VSS / DCAP
XFILLER_T_2_866 VDD VSS / DCAP
XFILLER_T_2_865 VDD VSS / DCAP
XFILLER_T_2_864 VDD VSS / DCAP
XFILLER_T_2_861 VDD VSS / DCAP
XFILLER_T_1_1309 VDD VSS / DCAP
XFILLER_T_1_1304 VDD VSS / DCAP
XFILLER_T_1_1303 VDD VSS / DCAP
XFILLER_T_1_1302 VDD VSS / DCAP
XFILLER_T_1_1301 VDD VSS / DCAP
XFILLER_T_1_1298 VDD VSS / DCAP
XFILLER_T_1_1297 VDD VSS / DCAP
XFILLER_T_1_1296 VDD VSS / DCAP
XFILLER_T_1_1295 VDD VSS / DCAP
XFILLER_T_1_1292 VDD VSS / DCAP
XFILLER_T_1_1289 VDD VSS / DCAP
XFILLER_T_1_1286 VDD VSS / DCAP
XFILLER_T_1_1285 VDD VSS / DCAP
XFILLER_T_2_858 VDD VSS / DCAP
XFILLER_T_1_1283 VDD VSS / DCAP
XFILLER_T_1_1281 VDD VSS / DCAP
XFILLER_T_1_1280 VDD VSS / DCAP
XFILLER_T_1_1277 VDD VSS / DCAP
XFILLER_T_1_1276 VDD VSS / DCAP
XFILLER_T_1_1274 VDD VSS / DCAP
XFILLER_T_1_1273 VDD VSS / DCAP
XFILLER_T_1_1272 VDD VSS / DCAP
XFILLER_T_1_1270 VDD VSS / DCAP
XFILLER_T_1_1269 VDD VSS / DCAP
XFILLER_T_1_1268 VDD VSS / DCAP
XFILLER_T_1_1266 VDD VSS / DCAP
XFILLER_T_1_1265 VDD VSS / DCAP
XFILLER_T_1_1264 VDD VSS / DCAP
XFILLER_T_1_1263 VDD VSS / DCAP
XFILLER_T_1_1262 VDD VSS / DCAP
XFILLER_T_1_1261 VDD VSS / DCAP
XFILLER_T_1_1260 VDD VSS / DCAP
XFILLER_T_1_1258 VDD VSS / DCAP
XFILLER_T_1_1257 VDD VSS / DCAP
XFILLER_T_1_1256 VDD VSS / DCAP
XFILLER_T_1_1255 VDD VSS / DCAP
XFILLER_T_1_1251 VDD VSS / DCAP
XFILLER_T_1_1249 VDD VSS / DCAP
XFILLER_T_1_1242 VDD VSS / DCAP
XFILLER_T_1_1241 VDD VSS / DCAP
XFILLER_T_1_1240 VDD VSS / DCAP
XFILLER_T_1_1239 VDD VSS / DCAP
XFILLER_T_1_1237 VDD VSS / DCAP
XFILLER_T_1_1236 VDD VSS / DCAP
XFILLER_T_1_1235 VDD VSS / DCAP
XFILLER_T_1_1234 VDD VSS / DCAP
XFILLER_T_1_1233 VDD VSS / DCAP
XFILLER_T_1_1231 VDD VSS / DCAP
XFILLER_T_1_1230 VDD VSS / DCAP
XFILLER_T_1_1229 VDD VSS / DCAP
XFILLER_T_1_1227 VDD VSS / DCAP
XFILLER_T_1_1222 VDD VSS / DCAP
XFILLER_T_1_1221 VDD VSS / DCAP
XFILLER_T_1_1218 VDD VSS / DCAP
XFILLER_T_1_1217 VDD VSS / DCAP
XFILLER_T_1_1212 VDD VSS / DCAP
XFILLER_T_1_1211 VDD VSS / DCAP
XFILLER_T_1_1209 VDD VSS / DCAP
XFILLER_T_2_857 VDD VSS / DCAP
XFILLER_T_2_856 VDD VSS / DCAP
XFILLER_T_2_855 VDD VSS / DCAP
XFILLER_T_2_854 VDD VSS / DCAP
XFILLER_T_1_1208 VDD VSS / DCAP
XFILLER_T_2_853 VDD VSS / DCAP
XFILLER_T_2_852 VDD VSS / DCAP
XFILLER_T_2_851 VDD VSS / DCAP
XFILLER_T_2_850 VDD VSS / DCAP
XFILLER_T_2_849 VDD VSS / DCAP
XFILLER_T_2_848 VDD VSS / DCAP
XFILLER_T_2_847 VDD VSS / DCAP
XFILLER_T_2_846 VDD VSS / DCAP
XFILLER_T_2_840 VDD VSS / DCAP
XFILLER_T_2_839 VDD VSS / DCAP
XFILLER_T_2_838 VDD VSS / DCAP
XFILLER_T_1_1206 VDD VSS / DCAP
XFILLER_T_2_834 VDD VSS / DCAP
XFILLER_T_2_831 VDD VSS / DCAP
XFILLER_T_2_829 VDD VSS / DCAP
XFILLER_T_2_828 VDD VSS / DCAP
XFILLER_T_2_827 VDD VSS / DCAP
XFILLER_T_2_826 VDD VSS / DCAP
XFILLER_T_2_825 VDD VSS / DCAP
XFILLER_T_1_1204 VDD VSS / DCAP
XFILLER_T_2_821 VDD VSS / DCAP
XFILLER_T_1_1203 VDD VSS / DCAP
XFILLER_T_1_1201 VDD VSS / DCAP
XFILLER_T_2_819 VDD VSS / DCAP
XFILLER_T_1_1198 VDD VSS / DCAP
XFILLER_T_1_1197 VDD VSS / DCAP
XFILLER_T_1_1196 VDD VSS / DCAP
XFILLER_T_1_1195 VDD VSS / DCAP
XFILLER_T_1_1191 VDD VSS / DCAP
XFILLER_T_1_1188 VDD VSS / DCAP
XFILLER_T_1_1187 VDD VSS / DCAP
XFILLER_T_1_1186 VDD VSS / DCAP
XFILLER_T_1_1185 VDD VSS / DCAP
XFILLER_T_1_1184 VDD VSS / DCAP
XFILLER_T_1_1183 VDD VSS / DCAP
XFILLER_T_1_1182 VDD VSS / DCAP
XFILLER_T_1_1181 VDD VSS / DCAP
XFILLER_T_1_1180 VDD VSS / DCAP
XFILLER_T_1_1177 VDD VSS / DCAP
XFILLER_T_2_818 VDD VSS / DCAP
XFILLER_T_2_817 VDD VSS / DCAP
XFILLER_T_2_816 VDD VSS / DCAP
XFILLER_T_1_1175 VDD VSS / DCAP
XFILLER_T_1_1174 VDD VSS / DCAP
XFILLER_T_1_1173 VDD VSS / DCAP
XFILLER_T_1_1171 VDD VSS / DCAP
XFILLER_T_1_1170 VDD VSS / DCAP
XFILLER_T_2_814 VDD VSS / DCAP
XFILLER_T_1_1166 VDD VSS / DCAP
XFILLER_T_2_812 VDD VSS / DCAP
XFILLER_T_2_810 VDD VSS / DCAP
XFILLER_T_1_1165 VDD VSS / DCAP
XFILLER_T_1_1164 VDD VSS / DCAP
XFILLER_T_1_1163 VDD VSS / DCAP
XFILLER_T_1_1162 VDD VSS / DCAP
XFILLER_T_1_1160 VDD VSS / DCAP
XFILLER_T_1_1159 VDD VSS / DCAP
XFILLER_T_1_1158 VDD VSS / DCAP
XFILLER_T_1_1157 VDD VSS / DCAP
XFILLER_T_1_1155 VDD VSS / DCAP
XFILLER_T_1_1152 VDD VSS / DCAP
XFILLER_T_1_1151 VDD VSS / DCAP
XFILLER_T_1_1149 VDD VSS / DCAP
XFILLER_T_1_1148 VDD VSS / DCAP
XFILLER_T_1_1146 VDD VSS / DCAP
XFILLER_T_1_1145 VDD VSS / DCAP
XFILLER_T_1_1143 VDD VSS / DCAP
XFILLER_T_1_1140 VDD VSS / DCAP
XFILLER_T_2_807 VDD VSS / DCAP
XFILLER_T_1_1139 VDD VSS / DCAP
XFILLER_T_2_806 VDD VSS / DCAP
XFILLER_T_1_1138 VDD VSS / DCAP
XFILLER_T_2_802 VDD VSS / DCAP
XFILLER_T_2_799 VDD VSS / DCAP
XFILLER_T_2_798 VDD VSS / DCAP
XFILLER_T_1_1135 VDD VSS / DCAP
XFILLER_T_1_1133 VDD VSS / DCAP
XFILLER_T_1_1131 VDD VSS / DCAP
XFILLER_T_1_1130 VDD VSS / DCAP
XFILLER_T_1_1128 VDD VSS / DCAP
XFILLER_T_1_1126 VDD VSS / DCAP
XFILLER_T_1_1124 VDD VSS / DCAP
XFILLER_T_2_792 VDD VSS / DCAP
XFILLER_T_2_791 VDD VSS / DCAP
XFILLER_T_2_788 VDD VSS / DCAP
XFILLER_T_2_787 VDD VSS / DCAP
XFILLER_T_2_786 VDD VSS / DCAP
XFILLER_T_2_784 VDD VSS / DCAP
XFILLER_T_2_783 VDD VSS / DCAP
XFILLER_T_2_779 VDD VSS / DCAP
XFILLER_T_1_1123 VDD VSS / DCAP
XFILLER_T_2_776 VDD VSS / DCAP
XFILLER_T_2_774 VDD VSS / DCAP
XFILLER_T_1_1122 VDD VSS / DCAP
XFILLER_T_2_773 VDD VSS / DCAP
XFILLER_T_2_770 VDD VSS / DCAP
XFILLER_T_2_769 VDD VSS / DCAP
XFILLER_T_1_1120 VDD VSS / DCAP
XFILLER_T_2_767 VDD VSS / DCAP
XFILLER_T_1_1119 VDD VSS / DCAP
XFILLER_T_1_1118 VDD VSS / DCAP
XFILLER_T_1_1116 VDD VSS / DCAP
XFILLER_T_2_764 VDD VSS / DCAP
XFILLER_T_2_762 VDD VSS / DCAP
XFILLER_T_1_1115 VDD VSS / DCAP
XFILLER_T_2_760 VDD VSS / DCAP
XFILLER_T_2_759 VDD VSS / DCAP
XFILLER_T_2_758 VDD VSS / DCAP
XFILLER_T_2_757 VDD VSS / DCAP
XFILLER_T_1_1113 VDD VSS / DCAP
XFILLER_T_1_1112 VDD VSS / DCAP
XFILLER_T_1_1111 VDD VSS / DCAP
XFILLER_T_2_751 VDD VSS / DCAP
XFILLER_T_2_750 VDD VSS / DCAP
XFILLER_T_2_749 VDD VSS / DCAP
XFILLER_T_1_1110 VDD VSS / DCAP
XFILLER_T_1_1109 VDD VSS / DCAP
XFILLER_T_1_1108 VDD VSS / DCAP
XFILLER_T_1_1103 VDD VSS / DCAP
XFILLER_T_1_1102 VDD VSS / DCAP
XFILLER_T_1_1100 VDD VSS / DCAP
XFILLER_T_1_1098 VDD VSS / DCAP
XFILLER_T_1_1097 VDD VSS / DCAP
XFILLER_T_1_1096 VDD VSS / DCAP
XFILLER_T_1_1095 VDD VSS / DCAP
XFILLER_T_1_1090 VDD VSS / DCAP
XFILLER_T_1_1089 VDD VSS / DCAP
XFILLER_T_1_1087 VDD VSS / DCAP
XFILLER_T_1_1086 VDD VSS / DCAP
XFILLER_T_1_1083 VDD VSS / DCAP
XFILLER_T_1_1082 VDD VSS / DCAP
XFILLER_T_1_1081 VDD VSS / DCAP
XFILLER_T_1_1080 VDD VSS / DCAP
XFILLER_T_1_1079 VDD VSS / DCAP
XFILLER_T_1_1075 VDD VSS / DCAP
XFILLER_T_1_1073 VDD VSS / DCAP
XFILLER_T_2_744 VDD VSS / DCAP
XFILLER_T_1_1064 VDD VSS / DCAP
XFILLER_T_1_1063 VDD VSS / DCAP
XFILLER_T_1_1061 VDD VSS / DCAP
XFILLER_T_1_1060 VDD VSS / DCAP
XFILLER_T_1_1059 VDD VSS / DCAP
XFILLER_T_2_743 VDD VSS / DCAP
XFILLER_T_1_1057 VDD VSS / DCAP
XFILLER_T_1_1056 VDD VSS / DCAP
XFILLER_T_1_1055 VDD VSS / DCAP
XFILLER_T_1_1053 VDD VSS / DCAP
XFILLER_T_1_1052 VDD VSS / DCAP
XFILLER_T_1_1051 VDD VSS / DCAP
XFILLER_T_1_1050 VDD VSS / DCAP
XFILLER_T_1_1048 VDD VSS / DCAP
XFILLER_T_1_1046 VDD VSS / DCAP
XFILLER_T_1_1045 VDD VSS / DCAP
XFILLER_T_2_742 VDD VSS / DCAP
XFILLER_T_2_741 VDD VSS / DCAP
XFILLER_T_2_740 VDD VSS / DCAP
XFILLER_T_2_739 VDD VSS / DCAP
XFILLER_T_2_738 VDD VSS / DCAP
XFILLER_T_2_736 VDD VSS / DCAP
XFILLER_T_2_734 VDD VSS / DCAP
XFILLER_T_1_1043 VDD VSS / DCAP
XFILLER_T_1_1042 VDD VSS / DCAP
XFILLER_T_1_1040 VDD VSS / DCAP
XFILLER_T_1_1039 VDD VSS / DCAP
XFILLER_T_1_1038 VDD VSS / DCAP
XFILLER_T_1_1036 VDD VSS / DCAP
XFILLER_T_1_1035 VDD VSS / DCAP
XFILLER_T_1_1033 VDD VSS / DCAP
XFILLER_T_1_1029 VDD VSS / DCAP
XFILLER_T_1_1028 VDD VSS / DCAP
XFILLER_T_1_1027 VDD VSS / DCAP
XFILLER_T_2_731 VDD VSS / DCAP
XFILLER_T_2_730 VDD VSS / DCAP
XFILLER_T_2_729 VDD VSS / DCAP
XFILLER_T_2_728 VDD VSS / DCAP
XFILLER_T_2_727 VDD VSS / DCAP
XFILLER_T_2_726 VDD VSS / DCAP
XFILLER_T_2_724 VDD VSS / DCAP
XFILLER_T_2_723 VDD VSS / DCAP
XFILLER_T_2_722 VDD VSS / DCAP
XFILLER_T_2_721 VDD VSS / DCAP
XFILLER_T_2_720 VDD VSS / DCAP
XFILLER_T_2_719 VDD VSS / DCAP
XFILLER_T_2_718 VDD VSS / DCAP
XFILLER_T_2_717 VDD VSS / DCAP
XFILLER_T_2_715 VDD VSS / DCAP
XFILLER_T_2_713 VDD VSS / DCAP
XFILLER_T_2_711 VDD VSS / DCAP
XFILLER_T_2_710 VDD VSS / DCAP
XFILLER_T_2_708 VDD VSS / DCAP
XFILLER_T_2_704 VDD VSS / DCAP
XFILLER_T_2_701 VDD VSS / DCAP
XFILLER_T_1_1023 VDD VSS / DCAP
XFILLER_T_1_1022 VDD VSS / DCAP
XFILLER_T_2_700 VDD VSS / DCAP
XFILLER_T_1_1021 VDD VSS / DCAP
XFILLER_T_2_699 VDD VSS / DCAP
XFILLER_T_1_1020 VDD VSS / DCAP
XFILLER_T_1_1018 VDD VSS / DCAP
XFILLER_T_2_696 VDD VSS / DCAP
XFILLER_T_1_1017 VDD VSS / DCAP
XFILLER_T_1_1016 VDD VSS / DCAP
XFILLER_T_1_1013 VDD VSS / DCAP
XFILLER_T_1_1011 VDD VSS / DCAP
XFILLER_T_1_1010 VDD VSS / DCAP
XFILLER_T_1_1009 VDD VSS / DCAP
XFILLER_T_1_1008 VDD VSS / DCAP
XFILLER_T_1_1006 VDD VSS / DCAP
XFILLER_T_1_1003 VDD VSS / DCAP
XFILLER_T_1_1001 VDD VSS / DCAP
XFILLER_T_1_1000 VDD VSS / DCAP
XFILLER_T_2_695 VDD VSS / DCAP
XFILLER_T_2_694 VDD VSS / DCAP
XFILLER_T_2_693 VDD VSS / DCAP
XFILLER_T_2_691 VDD VSS / DCAP
XFILLER_T_2_688 VDD VSS / DCAP
XFILLER_T_1_996 VDD VSS / DCAP
XFILLER_T_1_995 VDD VSS / DCAP
XFILLER_T_1_994 VDD VSS / DCAP
XFILLER_T_1_992 VDD VSS / DCAP
XFILLER_T_1_991 VDD VSS / DCAP
XFILLER_T_1_987 VDD VSS / DCAP
XFILLER_T_1_986 VDD VSS / DCAP
XFILLER_T_2_684 VDD VSS / DCAP
XFILLER_T_2_682 VDD VSS / DCAP
XFILLER_T_2_681 VDD VSS / DCAP
XFILLER_T_1_982 VDD VSS / DCAP
XFILLER_T_1_981 VDD VSS / DCAP
XFILLER_T_2_679 VDD VSS / DCAP
XFILLER_T_2_678 VDD VSS / DCAP
XFILLER_T_1_980 VDD VSS / DCAP
XFILLER_T_2_676 VDD VSS / DCAP
XFILLER_T_2_675 VDD VSS / DCAP
XFILLER_T_2_674 VDD VSS / DCAP
XFILLER_T_2_673 VDD VSS / DCAP
XFILLER_T_1_978 VDD VSS / DCAP
XFILLER_T_1_977 VDD VSS / DCAP
XFILLER_T_1_976 VDD VSS / DCAP
XFILLER_T_2_672 VDD VSS / DCAP
XFILLER_T_1_974 VDD VSS / DCAP
XFILLER_T_1_973 VDD VSS / DCAP
XFILLER_T_2_670 VDD VSS / DCAP
XFILLER_T_2_669 VDD VSS / DCAP
XFILLER_T_2_668 VDD VSS / DCAP
XFILLER_T_1_971 VDD VSS / DCAP
XFILLER_T_2_667 VDD VSS / DCAP
XFILLER_T_2_663 VDD VSS / DCAP
XFILLER_T_2_661 VDD VSS / DCAP
XFILLER_T_1_969 VDD VSS / DCAP
XFILLER_T_1_968 VDD VSS / DCAP
XFILLER_T_1_965 VDD VSS / DCAP
XFILLER_T_1_964 VDD VSS / DCAP
XFILLER_T_1_962 VDD VSS / DCAP
XFILLER_T_1_961 VDD VSS / DCAP
XFILLER_T_1_958 VDD VSS / DCAP
XFILLER_T_1_957 VDD VSS / DCAP
XFILLER_T_2_659 VDD VSS / DCAP
XFILLER_T_1_956 VDD VSS / DCAP
XFILLER_T_2_658 VDD VSS / DCAP
XFILLER_T_1_954 VDD VSS / DCAP
XFILLER_T_2_656 VDD VSS / DCAP
XFILLER_T_2_655 VDD VSS / DCAP
XFILLER_T_1_953 VDD VSS / DCAP
XFILLER_T_1_950 VDD VSS / DCAP
XFILLER_T_1_949 VDD VSS / DCAP
XFILLER_T_2_649 VDD VSS / DCAP
XFILLER_T_2_648 VDD VSS / DCAP
XFILLER_T_2_646 VDD VSS / DCAP
XFILLER_T_1_945 VDD VSS / DCAP
XFILLER_T_1_944 VDD VSS / DCAP
XFILLER_T_2_645 VDD VSS / DCAP
XFILLER_T_2_644 VDD VSS / DCAP
XFILLER_T_1_943 VDD VSS / DCAP
XFILLER_T_1_941 VDD VSS / DCAP
XFILLER_T_1_940 VDD VSS / DCAP
XFILLER_T_1_939 VDD VSS / DCAP
XFILLER_T_1_938 VDD VSS / DCAP
XFILLER_T_1_937 VDD VSS / DCAP
XFILLER_T_1_936 VDD VSS / DCAP
XFILLER_T_1_934 VDD VSS / DCAP
XFILLER_T_1_933 VDD VSS / DCAP
XFILLER_T_1_931 VDD VSS / DCAP
XFILLER_T_1_930 VDD VSS / DCAP
XFILLER_T_1_929 VDD VSS / DCAP
XFILLER_T_1_928 VDD VSS / DCAP
XFILLER_T_1_924 VDD VSS / DCAP
XFILLER_T_2_639 VDD VSS / DCAP
XFILLER_T_2_638 VDD VSS / DCAP
XFILLER_T_2_637 VDD VSS / DCAP
XFILLER_T_2_635 VDD VSS / DCAP
XFILLER_T_2_633 VDD VSS / DCAP
XFILLER_T_2_632 VDD VSS / DCAP
XFILLER_T_2_630 VDD VSS / DCAP
XFILLER_T_2_629 VDD VSS / DCAP
XFILLER_T_2_628 VDD VSS / DCAP
XFILLER_T_1_920 VDD VSS / DCAP
XFILLER_T_1_917 VDD VSS / DCAP
XFILLER_T_1_915 VDD VSS / DCAP
XFILLER_T_2_624 VDD VSS / DCAP
XFILLER_T_1_914 VDD VSS / DCAP
XFILLER_T_2_621 VDD VSS / DCAP
XFILLER_T_2_620 VDD VSS / DCAP
XFILLER_T_1_913 VDD VSS / DCAP
XFILLER_T_1_912 VDD VSS / DCAP
XFILLER_T_1_911 VDD VSS / DCAP
XFILLER_T_2_616 VDD VSS / DCAP
XFILLER_T_2_615 VDD VSS / DCAP
XFILLER_T_1_907 VDD VSS / DCAP
XFILLER_T_2_614 VDD VSS / DCAP
XFILLER_T_2_613 VDD VSS / DCAP
XFILLER_T_1_905 VDD VSS / DCAP
XFILLER_T_1_902 VDD VSS / DCAP
XFILLER_T_1_900 VDD VSS / DCAP
XFILLER_T_1_899 VDD VSS / DCAP
XFILLER_T_1_898 VDD VSS / DCAP
XFILLER_T_1_896 VDD VSS / DCAP
XFILLER_T_2_609 VDD VSS / DCAP
XFILLER_T_2_608 VDD VSS / DCAP
XFILLER_T_1_895 VDD VSS / DCAP
XFILLER_T_2_607 VDD VSS / DCAP
XFILLER_T_1_892 VDD VSS / DCAP
XFILLER_T_1_890 VDD VSS / DCAP
XFILLER_T_2_606 VDD VSS / DCAP
XFILLER_T_2_605 VDD VSS / DCAP
XFILLER_T_2_604 VDD VSS / DCAP
XFILLER_T_2_602 VDD VSS / DCAP
XFILLER_T_2_601 VDD VSS / DCAP
XFILLER_T_1_889 VDD VSS / DCAP
XFILLER_T_1_888 VDD VSS / DCAP
XFILLER_T_1_885 VDD VSS / DCAP
XFILLER_T_1_884 VDD VSS / DCAP
XFILLER_T_1_883 VDD VSS / DCAP
XFILLER_T_1_882 VDD VSS / DCAP
XFILLER_T_1_880 VDD VSS / DCAP
XFILLER_T_1_878 VDD VSS / DCAP
XFILLER_T_1_876 VDD VSS / DCAP
XFILLER_T_1_875 VDD VSS / DCAP
XFILLER_T_1_873 VDD VSS / DCAP
XFILLER_T_1_872 VDD VSS / DCAP
XFILLER_T_1_871 VDD VSS / DCAP
XFILLER_T_1_870 VDD VSS / DCAP
XFILLER_T_1_868 VDD VSS / DCAP
XFILLER_T_1_867 VDD VSS / DCAP
XFILLER_T_1_866 VDD VSS / DCAP
XFILLER_T_1_863 VDD VSS / DCAP
XFILLER_T_1_862 VDD VSS / DCAP
XFILLER_T_1_858 VDD VSS / DCAP
XFILLER_T_1_856 VDD VSS / DCAP
XFILLER_T_1_855 VDD VSS / DCAP
XFILLER_T_1_854 VDD VSS / DCAP
XFILLER_T_1_852 VDD VSS / DCAP
XFILLER_T_1_851 VDD VSS / DCAP
XFILLER_T_1_850 VDD VSS / DCAP
XFILLER_T_1_846 VDD VSS / DCAP
XFILLER_T_1_845 VDD VSS / DCAP
XFILLER_T_1_844 VDD VSS / DCAP
XFILLER_T_1_843 VDD VSS / DCAP
XFILLER_T_1_842 VDD VSS / DCAP
XFILLER_T_2_594 VDD VSS / DCAP
XFILLER_T_1_841 VDD VSS / DCAP
XFILLER_T_1_839 VDD VSS / DCAP
XFILLER_T_1_837 VDD VSS / DCAP
XFILLER_T_1_836 VDD VSS / DCAP
XFILLER_T_1_833 VDD VSS / DCAP
XFILLER_T_1_829 VDD VSS / DCAP
XFILLER_T_1_828 VDD VSS / DCAP
XFILLER_T_1_824 VDD VSS / DCAP
XFILLER_T_1_821 VDD VSS / DCAP
XFILLER_T_1_816 VDD VSS / DCAP
XFILLER_T_1_813 VDD VSS / DCAP
XFILLER_T_1_812 VDD VSS / DCAP
XFILLER_T_1_809 VDD VSS / DCAP
XFILLER_T_1_808 VDD VSS / DCAP
XFILLER_T_1_807 VDD VSS / DCAP
XFILLER_T_1_805 VDD VSS / DCAP
XFILLER_T_1_804 VDD VSS / DCAP
XFILLER_T_1_803 VDD VSS / DCAP
XFILLER_T_1_802 VDD VSS / DCAP
XFILLER_T_1_801 VDD VSS / DCAP
XFILLER_T_1_800 VDD VSS / DCAP
XFILLER_T_1_797 VDD VSS / DCAP
XFILLER_T_1_795 VDD VSS / DCAP
XFILLER_T_1_794 VDD VSS / DCAP
XFILLER_T_1_793 VDD VSS / DCAP
XFILLER_T_1_792 VDD VSS / DCAP
XFILLER_T_1_791 VDD VSS / DCAP
XFILLER_T_2_593 VDD VSS / DCAP
XFILLER_T_2_592 VDD VSS / DCAP
XFILLER_T_1_788 VDD VSS / DCAP
XFILLER_T_1_786 VDD VSS / DCAP
XFILLER_T_1_780 VDD VSS / DCAP
XFILLER_T_1_779 VDD VSS / DCAP
XFILLER_T_2_591 VDD VSS / DCAP
XFILLER_T_2_590 VDD VSS / DCAP
XFILLER_T_2_588 VDD VSS / DCAP
XFILLER_T_1_778 VDD VSS / DCAP
XFILLER_T_1_777 VDD VSS / DCAP
XFILLER_T_2_584 VDD VSS / DCAP
XFILLER_T_2_583 VDD VSS / DCAP
XFILLER_T_2_581 VDD VSS / DCAP
XFILLER_T_2_580 VDD VSS / DCAP
XFILLER_T_2_578 VDD VSS / DCAP
XFILLER_T_2_576 VDD VSS / DCAP
XFILLER_T_2_574 VDD VSS / DCAP
XFILLER_T_2_570 VDD VSS / DCAP
XFILLER_T_1_776 VDD VSS / DCAP
XFILLER_T_1_775 VDD VSS / DCAP
XFILLER_T_1_774 VDD VSS / DCAP
XFILLER_T_2_568 VDD VSS / DCAP
XFILLER_T_2_566 VDD VSS / DCAP
XFILLER_T_2_564 VDD VSS / DCAP
XFILLER_T_2_562 VDD VSS / DCAP
XFILLER_T_2_561 VDD VSS / DCAP
XFILLER_T_2_559 VDD VSS / DCAP
XFILLER_T_2_558 VDD VSS / DCAP
XFILLER_T_2_556 VDD VSS / DCAP
XFILLER_T_1_768 VDD VSS / DCAP
XFILLER_T_1_767 VDD VSS / DCAP
XFILLER_T_2_554 VDD VSS / DCAP
XFILLER_T_1_765 VDD VSS / DCAP
XFILLER_T_1_764 VDD VSS / DCAP
XFILLER_T_2_552 VDD VSS / DCAP
XFILLER_T_2_551 VDD VSS / DCAP
XFILLER_T_1_758 VDD VSS / DCAP
XFILLER_T_1_754 VDD VSS / DCAP
XFILLER_T_1_753 VDD VSS / DCAP
XFILLER_T_1_751 VDD VSS / DCAP
XFILLER_T_1_750 VDD VSS / DCAP
XFILLER_T_2_548 VDD VSS / DCAP
XFILLER_T_1_746 VDD VSS / DCAP
XFILLER_T_1_745 VDD VSS / DCAP
XFILLER_T_1_744 VDD VSS / DCAP
XFILLER_T_1_741 VDD VSS / DCAP
XFILLER_T_1_738 VDD VSS / DCAP
XFILLER_T_2_547 VDD VSS / DCAP
XFILLER_T_2_546 VDD VSS / DCAP
XFILLER_T_2_545 VDD VSS / DCAP
XFILLER_T_2_544 VDD VSS / DCAP
XFILLER_T_1_734 VDD VSS / DCAP
XFILLER_T_1_733 VDD VSS / DCAP
XFILLER_T_1_732 VDD VSS / DCAP
XFILLER_T_1_730 VDD VSS / DCAP
XFILLER_T_1_729 VDD VSS / DCAP
XFILLER_T_2_543 VDD VSS / DCAP
XFILLER_T_2_541 VDD VSS / DCAP
XFILLER_T_2_539 VDD VSS / DCAP
XFILLER_T_2_536 VDD VSS / DCAP
XFILLER_T_2_535 VDD VSS / DCAP
XFILLER_T_2_534 VDD VSS / DCAP
XFILLER_T_2_533 VDD VSS / DCAP
XFILLER_T_2_532 VDD VSS / DCAP
XFILLER_T_2_531 VDD VSS / DCAP
XFILLER_T_2_528 VDD VSS / DCAP
XFILLER_T_2_527 VDD VSS / DCAP
XFILLER_T_2_525 VDD VSS / DCAP
XFILLER_T_2_524 VDD VSS / DCAP
XFILLER_T_2_523 VDD VSS / DCAP
XFILLER_T_2_522 VDD VSS / DCAP
XFILLER_T_2_520 VDD VSS / DCAP
XFILLER_T_2_519 VDD VSS / DCAP
XFILLER_T_2_517 VDD VSS / DCAP
XFILLER_T_2_516 VDD VSS / DCAP
XFILLER_T_2_515 VDD VSS / DCAP
XFILLER_T_2_514 VDD VSS / DCAP
XFILLER_T_2_513 VDD VSS / DCAP
XFILLER_T_2_512 VDD VSS / DCAP
XFILLER_T_2_511 VDD VSS / DCAP
XFILLER_T_2_508 VDD VSS / DCAP
XFILLER_T_2_507 VDD VSS / DCAP
XFILLER_T_2_505 VDD VSS / DCAP
XFILLER_T_1_725 VDD VSS / DCAP
XFILLER_T_2_504 VDD VSS / DCAP
XFILLER_T_1_724 VDD VSS / DCAP
XFILLER_T_2_503 VDD VSS / DCAP
XFILLER_T_1_722 VDD VSS / DCAP
XFILLER_T_2_502 VDD VSS / DCAP
XFILLER_T_2_501 VDD VSS / DCAP
XFILLER_T_2_500 VDD VSS / DCAP
XFILLER_T_1_721 VDD VSS / DCAP
XFILLER_T_1_720 VDD VSS / DCAP
XFILLER_T_1_719 VDD VSS / DCAP
XFILLER_T_1_715 VDD VSS / DCAP
XFILLER_T_2_497 VDD VSS / DCAP
XFILLER_T_1_711 VDD VSS / DCAP
XFILLER_T_2_495 VDD VSS / DCAP
XFILLER_T_1_709 VDD VSS / DCAP
XFILLER_T_1_708 VDD VSS / DCAP
XFILLER_T_1_706 VDD VSS / DCAP
XFILLER_T_2_489 VDD VSS / DCAP
XFILLER_T_2_486 VDD VSS / DCAP
XFILLER_T_2_484 VDD VSS / DCAP
XFILLER_T_2_483 VDD VSS / DCAP
XFILLER_T_2_481 VDD VSS / DCAP
XFILLER_T_2_479 VDD VSS / DCAP
XFILLER_T_2_476 VDD VSS / DCAP
XFILLER_T_1_705 VDD VSS / DCAP
XFILLER_T_1_702 VDD VSS / DCAP
XFILLER_T_1_701 VDD VSS / DCAP
XFILLER_T_2_475 VDD VSS / DCAP
XFILLER_T_2_472 VDD VSS / DCAP
XFILLER_T_2_471 VDD VSS / DCAP
XFILLER_T_2_470 VDD VSS / DCAP
XFILLER_T_1_698 VDD VSS / DCAP
XFILLER_T_2_468 VDD VSS / DCAP
XFILLER_T_2_467 VDD VSS / DCAP
XFILLER_T_2_466 VDD VSS / DCAP
XFILLER_T_2_464 VDD VSS / DCAP
XFILLER_T_2_463 VDD VSS / DCAP
XFILLER_T_2_460 VDD VSS / DCAP
XFILLER_T_2_458 VDD VSS / DCAP
XFILLER_T_2_457 VDD VSS / DCAP
XFILLER_T_2_456 VDD VSS / DCAP
XFILLER_T_2_455 VDD VSS / DCAP
XFILLER_T_2_453 VDD VSS / DCAP
XFILLER_T_2_452 VDD VSS / DCAP
XFILLER_T_2_449 VDD VSS / DCAP
XFILLER_T_2_448 VDD VSS / DCAP
XFILLER_T_2_447 VDD VSS / DCAP
XFILLER_T_2_446 VDD VSS / DCAP
XFILLER_T_2_443 VDD VSS / DCAP
XFILLER_T_2_440 VDD VSS / DCAP
XFILLER_T_2_439 VDD VSS / DCAP
XFILLER_T_2_437 VDD VSS / DCAP
XFILLER_T_2_436 VDD VSS / DCAP
XFILLER_T_1_695 VDD VSS / DCAP
XFILLER_T_1_694 VDD VSS / DCAP
XFILLER_T_1_693 VDD VSS / DCAP
XFILLER_T_1_691 VDD VSS / DCAP
XFILLER_T_2_435 VDD VSS / DCAP
XFILLER_T_2_433 VDD VSS / DCAP
XFILLER_T_2_431 VDD VSS / DCAP
XFILLER_T_2_428 VDD VSS / DCAP
XFILLER_T_2_427 VDD VSS / DCAP
XFILLER_T_1_690 VDD VSS / DCAP
XFILLER_T_1_689 VDD VSS / DCAP
XFILLER_T_1_686 VDD VSS / DCAP
XFILLER_T_1_685 VDD VSS / DCAP
XFILLER_T_1_684 VDD VSS / DCAP
XFILLER_T_1_683 VDD VSS / DCAP
XFILLER_T_2_425 VDD VSS / DCAP
XFILLER_T_2_422 VDD VSS / DCAP
XFILLER_T_1_678 VDD VSS / DCAP
XFILLER_T_2_420 VDD VSS / DCAP
XFILLER_T_1_675 VDD VSS / DCAP
XFILLER_T_1_674 VDD VSS / DCAP
XFILLER_T_2_417 VDD VSS / DCAP
XFILLER_T_1_672 VDD VSS / DCAP
XFILLER_T_1_671 VDD VSS / DCAP
XFILLER_T_2_416 VDD VSS / DCAP
XFILLER_T_2_414 VDD VSS / DCAP
XFILLER_T_2_413 VDD VSS / DCAP
XFILLER_T_2_411 VDD VSS / DCAP
XFILLER_T_2_410 VDD VSS / DCAP
XFILLER_T_2_409 VDD VSS / DCAP
XFILLER_T_2_406 VDD VSS / DCAP
XFILLER_T_2_405 VDD VSS / DCAP
XFILLER_T_2_404 VDD VSS / DCAP
XFILLER_T_1_669 VDD VSS / DCAP
XFILLER_T_1_668 VDD VSS / DCAP
XFILLER_T_1_667 VDD VSS / DCAP
XFILLER_T_1_666 VDD VSS / DCAP
XFILLER_T_1_665 VDD VSS / DCAP
XFILLER_T_1_663 VDD VSS / DCAP
XFILLER_T_2_402 VDD VSS / DCAP
XFILLER_T_1_658 VDD VSS / DCAP
XFILLER_T_2_401 VDD VSS / DCAP
XFILLER_T_2_400 VDD VSS / DCAP
XFILLER_T_2_399 VDD VSS / DCAP
XFILLER_T_1_657 VDD VSS / DCAP
XFILLER_T_2_397 VDD VSS / DCAP
XFILLER_T_1_656 VDD VSS / DCAP
XFILLER_T_1_655 VDD VSS / DCAP
XFILLER_T_1_654 VDD VSS / DCAP
XFILLER_T_2_393 VDD VSS / DCAP
XFILLER_T_2_391 VDD VSS / DCAP
XFILLER_T_1_650 VDD VSS / DCAP
XFILLER_T_1_646 VDD VSS / DCAP
XFILLER_T_2_387 VDD VSS / DCAP
XFILLER_T_2_384 VDD VSS / DCAP
XFILLER_T_2_383 VDD VSS / DCAP
XFILLER_T_2_382 VDD VSS / DCAP
XFILLER_T_2_380 VDD VSS / DCAP
XFILLER_T_2_379 VDD VSS / DCAP
XFILLER_T_2_376 VDD VSS / DCAP
XFILLER_T_2_374 VDD VSS / DCAP
XFILLER_T_2_373 VDD VSS / DCAP
XFILLER_T_1_643 VDD VSS / DCAP
XFILLER_T_2_372 VDD VSS / DCAP
XFILLER_T_2_371 VDD VSS / DCAP
XFILLER_T_2_369 VDD VSS / DCAP
XFILLER_T_2_368 VDD VSS / DCAP
XFILLER_T_2_367 VDD VSS / DCAP
XFILLER_T_1_641 VDD VSS / DCAP
XFILLER_T_1_640 VDD VSS / DCAP
XFILLER_T_1_637 VDD VSS / DCAP
XFILLER_T_1_636 VDD VSS / DCAP
XFILLER_T_1_635 VDD VSS / DCAP
XFILLER_T_1_634 VDD VSS / DCAP
XFILLER_T_1_633 VDD VSS / DCAP
XFILLER_T_1_630 VDD VSS / DCAP
XFILLER_T_1_629 VDD VSS / DCAP
XFILLER_T_1_627 VDD VSS / DCAP
XFILLER_T_1_624 VDD VSS / DCAP
XFILLER_T_1_621 VDD VSS / DCAP
XFILLER_T_1_620 VDD VSS / DCAP
XFILLER_T_1_619 VDD VSS / DCAP
XFILLER_T_1_618 VDD VSS / DCAP
XFILLER_T_1_616 VDD VSS / DCAP
XFILLER_T_1_615 VDD VSS / DCAP
XFILLER_T_1_610 VDD VSS / DCAP
XFILLER_T_1_609 VDD VSS / DCAP
XFILLER_T_1_607 VDD VSS / DCAP
XFILLER_T_1_606 VDD VSS / DCAP
XFILLER_T_1_605 VDD VSS / DCAP
XFILLER_T_1_602 VDD VSS / DCAP
XFILLER_T_1_601 VDD VSS / DCAP
XFILLER_T_1_599 VDD VSS / DCAP
XFILLER_T_1_598 VDD VSS / DCAP
XFILLER_T_1_596 VDD VSS / DCAP
XFILLER_T_1_594 VDD VSS / DCAP
XFILLER_T_1_591 VDD VSS / DCAP
XFILLER_T_1_588 VDD VSS / DCAP
XFILLER_T_1_584 VDD VSS / DCAP
XFILLER_T_1_581 VDD VSS / DCAP
XFILLER_T_1_576 VDD VSS / DCAP
XFILLER_T_1_575 VDD VSS / DCAP
XFILLER_T_1_574 VDD VSS / DCAP
XFILLER_T_1_572 VDD VSS / DCAP
XFILLER_T_1_571 VDD VSS / DCAP
XFILLER_T_1_570 VDD VSS / DCAP
XFILLER_T_1_567 VDD VSS / DCAP
XFILLER_T_1_566 VDD VSS / DCAP
XFILLER_T_1_565 VDD VSS / DCAP
XFILLER_T_2_362 VDD VSS / DCAP
XFILLER_T_1_562 VDD VSS / DCAP
XFILLER_T_2_359 VDD VSS / DCAP
XFILLER_T_2_358 VDD VSS / DCAP
XFILLER_T_2_356 VDD VSS / DCAP
XFILLER_T_2_355 VDD VSS / DCAP
XFILLER_T_2_354 VDD VSS / DCAP
XFILLER_T_2_352 VDD VSS / DCAP
XFILLER_T_2_351 VDD VSS / DCAP
XFILLER_T_2_349 VDD VSS / DCAP
XFILLER_T_2_348 VDD VSS / DCAP
XFILLER_T_1_560 VDD VSS / DCAP
XFILLER_T_1_559 VDD VSS / DCAP
XFILLER_T_1_558 VDD VSS / DCAP
XFILLER_T_1_557 VDD VSS / DCAP
XFILLER_T_1_556 VDD VSS / DCAP
XFILLER_T_1_555 VDD VSS / DCAP
XFILLER_T_1_554 VDD VSS / DCAP
XFILLER_T_1_553 VDD VSS / DCAP
XFILLER_T_1_550 VDD VSS / DCAP
XFILLER_T_1_549 VDD VSS / DCAP
XFILLER_T_1_548 VDD VSS / DCAP
XFILLER_T_1_544 VDD VSS / DCAP
XFILLER_T_1_542 VDD VSS / DCAP
XFILLER_T_1_541 VDD VSS / DCAP
XFILLER_T_1_540 VDD VSS / DCAP
XFILLER_T_1_539 VDD VSS / DCAP
XFILLER_T_1_537 VDD VSS / DCAP
XFILLER_T_1_536 VDD VSS / DCAP
XFILLER_T_1_535 VDD VSS / DCAP
XFILLER_T_2_347 VDD VSS / DCAP
XFILLER_T_2_346 VDD VSS / DCAP
XFILLER_T_2_344 VDD VSS / DCAP
XFILLER_T_2_342 VDD VSS / DCAP
XFILLER_T_2_339 VDD VSS / DCAP
XFILLER_T_1_534 VDD VSS / DCAP
XFILLER_T_2_338 VDD VSS / DCAP
XFILLER_T_1_531 VDD VSS / DCAP
XFILLER_T_1_530 VDD VSS / DCAP
XFILLER_T_1_529 VDD VSS / DCAP
XFILLER_T_1_527 VDD VSS / DCAP
XFILLER_T_1_526 VDD VSS / DCAP
XFILLER_T_1_525 VDD VSS / DCAP
XFILLER_T_1_522 VDD VSS / DCAP
XFILLER_T_1_521 VDD VSS / DCAP
XFILLER_T_1_520 VDD VSS / DCAP
XFILLER_T_2_336 VDD VSS / DCAP
XFILLER_T_2_335 VDD VSS / DCAP
XFILLER_T_1_516 VDD VSS / DCAP
XFILLER_T_1_515 VDD VSS / DCAP
XFILLER_T_2_333 VDD VSS / DCAP
XFILLER_T_2_332 VDD VSS / DCAP
XFILLER_T_2_331 VDD VSS / DCAP
XFILLER_T_2_328 VDD VSS / DCAP
XFILLER_T_2_327 VDD VSS / DCAP
XFILLER_T_2_325 VDD VSS / DCAP
XFILLER_T_2_323 VDD VSS / DCAP
XFILLER_T_2_322 VDD VSS / DCAP
XFILLER_T_2_321 VDD VSS / DCAP
XFILLER_T_1_514 VDD VSS / DCAP
XFILLER_T_1_513 VDD VSS / DCAP
XFILLER_T_1_511 VDD VSS / DCAP
XFILLER_T_2_319 VDD VSS / DCAP
XFILLER_T_1_506 VDD VSS / DCAP
XFILLER_T_1_505 VDD VSS / DCAP
XFILLER_T_1_503 VDD VSS / DCAP
XFILLER_T_1_502 VDD VSS / DCAP
XFILLER_T_1_496 VDD VSS / DCAP
XFILLER_T_1_495 VDD VSS / DCAP
XFILLER_T_1_494 VDD VSS / DCAP
XFILLER_T_2_318 VDD VSS / DCAP
XFILLER_T_2_317 VDD VSS / DCAP
XFILLER_T_1_493 VDD VSS / DCAP
XFILLER_T_1_491 VDD VSS / DCAP
XFILLER_T_1_490 VDD VSS / DCAP
XFILLER_T_2_315 VDD VSS / DCAP
XFILLER_T_2_314 VDD VSS / DCAP
XFILLER_T_2_313 VDD VSS / DCAP
XFILLER_T_2_312 VDD VSS / DCAP
XFILLER_T_2_310 VDD VSS / DCAP
XFILLER_T_2_309 VDD VSS / DCAP
XFILLER_T_2_308 VDD VSS / DCAP
XFILLER_T_1_489 VDD VSS / DCAP
XFILLER_T_1_488 VDD VSS / DCAP
XFILLER_T_1_486 VDD VSS / DCAP
XFILLER_T_1_485 VDD VSS / DCAP
XFILLER_T_1_483 VDD VSS / DCAP
XFILLER_T_2_303 VDD VSS / DCAP
XFILLER_T_2_302 VDD VSS / DCAP
XFILLER_T_2_300 VDD VSS / DCAP
XFILLER_T_1_481 VDD VSS / DCAP
XFILLER_T_1_480 VDD VSS / DCAP
XFILLER_T_1_479 VDD VSS / DCAP
XFILLER_T_1_476 VDD VSS / DCAP
XFILLER_T_1_475 VDD VSS / DCAP
XFILLER_T_1_473 VDD VSS / DCAP
XFILLER_T_1_472 VDD VSS / DCAP
XFILLER_T_1_471 VDD VSS / DCAP
XFILLER_T_1_470 VDD VSS / DCAP
XFILLER_T_1_469 VDD VSS / DCAP
XFILLER_T_1_468 VDD VSS / DCAP
XFILLER_T_1_464 VDD VSS / DCAP
XFILLER_T_1_463 VDD VSS / DCAP
XFILLER_T_1_462 VDD VSS / DCAP
XFILLER_T_1_461 VDD VSS / DCAP
XFILLER_T_1_458 VDD VSS / DCAP
XFILLER_T_1_456 VDD VSS / DCAP
XFILLER_T_1_455 VDD VSS / DCAP
XFILLER_T_1_454 VDD VSS / DCAP
XFILLER_T_1_451 VDD VSS / DCAP
XFILLER_T_1_450 VDD VSS / DCAP
XFILLER_T_1_445 VDD VSS / DCAP
XFILLER_T_1_443 VDD VSS / DCAP
XFILLER_T_1_442 VDD VSS / DCAP
XFILLER_T_1_441 VDD VSS / DCAP
XFILLER_T_1_440 VDD VSS / DCAP
XFILLER_T_1_438 VDD VSS / DCAP
XFILLER_T_1_437 VDD VSS / DCAP
XFILLER_T_1_436 VDD VSS / DCAP
XFILLER_T_1_435 VDD VSS / DCAP
XFILLER_T_1_434 VDD VSS / DCAP
XFILLER_T_1_433 VDD VSS / DCAP
XFILLER_T_1_431 VDD VSS / DCAP
XFILLER_T_1_428 VDD VSS / DCAP
XFILLER_T_1_427 VDD VSS / DCAP
XFILLER_T_1_426 VDD VSS / DCAP
XFILLER_T_1_425 VDD VSS / DCAP
XFILLER_T_1_424 VDD VSS / DCAP
XFILLER_T_1_423 VDD VSS / DCAP
XFILLER_T_2_298 VDD VSS / DCAP
XFILLER_T_1_421 VDD VSS / DCAP
XFILLER_T_1_419 VDD VSS / DCAP
XFILLER_T_1_418 VDD VSS / DCAP
XFILLER_T_2_295 VDD VSS / DCAP
XFILLER_T_2_294 VDD VSS / DCAP
XFILLER_T_2_292 VDD VSS / DCAP
XFILLER_T_2_289 VDD VSS / DCAP
XFILLER_T_2_287 VDD VSS / DCAP
XFILLER_T_2_286 VDD VSS / DCAP
XFILLER_T_2_285 VDD VSS / DCAP
XFILLER_T_2_283 VDD VSS / DCAP
XFILLER_T_2_282 VDD VSS / DCAP
XFILLER_T_1_415 VDD VSS / DCAP
XFILLER_T_1_412 VDD VSS / DCAP
XFILLER_T_1_408 VDD VSS / DCAP
XFILLER_T_1_407 VDD VSS / DCAP
XFILLER_T_1_406 VDD VSS / DCAP
XFILLER_T_1_405 VDD VSS / DCAP
XFILLER_T_1_404 VDD VSS / DCAP
XFILLER_T_1_403 VDD VSS / DCAP
XFILLER_T_1_399 VDD VSS / DCAP
XFILLER_T_1_398 VDD VSS / DCAP
XFILLER_T_1_397 VDD VSS / DCAP
XFILLER_T_1_396 VDD VSS / DCAP
XFILLER_T_1_395 VDD VSS / DCAP
XFILLER_T_1_392 VDD VSS / DCAP
XFILLER_T_1_391 VDD VSS / DCAP
XFILLER_T_1_389 VDD VSS / DCAP
XFILLER_T_1_388 VDD VSS / DCAP
XFILLER_T_2_278 VDD VSS / DCAP
XFILLER_T_2_274 VDD VSS / DCAP
XFILLER_T_1_387 VDD VSS / DCAP
XFILLER_T_1_386 VDD VSS / DCAP
XFILLER_T_1_384 VDD VSS / DCAP
XFILLER_T_1_383 VDD VSS / DCAP
XFILLER_T_1_380 VDD VSS / DCAP
XFILLER_T_1_379 VDD VSS / DCAP
XFILLER_T_1_378 VDD VSS / DCAP
XFILLER_T_1_374 VDD VSS / DCAP
XFILLER_T_1_373 VDD VSS / DCAP
XFILLER_T_1_369 VDD VSS / DCAP
XFILLER_T_1_368 VDD VSS / DCAP
XFILLER_T_1_367 VDD VSS / DCAP
XFILLER_T_1_366 VDD VSS / DCAP
XFILLER_T_1_364 VDD VSS / DCAP
XFILLER_T_2_270 VDD VSS / DCAP
XFILLER_T_2_268 VDD VSS / DCAP
XFILLER_T_2_267 VDD VSS / DCAP
XFILLER_T_2_265 VDD VSS / DCAP
XFILLER_T_1_363 VDD VSS / DCAP
XFILLER_T_1_362 VDD VSS / DCAP
XFILLER_T_1_360 VDD VSS / DCAP
XFILLER_T_2_261 VDD VSS / DCAP
XFILLER_T_1_359 VDD VSS / DCAP
XFILLER_T_1_358 VDD VSS / DCAP
XFILLER_T_1_357 VDD VSS / DCAP
XFILLER_T_1_356 VDD VSS / DCAP
XFILLER_T_2_259 VDD VSS / DCAP
XFILLER_T_1_352 VDD VSS / DCAP
XFILLER_T_1_351 VDD VSS / DCAP
XFILLER_T_1_350 VDD VSS / DCAP
XFILLER_T_2_257 VDD VSS / DCAP
XFILLER_T_1_348 VDD VSS / DCAP
XFILLER_T_1_347 VDD VSS / DCAP
XFILLER_T_1_346 VDD VSS / DCAP
XFILLER_T_1_344 VDD VSS / DCAP
XFILLER_T_1_342 VDD VSS / DCAP
XFILLER_T_1_341 VDD VSS / DCAP
XFILLER_T_1_339 VDD VSS / DCAP
XFILLER_T_1_338 VDD VSS / DCAP
XFILLER_T_1_337 VDD VSS / DCAP
XFILLER_T_1_336 VDD VSS / DCAP
XFILLER_T_1_335 VDD VSS / DCAP
XFILLER_T_1_333 VDD VSS / DCAP
XFILLER_T_2_255 VDD VSS / DCAP
XFILLER_T_2_254 VDD VSS / DCAP
XFILLER_T_2_250 VDD VSS / DCAP
XFILLER_T_2_248 VDD VSS / DCAP
XFILLER_T_2_247 VDD VSS / DCAP
XFILLER_T_2_246 VDD VSS / DCAP
XFILLER_T_2_245 VDD VSS / DCAP
XFILLER_T_2_242 VDD VSS / DCAP
XFILLER_T_2_239 VDD VSS / DCAP
XFILLER_T_2_238 VDD VSS / DCAP
XFILLER_T_2_237 VDD VSS / DCAP
XFILLER_T_2_232 VDD VSS / DCAP
XFILLER_T_2_230 VDD VSS / DCAP
XFILLER_T_2_229 VDD VSS / DCAP
XFILLER_T_1_328 VDD VSS / DCAP
XFILLER_T_1_327 VDD VSS / DCAP
XFILLER_T_1_326 VDD VSS / DCAP
XFILLER_T_1_325 VDD VSS / DCAP
XFILLER_T_1_323 VDD VSS / DCAP
XFILLER_T_1_322 VDD VSS / DCAP
XFILLER_T_1_321 VDD VSS / DCAP
XFILLER_T_1_320 VDD VSS / DCAP
XFILLER_T_1_316 VDD VSS / DCAP
XFILLER_T_1_314 VDD VSS / DCAP
XFILLER_T_1_313 VDD VSS / DCAP
XFILLER_T_1_311 VDD VSS / DCAP
XFILLER_T_2_226 VDD VSS / DCAP
XFILLER_T_1_310 VDD VSS / DCAP
XFILLER_T_1_309 VDD VSS / DCAP
XFILLER_T_1_308 VDD VSS / DCAP
XFILLER_T_1_307 VDD VSS / DCAP
XFILLER_T_1_306 VDD VSS / DCAP
XFILLER_T_1_304 VDD VSS / DCAP
XFILLER_T_1_303 VDD VSS / DCAP
XFILLER_T_1_302 VDD VSS / DCAP
XFILLER_T_2_223 VDD VSS / DCAP
XFILLER_T_2_222 VDD VSS / DCAP
XFILLER_T_1_299 VDD VSS / DCAP
XFILLER_T_2_219 VDD VSS / DCAP
XFILLER_T_1_297 VDD VSS / DCAP
XFILLER_T_1_296 VDD VSS / DCAP
XFILLER_T_1_294 VDD VSS / DCAP
XFILLER_T_1_293 VDD VSS / DCAP
XFILLER_T_1_292 VDD VSS / DCAP
XFILLER_T_2_218 VDD VSS / DCAP
XFILLER_T_2_216 VDD VSS / DCAP
XFILLER_T_2_215 VDD VSS / DCAP
XFILLER_T_2_213 VDD VSS / DCAP
XFILLER_T_2_208 VDD VSS / DCAP
XFILLER_T_2_206 VDD VSS / DCAP
XFILLER_T_2_204 VDD VSS / DCAP
XFILLER_T_2_203 VDD VSS / DCAP
XFILLER_T_2_199 VDD VSS / DCAP
XFILLER_T_2_198 VDD VSS / DCAP
XFILLER_T_2_197 VDD VSS / DCAP
XFILLER_T_2_196 VDD VSS / DCAP
XFILLER_T_1_285 VDD VSS / DCAP
XFILLER_T_1_283 VDD VSS / DCAP
XFILLER_T_1_282 VDD VSS / DCAP
XFILLER_T_1_281 VDD VSS / DCAP
XFILLER_T_1_280 VDD VSS / DCAP
XFILLER_T_1_279 VDD VSS / DCAP
XFILLER_T_1_278 VDD VSS / DCAP
XFILLER_T_2_194 VDD VSS / DCAP
XFILLER_T_2_193 VDD VSS / DCAP
XFILLER_T_2_192 VDD VSS / DCAP
XFILLER_T_2_191 VDD VSS / DCAP
XFILLER_T_2_190 VDD VSS / DCAP
XFILLER_T_2_189 VDD VSS / DCAP
XFILLER_T_1_274 VDD VSS / DCAP
XFILLER_T_2_185 VDD VSS / DCAP
XFILLER_T_1_272 VDD VSS / DCAP
XFILLER_T_1_271 VDD VSS / DCAP
XFILLER_T_1_270 VDD VSS / DCAP
XFILLER_T_2_184 VDD VSS / DCAP
XFILLER_T_2_182 VDD VSS / DCAP
XFILLER_T_1_269 VDD VSS / DCAP
XFILLER_T_1_267 VDD VSS / DCAP
XFILLER_T_1_266 VDD VSS / DCAP
XFILLER_T_1_265 VDD VSS / DCAP
XFILLER_T_1_264 VDD VSS / DCAP
XFILLER_T_1_261 VDD VSS / DCAP
XFILLER_T_1_257 VDD VSS / DCAP
XFILLER_T_1_255 VDD VSS / DCAP
XFILLER_T_1_254 VDD VSS / DCAP
XFILLER_T_1_253 VDD VSS / DCAP
XFILLER_T_1_252 VDD VSS / DCAP
XFILLER_T_1_251 VDD VSS / DCAP
XFILLER_T_1_250 VDD VSS / DCAP
XFILLER_T_1_249 VDD VSS / DCAP
XFILLER_T_1_247 VDD VSS / DCAP
XFILLER_T_1_246 VDD VSS / DCAP
XFILLER_T_1_243 VDD VSS / DCAP
XFILLER_T_1_242 VDD VSS / DCAP
XFILLER_T_1_240 VDD VSS / DCAP
XFILLER_T_1_239 VDD VSS / DCAP
XFILLER_T_1_238 VDD VSS / DCAP
XFILLER_T_1_232 VDD VSS / DCAP
XFILLER_T_1_231 VDD VSS / DCAP
XFILLER_T_1_228 VDD VSS / DCAP
XFILLER_T_1_227 VDD VSS / DCAP
XFILLER_T_1_226 VDD VSS / DCAP
XFILLER_T_1_225 VDD VSS / DCAP
XFILLER_T_1_222 VDD VSS / DCAP
XFILLER_T_2_179 VDD VSS / DCAP
XFILLER_T_1_219 VDD VSS / DCAP
XFILLER_T_2_178 VDD VSS / DCAP
XFILLER_T_2_177 VDD VSS / DCAP
XFILLER_T_2_176 VDD VSS / DCAP
XFILLER_T_2_175 VDD VSS / DCAP
XFILLER_T_2_170 VDD VSS / DCAP
XFILLER_T_1_218 VDD VSS / DCAP
XFILLER_T_1_217 VDD VSS / DCAP
XFILLER_T_1_216 VDD VSS / DCAP
XFILLER_T_1_215 VDD VSS / DCAP
XFILLER_T_1_213 VDD VSS / DCAP
XFILLER_T_1_211 VDD VSS / DCAP
XFILLER_T_1_210 VDD VSS / DCAP
XFILLER_T_1_206 VDD VSS / DCAP
XFILLER_T_1_205 VDD VSS / DCAP
XFILLER_T_2_168 VDD VSS / DCAP
XFILLER_T_1_202 VDD VSS / DCAP
XFILLER_T_2_167 VDD VSS / DCAP
XFILLER_T_2_165 VDD VSS / DCAP
XFILLER_T_2_164 VDD VSS / DCAP
XFILLER_T_1_199 VDD VSS / DCAP
XFILLER_T_1_198 VDD VSS / DCAP
XFILLER_T_1_197 VDD VSS / DCAP
XFILLER_T_1_193 VDD VSS / DCAP
XFILLER_T_2_163 VDD VSS / DCAP
XFILLER_T_2_162 VDD VSS / DCAP
XFILLER_T_2_161 VDD VSS / DCAP
XFILLER_T_2_158 VDD VSS / DCAP
XFILLER_T_2_154 VDD VSS / DCAP
XFILLER_T_2_152 VDD VSS / DCAP
XFILLER_T_2_151 VDD VSS / DCAP
XFILLER_T_2_150 VDD VSS / DCAP
XFILLER_T_2_149 VDD VSS / DCAP
XFILLER_T_2_146 VDD VSS / DCAP
XFILLER_T_2_144 VDD VSS / DCAP
XFILLER_T_2_137 VDD VSS / DCAP
XFILLER_T_2_136 VDD VSS / DCAP
XFILLER_T_2_134 VDD VSS / DCAP
XFILLER_T_2_132 VDD VSS / DCAP
XFILLER_T_2_131 VDD VSS / DCAP
XFILLER_T_2_128 VDD VSS / DCAP
XFILLER_T_2_127 VDD VSS / DCAP
XFILLER_T_2_124 VDD VSS / DCAP
XFILLER_T_2_123 VDD VSS / DCAP
XFILLER_T_1_189 VDD VSS / DCAP
XFILLER_T_2_121 VDD VSS / DCAP
XFILLER_T_2_120 VDD VSS / DCAP
XFILLER_T_2_119 VDD VSS / DCAP
XFILLER_T_2_118 VDD VSS / DCAP
XFILLER_T_1_186 VDD VSS / DCAP
XFILLER_T_1_185 VDD VSS / DCAP
XFILLER_T_1_183 VDD VSS / DCAP
XFILLER_T_1_182 VDD VSS / DCAP
XFILLER_T_1_181 VDD VSS / DCAP
XFILLER_T_2_115 VDD VSS / DCAP
XFILLER_T_2_114 VDD VSS / DCAP
XFILLER_T_2_113 VDD VSS / DCAP
XFILLER_T_1_179 VDD VSS / DCAP
XFILLER_T_1_178 VDD VSS / DCAP
XFILLER_T_1_176 VDD VSS / DCAP
XFILLER_T_1_175 VDD VSS / DCAP
XFILLER_T_1_171 VDD VSS / DCAP
XFILLER_T_2_112 VDD VSS / DCAP
XFILLER_T_1_170 VDD VSS / DCAP
XFILLER_T_2_111 VDD VSS / DCAP
XFILLER_T_1_169 VDD VSS / DCAP
XFILLER_T_1_168 VDD VSS / DCAP
XFILLER_T_1_167 VDD VSS / DCAP
XFILLER_T_2_110 VDD VSS / DCAP
XFILLER_T_1_164 VDD VSS / DCAP
XFILLER_T_2_108 VDD VSS / DCAP
XFILLER_T_1_163 VDD VSS / DCAP
XFILLER_T_1_161 VDD VSS / DCAP
XFILLER_T_1_159 VDD VSS / DCAP
XFILLER_T_1_157 VDD VSS / DCAP
XFILLER_T_1_156 VDD VSS / DCAP
XFILLER_T_1_154 VDD VSS / DCAP
XFILLER_T_1_153 VDD VSS / DCAP
XFILLER_T_1_152 VDD VSS / DCAP
XFILLER_T_1_151 VDD VSS / DCAP
XFILLER_T_1_149 VDD VSS / DCAP
XFILLER_T_1_148 VDD VSS / DCAP
XFILLER_T_1_147 VDD VSS / DCAP
XFILLER_T_2_106 VDD VSS / DCAP
XFILLER_T_1_144 VDD VSS / DCAP
XFILLER_T_1_143 VDD VSS / DCAP
XFILLER_T_1_142 VDD VSS / DCAP
XFILLER_T_1_141 VDD VSS / DCAP
XFILLER_T_2_104 VDD VSS / DCAP
XFILLER_T_2_103 VDD VSS / DCAP
XFILLER_T_2_102 VDD VSS / DCAP
XFILLER_T_2_101 VDD VSS / DCAP
XFILLER_T_1_138 VDD VSS / DCAP
XFILLER_T_2_98 VDD VSS / DCAP
XFILLER_T_1_135 VDD VSS / DCAP
XFILLER_T_1_134 VDD VSS / DCAP
XFILLER_T_2_97 VDD VSS / DCAP
XFILLER_T_2_95 VDD VSS / DCAP
XFILLER_T_2_93 VDD VSS / DCAP
XFILLER_T_2_91 VDD VSS / DCAP
XFILLER_T_2_90 VDD VSS / DCAP
XFILLER_T_2_89 VDD VSS / DCAP
XFILLER_T_2_88 VDD VSS / DCAP
XFILLER_T_2_86 VDD VSS / DCAP
XFILLER_T_2_85 VDD VSS / DCAP
XFILLER_T_2_84 VDD VSS / DCAP
XFILLER_T_2_82 VDD VSS / DCAP
XFILLER_T_2_81 VDD VSS / DCAP
XFILLER_T_2_75 VDD VSS / DCAP
XFILLER_T_2_74 VDD VSS / DCAP
XFILLER_T_1_126 VDD VSS / DCAP
XFILLER_T_1_125 VDD VSS / DCAP
XFILLER_T_1_124 VDD VSS / DCAP
XFILLER_T_2_73 VDD VSS / DCAP
XFILLER_T_2_72 VDD VSS / DCAP
XFILLER_T_2_71 VDD VSS / DCAP
XFILLER_T_1_123 VDD VSS / DCAP
XFILLER_T_1_122 VDD VSS / DCAP
XFILLER_T_1_117 VDD VSS / DCAP
XFILLER_T_1_116 VDD VSS / DCAP
XFILLER_T_2_67 VDD VSS / DCAP
XFILLER_T_2_66 VDD VSS / DCAP
XFILLER_T_2_64 VDD VSS / DCAP
XFILLER_T_1_115 VDD VSS / DCAP
XFILLER_T_1_114 VDD VSS / DCAP
XFILLER_T_1_110 VDD VSS / DCAP
XFILLER_T_2_63 VDD VSS / DCAP
XFILLER_T_1_108 VDD VSS / DCAP
XFILLER_T_1_107 VDD VSS / DCAP
XFILLER_T_1_106 VDD VSS / DCAP
XFILLER_T_1_105 VDD VSS / DCAP
XFILLER_T_1_103 VDD VSS / DCAP
XFILLER_T_1_102 VDD VSS / DCAP
XFILLER_T_1_101 VDD VSS / DCAP
XFILLER_T_1_100 VDD VSS / DCAP
XFILLER_T_2_62 VDD VSS / DCAP
XFILLER_T_1_98 VDD VSS / DCAP
XFILLER_T_1_97 VDD VSS / DCAP
XFILLER_T_1_96 VDD VSS / DCAP
XFILLER_T_1_94 VDD VSS / DCAP
XFILLER_T_1_93 VDD VSS / DCAP
XFILLER_T_1_92 VDD VSS / DCAP
XFILLER_T_2_59 VDD VSS / DCAP
XFILLER_T_2_58 VDD VSS / DCAP
XFILLER_T_2_57 VDD VSS / DCAP
XFILLER_T_1_91 VDD VSS / DCAP
XFILLER_T_1_90 VDD VSS / DCAP
XFILLER_T_1_87 VDD VSS / DCAP
XFILLER_T_1_86 VDD VSS / DCAP
XFILLER_T_1_85 VDD VSS / DCAP
XFILLER_T_2_52 VDD VSS / DCAP
XFILLER_T_2_50 VDD VSS / DCAP
XFILLER_T_2_49 VDD VSS / DCAP
XFILLER_T_2_48 VDD VSS / DCAP
XFILLER_T_2_47 VDD VSS / DCAP
XFILLER_T_2_44 VDD VSS / DCAP
XFILLER_T_2_43 VDD VSS / DCAP
XFILLER_T_2_42 VDD VSS / DCAP
XFILLER_T_2_39 VDD VSS / DCAP
XFILLER_T_2_38 VDD VSS / DCAP
XFILLER_T_2_37 VDD VSS / DCAP
XFILLER_T_1_82 VDD VSS / DCAP
XFILLER_T_1_81 VDD VSS / DCAP
XFILLER_T_1_76 VDD VSS / DCAP
XFILLER_T_1_75 VDD VSS / DCAP
XFILLER_T_1_74 VDD VSS / DCAP
XFILLER_T_1_73 VDD VSS / DCAP
XFILLER_T_2_36 VDD VSS / DCAP
XFILLER_T_1_72 VDD VSS / DCAP
XFILLER_T_1_71 VDD VSS / DCAP
XFILLER_T_1_68 VDD VSS / DCAP
XFILLER_T_2_35 VDD VSS / DCAP
XFILLER_T_1_67 VDD VSS / DCAP
XFILLER_T_1_65 VDD VSS / DCAP
XFILLER_T_1_64 VDD VSS / DCAP
XFILLER_T_1_63 VDD VSS / DCAP
XFILLER_T_1_62 VDD VSS / DCAP
XFILLER_T_1_61 VDD VSS / DCAP
XFILLER_T_1_60 VDD VSS / DCAP
XFILLER_T_1_59 VDD VSS / DCAP
XFILLER_T_1_58 VDD VSS / DCAP
XFILLER_T_1_57 VDD VSS / DCAP
XFILLER_T_2_34 VDD VSS / DCAP
XFILLER_T_2_33 VDD VSS / DCAP
XFILLER_T_2_32 VDD VSS / DCAP
XFILLER_T_2_31 VDD VSS / DCAP
XFILLER_T_2_29 VDD VSS / DCAP
XFILLER_T_2_28 VDD VSS / DCAP
XFILLER_T_1_55 VDD VSS / DCAP
XFILLER_T_1_53 VDD VSS / DCAP
XFILLER_T_1_52 VDD VSS / DCAP
XFILLER_T_1_48 VDD VSS / DCAP
XFILLER_T_1_43 VDD VSS / DCAP
XFILLER_T_1_42 VDD VSS / DCAP
XFILLER_T_1_41 VDD VSS / DCAP
XFILLER_T_1_40 VDD VSS / DCAP
XFILLER_T_2_22 VDD VSS / DCAP
XFILLER_T_2_21 VDD VSS / DCAP
XFILLER_T_2_20 VDD VSS / DCAP
XFILLER_T_2_19 VDD VSS / DCAP
XFILLER_T_2_16 VDD VSS / DCAP
XFILLER_T_2_15 VDD VSS / DCAP
XFILLER_T_2_14 VDD VSS / DCAP
XFILLER_T_1_30 VDD VSS / DCAP
XFILLER_T_1_29 VDD VSS / DCAP
XFILLER_T_1_28 VDD VSS / DCAP
XFILLER_T_1_26 VDD VSS / DCAP
XFILLER_T_1_24 VDD VSS / DCAP
XFILLER_T_1_23 VDD VSS / DCAP
XFILLER_T_1_22 VDD VSS / DCAP
XFILLER_T_1_19 VDD VSS / DCAP
XFILLER_T_1_17 VDD VSS / DCAP
XFILLER_T_1_16 VDD VSS / DCAP
XFILLER_T_1_15 VDD VSS / DCAP
XFILLER_T_1_12 VDD VSS / DCAP
XFILLER_T_1_11 VDD VSS / DCAP
XFILLER_T_1_10 VDD VSS / DCAP
XFILLER_T_1_9 VDD VSS / DCAP
XFILLER_T_2_7 VDD VSS / DCAP
XFILLER_T_2_5 VDD VSS / DCAP
XFILLER_T_2_4 VDD VSS / DCAP
XFILLER_T_2_3 VDD VSS / DCAP
XFILLER_T_2_2 VDD VSS / DCAP
XFILLER_T_2_1 VDD VSS / DCAP
XFILLER_T_1_5 VDD VSS / DCAP
XFILLER_T_1_4 VDD VSS / DCAP
XFILLER_T_1_3 VDD VSS / DCAP
XFILLER_T_4_2006 VDD VSS / OD25DCAP64
XFILLER_T_4_1352 VDD VSS / OD25DCAP64
XFILLER_T_5_1045 VDD VSS / OD25DCAP64
XFILLER_T_4_577 VDD VSS / OD25DCAP64
XFILLER_T_4_423 VDD VSS / OD25DCAP64
XFILLER_T_5_294 VDD VSS / OD25DCAP64
XFILLER_T_5_287 VDD VSS / OD25DCAP64
XFILLER_T_5_143 VDD VSS / OD25DCAP64
XFILLER_T_2_2319 VDD VSS / OD25DCAP64
XFILLER_T_2_1275 VDD VSS / OD25DCAP64
XFILLER_T_1_1820 VDD VSS / OD25DCAP64
XFILLER_T_1_1693 VDD VSS / OD25DCAP64
XFILLER_T_1_1614 VDD VSS / OD25DCAP64
XFILLER_T_1_287 VDD VSS / OD25DCAP64
XFILLER_T_1_248 VDD VSS / OD25DCAP64
XFILLER_T_1_83 VDD VSS / OD25DCAP64
XFILLER_T_1_35 VDD VSS / OD25DCAP64
XFILLER_T_1_6 VDD VSS / OD25DCAP64
XFILLER_incr_T_4_2518 VDD VSS / DCAP4
XFILLER_incr_T_4_2515 VDD VSS / DCAP4
XFILLER_incr_T_4_2513 VDD VSS / DCAP4
XFILLER_incr_T_4_2507 VDD VSS / DCAP4
XFILLER_incr_T_4_2505 VDD VSS / DCAP4
XFILLER_incr_T_4_2501 VDD VSS / DCAP4
XFILLER_incr_T_4_2499 VDD VSS / DCAP4
XFILLER_incr_T_4_2494 VDD VSS / DCAP4
XFILLER_incr_T_4_2493 VDD VSS / DCAP4
XFILLER_incr_T_4_2487 VDD VSS / DCAP4
XFILLER_incr_T_4_2484 VDD VSS / DCAP4
XFILLER_incr_T_4_2478 VDD VSS / DCAP4
XFILLER_incr_T_4_2477 VDD VSS / DCAP4
XFILLER_incr_T_4_2467 VDD VSS / DCAP4
XFILLER_incr_T_4_2464 VDD VSS / DCAP4
XFILLER_incr_T_4_2457 VDD VSS / DCAP4
XFILLER_incr_T_4_2453 VDD VSS / DCAP4
XFILLER_incr_T_4_2450 VDD VSS / DCAP4
XFILLER_incr_T_4_2447 VDD VSS / DCAP4
XFILLER_incr_T_4_2445 VDD VSS / DCAP4
XFILLER_incr_T_4_2437 VDD VSS / DCAP4
XFILLER_incr_T_4_2435 VDD VSS / DCAP4
XFILLER_incr_T_4_2429 VDD VSS / DCAP4
XFILLER_incr_T_4_2424 VDD VSS / DCAP4
XFILLER_incr_T_4_2422 VDD VSS / DCAP4
XFILLER_incr_T_4_2420 VDD VSS / DCAP4
XFILLER_incr_T_4_2418 VDD VSS / DCAP4
XFILLER_incr_T_4_2416 VDD VSS / DCAP4
XFILLER_incr_T_4_2403 VDD VSS / DCAP4
XFILLER_incr_T_4_2400 VDD VSS / DCAP4
XFILLER_incr_T_4_2398 VDD VSS / DCAP4
XFILLER_incr_T_4_2375 VDD VSS / DCAP4
XFILLER_incr_T_4_2373 VDD VSS / DCAP4
XFILLER_incr_T_4_2370 VDD VSS / DCAP4
XFILLER_incr_T_4_2359 VDD VSS / DCAP4
XFILLER_incr_T_4_2357 VDD VSS / DCAP4
XFILLER_incr_T_4_2354 VDD VSS / DCAP4
XFILLER_incr_T_4_2348 VDD VSS / DCAP4
XFILLER_incr_T_4_2342 VDD VSS / DCAP4
XFILLER_incr_T_4_2338 VDD VSS / DCAP4
XFILLER_incr_T_4_2335 VDD VSS / DCAP4
XFILLER_incr_T_4_2331 VDD VSS / DCAP4
XFILLER_incr_T_4_2320 VDD VSS / DCAP4
XFILLER_incr_T_4_2317 VDD VSS / DCAP4
XFILLER_incr_T_4_2312 VDD VSS / DCAP4
XFILLER_incr_T_4_2311 VDD VSS / DCAP4
XFILLER_incr_T_4_2309 VDD VSS / DCAP4
XFILLER_incr_T_4_2308 VDD VSS / DCAP4
XFILLER_incr_T_4_2303 VDD VSS / DCAP4
XFILLER_incr_T_4_2298 VDD VSS / DCAP4
XFILLER_incr_T_4_2290 VDD VSS / DCAP4
XFILLER_incr_T_4_2288 VDD VSS / DCAP4
XFILLER_incr_T_4_2286 VDD VSS / DCAP4
XFILLER_incr_T_4_2278 VDD VSS / DCAP4
XFILLER_incr_T_4_2273 VDD VSS / DCAP4
XFILLER_incr_T_4_2272 VDD VSS / DCAP4
XFILLER_incr_T_4_2271 VDD VSS / DCAP4
XFILLER_incr_T_4_2270 VDD VSS / DCAP4
XFILLER_incr_T_4_2267 VDD VSS / DCAP4
XFILLER_incr_T_4_2259 VDD VSS / DCAP4
XFILLER_incr_T_4_2248 VDD VSS / DCAP4
XFILLER_incr_T_4_2240 VDD VSS / DCAP4
XFILLER_incr_T_4_2233 VDD VSS / DCAP4
XFILLER_incr_T_4_2221 VDD VSS / DCAP4
XFILLER_incr_T_4_2219 VDD VSS / DCAP4
XFILLER_incr_T_4_2216 VDD VSS / DCAP4
XFILLER_incr_T_4_2215 VDD VSS / DCAP4
XFILLER_incr_T_4_2213 VDD VSS / DCAP4
XFILLER_incr_T_4_2211 VDD VSS / DCAP4
XFILLER_incr_T_4_2205 VDD VSS / DCAP4
XFILLER_incr_T_4_2202 VDD VSS / DCAP4
XFILLER_incr_T_4_2200 VDD VSS / DCAP4
XFILLER_incr_T_4_2199 VDD VSS / DCAP4
XFILLER_incr_T_4_2195 VDD VSS / DCAP4
XFILLER_incr_T_4_2189 VDD VSS / DCAP4
XFILLER_incr_T_4_2187 VDD VSS / DCAP4
XFILLER_incr_T_4_2186 VDD VSS / DCAP4
XFILLER_incr_T_4_2179 VDD VSS / DCAP4
XFILLER_incr_T_4_2176 VDD VSS / DCAP4
XFILLER_incr_T_4_2168 VDD VSS / DCAP4
XFILLER_incr_T_4_2166 VDD VSS / DCAP4
XFILLER_incr_T_4_2165 VDD VSS / DCAP4
XFILLER_incr_T_4_2160 VDD VSS / DCAP4
XFILLER_incr_T_4_2158 VDD VSS / DCAP4
XFILLER_incr_T_4_2156 VDD VSS / DCAP4
XFILLER_incr_T_4_2155 VDD VSS / DCAP4
XFILLER_incr_T_4_2153 VDD VSS / DCAP4
XFILLER_incr_T_4_2148 VDD VSS / DCAP4
XFILLER_incr_T_4_2143 VDD VSS / DCAP4
XFILLER_incr_T_4_2141 VDD VSS / DCAP4
XFILLER_incr_T_4_2138 VDD VSS / DCAP4
XFILLER_incr_T_4_2136 VDD VSS / DCAP4
XFILLER_incr_T_4_2128 VDD VSS / DCAP4
XFILLER_incr_T_4_2125 VDD VSS / DCAP4
XFILLER_incr_T_4_2121 VDD VSS / DCAP4
XFILLER_incr_T_4_2120 VDD VSS / DCAP4
XFILLER_incr_T_4_2113 VDD VSS / DCAP4
XFILLER_incr_T_4_2108 VDD VSS / DCAP4
XFILLER_incr_T_4_2105 VDD VSS / DCAP4
XFILLER_incr_T_4_2099 VDD VSS / DCAP4
XFILLER_incr_T_4_2094 VDD VSS / DCAP4
XFILLER_incr_T_4_2093 VDD VSS / DCAP4
XFILLER_incr_T_4_2091 VDD VSS / DCAP4
XFILLER_incr_T_4_2086 VDD VSS / DCAP4
XFILLER_incr_T_4_2080 VDD VSS / DCAP4
XFILLER_incr_T_4_2078 VDD VSS / DCAP4
XFILLER_incr_T_4_2077 VDD VSS / DCAP4
XFILLER_incr_T_4_2072 VDD VSS / DCAP4
XFILLER_incr_T_4_2069 VDD VSS / DCAP4
XFILLER_incr_T_4_2068 VDD VSS / DCAP4
XFILLER_incr_T_4_2061 VDD VSS / DCAP4
XFILLER_incr_T_4_2059 VDD VSS / DCAP4
XFILLER_incr_T_4_2057 VDD VSS / DCAP4
XFILLER_incr_T_4_2046 VDD VSS / DCAP4
XFILLER_incr_T_4_2044 VDD VSS / DCAP4
XFILLER_incr_T_4_2041 VDD VSS / DCAP4
XFILLER_incr_T_4_2037 VDD VSS / DCAP4
XFILLER_incr_T_4_2036 VDD VSS / DCAP4
XFILLER_incr_T_4_2031 VDD VSS / DCAP4
XFILLER_incr_T_4_2029 VDD VSS / DCAP4
XFILLER_incr_T_4_2016 VDD VSS / DCAP4
XFILLER_incr_T_4_2009 VDD VSS / DCAP4
XFILLER_incr_T_4_2008 VDD VSS / DCAP4
XFILLER_incr_T_4_1998 VDD VSS / DCAP4
XFILLER_incr_T_4_1995 VDD VSS / DCAP4
XFILLER_incr_T_4_1993 VDD VSS / DCAP4
XFILLER_incr_T_4_1973 VDD VSS / DCAP4
XFILLER_incr_T_4_1971 VDD VSS / DCAP4
XFILLER_incr_T_4_1967 VDD VSS / DCAP4
XFILLER_incr_T_4_1964 VDD VSS / DCAP4
XFILLER_incr_T_4_1956 VDD VSS / DCAP4
XFILLER_incr_T_4_1954 VDD VSS / DCAP4
XFILLER_incr_T_4_1952 VDD VSS / DCAP4
XFILLER_incr_T_4_1946 VDD VSS / DCAP4
XFILLER_incr_T_4_1945 VDD VSS / DCAP4
XFILLER_incr_T_4_1934 VDD VSS / DCAP4
XFILLER_incr_T_4_1929 VDD VSS / DCAP4
XFILLER_incr_T_4_1926 VDD VSS / DCAP4
XFILLER_incr_T_4_1923 VDD VSS / DCAP4
XFILLER_incr_T_4_1922 VDD VSS / DCAP4
XFILLER_incr_T_4_1920 VDD VSS / DCAP4
XFILLER_incr_T_4_1914 VDD VSS / DCAP4
XFILLER_incr_T_4_1907 VDD VSS / DCAP4
XFILLER_incr_T_4_1903 VDD VSS / DCAP4
XFILLER_incr_T_4_1901 VDD VSS / DCAP4
XFILLER_incr_T_4_1899 VDD VSS / DCAP4
XFILLER_incr_T_4_1896 VDD VSS / DCAP4
XFILLER_incr_T_4_1893 VDD VSS / DCAP4
XFILLER_incr_T_4_1890 VDD VSS / DCAP4
XFILLER_incr_T_4_1869 VDD VSS / DCAP4
XFILLER_incr_T_4_1866 VDD VSS / DCAP4
XFILLER_incr_T_4_1864 VDD VSS / DCAP4
XFILLER_incr_T_4_1861 VDD VSS / DCAP4
XFILLER_incr_T_4_1858 VDD VSS / DCAP4
XFILLER_incr_T_4_1857 VDD VSS / DCAP4
XFILLER_incr_T_4_1851 VDD VSS / DCAP4
XFILLER_incr_T_4_1848 VDD VSS / DCAP4
XFILLER_incr_T_4_1841 VDD VSS / DCAP4
XFILLER_incr_T_4_1837 VDD VSS / DCAP4
XFILLER_incr_T_4_1831 VDD VSS / DCAP4
XFILLER_incr_T_4_1825 VDD VSS / DCAP4
XFILLER_incr_T_4_1821 VDD VSS / DCAP4
XFILLER_incr_T_4_1816 VDD VSS / DCAP4
XFILLER_incr_T_4_1813 VDD VSS / DCAP4
XFILLER_incr_T_4_1807 VDD VSS / DCAP4
XFILLER_incr_T_4_1800 VDD VSS / DCAP4
XFILLER_incr_T_4_1798 VDD VSS / DCAP4
XFILLER_incr_T_4_1795 VDD VSS / DCAP4
XFILLER_incr_T_4_1786 VDD VSS / DCAP4
XFILLER_incr_T_4_1767 VDD VSS / DCAP4
XFILLER_incr_T_4_1760 VDD VSS / DCAP4
XFILLER_incr_T_4_1753 VDD VSS / DCAP4
XFILLER_incr_T_4_1752 VDD VSS / DCAP4
XFILLER_incr_T_4_1747 VDD VSS / DCAP4
XFILLER_incr_T_4_1746 VDD VSS / DCAP4
XFILLER_incr_T_4_1736 VDD VSS / DCAP4
XFILLER_incr_T_4_1726 VDD VSS / DCAP4
XFILLER_incr_T_4_1710 VDD VSS / DCAP4
XFILLER_incr_T_4_1704 VDD VSS / DCAP4
XFILLER_incr_T_4_1700 VDD VSS / DCAP4
XFILLER_incr_T_4_1699 VDD VSS / DCAP4
XFILLER_incr_T_4_1694 VDD VSS / DCAP4
XFILLER_incr_T_4_1686 VDD VSS / DCAP4
XFILLER_incr_T_4_1683 VDD VSS / DCAP4
XFILLER_incr_T_4_1679 VDD VSS / DCAP4
XFILLER_incr_T_4_1677 VDD VSS / DCAP4
XFILLER_incr_T_4_1673 VDD VSS / DCAP4
XFILLER_incr_T_4_1669 VDD VSS / DCAP4
XFILLER_incr_T_4_1662 VDD VSS / DCAP4
XFILLER_incr_T_4_1659 VDD VSS / DCAP4
XFILLER_incr_T_4_1654 VDD VSS / DCAP4
XFILLER_incr_T_4_1651 VDD VSS / DCAP4
XFILLER_incr_T_4_1650 VDD VSS / DCAP4
XFILLER_incr_T_4_1648 VDD VSS / DCAP4
XFILLER_incr_T_4_1647 VDD VSS / DCAP4
XFILLER_incr_T_4_1646 VDD VSS / DCAP4
XFILLER_incr_T_4_1645 VDD VSS / DCAP4
XFILLER_incr_T_4_1640 VDD VSS / DCAP4
XFILLER_incr_T_4_1638 VDD VSS / DCAP4
XFILLER_incr_T_4_1635 VDD VSS / DCAP4
XFILLER_incr_T_4_1628 VDD VSS / DCAP4
XFILLER_incr_T_4_1622 VDD VSS / DCAP4
XFILLER_incr_T_4_1619 VDD VSS / DCAP4
XFILLER_incr_T_4_1616 VDD VSS / DCAP4
XFILLER_incr_T_4_1615 VDD VSS / DCAP4
XFILLER_incr_T_4_1608 VDD VSS / DCAP4
XFILLER_incr_T_4_1605 VDD VSS / DCAP4
XFILLER_incr_T_4_1602 VDD VSS / DCAP4
XFILLER_incr_T_4_1601 VDD VSS / DCAP4
XFILLER_incr_T_4_1597 VDD VSS / DCAP4
XFILLER_incr_T_4_1592 VDD VSS / DCAP4
XFILLER_incr_T_4_1587 VDD VSS / DCAP4
XFILLER_incr_T_4_1585 VDD VSS / DCAP4
XFILLER_incr_T_4_1580 VDD VSS / DCAP4
XFILLER_incr_T_4_1575 VDD VSS / DCAP4
XFILLER_incr_T_4_1570 VDD VSS / DCAP4
XFILLER_incr_T_4_1569 VDD VSS / DCAP4
XFILLER_incr_T_4_1563 VDD VSS / DCAP4
XFILLER_incr_T_4_1561 VDD VSS / DCAP4
XFILLER_incr_T_4_1558 VDD VSS / DCAP4
XFILLER_incr_T_4_1552 VDD VSS / DCAP4
XFILLER_incr_T_4_1544 VDD VSS / DCAP4
XFILLER_incr_T_4_1532 VDD VSS / DCAP4
XFILLER_incr_T_4_1529 VDD VSS / DCAP4
XFILLER_incr_T_4_1528 VDD VSS / DCAP4
XFILLER_incr_T_4_1527 VDD VSS / DCAP4
XFILLER_incr_T_4_1526 VDD VSS / DCAP4
XFILLER_incr_T_4_1523 VDD VSS / DCAP4
XFILLER_incr_T_4_1517 VDD VSS / DCAP4
XFILLER_incr_T_4_1509 VDD VSS / DCAP4
XFILLER_incr_T_4_1504 VDD VSS / DCAP4
XFILLER_incr_T_4_1502 VDD VSS / DCAP4
XFILLER_incr_T_4_1497 VDD VSS / DCAP4
XFILLER_incr_T_4_1495 VDD VSS / DCAP4
XFILLER_incr_T_4_1491 VDD VSS / DCAP4
XFILLER_incr_T_4_1476 VDD VSS / DCAP4
XFILLER_incr_T_4_1464 VDD VSS / DCAP4
XFILLER_incr_T_4_1451 VDD VSS / DCAP4
XFILLER_incr_T_4_1447 VDD VSS / DCAP4
XFILLER_incr_T_4_1446 VDD VSS / DCAP4
XFILLER_incr_T_4_1437 VDD VSS / DCAP4
XFILLER_incr_T_4_1435 VDD VSS / DCAP4
XFILLER_incr_T_4_1431 VDD VSS / DCAP4
XFILLER_incr_T_4_1428 VDD VSS / DCAP4
XFILLER_incr_T_4_1417 VDD VSS / DCAP4
XFILLER_incr_T_4_1409 VDD VSS / DCAP4
XFILLER_incr_T_4_1408 VDD VSS / DCAP4
XFILLER_incr_T_4_1403 VDD VSS / DCAP4
XFILLER_incr_T_4_1396 VDD VSS / DCAP4
XFILLER_incr_T_4_1395 VDD VSS / DCAP4
XFILLER_incr_T_4_1394 VDD VSS / DCAP4
XFILLER_incr_T_4_1393 VDD VSS / DCAP4
XFILLER_incr_T_4_1390 VDD VSS / DCAP4
XFILLER_incr_T_4_1384 VDD VSS / DCAP4
XFILLER_incr_T_4_1380 VDD VSS / DCAP4
XFILLER_incr_T_4_1378 VDD VSS / DCAP4
XFILLER_incr_T_4_1373 VDD VSS / DCAP4
XFILLER_incr_T_4_1365 VDD VSS / DCAP4
XFILLER_incr_T_4_1360 VDD VSS / DCAP4
XFILLER_incr_T_4_1349 VDD VSS / DCAP4
XFILLER_incr_T_4_1344 VDD VSS / DCAP4
XFILLER_incr_T_4_1340 VDD VSS / DCAP4
XFILLER_incr_T_4_1338 VDD VSS / DCAP4
XFILLER_incr_T_4_1333 VDD VSS / DCAP4
XFILLER_incr_T_4_1328 VDD VSS / DCAP4
XFILLER_incr_T_4_1326 VDD VSS / DCAP4
XFILLER_incr_T_4_1323 VDD VSS / DCAP4
XFILLER_incr_T_4_1315 VDD VSS / DCAP4
XFILLER_incr_T_4_1314 VDD VSS / DCAP4
XFILLER_incr_T_4_1312 VDD VSS / DCAP4
XFILLER_incr_T_4_1310 VDD VSS / DCAP4
XFILLER_incr_T_4_1308 VDD VSS / DCAP4
XFILLER_incr_T_4_1298 VDD VSS / DCAP4
XFILLER_incr_T_4_1296 VDD VSS / DCAP4
XFILLER_incr_T_4_1293 VDD VSS / DCAP4
XFILLER_incr_T_4_1281 VDD VSS / DCAP4
XFILLER_incr_T_4_1274 VDD VSS / DCAP4
XFILLER_incr_T_4_1270 VDD VSS / DCAP4
XFILLER_incr_T_4_1269 VDD VSS / DCAP4
XFILLER_incr_T_4_1264 VDD VSS / DCAP4
XFILLER_incr_T_4_1260 VDD VSS / DCAP4
XFILLER_incr_T_4_1258 VDD VSS / DCAP4
XFILLER_incr_T_4_1248 VDD VSS / DCAP4
XFILLER_incr_T_4_1246 VDD VSS / DCAP4
XFILLER_incr_T_4_1244 VDD VSS / DCAP4
XFILLER_incr_T_4_1241 VDD VSS / DCAP4
XFILLER_incr_T_4_1237 VDD VSS / DCAP4
XFILLER_incr_T_4_1228 VDD VSS / DCAP4
XFILLER_incr_T_4_1215 VDD VSS / DCAP4
XFILLER_incr_T_4_1214 VDD VSS / DCAP4
XFILLER_incr_T_4_1210 VDD VSS / DCAP4
XFILLER_incr_T_4_1208 VDD VSS / DCAP4
XFILLER_incr_T_4_1205 VDD VSS / DCAP4
XFILLER_incr_T_4_1204 VDD VSS / DCAP4
XFILLER_incr_T_4_1203 VDD VSS / DCAP4
XFILLER_incr_T_4_1194 VDD VSS / DCAP4
XFILLER_incr_T_4_1188 VDD VSS / DCAP4
XFILLER_incr_T_4_1182 VDD VSS / DCAP4
XFILLER_incr_T_4_1173 VDD VSS / DCAP4
XFILLER_incr_T_4_1165 VDD VSS / DCAP4
XFILLER_incr_T_4_1160 VDD VSS / DCAP4
XFILLER_incr_T_4_1159 VDD VSS / DCAP4
XFILLER_incr_T_4_1158 VDD VSS / DCAP4
XFILLER_incr_T_4_1153 VDD VSS / DCAP4
XFILLER_incr_T_4_1145 VDD VSS / DCAP4
XFILLER_incr_T_4_1143 VDD VSS / DCAP4
XFILLER_incr_T_4_1141 VDD VSS / DCAP4
XFILLER_incr_T_4_1138 VDD VSS / DCAP4
XFILLER_incr_T_4_1127 VDD VSS / DCAP4
XFILLER_incr_T_4_1124 VDD VSS / DCAP4
XFILLER_incr_T_4_1121 VDD VSS / DCAP4
XFILLER_incr_T_4_1115 VDD VSS / DCAP4
XFILLER_incr_T_4_1111 VDD VSS / DCAP4
XFILLER_incr_T_4_1106 VDD VSS / DCAP4
XFILLER_incr_T_4_1097 VDD VSS / DCAP4
XFILLER_incr_T_5_856 VDD VSS / DCAP4
XFILLER_incr_T_5_851 VDD VSS / DCAP4
XFILLER_incr_T_5_849 VDD VSS / DCAP4
XFILLER_incr_T_5_845 VDD VSS / DCAP4
XFILLER_incr_T_5_844 VDD VSS / DCAP4
XFILLER_incr_T_4_1088 VDD VSS / DCAP4
XFILLER_incr_T_5_840 VDD VSS / DCAP4
XFILLER_incr_T_4_1082 VDD VSS / DCAP4
XFILLER_incr_T_4_1080 VDD VSS / DCAP4
XFILLER_incr_T_5_831 VDD VSS / DCAP4
XFILLER_incr_T_4_1077 VDD VSS / DCAP4
XFILLER_incr_T_4_1073 VDD VSS / DCAP4
XFILLER_incr_T_4_1071 VDD VSS / DCAP4
XFILLER_incr_T_4_1063 VDD VSS / DCAP4
XFILLER_incr_T_4_1062 VDD VSS / DCAP4
XFILLER_incr_T_4_1059 VDD VSS / DCAP4
XFILLER_incr_T_4_1046 VDD VSS / DCAP4
XFILLER_incr_T_4_1036 VDD VSS / DCAP4
XFILLER_incr_T_5_817 VDD VSS / DCAP4
XFILLER_incr_T_5_813 VDD VSS / DCAP4
XFILLER_incr_T_4_1029 VDD VSS / DCAP4
XFILLER_incr_T_5_809 VDD VSS / DCAP4
XFILLER_incr_T_4_1026 VDD VSS / DCAP4
XFILLER_incr_T_5_807 VDD VSS / DCAP4
XFILLER_incr_T_5_803 VDD VSS / DCAP4
XFILLER_incr_T_4_1023 VDD VSS / DCAP4
XFILLER_incr_T_5_798 VDD VSS / DCAP4
XFILLER_incr_T_4_1022 VDD VSS / DCAP4
XFILLER_incr_T_4_1021 VDD VSS / DCAP4
XFILLER_incr_T_4_1020 VDD VSS / DCAP4
XFILLER_incr_T_4_1019 VDD VSS / DCAP4
XFILLER_incr_T_5_793 VDD VSS / DCAP4
XFILLER_incr_T_5_791 VDD VSS / DCAP4
XFILLER_incr_T_4_1016 VDD VSS / DCAP4
XFILLER_incr_T_4_1012 VDD VSS / DCAP4
XFILLER_incr_T_5_787 VDD VSS / DCAP4
XFILLER_incr_T_4_999 VDD VSS / DCAP4
XFILLER_incr_T_5_784 VDD VSS / DCAP4
XFILLER_incr_T_5_780 VDD VSS / DCAP4
XFILLER_incr_T_5_778 VDD VSS / DCAP4
XFILLER_incr_T_4_993 VDD VSS / DCAP4
XFILLER_incr_T_4_992 VDD VSS / DCAP4
XFILLER_incr_T_5_776 VDD VSS / DCAP4
XFILLER_incr_T_4_990 VDD VSS / DCAP4
XFILLER_incr_T_4_989 VDD VSS / DCAP4
XFILLER_incr_T_5_771 VDD VSS / DCAP4
XFILLER_incr_T_4_986 VDD VSS / DCAP4
XFILLER_incr_T_4_982 VDD VSS / DCAP4
XFILLER_incr_T_5_759 VDD VSS / DCAP4
XFILLER_incr_T_4_976 VDD VSS / DCAP4
XFILLER_incr_T_4_971 VDD VSS / DCAP4
XFILLER_incr_T_5_748 VDD VSS / DCAP4
XFILLER_incr_T_5_746 VDD VSS / DCAP4
XFILLER_incr_T_4_965 VDD VSS / DCAP4
XFILLER_incr_T_4_962 VDD VSS / DCAP4
XFILLER_incr_T_4_954 VDD VSS / DCAP4
XFILLER_incr_T_5_743 VDD VSS / DCAP4
XFILLER_incr_T_4_952 VDD VSS / DCAP4
XFILLER_incr_T_4_949 VDD VSS / DCAP4
XFILLER_incr_T_5_740 VDD VSS / DCAP4
XFILLER_incr_T_5_730 VDD VSS / DCAP4
XFILLER_incr_T_4_936 VDD VSS / DCAP4
XFILLER_incr_T_5_722 VDD VSS / DCAP4
XFILLER_incr_T_4_926 VDD VSS / DCAP4
XFILLER_incr_T_4_924 VDD VSS / DCAP4
XFILLER_incr_T_4_919 VDD VSS / DCAP4
XFILLER_incr_T_5_717 VDD VSS / DCAP4
XFILLER_incr_T_4_916 VDD VSS / DCAP4
XFILLER_incr_T_4_909 VDD VSS / DCAP4
XFILLER_incr_T_4_903 VDD VSS / DCAP4
XFILLER_incr_T_4_898 VDD VSS / DCAP4
XFILLER_incr_T_5_710 VDD VSS / DCAP4
XFILLER_incr_T_4_890 VDD VSS / DCAP4
XFILLER_incr_T_4_888 VDD VSS / DCAP4
XFILLER_incr_T_5_708 VDD VSS / DCAP4
XFILLER_incr_T_4_883 VDD VSS / DCAP4
XFILLER_incr_T_5_696 VDD VSS / DCAP4
XFILLER_incr_T_5_695 VDD VSS / DCAP4
XFILLER_incr_T_5_693 VDD VSS / DCAP4
XFILLER_incr_T_4_880 VDD VSS / DCAP4
XFILLER_incr_T_5_688 VDD VSS / DCAP4
XFILLER_incr_T_5_686 VDD VSS / DCAP4
XFILLER_incr_T_5_684 VDD VSS / DCAP4
XFILLER_incr_T_5_682 VDD VSS / DCAP4
XFILLER_incr_T_4_872 VDD VSS / DCAP4
XFILLER_incr_T_5_681 VDD VSS / DCAP4
XFILLER_incr_T_4_868 VDD VSS / DCAP4
XFILLER_incr_T_4_863 VDD VSS / DCAP4
XFILLER_incr_T_4_861 VDD VSS / DCAP4
XFILLER_incr_T_5_674 VDD VSS / DCAP4
XFILLER_incr_T_5_668 VDD VSS / DCAP4
XFILLER_incr_T_4_855 VDD VSS / DCAP4
XFILLER_incr_T_5_658 VDD VSS / DCAP4
XFILLER_incr_T_5_656 VDD VSS / DCAP4
XFILLER_incr_T_5_654 VDD VSS / DCAP4
XFILLER_incr_T_4_847 VDD VSS / DCAP4
XFILLER_incr_T_4_840 VDD VSS / DCAP4
XFILLER_incr_T_4_836 VDD VSS / DCAP4
XFILLER_incr_T_5_649 VDD VSS / DCAP4
XFILLER_incr_T_4_834 VDD VSS / DCAP4
XFILLER_incr_T_5_642 VDD VSS / DCAP4
XFILLER_incr_T_4_833 VDD VSS / DCAP4
XFILLER_incr_T_5_638 VDD VSS / DCAP4
XFILLER_incr_T_5_630 VDD VSS / DCAP4
XFILLER_incr_T_4_823 VDD VSS / DCAP4
XFILLER_incr_T_4_821 VDD VSS / DCAP4
XFILLER_incr_T_5_628 VDD VSS / DCAP4
XFILLER_incr_T_5_625 VDD VSS / DCAP4
XFILLER_incr_T_4_815 VDD VSS / DCAP4
XFILLER_incr_T_5_622 VDD VSS / DCAP4
XFILLER_incr_T_5_621 VDD VSS / DCAP4
XFILLER_incr_T_5_619 VDD VSS / DCAP4
XFILLER_incr_T_5_618 VDD VSS / DCAP4
XFILLER_incr_T_5_617 VDD VSS / DCAP4
XFILLER_incr_T_4_807 VDD VSS / DCAP4
XFILLER_incr_T_4_805 VDD VSS / DCAP4
XFILLER_incr_T_4_803 VDD VSS / DCAP4
XFILLER_incr_T_4_796 VDD VSS / DCAP4
XFILLER_incr_T_4_792 VDD VSS / DCAP4
XFILLER_incr_T_5_610 VDD VSS / DCAP4
XFILLER_incr_T_5_605 VDD VSS / DCAP4
XFILLER_incr_T_4_784 VDD VSS / DCAP4
XFILLER_incr_T_4_780 VDD VSS / DCAP4
XFILLER_incr_T_5_598 VDD VSS / DCAP4
XFILLER_incr_T_5_597 VDD VSS / DCAP4
XFILLER_incr_T_5_594 VDD VSS / DCAP4
XFILLER_incr_T_4_771 VDD VSS / DCAP4
XFILLER_incr_T_5_589 VDD VSS / DCAP4
XFILLER_incr_T_5_586 VDD VSS / DCAP4
XFILLER_incr_T_4_767 VDD VSS / DCAP4
XFILLER_incr_T_4_765 VDD VSS / DCAP4
XFILLER_incr_T_4_764 VDD VSS / DCAP4
XFILLER_incr_T_5_576 VDD VSS / DCAP4
XFILLER_incr_T_4_744 VDD VSS / DCAP4
XFILLER_incr_T_5_572 VDD VSS / DCAP4
XFILLER_incr_T_5_571 VDD VSS / DCAP4
XFILLER_incr_T_4_736 VDD VSS / DCAP4
XFILLER_incr_T_4_733 VDD VSS / DCAP4
XFILLER_incr_T_4_731 VDD VSS / DCAP4
XFILLER_incr_T_4_729 VDD VSS / DCAP4
XFILLER_incr_T_4_728 VDD VSS / DCAP4
XFILLER_incr_T_4_726 VDD VSS / DCAP4
XFILLER_incr_T_5_567 VDD VSS / DCAP4
XFILLER_incr_T_5_560 VDD VSS / DCAP4
XFILLER_incr_T_4_712 VDD VSS / DCAP4
XFILLER_incr_T_5_558 VDD VSS / DCAP4
XFILLER_incr_T_5_557 VDD VSS / DCAP4
XFILLER_incr_T_5_553 VDD VSS / DCAP4
XFILLER_incr_T_5_551 VDD VSS / DCAP4
XFILLER_incr_T_5_550 VDD VSS / DCAP4
XFILLER_incr_T_5_548 VDD VSS / DCAP4
XFILLER_incr_T_4_705 VDD VSS / DCAP4
XFILLER_incr_T_5_545 VDD VSS / DCAP4
XFILLER_incr_T_5_542 VDD VSS / DCAP4
XFILLER_incr_T_5_536 VDD VSS / DCAP4
XFILLER_incr_T_4_697 VDD VSS / DCAP4
XFILLER_incr_T_4_696 VDD VSS / DCAP4
XFILLER_incr_T_4_692 VDD VSS / DCAP4
XFILLER_incr_T_4_689 VDD VSS / DCAP4
XFILLER_incr_T_4_688 VDD VSS / DCAP4
XFILLER_incr_T_4_686 VDD VSS / DCAP4
XFILLER_incr_T_5_535 VDD VSS / DCAP4
XFILLER_incr_T_4_682 VDD VSS / DCAP4
XFILLER_incr_T_4_680 VDD VSS / DCAP4
XFILLER_incr_T_4_678 VDD VSS / DCAP4
XFILLER_incr_T_5_531 VDD VSS / DCAP4
XFILLER_incr_T_5_529 VDD VSS / DCAP4
XFILLER_incr_T_4_673 VDD VSS / DCAP4
XFILLER_incr_T_4_664 VDD VSS / DCAP4
XFILLER_incr_T_4_659 VDD VSS / DCAP4
XFILLER_incr_T_5_517 VDD VSS / DCAP4
XFILLER_incr_T_5_513 VDD VSS / DCAP4
XFILLER_incr_T_4_651 VDD VSS / DCAP4
XFILLER_incr_T_5_509 VDD VSS / DCAP4
XFILLER_incr_T_4_647 VDD VSS / DCAP4
XFILLER_incr_T_4_642 VDD VSS / DCAP4
XFILLER_incr_T_5_508 VDD VSS / DCAP4
XFILLER_incr_T_5_505 VDD VSS / DCAP4
XFILLER_incr_T_4_639 VDD VSS / DCAP4
XFILLER_incr_T_4_637 VDD VSS / DCAP4
XFILLER_incr_T_4_630 VDD VSS / DCAP4
XFILLER_incr_T_5_501 VDD VSS / DCAP4
XFILLER_incr_T_4_626 VDD VSS / DCAP4
XFILLER_incr_T_4_624 VDD VSS / DCAP4
XFILLER_incr_T_4_623 VDD VSS / DCAP4
XFILLER_incr_T_4_619 VDD VSS / DCAP4
XFILLER_incr_T_5_494 VDD VSS / DCAP4
XFILLER_incr_T_4_617 VDD VSS / DCAP4
XFILLER_incr_T_5_487 VDD VSS / DCAP4
XFILLER_incr_T_4_609 VDD VSS / DCAP4
XFILLER_incr_T_5_484 VDD VSS / DCAP4
XFILLER_incr_T_5_480 VDD VSS / DCAP4
XFILLER_incr_T_5_476 VDD VSS / DCAP4
XFILLER_incr_T_4_606 VDD VSS / DCAP4
XFILLER_incr_T_5_474 VDD VSS / DCAP4
XFILLER_incr_T_4_604 VDD VSS / DCAP4
XFILLER_incr_T_4_601 VDD VSS / DCAP4
XFILLER_incr_T_4_600 VDD VSS / DCAP4
XFILLER_incr_T_5_472 VDD VSS / DCAP4
XFILLER_incr_T_5_468 VDD VSS / DCAP4
XFILLER_incr_T_5_466 VDD VSS / DCAP4
XFILLER_incr_T_4_591 VDD VSS / DCAP4
XFILLER_incr_T_5_463 VDD VSS / DCAP4
XFILLER_incr_T_4_588 VDD VSS / DCAP4
XFILLER_incr_T_4_585 VDD VSS / DCAP4
XFILLER_incr_T_4_580 VDD VSS / DCAP4
XFILLER_incr_T_4_576 VDD VSS / DCAP4
XFILLER_incr_T_5_459 VDD VSS / DCAP4
XFILLER_incr_T_5_450 VDD VSS / DCAP4
XFILLER_incr_T_5_449 VDD VSS / DCAP4
XFILLER_incr_T_5_448 VDD VSS / DCAP4
XFILLER_incr_T_4_568 VDD VSS / DCAP4
XFILLER_incr_T_4_563 VDD VSS / DCAP4
XFILLER_incr_T_5_446 VDD VSS / DCAP4
XFILLER_incr_T_5_443 VDD VSS / DCAP4
XFILLER_incr_T_5_442 VDD VSS / DCAP4
XFILLER_incr_T_5_440 VDD VSS / DCAP4
XFILLER_incr_T_4_559 VDD VSS / DCAP4
XFILLER_incr_T_5_439 VDD VSS / DCAP4
XFILLER_incr_T_5_434 VDD VSS / DCAP4
XFILLER_incr_T_4_550 VDD VSS / DCAP4
XFILLER_incr_T_4_549 VDD VSS / DCAP4
XFILLER_incr_T_5_431 VDD VSS / DCAP4
XFILLER_incr_T_4_538 VDD VSS / DCAP4
XFILLER_incr_T_5_419 VDD VSS / DCAP4
XFILLER_incr_T_4_534 VDD VSS / DCAP4
XFILLER_incr_T_5_414 VDD VSS / DCAP4
XFILLER_incr_T_4_530 VDD VSS / DCAP4
XFILLER_incr_T_5_412 VDD VSS / DCAP4
XFILLER_incr_T_4_522 VDD VSS / DCAP4
XFILLER_incr_T_5_407 VDD VSS / DCAP4
XFILLER_incr_T_5_406 VDD VSS / DCAP4
XFILLER_incr_T_5_405 VDD VSS / DCAP4
XFILLER_incr_T_5_404 VDD VSS / DCAP4
XFILLER_incr_T_4_519 VDD VSS / DCAP4
XFILLER_incr_T_5_401 VDD VSS / DCAP4
XFILLER_incr_T_5_399 VDD VSS / DCAP4
XFILLER_incr_T_4_512 VDD VSS / DCAP4
XFILLER_incr_T_4_509 VDD VSS / DCAP4
XFILLER_incr_T_4_508 VDD VSS / DCAP4
XFILLER_incr_T_5_392 VDD VSS / DCAP4
XFILLER_incr_T_4_502 VDD VSS / DCAP4
XFILLER_incr_T_4_497 VDD VSS / DCAP4
XFILLER_incr_T_5_386 VDD VSS / DCAP4
XFILLER_incr_T_4_483 VDD VSS / DCAP4
XFILLER_incr_T_4_482 VDD VSS / DCAP4
XFILLER_incr_T_4_481 VDD VSS / DCAP4
XFILLER_incr_T_5_378 VDD VSS / DCAP4
XFILLER_incr_T_5_377 VDD VSS / DCAP4
XFILLER_incr_T_4_472 VDD VSS / DCAP4
XFILLER_incr_T_5_371 VDD VSS / DCAP4
XFILLER_incr_T_4_470 VDD VSS / DCAP4
XFILLER_incr_T_5_370 VDD VSS / DCAP4
XFILLER_incr_T_5_368 VDD VSS / DCAP4
XFILLER_incr_T_5_367 VDD VSS / DCAP4
XFILLER_incr_T_4_461 VDD VSS / DCAP4
XFILLER_incr_T_5_361 VDD VSS / DCAP4
XFILLER_incr_T_4_456 VDD VSS / DCAP4
XFILLER_incr_T_5_355 VDD VSS / DCAP4
XFILLER_incr_T_5_351 VDD VSS / DCAP4
XFILLER_incr_T_4_454 VDD VSS / DCAP4
XFILLER_incr_T_5_349 VDD VSS / DCAP4
XFILLER_incr_T_5_348 VDD VSS / DCAP4
XFILLER_incr_T_4_447 VDD VSS / DCAP4
XFILLER_incr_T_5_345 VDD VSS / DCAP4
XFILLER_incr_T_5_344 VDD VSS / DCAP4
XFILLER_incr_T_4_440 VDD VSS / DCAP4
XFILLER_incr_T_5_342 VDD VSS / DCAP4
XFILLER_incr_T_4_434 VDD VSS / DCAP4
XFILLER_incr_T_4_431 VDD VSS / DCAP4
XFILLER_incr_T_4_429 VDD VSS / DCAP4
XFILLER_incr_T_4_425 VDD VSS / DCAP4
XFILLER_incr_T_4_422 VDD VSS / DCAP4
XFILLER_incr_T_5_333 VDD VSS / DCAP4
XFILLER_incr_T_4_419 VDD VSS / DCAP4
XFILLER_incr_T_4_412 VDD VSS / DCAP4
XFILLER_incr_T_4_410 VDD VSS / DCAP4
XFILLER_incr_T_5_328 VDD VSS / DCAP4
XFILLER_incr_T_5_321 VDD VSS / DCAP4
XFILLER_incr_T_5_320 VDD VSS / DCAP4
XFILLER_incr_T_5_319 VDD VSS / DCAP4
XFILLER_incr_T_5_316 VDD VSS / DCAP4
XFILLER_incr_T_5_314 VDD VSS / DCAP4
XFILLER_incr_T_5_311 VDD VSS / DCAP4
XFILLER_incr_T_4_398 VDD VSS / DCAP4
XFILLER_incr_T_5_309 VDD VSS / DCAP4
XFILLER_incr_T_5_308 VDD VSS / DCAP4
XFILLER_incr_T_4_392 VDD VSS / DCAP4
XFILLER_incr_T_5_304 VDD VSS / DCAP4
XFILLER_incr_T_4_383 VDD VSS / DCAP4
XFILLER_incr_T_4_377 VDD VSS / DCAP4
XFILLER_incr_T_4_367 VDD VSS / DCAP4
XFILLER_incr_T_4_364 VDD VSS / DCAP4
XFILLER_incr_T_5_286 VDD VSS / DCAP4
XFILLER_incr_T_5_284 VDD VSS / DCAP4
XFILLER_incr_T_5_279 VDD VSS / DCAP4
XFILLER_incr_T_5_276 VDD VSS / DCAP4
XFILLER_incr_T_4_355 VDD VSS / DCAP4
XFILLER_incr_T_4_353 VDD VSS / DCAP4
XFILLER_incr_T_4_347 VDD VSS / DCAP4
XFILLER_incr_T_4_337 VDD VSS / DCAP4
XFILLER_incr_T_5_267 VDD VSS / DCAP4
XFILLER_incr_T_4_333 VDD VSS / DCAP4
XFILLER_incr_T_5_266 VDD VSS / DCAP4
XFILLER_incr_T_4_332 VDD VSS / DCAP4
XFILLER_incr_T_4_329 VDD VSS / DCAP4
XFILLER_incr_T_4_324 VDD VSS / DCAP4
XFILLER_incr_T_4_320 VDD VSS / DCAP4
XFILLER_incr_T_4_319 VDD VSS / DCAP4
XFILLER_incr_T_4_311 VDD VSS / DCAP4
XFILLER_incr_T_4_308 VDD VSS / DCAP4
XFILLER_incr_T_5_242 VDD VSS / DCAP4
XFILLER_incr_T_5_241 VDD VSS / DCAP4
XFILLER_incr_T_4_306 VDD VSS / DCAP4
XFILLER_incr_T_4_304 VDD VSS / DCAP4
XFILLER_incr_T_4_302 VDD VSS / DCAP4
XFILLER_incr_T_5_232 VDD VSS / DCAP4
XFILLER_incr_T_5_231 VDD VSS / DCAP4
XFILLER_incr_T_4_299 VDD VSS / DCAP4
XFILLER_incr_T_4_292 VDD VSS / DCAP4
XFILLER_incr_T_5_227 VDD VSS / DCAP4
XFILLER_incr_T_4_283 VDD VSS / DCAP4
XFILLER_incr_T_4_279 VDD VSS / DCAP4
XFILLER_incr_T_5_220 VDD VSS / DCAP4
XFILLER_incr_T_4_273 VDD VSS / DCAP4
XFILLER_incr_T_4_269 VDD VSS / DCAP4
XFILLER_incr_T_4_268 VDD VSS / DCAP4
XFILLER_incr_T_5_215 VDD VSS / DCAP4
XFILLER_incr_T_4_264 VDD VSS / DCAP4
XFILLER_incr_T_4_258 VDD VSS / DCAP4
XFILLER_incr_T_4_254 VDD VSS / DCAP4
XFILLER_incr_T_4_253 VDD VSS / DCAP4
XFILLER_incr_T_4_252 VDD VSS / DCAP4
XFILLER_incr_T_4_249 VDD VSS / DCAP4
XFILLER_incr_T_5_208 VDD VSS / DCAP4
XFILLER_incr_T_4_243 VDD VSS / DCAP4
XFILLER_incr_T_4_236 VDD VSS / DCAP4
XFILLER_incr_T_5_203 VDD VSS / DCAP4
XFILLER_incr_T_4_227 VDD VSS / DCAP4
XFILLER_incr_T_4_222 VDD VSS / DCAP4
XFILLER_incr_T_5_196 VDD VSS / DCAP4
XFILLER_incr_T_4_219 VDD VSS / DCAP4
XFILLER_incr_T_4_218 VDD VSS / DCAP4
XFILLER_incr_T_5_193 VDD VSS / DCAP4
XFILLER_incr_T_5_191 VDD VSS / DCAP4
XFILLER_incr_T_5_189 VDD VSS / DCAP4
XFILLER_incr_T_5_183 VDD VSS / DCAP4
XFILLER_incr_T_5_182 VDD VSS / DCAP4
XFILLER_incr_T_4_209 VDD VSS / DCAP4
XFILLER_incr_T_5_179 VDD VSS / DCAP4
XFILLER_incr_T_5_177 VDD VSS / DCAP4
XFILLER_incr_T_4_207 VDD VSS / DCAP4
XFILLER_incr_T_4_206 VDD VSS / DCAP4
XFILLER_incr_T_5_174 VDD VSS / DCAP4
XFILLER_incr_T_4_197 VDD VSS / DCAP4
XFILLER_incr_T_5_166 VDD VSS / DCAP4
XFILLER_incr_T_4_185 VDD VSS / DCAP4
XFILLER_incr_T_5_163 VDD VSS / DCAP4
XFILLER_incr_T_4_180 VDD VSS / DCAP4
XFILLER_incr_T_4_177 VDD VSS / DCAP4
XFILLER_incr_T_4_172 VDD VSS / DCAP4
XFILLER_incr_T_5_158 VDD VSS / DCAP4
XFILLER_incr_T_4_165 VDD VSS / DCAP4
XFILLER_incr_T_4_164 VDD VSS / DCAP4
XFILLER_incr_T_4_157 VDD VSS / DCAP4
XFILLER_incr_T_5_155 VDD VSS / DCAP4
XFILLER_incr_T_4_154 VDD VSS / DCAP4
XFILLER_incr_T_5_151 VDD VSS / DCAP4
XFILLER_incr_T_5_147 VDD VSS / DCAP4
XFILLER_incr_T_4_150 VDD VSS / DCAP4
XFILLER_incr_T_4_147 VDD VSS / DCAP4
XFILLER_incr_T_5_138 VDD VSS / DCAP4
XFILLER_incr_T_5_136 VDD VSS / DCAP4
XFILLER_incr_T_4_138 VDD VSS / DCAP4
XFILLER_incr_T_4_132 VDD VSS / DCAP4
XFILLER_incr_T_5_131 VDD VSS / DCAP4
XFILLER_incr_T_4_127 VDD VSS / DCAP4
XFILLER_incr_T_5_121 VDD VSS / DCAP4
XFILLER_incr_T_4_124 VDD VSS / DCAP4
XFILLER_incr_T_4_118 VDD VSS / DCAP4
XFILLER_incr_T_5_118 VDD VSS / DCAP4
XFILLER_incr_T_5_116 VDD VSS / DCAP4
XFILLER_incr_T_5_115 VDD VSS / DCAP4
XFILLER_incr_T_5_110 VDD VSS / DCAP4
XFILLER_incr_T_5_103 VDD VSS / DCAP4
XFILLER_incr_T_4_112 VDD VSS / DCAP4
XFILLER_incr_T_4_111 VDD VSS / DCAP4
XFILLER_incr_T_5_101 VDD VSS / DCAP4
XFILLER_incr_T_4_110 VDD VSS / DCAP4
XFILLER_incr_T_4_108 VDD VSS / DCAP4
XFILLER_incr_T_4_104 VDD VSS / DCAP4
XFILLER_incr_T_4_102 VDD VSS / DCAP4
XFILLER_incr_T_4_101 VDD VSS / DCAP4
XFILLER_incr_T_4_98 VDD VSS / DCAP4
XFILLER_incr_T_5_98 VDD VSS / DCAP4
XFILLER_incr_T_5_96 VDD VSS / DCAP4
XFILLER_incr_T_5_89 VDD VSS / DCAP4
XFILLER_incr_T_5_88 VDD VSS / DCAP4
XFILLER_incr_T_4_97 VDD VSS / DCAP4
XFILLER_incr_T_4_96 VDD VSS / DCAP4
XFILLER_incr_T_4_94 VDD VSS / DCAP4
XFILLER_incr_T_4_93 VDD VSS / DCAP4
XFILLER_incr_T_5_84 VDD VSS / DCAP4
XFILLER_incr_T_5_82 VDD VSS / DCAP4
XFILLER_incr_T_5_80 VDD VSS / DCAP4
XFILLER_incr_T_5_79 VDD VSS / DCAP4
XFILLER_incr_T_5_78 VDD VSS / DCAP4
XFILLER_incr_T_5_77 VDD VSS / DCAP4
XFILLER_incr_T_4_86 VDD VSS / DCAP4
XFILLER_incr_T_5_70 VDD VSS / DCAP4
XFILLER_incr_T_5_68 VDD VSS / DCAP4
XFILLER_incr_T_5_66 VDD VSS / DCAP4
XFILLER_incr_T_4_82 VDD VSS / DCAP4
XFILLER_incr_T_5_64 VDD VSS / DCAP4
XFILLER_incr_T_4_78 VDD VSS / DCAP4
XFILLER_incr_T_4_71 VDD VSS / DCAP4
XFILLER_incr_T_4_67 VDD VSS / DCAP4
XFILLER_incr_T_4_65 VDD VSS / DCAP4
XFILLER_incr_T_5_57 VDD VSS / DCAP4
XFILLER_incr_T_5_54 VDD VSS / DCAP4
XFILLER_incr_T_5_52 VDD VSS / DCAP4
XFILLER_incr_T_5_49 VDD VSS / DCAP4
XFILLER_incr_T_5_47 VDD VSS / DCAP4
XFILLER_incr_T_4_64 VDD VSS / DCAP4
XFILLER_incr_T_5_39 VDD VSS / DCAP4
XFILLER_incr_T_4_63 VDD VSS / DCAP4
XFILLER_incr_T_4_58 VDD VSS / DCAP4
XFILLER_incr_T_5_32 VDD VSS / DCAP4
XFILLER_incr_T_4_54 VDD VSS / DCAP4
XFILLER_incr_T_4_51 VDD VSS / DCAP4
XFILLER_incr_T_5_28 VDD VSS / DCAP4
XFILLER_incr_T_5_24 VDD VSS / DCAP4
XFILLER_incr_T_4_48 VDD VSS / DCAP4
XFILLER_incr_T_4_43 VDD VSS / DCAP4
XFILLER_incr_T_4_39 VDD VSS / DCAP4
XFILLER_incr_T_5_20 VDD VSS / DCAP4
XFILLER_incr_T_5_19 VDD VSS / DCAP4
XFILLER_incr_T_5_18 VDD VSS / DCAP4
XFILLER_incr_T_4_25 VDD VSS / DCAP4
XFILLER_incr_T_5_8 VDD VSS / DCAP4
XFILLER_incr_T_5_5 VDD VSS / DCAP4
XFILLER_incr_T_4_14 VDD VSS / DCAP4
XFILLER_incr_T_2_2277 VDD VSS / DCAP4
XFILLER_incr_T_2_2275 VDD VSS / DCAP4
XFILLER_incr_T_2_2274 VDD VSS / DCAP4
XFILLER_incr_T_2_2273 VDD VSS / DCAP4
XFILLER_incr_T_2_2272 VDD VSS / DCAP4
XFILLER_incr_T_2_2266 VDD VSS / DCAP4
XFILLER_incr_T_2_2264 VDD VSS / DCAP4
XFILLER_incr_T_2_2258 VDD VSS / DCAP4
XFILLER_incr_T_2_2256 VDD VSS / DCAP4
XFILLER_incr_T_2_2254 VDD VSS / DCAP4
XFILLER_incr_T_2_2253 VDD VSS / DCAP4
XFILLER_incr_T_2_2248 VDD VSS / DCAP4
XFILLER_incr_T_2_2245 VDD VSS / DCAP4
XFILLER_incr_T_2_2241 VDD VSS / DCAP4
XFILLER_incr_T_2_2235 VDD VSS / DCAP4
XFILLER_incr_T_2_2232 VDD VSS / DCAP4
XFILLER_incr_T_2_2227 VDD VSS / DCAP4
XFILLER_incr_T_2_2224 VDD VSS / DCAP4
XFILLER_incr_T_2_2222 VDD VSS / DCAP4
XFILLER_incr_T_2_2208 VDD VSS / DCAP4
XFILLER_incr_T_2_2203 VDD VSS / DCAP4
XFILLER_incr_T_2_2196 VDD VSS / DCAP4
XFILLER_incr_T_2_2195 VDD VSS / DCAP4
XFILLER_incr_T_2_2193 VDD VSS / DCAP4
XFILLER_incr_T_2_2190 VDD VSS / DCAP4
XFILLER_incr_T_2_2188 VDD VSS / DCAP4
XFILLER_incr_T_2_2186 VDD VSS / DCAP4
XFILLER_incr_T_2_2177 VDD VSS / DCAP4
XFILLER_incr_T_2_2171 VDD VSS / DCAP4
XFILLER_incr_T_2_2170 VDD VSS / DCAP4
XFILLER_incr_T_2_2161 VDD VSS / DCAP4
XFILLER_incr_T_2_2158 VDD VSS / DCAP4
XFILLER_incr_T_2_2157 VDD VSS / DCAP4
XFILLER_incr_T_2_2156 VDD VSS / DCAP4
XFILLER_incr_T_2_2147 VDD VSS / DCAP4
XFILLER_incr_T_2_2146 VDD VSS / DCAP4
XFILLER_incr_T_2_2138 VDD VSS / DCAP4
XFILLER_incr_T_2_2132 VDD VSS / DCAP4
XFILLER_incr_T_2_2130 VDD VSS / DCAP4
XFILLER_incr_T_2_2127 VDD VSS / DCAP4
XFILLER_incr_T_2_2123 VDD VSS / DCAP4
XFILLER_incr_T_2_2119 VDD VSS / DCAP4
XFILLER_incr_T_2_2118 VDD VSS / DCAP4
XFILLER_incr_T_2_2117 VDD VSS / DCAP4
XFILLER_incr_T_2_2105 VDD VSS / DCAP4
XFILLER_incr_T_2_2101 VDD VSS / DCAP4
XFILLER_incr_T_2_2098 VDD VSS / DCAP4
XFILLER_incr_T_2_2097 VDD VSS / DCAP4
XFILLER_incr_T_2_2095 VDD VSS / DCAP4
XFILLER_incr_T_2_2089 VDD VSS / DCAP4
XFILLER_incr_T_2_2088 VDD VSS / DCAP4
XFILLER_incr_T_2_2085 VDD VSS / DCAP4
XFILLER_incr_T_2_2083 VDD VSS / DCAP4
XFILLER_incr_T_2_2078 VDD VSS / DCAP4
XFILLER_incr_T_2_2069 VDD VSS / DCAP4
XFILLER_incr_T_2_2067 VDD VSS / DCAP4
XFILLER_incr_T_2_2058 VDD VSS / DCAP4
XFILLER_incr_T_2_2049 VDD VSS / DCAP4
XFILLER_incr_T_2_2048 VDD VSS / DCAP4
XFILLER_incr_T_2_2029 VDD VSS / DCAP4
XFILLER_incr_T_2_2024 VDD VSS / DCAP4
XFILLER_incr_T_2_2022 VDD VSS / DCAP4
XFILLER_incr_T_2_2021 VDD VSS / DCAP4
XFILLER_incr_T_2_2018 VDD VSS / DCAP4
XFILLER_incr_T_2_2016 VDD VSS / DCAP4
XFILLER_incr_T_2_2011 VDD VSS / DCAP4
XFILLER_incr_T_2_2009 VDD VSS / DCAP4
XFILLER_incr_T_2_1996 VDD VSS / DCAP4
XFILLER_incr_T_2_1994 VDD VSS / DCAP4
XFILLER_incr_T_2_1990 VDD VSS / DCAP4
XFILLER_incr_T_2_1987 VDD VSS / DCAP4
XFILLER_incr_T_2_1979 VDD VSS / DCAP4
XFILLER_incr_T_2_1978 VDD VSS / DCAP4
XFILLER_incr_T_2_1974 VDD VSS / DCAP4
XFILLER_incr_T_2_1968 VDD VSS / DCAP4
XFILLER_incr_T_2_1955 VDD VSS / DCAP4
XFILLER_incr_T_2_1953 VDD VSS / DCAP4
XFILLER_incr_T_2_1952 VDD VSS / DCAP4
XFILLER_incr_T_2_1948 VDD VSS / DCAP4
XFILLER_incr_T_2_1941 VDD VSS / DCAP4
XFILLER_incr_T_2_1937 VDD VSS / DCAP4
XFILLER_incr_T_2_1930 VDD VSS / DCAP4
XFILLER_incr_T_2_1926 VDD VSS / DCAP4
XFILLER_incr_T_2_1924 VDD VSS / DCAP4
XFILLER_incr_T_2_1897 VDD VSS / DCAP4
XFILLER_incr_T_2_1894 VDD VSS / DCAP4
XFILLER_incr_T_2_1893 VDD VSS / DCAP4
XFILLER_incr_T_2_1892 VDD VSS / DCAP4
XFILLER_incr_T_2_1885 VDD VSS / DCAP4
XFILLER_incr_T_2_1883 VDD VSS / DCAP4
XFILLER_incr_T_2_1882 VDD VSS / DCAP4
XFILLER_incr_T_2_1877 VDD VSS / DCAP4
XFILLER_incr_T_2_1872 VDD VSS / DCAP4
XFILLER_incr_T_2_1871 VDD VSS / DCAP4
XFILLER_incr_T_2_1869 VDD VSS / DCAP4
XFILLER_incr_T_2_1868 VDD VSS / DCAP4
XFILLER_incr_T_2_1866 VDD VSS / DCAP4
XFILLER_incr_T_2_1861 VDD VSS / DCAP4
XFILLER_incr_T_2_1858 VDD VSS / DCAP4
XFILLER_incr_T_2_1851 VDD VSS / DCAP4
XFILLER_incr_T_2_1847 VDD VSS / DCAP4
XFILLER_incr_T_2_1846 VDD VSS / DCAP4
XFILLER_incr_T_2_1843 VDD VSS / DCAP4
XFILLER_incr_T_2_1842 VDD VSS / DCAP4
XFILLER_incr_T_2_1839 VDD VSS / DCAP4
XFILLER_incr_T_2_1837 VDD VSS / DCAP4
XFILLER_incr_T_2_1836 VDD VSS / DCAP4
XFILLER_incr_T_2_1831 VDD VSS / DCAP4
XFILLER_incr_T_2_1826 VDD VSS / DCAP4
XFILLER_incr_T_2_1820 VDD VSS / DCAP4
XFILLER_incr_T_2_1815 VDD VSS / DCAP4
XFILLER_incr_T_2_1813 VDD VSS / DCAP4
XFILLER_incr_T_2_1810 VDD VSS / DCAP4
XFILLER_incr_T_2_1804 VDD VSS / DCAP4
XFILLER_incr_T_2_1801 VDD VSS / DCAP4
XFILLER_incr_T_2_1799 VDD VSS / DCAP4
XFILLER_incr_T_2_1796 VDD VSS / DCAP4
XFILLER_incr_T_2_1794 VDD VSS / DCAP4
XFILLER_incr_T_2_1790 VDD VSS / DCAP4
XFILLER_incr_T_2_1783 VDD VSS / DCAP4
XFILLER_incr_T_2_1778 VDD VSS / DCAP4
XFILLER_incr_T_2_1770 VDD VSS / DCAP4
XFILLER_incr_T_2_1769 VDD VSS / DCAP4
XFILLER_incr_T_2_1764 VDD VSS / DCAP4
XFILLER_incr_T_2_1762 VDD VSS / DCAP4
XFILLER_incr_T_2_1761 VDD VSS / DCAP4
XFILLER_incr_T_2_1759 VDD VSS / DCAP4
XFILLER_incr_T_2_1754 VDD VSS / DCAP4
XFILLER_incr_T_2_1753 VDD VSS / DCAP4
XFILLER_incr_T_2_1749 VDD VSS / DCAP4
XFILLER_incr_T_2_1747 VDD VSS / DCAP4
XFILLER_incr_T_2_1746 VDD VSS / DCAP4
XFILLER_incr_T_2_1741 VDD VSS / DCAP4
XFILLER_incr_T_2_1739 VDD VSS / DCAP4
XFILLER_incr_T_2_1736 VDD VSS / DCAP4
XFILLER_incr_T_2_1734 VDD VSS / DCAP4
XFILLER_incr_T_2_1733 VDD VSS / DCAP4
XFILLER_incr_T_2_1728 VDD VSS / DCAP4
XFILLER_incr_T_2_1727 VDD VSS / DCAP4
XFILLER_incr_T_2_1726 VDD VSS / DCAP4
XFILLER_incr_T_2_1722 VDD VSS / DCAP4
XFILLER_incr_T_2_1720 VDD VSS / DCAP4
XFILLER_incr_T_2_1716 VDD VSS / DCAP4
XFILLER_incr_T_2_1696 VDD VSS / DCAP4
XFILLER_incr_T_2_1684 VDD VSS / DCAP4
XFILLER_incr_T_2_1682 VDD VSS / DCAP4
XFILLER_incr_T_2_1675 VDD VSS / DCAP4
XFILLER_incr_T_2_1673 VDD VSS / DCAP4
XFILLER_incr_T_2_1667 VDD VSS / DCAP4
XFILLER_incr_T_2_1664 VDD VSS / DCAP4
XFILLER_incr_T_2_1661 VDD VSS / DCAP4
XFILLER_incr_T_2_1655 VDD VSS / DCAP4
XFILLER_incr_T_2_1651 VDD VSS / DCAP4
XFILLER_incr_T_2_1643 VDD VSS / DCAP4
XFILLER_incr_T_2_1637 VDD VSS / DCAP4
XFILLER_incr_T_2_1631 VDD VSS / DCAP4
XFILLER_incr_T_2_1627 VDD VSS / DCAP4
XFILLER_incr_T_2_1617 VDD VSS / DCAP4
XFILLER_incr_T_2_1614 VDD VSS / DCAP4
XFILLER_incr_T_2_1609 VDD VSS / DCAP4
XFILLER_incr_T_2_1600 VDD VSS / DCAP4
XFILLER_incr_T_2_1598 VDD VSS / DCAP4
XFILLER_incr_T_2_1589 VDD VSS / DCAP4
XFILLER_incr_T_2_1585 VDD VSS / DCAP4
XFILLER_incr_T_2_1583 VDD VSS / DCAP4
XFILLER_incr_T_2_1578 VDD VSS / DCAP4
XFILLER_incr_T_2_1566 VDD VSS / DCAP4
XFILLER_incr_T_2_1564 VDD VSS / DCAP4
XFILLER_incr_T_2_1557 VDD VSS / DCAP4
XFILLER_incr_T_2_1552 VDD VSS / DCAP4
XFILLER_incr_T_2_1550 VDD VSS / DCAP4
XFILLER_incr_T_2_1549 VDD VSS / DCAP4
XFILLER_incr_T_2_1543 VDD VSS / DCAP4
XFILLER_incr_T_2_1537 VDD VSS / DCAP4
XFILLER_incr_T_2_1533 VDD VSS / DCAP4
XFILLER_incr_T_2_1529 VDD VSS / DCAP4
XFILLER_incr_T_2_1525 VDD VSS / DCAP4
XFILLER_incr_T_2_1518 VDD VSS / DCAP4
XFILLER_incr_T_2_1513 VDD VSS / DCAP4
XFILLER_incr_T_2_1506 VDD VSS / DCAP4
XFILLER_incr_T_2_1503 VDD VSS / DCAP4
XFILLER_incr_T_2_1497 VDD VSS / DCAP4
XFILLER_incr_T_2_1495 VDD VSS / DCAP4
XFILLER_incr_T_2_1494 VDD VSS / DCAP4
XFILLER_incr_T_2_1493 VDD VSS / DCAP4
XFILLER_incr_T_2_1486 VDD VSS / DCAP4
XFILLER_incr_T_2_1481 VDD VSS / DCAP4
XFILLER_incr_T_2_1480 VDD VSS / DCAP4
XFILLER_incr_T_2_1473 VDD VSS / DCAP4
XFILLER_incr_T_2_1472 VDD VSS / DCAP4
XFILLER_incr_T_2_1460 VDD VSS / DCAP4
XFILLER_incr_T_2_1456 VDD VSS / DCAP4
XFILLER_incr_T_2_1451 VDD VSS / DCAP4
XFILLER_incr_T_2_1442 VDD VSS / DCAP4
XFILLER_incr_T_2_1438 VDD VSS / DCAP4
XFILLER_incr_T_2_1429 VDD VSS / DCAP4
XFILLER_incr_T_2_1420 VDD VSS / DCAP4
XFILLER_incr_T_2_1416 VDD VSS / DCAP4
XFILLER_incr_T_2_1412 VDD VSS / DCAP4
XFILLER_incr_T_2_1408 VDD VSS / DCAP4
XFILLER_incr_T_2_1407 VDD VSS / DCAP4
XFILLER_incr_T_2_1404 VDD VSS / DCAP4
XFILLER_incr_T_2_1402 VDD VSS / DCAP4
XFILLER_incr_T_2_1398 VDD VSS / DCAP4
XFILLER_incr_T_2_1395 VDD VSS / DCAP4
XFILLER_incr_T_2_1388 VDD VSS / DCAP4
XFILLER_incr_T_2_1386 VDD VSS / DCAP4
XFILLER_incr_T_2_1381 VDD VSS / DCAP4
XFILLER_incr_T_2_1378 VDD VSS / DCAP4
XFILLER_incr_T_2_1376 VDD VSS / DCAP4
XFILLER_incr_T_2_1373 VDD VSS / DCAP4
XFILLER_incr_T_2_1367 VDD VSS / DCAP4
XFILLER_incr_T_2_1361 VDD VSS / DCAP4
XFILLER_incr_T_2_1355 VDD VSS / DCAP4
XFILLER_incr_T_2_1348 VDD VSS / DCAP4
XFILLER_incr_T_2_1347 VDD VSS / DCAP4
XFILLER_incr_T_2_1345 VDD VSS / DCAP4
XFILLER_incr_T_2_1344 VDD VSS / DCAP4
XFILLER_incr_T_2_1338 VDD VSS / DCAP4
XFILLER_incr_T_2_1336 VDD VSS / DCAP4
XFILLER_incr_T_2_1335 VDD VSS / DCAP4
XFILLER_incr_T_2_1330 VDD VSS / DCAP4
XFILLER_incr_T_2_1321 VDD VSS / DCAP4
XFILLER_incr_T_2_1318 VDD VSS / DCAP4
XFILLER_incr_T_2_1317 VDD VSS / DCAP4
XFILLER_incr_T_2_1315 VDD VSS / DCAP4
XFILLER_incr_T_2_1314 VDD VSS / DCAP4
XFILLER_incr_T_2_1299 VDD VSS / DCAP4
XFILLER_incr_T_2_1298 VDD VSS / DCAP4
XFILLER_incr_T_2_1297 VDD VSS / DCAP4
XFILLER_incr_T_2_1296 VDD VSS / DCAP4
XFILLER_incr_T_2_1294 VDD VSS / DCAP4
XFILLER_incr_T_2_1293 VDD VSS / DCAP4
XFILLER_incr_T_2_1288 VDD VSS / DCAP4
XFILLER_incr_T_2_1287 VDD VSS / DCAP4
XFILLER_incr_T_2_1281 VDD VSS / DCAP4
XFILLER_incr_T_2_1273 VDD VSS / DCAP4
XFILLER_incr_T_2_1271 VDD VSS / DCAP4
XFILLER_incr_T_2_1269 VDD VSS / DCAP4
XFILLER_incr_T_2_1260 VDD VSS / DCAP4
XFILLER_incr_T_2_1257 VDD VSS / DCAP4
XFILLER_incr_T_2_1250 VDD VSS / DCAP4
XFILLER_incr_T_2_1249 VDD VSS / DCAP4
XFILLER_incr_T_2_1243 VDD VSS / DCAP4
XFILLER_incr_T_2_1238 VDD VSS / DCAP4
XFILLER_incr_T_2_1236 VDD VSS / DCAP4
XFILLER_incr_T_2_1235 VDD VSS / DCAP4
XFILLER_incr_T_2_1232 VDD VSS / DCAP4
XFILLER_incr_T_2_1225 VDD VSS / DCAP4
XFILLER_incr_T_2_1221 VDD VSS / DCAP4
XFILLER_incr_T_2_1218 VDD VSS / DCAP4
XFILLER_incr_T_2_1216 VDD VSS / DCAP4
XFILLER_incr_T_2_1215 VDD VSS / DCAP4
XFILLER_incr_T_2_1214 VDD VSS / DCAP4
XFILLER_incr_T_2_1211 VDD VSS / DCAP4
XFILLER_incr_T_2_1208 VDD VSS / DCAP4
XFILLER_incr_T_2_1191 VDD VSS / DCAP4
XFILLER_incr_T_2_1183 VDD VSS / DCAP4
XFILLER_incr_T_2_1177 VDD VSS / DCAP4
XFILLER_incr_T_2_1173 VDD VSS / DCAP4
XFILLER_incr_T_2_1172 VDD VSS / DCAP4
XFILLER_incr_T_2_1170 VDD VSS / DCAP4
XFILLER_incr_T_2_1169 VDD VSS / DCAP4
XFILLER_incr_T_2_1168 VDD VSS / DCAP4
XFILLER_incr_T_2_1167 VDD VSS / DCAP4
XFILLER_incr_T_2_1166 VDD VSS / DCAP4
XFILLER_incr_T_2_1165 VDD VSS / DCAP4
XFILLER_incr_T_2_1160 VDD VSS / DCAP4
XFILLER_incr_T_2_1156 VDD VSS / DCAP4
XFILLER_incr_T_2_1153 VDD VSS / DCAP4
XFILLER_incr_T_2_1135 VDD VSS / DCAP4
XFILLER_incr_T_2_1132 VDD VSS / DCAP4
XFILLER_incr_T_1_2082 VDD VSS / DCAP4
XFILLER_incr_T_1_2078 VDD VSS / DCAP4
XFILLER_incr_T_1_2073 VDD VSS / DCAP4
XFILLER_incr_T_2_1116 VDD VSS / DCAP4
XFILLER_incr_T_1_2067 VDD VSS / DCAP4
XFILLER_incr_T_1_2066 VDD VSS / DCAP4
XFILLER_incr_T_2_1113 VDD VSS / DCAP4
XFILLER_incr_T_1_2048 VDD VSS / DCAP4
XFILLER_incr_T_2_1108 VDD VSS / DCAP4
XFILLER_incr_T_1_2038 VDD VSS / DCAP4
XFILLER_incr_T_1_2030 VDD VSS / DCAP4
XFILLER_incr_T_1_2029 VDD VSS / DCAP4
XFILLER_incr_T_2_1097 VDD VSS / DCAP4
XFILLER_incr_T_1_2028 VDD VSS / DCAP4
XFILLER_incr_T_1_2020 VDD VSS / DCAP4
XFILLER_incr_T_1_2011 VDD VSS / DCAP4
XFILLER_incr_T_1_2009 VDD VSS / DCAP4
XFILLER_incr_T_2_1089 VDD VSS / DCAP4
XFILLER_incr_T_1_2008 VDD VSS / DCAP4
XFILLER_incr_T_1_2004 VDD VSS / DCAP4
XFILLER_incr_T_1_2003 VDD VSS / DCAP4
XFILLER_incr_T_1_2001 VDD VSS / DCAP4
XFILLER_incr_T_1_1991 VDD VSS / DCAP4
XFILLER_incr_T_1_1983 VDD VSS / DCAP4
XFILLER_incr_T_1_1981 VDD VSS / DCAP4
XFILLER_incr_T_1_1976 VDD VSS / DCAP4
XFILLER_incr_T_1_1970 VDD VSS / DCAP4
XFILLER_incr_T_1_1966 VDD VSS / DCAP4
XFILLER_incr_T_1_1963 VDD VSS / DCAP4
XFILLER_incr_T_1_1961 VDD VSS / DCAP4
XFILLER_incr_T_1_1959 VDD VSS / DCAP4
XFILLER_incr_T_1_1956 VDD VSS / DCAP4
XFILLER_incr_T_1_1946 VDD VSS / DCAP4
XFILLER_incr_T_1_1943 VDD VSS / DCAP4
XFILLER_incr_T_1_1940 VDD VSS / DCAP4
XFILLER_incr_T_1_1936 VDD VSS / DCAP4
XFILLER_incr_T_1_1935 VDD VSS / DCAP4
XFILLER_incr_T_2_1062 VDD VSS / DCAP4
XFILLER_incr_T_1_1930 VDD VSS / DCAP4
XFILLER_incr_T_1_1926 VDD VSS / DCAP4
XFILLER_incr_T_1_1924 VDD VSS / DCAP4
XFILLER_incr_T_1_1919 VDD VSS / DCAP4
XFILLER_incr_T_1_1915 VDD VSS / DCAP4
XFILLER_incr_T_1_1911 VDD VSS / DCAP4
XFILLER_incr_T_2_1055 VDD VSS / DCAP4
XFILLER_incr_T_1_1910 VDD VSS / DCAP4
XFILLER_incr_T_2_1053 VDD VSS / DCAP4
XFILLER_incr_T_1_1905 VDD VSS / DCAP4
XFILLER_incr_T_1_1902 VDD VSS / DCAP4
XFILLER_incr_T_1_1891 VDD VSS / DCAP4
XFILLER_incr_T_1_1888 VDD VSS / DCAP4
XFILLER_incr_T_1_1887 VDD VSS / DCAP4
XFILLER_incr_T_1_1884 VDD VSS / DCAP4
XFILLER_incr_T_2_1047 VDD VSS / DCAP4
XFILLER_incr_T_1_1882 VDD VSS / DCAP4
XFILLER_incr_T_2_1043 VDD VSS / DCAP4
XFILLER_incr_T_1_1876 VDD VSS / DCAP4
XFILLER_incr_T_2_1041 VDD VSS / DCAP4
XFILLER_incr_T_1_1873 VDD VSS / DCAP4
XFILLER_incr_T_2_1035 VDD VSS / DCAP4
XFILLER_incr_T_1_1865 VDD VSS / DCAP4
XFILLER_incr_T_1_1853 VDD VSS / DCAP4
XFILLER_incr_T_1_1850 VDD VSS / DCAP4
XFILLER_incr_T_2_1025 VDD VSS / DCAP4
XFILLER_incr_T_1_1848 VDD VSS / DCAP4
XFILLER_incr_T_1_1843 VDD VSS / DCAP4
XFILLER_incr_T_2_1019 VDD VSS / DCAP4
XFILLER_incr_T_2_1017 VDD VSS / DCAP4
XFILLER_incr_T_1_1834 VDD VSS / DCAP4
XFILLER_incr_T_2_1014 VDD VSS / DCAP4
XFILLER_incr_T_1_1831 VDD VSS / DCAP4
XFILLER_incr_T_2_1011 VDD VSS / DCAP4
XFILLER_incr_T_2_1009 VDD VSS / DCAP4
XFILLER_incr_T_1_1823 VDD VSS / DCAP4
XFILLER_incr_T_1_1821 VDD VSS / DCAP4
XFILLER_incr_T_1_1817 VDD VSS / DCAP4
XFILLER_incr_T_1_1813 VDD VSS / DCAP4
XFILLER_incr_T_2_1002 VDD VSS / DCAP4
XFILLER_incr_T_2_998 VDD VSS / DCAP4
XFILLER_incr_T_1_1796 VDD VSS / DCAP4
XFILLER_incr_T_1_1794 VDD VSS / DCAP4
XFILLER_incr_T_2_989 VDD VSS / DCAP4
XFILLER_incr_T_1_1793 VDD VSS / DCAP4
XFILLER_incr_T_2_985 VDD VSS / DCAP4
XFILLER_incr_T_1_1786 VDD VSS / DCAP4
XFILLER_incr_T_1_1781 VDD VSS / DCAP4
XFILLER_incr_T_1_1780 VDD VSS / DCAP4
XFILLER_incr_T_1_1778 VDD VSS / DCAP4
XFILLER_incr_T_1_1775 VDD VSS / DCAP4
XFILLER_incr_T_2_980 VDD VSS / DCAP4
XFILLER_incr_T_1_1767 VDD VSS / DCAP4
XFILLER_incr_T_1_1764 VDD VSS / DCAP4
XFILLER_incr_T_1_1760 VDD VSS / DCAP4
XFILLER_incr_T_2_968 VDD VSS / DCAP4
XFILLER_incr_T_1_1755 VDD VSS / DCAP4
XFILLER_incr_T_1_1752 VDD VSS / DCAP4
XFILLER_incr_T_2_967 VDD VSS / DCAP4
XFILLER_incr_T_1_1750 VDD VSS / DCAP4
XFILLER_incr_T_1_1743 VDD VSS / DCAP4
XFILLER_incr_T_1_1742 VDD VSS / DCAP4
XFILLER_incr_T_1_1738 VDD VSS / DCAP4
XFILLER_incr_T_1_1733 VDD VSS / DCAP4
XFILLER_incr_T_1_1732 VDD VSS / DCAP4
XFILLER_incr_T_2_955 VDD VSS / DCAP4
XFILLER_incr_T_1_1730 VDD VSS / DCAP4
XFILLER_incr_T_2_952 VDD VSS / DCAP4
XFILLER_incr_T_1_1726 VDD VSS / DCAP4
XFILLER_incr_T_1_1710 VDD VSS / DCAP4
XFILLER_incr_T_1_1705 VDD VSS / DCAP4
XFILLER_incr_T_1_1700 VDD VSS / DCAP4
XFILLER_incr_T_2_945 VDD VSS / DCAP4
XFILLER_incr_T_1_1698 VDD VSS / DCAP4
XFILLER_incr_T_1_1687 VDD VSS / DCAP4
XFILLER_incr_T_1_1683 VDD VSS / DCAP4
XFILLER_incr_T_1_1679 VDD VSS / DCAP4
XFILLER_incr_T_2_938 VDD VSS / DCAP4
XFILLER_incr_T_2_932 VDD VSS / DCAP4
XFILLER_incr_T_1_1656 VDD VSS / DCAP4
XFILLER_incr_T_2_927 VDD VSS / DCAP4
XFILLER_incr_T_1_1651 VDD VSS / DCAP4
XFILLER_incr_T_1_1648 VDD VSS / DCAP4
XFILLER_incr_T_1_1646 VDD VSS / DCAP4
XFILLER_incr_T_2_922 VDD VSS / DCAP4
XFILLER_incr_T_1_1640 VDD VSS / DCAP4
XFILLER_incr_T_1_1637 VDD VSS / DCAP4
XFILLER_incr_T_1_1632 VDD VSS / DCAP4
XFILLER_incr_T_1_1631 VDD VSS / DCAP4
XFILLER_incr_T_1_1624 VDD VSS / DCAP4
XFILLER_incr_T_2_914 VDD VSS / DCAP4
XFILLER_incr_T_1_1623 VDD VSS / DCAP4
XFILLER_incr_T_1_1621 VDD VSS / DCAP4
XFILLER_incr_T_2_909 VDD VSS / DCAP4
XFILLER_incr_T_1_1612 VDD VSS / DCAP4
XFILLER_incr_T_1_1609 VDD VSS / DCAP4
XFILLER_incr_T_2_908 VDD VSS / DCAP4
XFILLER_incr_T_2_907 VDD VSS / DCAP4
XFILLER_incr_T_1_1604 VDD VSS / DCAP4
XFILLER_incr_T_1_1602 VDD VSS / DCAP4
XFILLER_incr_T_2_904 VDD VSS / DCAP4
XFILLER_incr_T_1_1599 VDD VSS / DCAP4
XFILLER_incr_T_2_900 VDD VSS / DCAP4
XFILLER_incr_T_1_1597 VDD VSS / DCAP4
XFILLER_incr_T_1_1594 VDD VSS / DCAP4
XFILLER_incr_T_1_1593 VDD VSS / DCAP4
XFILLER_incr_T_1_1589 VDD VSS / DCAP4
XFILLER_incr_T_1_1587 VDD VSS / DCAP4
XFILLER_incr_T_1_1581 VDD VSS / DCAP4
XFILLER_incr_T_2_889 VDD VSS / DCAP4
XFILLER_incr_T_2_887 VDD VSS / DCAP4
XFILLER_incr_T_1_1572 VDD VSS / DCAP4
XFILLER_incr_T_1_1571 VDD VSS / DCAP4
XFILLER_incr_T_1_1569 VDD VSS / DCAP4
XFILLER_incr_T_1_1565 VDD VSS / DCAP4
XFILLER_incr_T_2_882 VDD VSS / DCAP4
XFILLER_incr_T_2_872 VDD VSS / DCAP4
XFILLER_incr_T_1_1550 VDD VSS / DCAP4
XFILLER_incr_T_2_863 VDD VSS / DCAP4
XFILLER_incr_T_1_1546 VDD VSS / DCAP4
XFILLER_incr_T_1_1541 VDD VSS / DCAP4
XFILLER_incr_T_1_1539 VDD VSS / DCAP4
XFILLER_incr_T_1_1535 VDD VSS / DCAP4
XFILLER_incr_T_1_1531 VDD VSS / DCAP4
XFILLER_incr_T_1_1527 VDD VSS / DCAP4
XFILLER_incr_T_2_855 VDD VSS / DCAP4
XFILLER_incr_T_1_1522 VDD VSS / DCAP4
XFILLER_incr_T_1_1515 VDD VSS / DCAP4
XFILLER_incr_T_2_846 VDD VSS / DCAP4
XFILLER_incr_T_2_845 VDD VSS / DCAP4
XFILLER_incr_T_1_1508 VDD VSS / DCAP4
XFILLER_incr_T_1_1507 VDD VSS / DCAP4
XFILLER_incr_T_2_842 VDD VSS / DCAP4
XFILLER_incr_T_1_1500 VDD VSS / DCAP4
XFILLER_incr_T_1_1499 VDD VSS / DCAP4
XFILLER_incr_T_2_839 VDD VSS / DCAP4
XFILLER_incr_T_1_1494 VDD VSS / DCAP4
XFILLER_incr_T_2_837 VDD VSS / DCAP4
XFILLER_incr_T_1_1485 VDD VSS / DCAP4
XFILLER_incr_T_2_835 VDD VSS / DCAP4
XFILLER_incr_T_1_1476 VDD VSS / DCAP4
XFILLER_incr_T_1_1468 VDD VSS / DCAP4
XFILLER_incr_T_2_830 VDD VSS / DCAP4
XFILLER_incr_T_1_1460 VDD VSS / DCAP4
XFILLER_incr_T_1_1458 VDD VSS / DCAP4
XFILLER_incr_T_1_1453 VDD VSS / DCAP4
XFILLER_incr_T_1_1452 VDD VSS / DCAP4
XFILLER_incr_T_1_1448 VDD VSS / DCAP4
XFILLER_incr_T_1_1446 VDD VSS / DCAP4
XFILLER_incr_T_1_1444 VDD VSS / DCAP4
XFILLER_incr_T_1_1439 VDD VSS / DCAP4
XFILLER_incr_T_1_1437 VDD VSS / DCAP4
XFILLER_incr_T_1_1433 VDD VSS / DCAP4
XFILLER_incr_T_1_1432 VDD VSS / DCAP4
XFILLER_incr_T_2_818 VDD VSS / DCAP4
XFILLER_incr_T_1_1429 VDD VSS / DCAP4
XFILLER_incr_T_2_814 VDD VSS / DCAP4
XFILLER_incr_T_1_1426 VDD VSS / DCAP4
XFILLER_incr_T_1_1425 VDD VSS / DCAP4
XFILLER_incr_T_2_810 VDD VSS / DCAP4
XFILLER_incr_T_1_1414 VDD VSS / DCAP4
XFILLER_incr_T_1_1412 VDD VSS / DCAP4
XFILLER_incr_T_1_1410 VDD VSS / DCAP4
XFILLER_incr_T_2_800 VDD VSS / DCAP4
XFILLER_incr_T_2_799 VDD VSS / DCAP4
XFILLER_incr_T_1_1395 VDD VSS / DCAP4
XFILLER_incr_T_1_1391 VDD VSS / DCAP4
XFILLER_incr_T_1_1390 VDD VSS / DCAP4
XFILLER_incr_T_1_1388 VDD VSS / DCAP4
XFILLER_incr_T_2_794 VDD VSS / DCAP4
XFILLER_incr_T_1_1384 VDD VSS / DCAP4
XFILLER_incr_T_2_792 VDD VSS / DCAP4
XFILLER_incr_T_2_787 VDD VSS / DCAP4
XFILLER_incr_T_1_1378 VDD VSS / DCAP4
XFILLER_incr_T_2_786 VDD VSS / DCAP4
XFILLER_incr_T_1_1376 VDD VSS / DCAP4
XFILLER_incr_T_1_1372 VDD VSS / DCAP4
XFILLER_incr_T_1_1369 VDD VSS / DCAP4
XFILLER_incr_T_1_1363 VDD VSS / DCAP4
XFILLER_incr_T_1_1361 VDD VSS / DCAP4
XFILLER_incr_T_1_1359 VDD VSS / DCAP4
XFILLER_incr_T_2_779 VDD VSS / DCAP4
XFILLER_incr_T_1_1356 VDD VSS / DCAP4
XFILLER_incr_T_1_1349 VDD VSS / DCAP4
XFILLER_incr_T_1_1344 VDD VSS / DCAP4
XFILLER_incr_T_2_774 VDD VSS / DCAP4
XFILLER_incr_T_1_1341 VDD VSS / DCAP4
XFILLER_incr_T_1_1331 VDD VSS / DCAP4
XFILLER_incr_T_2_769 VDD VSS / DCAP4
XFILLER_incr_T_2_765 VDD VSS / DCAP4
XFILLER_incr_T_1_1324 VDD VSS / DCAP4
XFILLER_incr_T_2_764 VDD VSS / DCAP4
XFILLER_incr_T_2_763 VDD VSS / DCAP4
XFILLER_incr_T_2_762 VDD VSS / DCAP4
XFILLER_incr_T_2_759 VDD VSS / DCAP4
XFILLER_incr_T_2_758 VDD VSS / DCAP4
XFILLER_incr_T_1_1313 VDD VSS / DCAP4
XFILLER_incr_T_2_756 VDD VSS / DCAP4
XFILLER_incr_T_1_1307 VDD VSS / DCAP4
XFILLER_incr_T_1_1304 VDD VSS / DCAP4
XFILLER_incr_T_1_1302 VDD VSS / DCAP4
XFILLER_incr_T_1_1297 VDD VSS / DCAP4
XFILLER_incr_T_2_747 VDD VSS / DCAP4
XFILLER_incr_T_1_1289 VDD VSS / DCAP4
XFILLER_incr_T_1_1286 VDD VSS / DCAP4
XFILLER_incr_T_1_1284 VDD VSS / DCAP4
XFILLER_incr_T_1_1283 VDD VSS / DCAP4
XFILLER_incr_T_2_740 VDD VSS / DCAP4
XFILLER_incr_T_2_739 VDD VSS / DCAP4
XFILLER_incr_T_1_1280 VDD VSS / DCAP4
XFILLER_incr_T_1_1278 VDD VSS / DCAP4
XFILLER_incr_T_1_1275 VDD VSS / DCAP4
XFILLER_incr_T_2_732 VDD VSS / DCAP4
XFILLER_incr_T_1_1262 VDD VSS / DCAP4
XFILLER_incr_T_1_1260 VDD VSS / DCAP4
XFILLER_incr_T_2_730 VDD VSS / DCAP4
XFILLER_incr_T_2_721 VDD VSS / DCAP4
XFILLER_incr_T_1_1252 VDD VSS / DCAP4
XFILLER_incr_T_2_717 VDD VSS / DCAP4
XFILLER_incr_T_1_1245 VDD VSS / DCAP4
XFILLER_incr_T_1_1243 VDD VSS / DCAP4
XFILLER_incr_T_2_714 VDD VSS / DCAP4
XFILLER_incr_T_1_1232 VDD VSS / DCAP4
XFILLER_incr_T_1_1227 VDD VSS / DCAP4
XFILLER_incr_T_2_703 VDD VSS / DCAP4
XFILLER_incr_T_1_1223 VDD VSS / DCAP4
XFILLER_incr_T_1_1214 VDD VSS / DCAP4
XFILLER_incr_T_1_1209 VDD VSS / DCAP4
XFILLER_incr_T_2_700 VDD VSS / DCAP4
XFILLER_incr_T_1_1200 VDD VSS / DCAP4
XFILLER_incr_T_2_696 VDD VSS / DCAP4
XFILLER_incr_T_1_1197 VDD VSS / DCAP4
XFILLER_incr_T_1_1195 VDD VSS / DCAP4
XFILLER_incr_T_2_691 VDD VSS / DCAP4
XFILLER_incr_T_2_689 VDD VSS / DCAP4
XFILLER_incr_T_1_1185 VDD VSS / DCAP4
XFILLER_incr_T_2_679 VDD VSS / DCAP4
XFILLER_incr_T_2_676 VDD VSS / DCAP4
XFILLER_incr_T_1_1170 VDD VSS / DCAP4
XFILLER_incr_T_1_1168 VDD VSS / DCAP4
XFILLER_incr_T_1_1165 VDD VSS / DCAP4
XFILLER_incr_T_2_668 VDD VSS / DCAP4
XFILLER_incr_T_1_1160 VDD VSS / DCAP4
XFILLER_incr_T_1_1159 VDD VSS / DCAP4
XFILLER_incr_T_1_1158 VDD VSS / DCAP4
XFILLER_incr_T_2_656 VDD VSS / DCAP4
XFILLER_incr_T_2_655 VDD VSS / DCAP4
XFILLER_incr_T_2_654 VDD VSS / DCAP4
XFILLER_incr_T_1_1155 VDD VSS / DCAP4
XFILLER_incr_T_2_651 VDD VSS / DCAP4
XFILLER_incr_T_2_648 VDD VSS / DCAP4
XFILLER_incr_T_2_637 VDD VSS / DCAP4
XFILLER_incr_T_2_626 VDD VSS / DCAP4
XFILLER_incr_T_2_622 VDD VSS / DCAP4
XFILLER_incr_T_1_1151 VDD VSS / DCAP4
XFILLER_incr_T_2_618 VDD VSS / DCAP4
XFILLER_incr_T_1_1148 VDD VSS / DCAP4
XFILLER_incr_T_1_1140 VDD VSS / DCAP4
XFILLER_incr_T_1_1136 VDD VSS / DCAP4
XFILLER_incr_T_1_1134 VDD VSS / DCAP4
XFILLER_incr_T_2_614 VDD VSS / DCAP4
XFILLER_incr_T_2_611 VDD VSS / DCAP4
XFILLER_incr_T_2_603 VDD VSS / DCAP4
XFILLER_incr_T_1_1127 VDD VSS / DCAP4
XFILLER_incr_T_2_601 VDD VSS / DCAP4
XFILLER_incr_T_2_596 VDD VSS / DCAP4
XFILLER_incr_T_2_590 VDD VSS / DCAP4
XFILLER_incr_T_2_579 VDD VSS / DCAP4
XFILLER_incr_T_2_577 VDD VSS / DCAP4
XFILLER_incr_T_1_1106 VDD VSS / DCAP4
XFILLER_incr_T_1_1104 VDD VSS / DCAP4
XFILLER_incr_T_2_568 VDD VSS / DCAP4
XFILLER_incr_T_1_1097 VDD VSS / DCAP4
XFILLER_incr_T_1_1096 VDD VSS / DCAP4
XFILLER_incr_T_1_1094 VDD VSS / DCAP4
XFILLER_incr_T_2_567 VDD VSS / DCAP4
XFILLER_incr_T_2_564 VDD VSS / DCAP4
XFILLER_incr_T_1_1091 VDD VSS / DCAP4
XFILLER_incr_T_1_1090 VDD VSS / DCAP4
XFILLER_incr_T_1_1089 VDD VSS / DCAP4
XFILLER_incr_T_2_562 VDD VSS / DCAP4
XFILLER_incr_T_1_1086 VDD VSS / DCAP4
XFILLER_incr_T_1_1083 VDD VSS / DCAP4
XFILLER_incr_T_1_1080 VDD VSS / DCAP4
XFILLER_incr_T_2_553 VDD VSS / DCAP4
XFILLER_incr_T_2_551 VDD VSS / DCAP4
XFILLER_incr_T_1_1074 VDD VSS / DCAP4
XFILLER_incr_T_1_1071 VDD VSS / DCAP4
XFILLER_incr_T_1_1069 VDD VSS / DCAP4
XFILLER_incr_T_1_1060 VDD VSS / DCAP4
XFILLER_incr_T_1_1057 VDD VSS / DCAP4
XFILLER_incr_T_2_535 VDD VSS / DCAP4
XFILLER_incr_T_1_1042 VDD VSS / DCAP4
XFILLER_incr_T_2_528 VDD VSS / DCAP4
XFILLER_incr_T_1_1037 VDD VSS / DCAP4
XFILLER_incr_T_2_525 VDD VSS / DCAP4
XFILLER_incr_T_1_1028 VDD VSS / DCAP4
XFILLER_incr_T_1_1022 VDD VSS / DCAP4
XFILLER_incr_T_1_1014 VDD VSS / DCAP4
XFILLER_incr_T_1_1003 VDD VSS / DCAP4
XFILLER_incr_T_1_1002 VDD VSS / DCAP4
XFILLER_incr_T_1_996 VDD VSS / DCAP4
XFILLER_incr_T_1_990 VDD VSS / DCAP4
XFILLER_incr_T_2_514 VDD VSS / DCAP4
XFILLER_incr_T_1_989 VDD VSS / DCAP4
XFILLER_incr_T_2_508 VDD VSS / DCAP4
XFILLER_incr_T_2_504 VDD VSS / DCAP4
XFILLER_incr_T_1_981 VDD VSS / DCAP4
XFILLER_incr_T_2_502 VDD VSS / DCAP4
XFILLER_incr_T_1_974 VDD VSS / DCAP4
XFILLER_incr_T_1_969 VDD VSS / DCAP4
XFILLER_incr_T_1_965 VDD VSS / DCAP4
XFILLER_incr_T_1_959 VDD VSS / DCAP4
XFILLER_incr_T_1_957 VDD VSS / DCAP4
XFILLER_incr_T_2_496 VDD VSS / DCAP4
XFILLER_incr_T_1_950 VDD VSS / DCAP4
XFILLER_incr_T_1_946 VDD VSS / DCAP4
XFILLER_incr_T_1_945 VDD VSS / DCAP4
XFILLER_incr_T_2_490 VDD VSS / DCAP4
XFILLER_incr_T_1_940 VDD VSS / DCAP4
XFILLER_incr_T_2_485 VDD VSS / DCAP4
XFILLER_incr_T_1_929 VDD VSS / DCAP4
XFILLER_incr_T_2_481 VDD VSS / DCAP4
XFILLER_incr_T_1_927 VDD VSS / DCAP4
XFILLER_incr_T_1_922 VDD VSS / DCAP4
XFILLER_incr_T_1_919 VDD VSS / DCAP4
XFILLER_incr_T_1_913 VDD VSS / DCAP4
XFILLER_incr_T_1_909 VDD VSS / DCAP4
XFILLER_incr_T_2_467 VDD VSS / DCAP4
XFILLER_incr_T_1_901 VDD VSS / DCAP4
XFILLER_incr_T_1_898 VDD VSS / DCAP4
XFILLER_incr_T_1_896 VDD VSS / DCAP4
XFILLER_incr_T_2_459 VDD VSS / DCAP4
XFILLER_incr_T_2_456 VDD VSS / DCAP4
XFILLER_incr_T_1_895 VDD VSS / DCAP4
XFILLER_incr_T_1_894 VDD VSS / DCAP4
XFILLER_incr_T_1_893 VDD VSS / DCAP4
XFILLER_incr_T_2_452 VDD VSS / DCAP4
XFILLER_incr_T_1_891 VDD VSS / DCAP4
XFILLER_incr_T_1_887 VDD VSS / DCAP4
XFILLER_incr_T_2_449 VDD VSS / DCAP4
XFILLER_incr_T_2_447 VDD VSS / DCAP4
XFILLER_incr_T_1_880 VDD VSS / DCAP4
XFILLER_incr_T_2_444 VDD VSS / DCAP4
XFILLER_incr_T_2_441 VDD VSS / DCAP4
XFILLER_incr_T_1_874 VDD VSS / DCAP4
XFILLER_incr_T_1_871 VDD VSS / DCAP4
XFILLER_incr_T_1_869 VDD VSS / DCAP4
XFILLER_incr_T_1_865 VDD VSS / DCAP4
XFILLER_incr_T_2_440 VDD VSS / DCAP4
XFILLER_incr_T_2_438 VDD VSS / DCAP4
XFILLER_incr_T_1_863 VDD VSS / DCAP4
XFILLER_incr_T_2_435 VDD VSS / DCAP4
XFILLER_incr_T_1_862 VDD VSS / DCAP4
XFILLER_incr_T_1_856 VDD VSS / DCAP4
XFILLER_incr_T_1_839 VDD VSS / DCAP4
XFILLER_incr_T_1_835 VDD VSS / DCAP4
XFILLER_incr_T_2_422 VDD VSS / DCAP4
XFILLER_incr_T_1_831 VDD VSS / DCAP4
XFILLER_incr_T_1_824 VDD VSS / DCAP4
XFILLER_incr_T_1_822 VDD VSS / DCAP4
XFILLER_incr_T_1_819 VDD VSS / DCAP4
XFILLER_incr_T_1_817 VDD VSS / DCAP4
XFILLER_incr_T_2_413 VDD VSS / DCAP4
XFILLER_incr_T_1_816 VDD VSS / DCAP4
XFILLER_incr_T_2_411 VDD VSS / DCAP4
XFILLER_incr_T_2_408 VDD VSS / DCAP4
XFILLER_incr_T_1_813 VDD VSS / DCAP4
XFILLER_incr_T_1_809 VDD VSS / DCAP4
XFILLER_incr_T_1_800 VDD VSS / DCAP4
XFILLER_incr_T_2_401 VDD VSS / DCAP4
XFILLER_incr_T_1_799 VDD VSS / DCAP4
XFILLER_incr_T_2_398 VDD VSS / DCAP4
XFILLER_incr_T_1_797 VDD VSS / DCAP4
XFILLER_incr_T_1_793 VDD VSS / DCAP4
XFILLER_incr_T_1_791 VDD VSS / DCAP4
XFILLER_incr_T_1_789 VDD VSS / DCAP4
XFILLER_incr_T_1_785 VDD VSS / DCAP4
XFILLER_incr_T_1_783 VDD VSS / DCAP4
XFILLER_incr_T_2_391 VDD VSS / DCAP4
XFILLER_incr_T_1_780 VDD VSS / DCAP4
XFILLER_incr_T_1_778 VDD VSS / DCAP4
XFILLER_incr_T_1_776 VDD VSS / DCAP4
XFILLER_incr_T_1_772 VDD VSS / DCAP4
XFILLER_incr_T_1_771 VDD VSS / DCAP4
XFILLER_incr_T_1_770 VDD VSS / DCAP4
XFILLER_incr_T_1_769 VDD VSS / DCAP4
XFILLER_incr_T_2_384 VDD VSS / DCAP4
XFILLER_incr_T_2_382 VDD VSS / DCAP4
XFILLER_incr_T_1_767 VDD VSS / DCAP4
XFILLER_incr_T_1_766 VDD VSS / DCAP4
XFILLER_incr_T_1_765 VDD VSS / DCAP4
XFILLER_incr_T_1_764 VDD VSS / DCAP4
XFILLER_incr_T_2_380 VDD VSS / DCAP4
XFILLER_incr_T_1_762 VDD VSS / DCAP4
XFILLER_incr_T_1_761 VDD VSS / DCAP4
XFILLER_incr_T_1_758 VDD VSS / DCAP4
XFILLER_incr_T_1_755 VDD VSS / DCAP4
XFILLER_incr_T_1_754 VDD VSS / DCAP4
XFILLER_incr_T_2_376 VDD VSS / DCAP4
XFILLER_incr_T_1_749 VDD VSS / DCAP4
XFILLER_incr_T_2_375 VDD VSS / DCAP4
XFILLER_incr_T_1_734 VDD VSS / DCAP4
XFILLER_incr_T_2_367 VDD VSS / DCAP4
XFILLER_incr_T_2_366 VDD VSS / DCAP4
XFILLER_incr_T_2_361 VDD VSS / DCAP4
XFILLER_incr_T_1_720 VDD VSS / DCAP4
XFILLER_incr_T_1_717 VDD VSS / DCAP4
XFILLER_incr_T_1_716 VDD VSS / DCAP4
XFILLER_incr_T_1_710 VDD VSS / DCAP4
XFILLER_incr_T_1_705 VDD VSS / DCAP4
XFILLER_incr_T_2_351 VDD VSS / DCAP4
XFILLER_incr_T_1_695 VDD VSS / DCAP4
XFILLER_incr_T_1_686 VDD VSS / DCAP4
XFILLER_incr_T_1_679 VDD VSS / DCAP4
XFILLER_incr_T_1_674 VDD VSS / DCAP4
XFILLER_incr_T_1_673 VDD VSS / DCAP4
XFILLER_incr_T_1_664 VDD VSS / DCAP4
XFILLER_incr_T_1_659 VDD VSS / DCAP4
XFILLER_incr_T_1_657 VDD VSS / DCAP4
XFILLER_incr_T_1_654 VDD VSS / DCAP4
XFILLER_incr_T_2_324 VDD VSS / DCAP4
XFILLER_incr_T_2_323 VDD VSS / DCAP4
XFILLER_incr_T_2_317 VDD VSS / DCAP4
XFILLER_incr_T_2_312 VDD VSS / DCAP4
XFILLER_incr_T_1_637 VDD VSS / DCAP4
XFILLER_incr_T_1_634 VDD VSS / DCAP4
XFILLER_incr_T_1_633 VDD VSS / DCAP4
XFILLER_incr_T_2_307 VDD VSS / DCAP4
XFILLER_incr_T_1_625 VDD VSS / DCAP4
XFILLER_incr_T_1_624 VDD VSS / DCAP4
XFILLER_incr_T_2_299 VDD VSS / DCAP4
XFILLER_incr_T_1_618 VDD VSS / DCAP4
XFILLER_incr_T_1_616 VDD VSS / DCAP4
XFILLER_incr_T_2_295 VDD VSS / DCAP4
XFILLER_incr_T_1_614 VDD VSS / DCAP4
XFILLER_incr_T_2_289 VDD VSS / DCAP4
XFILLER_incr_T_1_611 VDD VSS / DCAP4
XFILLER_incr_T_1_606 VDD VSS / DCAP4
XFILLER_incr_T_1_605 VDD VSS / DCAP4
XFILLER_incr_T_1_603 VDD VSS / DCAP4
XFILLER_incr_T_2_283 VDD VSS / DCAP4
XFILLER_incr_T_2_279 VDD VSS / DCAP4
XFILLER_incr_T_1_590 VDD VSS / DCAP4
XFILLER_incr_T_1_581 VDD VSS / DCAP4
XFILLER_incr_T_2_265 VDD VSS / DCAP4
XFILLER_incr_T_2_264 VDD VSS / DCAP4
XFILLER_incr_T_2_262 VDD VSS / DCAP4
XFILLER_incr_T_1_570 VDD VSS / DCAP4
XFILLER_incr_T_2_258 VDD VSS / DCAP4
XFILLER_incr_T_1_565 VDD VSS / DCAP4
XFILLER_incr_T_2_256 VDD VSS / DCAP4
XFILLER_incr_T_2_255 VDD VSS / DCAP4
XFILLER_incr_T_2_251 VDD VSS / DCAP4
XFILLER_incr_T_1_548 VDD VSS / DCAP4
XFILLER_incr_T_1_547 VDD VSS / DCAP4
XFILLER_incr_T_1_542 VDD VSS / DCAP4
XFILLER_incr_T_2_242 VDD VSS / DCAP4
XFILLER_incr_T_2_240 VDD VSS / DCAP4
XFILLER_incr_T_1_540 VDD VSS / DCAP4
XFILLER_incr_T_1_537 VDD VSS / DCAP4
XFILLER_incr_T_2_236 VDD VSS / DCAP4
XFILLER_incr_T_1_530 VDD VSS / DCAP4
XFILLER_incr_T_2_230 VDD VSS / DCAP4
XFILLER_incr_T_1_529 VDD VSS / DCAP4
XFILLER_incr_T_1_526 VDD VSS / DCAP4
XFILLER_incr_T_1_523 VDD VSS / DCAP4
XFILLER_incr_T_2_227 VDD VSS / DCAP4
XFILLER_incr_T_2_226 VDD VSS / DCAP4
XFILLER_incr_T_1_512 VDD VSS / DCAP4
XFILLER_incr_T_2_223 VDD VSS / DCAP4
XFILLER_incr_T_1_505 VDD VSS / DCAP4
XFILLER_incr_T_1_503 VDD VSS / DCAP4
XFILLER_incr_T_1_497 VDD VSS / DCAP4
XFILLER_incr_T_2_213 VDD VSS / DCAP4
XFILLER_incr_T_1_491 VDD VSS / DCAP4
XFILLER_incr_T_1_485 VDD VSS / DCAP4
XFILLER_incr_T_1_482 VDD VSS / DCAP4
XFILLER_incr_T_1_476 VDD VSS / DCAP4
XFILLER_incr_T_2_199 VDD VSS / DCAP4
XFILLER_incr_T_2_195 VDD VSS / DCAP4
XFILLER_incr_T_2_194 VDD VSS / DCAP4
XFILLER_incr_T_2_192 VDD VSS / DCAP4
XFILLER_incr_T_1_467 VDD VSS / DCAP4
XFILLER_incr_T_2_190 VDD VSS / DCAP4
XFILLER_incr_T_1_464 VDD VSS / DCAP4
XFILLER_incr_T_2_186 VDD VSS / DCAP4
XFILLER_incr_T_1_457 VDD VSS / DCAP4
XFILLER_incr_T_1_455 VDD VSS / DCAP4
XFILLER_incr_T_1_453 VDD VSS / DCAP4
XFILLER_incr_T_2_183 VDD VSS / DCAP4
XFILLER_incr_T_1_447 VDD VSS / DCAP4
XFILLER_incr_T_1_445 VDD VSS / DCAP4
XFILLER_incr_T_1_443 VDD VSS / DCAP4
XFILLER_incr_T_2_178 VDD VSS / DCAP4
XFILLER_incr_T_1_440 VDD VSS / DCAP4
XFILLER_incr_T_1_438 VDD VSS / DCAP4
XFILLER_incr_T_1_437 VDD VSS / DCAP4
XFILLER_incr_T_2_177 VDD VSS / DCAP4
XFILLER_incr_T_1_432 VDD VSS / DCAP4
XFILLER_incr_T_1_428 VDD VSS / DCAP4
XFILLER_incr_T_2_176 VDD VSS / DCAP4
XFILLER_incr_T_2_174 VDD VSS / DCAP4
XFILLER_incr_T_1_424 VDD VSS / DCAP4
XFILLER_incr_T_2_169 VDD VSS / DCAP4
XFILLER_incr_T_1_422 VDD VSS / DCAP4
XFILLER_incr_T_1_418 VDD VSS / DCAP4
XFILLER_incr_T_1_416 VDD VSS / DCAP4
XFILLER_incr_T_1_414 VDD VSS / DCAP4
XFILLER_incr_T_1_411 VDD VSS / DCAP4
XFILLER_incr_T_1_410 VDD VSS / DCAP4
XFILLER_incr_T_2_162 VDD VSS / DCAP4
XFILLER_incr_T_2_158 VDD VSS / DCAP4
XFILLER_incr_T_2_156 VDD VSS / DCAP4
XFILLER_incr_T_2_154 VDD VSS / DCAP4
XFILLER_incr_T_2_153 VDD VSS / DCAP4
XFILLER_incr_T_2_152 VDD VSS / DCAP4
XFILLER_incr_T_2_150 VDD VSS / DCAP4
XFILLER_incr_T_1_401 VDD VSS / DCAP4
XFILLER_incr_T_1_398 VDD VSS / DCAP4
XFILLER_incr_T_1_393 VDD VSS / DCAP4
XFILLER_incr_T_1_388 VDD VSS / DCAP4
XFILLER_incr_T_1_385 VDD VSS / DCAP4
XFILLER_incr_T_2_142 VDD VSS / DCAP4
XFILLER_incr_T_1_379 VDD VSS / DCAP4
XFILLER_incr_T_1_371 VDD VSS / DCAP4
XFILLER_incr_T_2_138 VDD VSS / DCAP4
XFILLER_incr_T_1_369 VDD VSS / DCAP4
XFILLER_incr_T_2_136 VDD VSS / DCAP4
XFILLER_incr_T_2_133 VDD VSS / DCAP4
XFILLER_incr_T_2_131 VDD VSS / DCAP4
XFILLER_incr_T_1_361 VDD VSS / DCAP4
XFILLER_incr_T_2_130 VDD VSS / DCAP4
XFILLER_incr_T_1_358 VDD VSS / DCAP4
XFILLER_incr_T_1_355 VDD VSS / DCAP4
XFILLER_incr_T_2_128 VDD VSS / DCAP4
XFILLER_incr_T_1_349 VDD VSS / DCAP4
XFILLER_incr_T_1_344 VDD VSS / DCAP4
XFILLER_incr_T_1_343 VDD VSS / DCAP4
XFILLER_incr_T_1_339 VDD VSS / DCAP4
XFILLER_incr_T_2_126 VDD VSS / DCAP4
XFILLER_incr_T_2_124 VDD VSS / DCAP4
XFILLER_incr_T_1_332 VDD VSS / DCAP4
XFILLER_incr_T_2_113 VDD VSS / DCAP4
XFILLER_incr_T_2_108 VDD VSS / DCAP4
XFILLER_incr_T_2_107 VDD VSS / DCAP4
XFILLER_incr_T_2_106 VDD VSS / DCAP4
XFILLER_incr_T_1_327 VDD VSS / DCAP4
XFILLER_incr_T_1_326 VDD VSS / DCAP4
XFILLER_incr_T_1_325 VDD VSS / DCAP4
XFILLER_incr_T_1_322 VDD VSS / DCAP4
XFILLER_incr_T_1_320 VDD VSS / DCAP4
XFILLER_incr_T_1_319 VDD VSS / DCAP4
XFILLER_incr_T_1_318 VDD VSS / DCAP4
XFILLER_incr_T_1_312 VDD VSS / DCAP4
XFILLER_incr_T_1_307 VDD VSS / DCAP4
XFILLER_incr_T_1_305 VDD VSS / DCAP4
XFILLER_incr_T_1_303 VDD VSS / DCAP4
XFILLER_incr_T_1_301 VDD VSS / DCAP4
XFILLER_incr_T_1_300 VDD VSS / DCAP4
XFILLER_incr_T_1_299 VDD VSS / DCAP4
XFILLER_incr_T_2_87 VDD VSS / DCAP4
XFILLER_incr_T_1_297 VDD VSS / DCAP4
XFILLER_incr_T_1_292 VDD VSS / DCAP4
XFILLER_incr_T_1_288 VDD VSS / DCAP4
XFILLER_incr_T_2_81 VDD VSS / DCAP4
XFILLER_incr_T_2_78 VDD VSS / DCAP4
XFILLER_incr_T_1_271 VDD VSS / DCAP4
XFILLER_incr_T_2_75 VDD VSS / DCAP4
XFILLER_incr_T_1_263 VDD VSS / DCAP4
XFILLER_incr_T_1_262 VDD VSS / DCAP4
XFILLER_incr_T_1_257 VDD VSS / DCAP4
XFILLER_incr_T_1_256 VDD VSS / DCAP4
XFILLER_incr_T_1_251 VDD VSS / DCAP4
XFILLER_incr_T_1_248 VDD VSS / DCAP4
XFILLER_incr_T_1_247 VDD VSS / DCAP4
XFILLER_incr_T_2_70 VDD VSS / DCAP4
XFILLER_incr_T_1_242 VDD VSS / DCAP4
XFILLER_incr_T_2_63 VDD VSS / DCAP4
XFILLER_incr_T_2_62 VDD VSS / DCAP4
XFILLER_incr_T_1_237 VDD VSS / DCAP4
XFILLER_incr_T_1_235 VDD VSS / DCAP4
XFILLER_incr_T_2_55 VDD VSS / DCAP4
XFILLER_incr_T_2_53 VDD VSS / DCAP4
XFILLER_incr_T_2_51 VDD VSS / DCAP4
XFILLER_incr_T_1_234 VDD VSS / DCAP4
XFILLER_incr_T_2_50 VDD VSS / DCAP4
XFILLER_incr_T_1_230 VDD VSS / DCAP4
XFILLER_incr_T_1_226 VDD VSS / DCAP4
XFILLER_incr_T_1_225 VDD VSS / DCAP4
XFILLER_incr_T_2_46 VDD VSS / DCAP4
XFILLER_incr_T_1_219 VDD VSS / DCAP4
XFILLER_incr_T_1_218 VDD VSS / DCAP4
XFILLER_incr_T_2_43 VDD VSS / DCAP4
XFILLER_incr_T_1_213 VDD VSS / DCAP4
XFILLER_incr_T_2_40 VDD VSS / DCAP4
XFILLER_incr_T_2_39 VDD VSS / DCAP4
XFILLER_incr_T_1_210 VDD VSS / DCAP4
XFILLER_incr_T_2_33 VDD VSS / DCAP4
XFILLER_incr_T_1_208 VDD VSS / DCAP4
XFILLER_incr_T_2_32 VDD VSS / DCAP4
XFILLER_incr_T_2_25 VDD VSS / DCAP4
XFILLER_incr_T_2_22 VDD VSS / DCAP4
XFILLER_incr_T_2_20 VDD VSS / DCAP4
XFILLER_incr_T_2_19 VDD VSS / DCAP4
XFILLER_incr_T_1_205 VDD VSS / DCAP4
XFILLER_incr_T_1_203 VDD VSS / DCAP4
XFILLER_incr_T_1_202 VDD VSS / DCAP4
XFILLER_incr_T_1_195 VDD VSS / DCAP4
XFILLER_incr_T_1_194 VDD VSS / DCAP4
XFILLER_incr_T_2_12 VDD VSS / DCAP4
XFILLER_incr_T_2_9 VDD VSS / DCAP4
XFILLER_incr_T_1_186 VDD VSS / DCAP4
XFILLER_incr_T_2_5 VDD VSS / DCAP4
XFILLER_incr_T_1_181 VDD VSS / DCAP4
XFILLER_incr_T_1_166 VDD VSS / DCAP4
XFILLER_incr_T_2_2 VDD VSS / DCAP4
XFILLER_incr_T_1_163 VDD VSS / DCAP4
XFILLER_incr_T_1_159 VDD VSS / DCAP4
XFILLER_incr_T_1_156 VDD VSS / DCAP4
XFILLER_incr_T_1_151 VDD VSS / DCAP4
XFILLER_incr_T_1_149 VDD VSS / DCAP4
XFILLER_incr_T_1_145 VDD VSS / DCAP4
XFILLER_incr_T_1_141 VDD VSS / DCAP4
XFILLER_incr_T_1_139 VDD VSS / DCAP4
XFILLER_incr_T_1_136 VDD VSS / DCAP4
XFILLER_incr_T_1_134 VDD VSS / DCAP4
XFILLER_incr_T_1_124 VDD VSS / DCAP4
XFILLER_incr_T_1_116 VDD VSS / DCAP4
XFILLER_incr_T_1_113 VDD VSS / DCAP4
XFILLER_incr_T_1_110 VDD VSS / DCAP4
XFILLER_incr_T_1_105 VDD VSS / DCAP4
XFILLER_incr_T_1_104 VDD VSS / DCAP4
XFILLER_incr_T_1_101 VDD VSS / DCAP4
XFILLER_incr_T_1_100 VDD VSS / DCAP4
XFILLER_incr_T_1_94 VDD VSS / DCAP4
XFILLER_incr_T_1_91 VDD VSS / DCAP4
XFILLER_incr_T_1_87 VDD VSS / DCAP4
XFILLER_incr_T_1_82 VDD VSS / DCAP4
XFILLER_incr_T_1_75 VDD VSS / DCAP4
XFILLER_incr_T_1_72 VDD VSS / DCAP4
XFILLER_incr_T_1_69 VDD VSS / DCAP4
XFILLER_incr_T_1_64 VDD VSS / DCAP4
XFILLER_incr_T_1_61 VDD VSS / DCAP4
XFILLER_incr_T_1_54 VDD VSS / DCAP4
XFILLER_incr_T_1_53 VDD VSS / DCAP4
XFILLER_incr_T_1_52 VDD VSS / DCAP4
XFILLER_incr_T_1_51 VDD VSS / DCAP4
XFILLER_incr_T_1_44 VDD VSS / DCAP4
XFILLER_incr_T_1_41 VDD VSS / DCAP4
XFILLER_incr_T_1_39 VDD VSS / DCAP4
XFILLER_incr_T_1_35 VDD VSS / DCAP4
XFILLER_incr_T_1_32 VDD VSS / DCAP4
XFILLER_incr_T_1_31 VDD VSS / DCAP4
XFILLER_incr_T_1_30 VDD VSS / DCAP4
XFILLER_incr_T_1_27 VDD VSS / DCAP4
XFILLER_incr_T_1_22 VDD VSS / DCAP4
XFILLER_incr_T_1_19 VDD VSS / DCAP4
XFILLER_incr_T_1_17 VDD VSS / DCAP4
XFILLER_incr_T_1_12 VDD VSS / DCAP4
XFILLER_incr_T_1_11 VDD VSS / DCAP4
XFILLER_incr_T_1_7 VDD VSS / DCAP4
XFILLER_incr_T_1_5 VDD VSS / DCAP4
XFILLER_T_4_2650 VDD VSS / DCAP4
XFILLER_T_4_2647 VDD VSS / DCAP4
XFILLER_T_4_2643 VDD VSS / DCAP4
XFILLER_T_4_2635 VDD VSS / DCAP4
XFILLER_T_4_2628 VDD VSS / DCAP4
XFILLER_T_4_2623 VDD VSS / DCAP4
XFILLER_T_4_2619 VDD VSS / DCAP4
XFILLER_T_4_2609 VDD VSS / DCAP4
XFILLER_T_4_2598 VDD VSS / DCAP4
XFILLER_T_4_2582 VDD VSS / DCAP4
XFILLER_T_4_2578 VDD VSS / DCAP4
XFILLER_T_4_2572 VDD VSS / DCAP4
XFILLER_T_4_2571 VDD VSS / DCAP4
XFILLER_T_4_2567 VDD VSS / DCAP4
XFILLER_T_4_2565 VDD VSS / DCAP4
XFILLER_T_4_2561 VDD VSS / DCAP4
XFILLER_T_4_2558 VDD VSS / DCAP4
XFILLER_T_4_2538 VDD VSS / DCAP4
XFILLER_T_4_2533 VDD VSS / DCAP4
XFILLER_T_4_2530 VDD VSS / DCAP4
XFILLER_T_4_2528 VDD VSS / DCAP4
XFILLER_T_4_2525 VDD VSS / DCAP4
XFILLER_T_4_2523 VDD VSS / DCAP4
XFILLER_T_4_2521 VDD VSS / DCAP4
XFILLER_T_4_2516 VDD VSS / DCAP4
XFILLER_T_4_2511 VDD VSS / DCAP4
XFILLER_T_4_2497 VDD VSS / DCAP4
XFILLER_T_4_2491 VDD VSS / DCAP4
XFILLER_T_4_2479 VDD VSS / DCAP4
XFILLER_T_4_2473 VDD VSS / DCAP4
XFILLER_T_4_2464 VDD VSS / DCAP4
XFILLER_T_4_2463 VDD VSS / DCAP4
XFILLER_T_4_2460 VDD VSS / DCAP4
XFILLER_T_4_2457 VDD VSS / DCAP4
XFILLER_T_4_2455 VDD VSS / DCAP4
XFILLER_T_4_2453 VDD VSS / DCAP4
XFILLER_T_4_2449 VDD VSS / DCAP4
XFILLER_T_4_2441 VDD VSS / DCAP4
XFILLER_T_4_2434 VDD VSS / DCAP4
XFILLER_T_4_2432 VDD VSS / DCAP4
XFILLER_T_4_2429 VDD VSS / DCAP4
XFILLER_T_4_2421 VDD VSS / DCAP4
XFILLER_T_4_2415 VDD VSS / DCAP4
XFILLER_T_4_2410 VDD VSS / DCAP4
XFILLER_T_4_2405 VDD VSS / DCAP4
XFILLER_T_4_2401 VDD VSS / DCAP4
XFILLER_T_4_2400 VDD VSS / DCAP4
XFILLER_T_4_2394 VDD VSS / DCAP4
XFILLER_T_4_2378 VDD VSS / DCAP4
XFILLER_T_4_2370 VDD VSS / DCAP4
XFILLER_T_4_2364 VDD VSS / DCAP4
XFILLER_T_4_2362 VDD VSS / DCAP4
XFILLER_T_4_2337 VDD VSS / DCAP4
XFILLER_T_4_2317 VDD VSS / DCAP4
XFILLER_T_4_2312 VDD VSS / DCAP4
XFILLER_T_4_2297 VDD VSS / DCAP4
XFILLER_T_4_2296 VDD VSS / DCAP4
XFILLER_T_4_2293 VDD VSS / DCAP4
XFILLER_T_4_2291 VDD VSS / DCAP4
XFILLER_T_4_2286 VDD VSS / DCAP4
XFILLER_T_4_2281 VDD VSS / DCAP4
XFILLER_T_4_2271 VDD VSS / DCAP4
XFILLER_T_4_2270 VDD VSS / DCAP4
XFILLER_T_4_2264 VDD VSS / DCAP4
XFILLER_T_4_2261 VDD VSS / DCAP4
XFILLER_T_4_2258 VDD VSS / DCAP4
XFILLER_T_4_2257 VDD VSS / DCAP4
XFILLER_T_4_2249 VDD VSS / DCAP4
XFILLER_T_4_2247 VDD VSS / DCAP4
XFILLER_T_4_2242 VDD VSS / DCAP4
XFILLER_T_4_2238 VDD VSS / DCAP4
XFILLER_T_4_2235 VDD VSS / DCAP4
XFILLER_T_4_2234 VDD VSS / DCAP4
XFILLER_T_4_2229 VDD VSS / DCAP4
XFILLER_T_4_2227 VDD VSS / DCAP4
XFILLER_T_4_2220 VDD VSS / DCAP4
XFILLER_T_4_2214 VDD VSS / DCAP4
XFILLER_T_4_2212 VDD VSS / DCAP4
XFILLER_T_4_2205 VDD VSS / DCAP4
XFILLER_T_4_2202 VDD VSS / DCAP4
XFILLER_T_4_2198 VDD VSS / DCAP4
XFILLER_T_4_2194 VDD VSS / DCAP4
XFILLER_T_4_2191 VDD VSS / DCAP4
XFILLER_T_4_2190 VDD VSS / DCAP4
XFILLER_T_4_2186 VDD VSS / DCAP4
XFILLER_T_4_2174 VDD VSS / DCAP4
XFILLER_T_4_2172 VDD VSS / DCAP4
XFILLER_T_4_2165 VDD VSS / DCAP4
XFILLER_T_4_2164 VDD VSS / DCAP4
XFILLER_T_4_2161 VDD VSS / DCAP4
XFILLER_T_4_2154 VDD VSS / DCAP4
XFILLER_T_4_2151 VDD VSS / DCAP4
XFILLER_T_4_2146 VDD VSS / DCAP4
XFILLER_T_4_2142 VDD VSS / DCAP4
XFILLER_T_4_2139 VDD VSS / DCAP4
XFILLER_T_4_2127 VDD VSS / DCAP4
XFILLER_T_4_2114 VDD VSS / DCAP4
XFILLER_T_4_2109 VDD VSS / DCAP4
XFILLER_T_4_2107 VDD VSS / DCAP4
XFILLER_T_4_2100 VDD VSS / DCAP4
XFILLER_T_4_2097 VDD VSS / DCAP4
XFILLER_T_4_2094 VDD VSS / DCAP4
XFILLER_T_4_2089 VDD VSS / DCAP4
XFILLER_T_4_2085 VDD VSS / DCAP4
XFILLER_T_4_2084 VDD VSS / DCAP4
XFILLER_T_4_2080 VDD VSS / DCAP4
XFILLER_T_4_2076 VDD VSS / DCAP4
XFILLER_T_4_2062 VDD VSS / DCAP4
XFILLER_T_4_2056 VDD VSS / DCAP4
XFILLER_T_4_2055 VDD VSS / DCAP4
XFILLER_T_4_2050 VDD VSS / DCAP4
XFILLER_T_4_2046 VDD VSS / DCAP4
XFILLER_T_4_2036 VDD VSS / DCAP4
XFILLER_T_4_2028 VDD VSS / DCAP4
XFILLER_T_4_2024 VDD VSS / DCAP4
XFILLER_T_4_2022 VDD VSS / DCAP4
XFILLER_T_4_2020 VDD VSS / DCAP4
XFILLER_T_4_2016 VDD VSS / DCAP4
XFILLER_T_4_2012 VDD VSS / DCAP4
XFILLER_T_4_2010 VDD VSS / DCAP4
XFILLER_T_4_1996 VDD VSS / DCAP4
XFILLER_T_4_1984 VDD VSS / DCAP4
XFILLER_T_4_1981 VDD VSS / DCAP4
XFILLER_T_4_1977 VDD VSS / DCAP4
XFILLER_T_4_1971 VDD VSS / DCAP4
XFILLER_T_4_1967 VDD VSS / DCAP4
XFILLER_T_4_1956 VDD VSS / DCAP4
XFILLER_T_4_1951 VDD VSS / DCAP4
XFILLER_T_4_1945 VDD VSS / DCAP4
XFILLER_T_4_1941 VDD VSS / DCAP4
XFILLER_T_4_1934 VDD VSS / DCAP4
XFILLER_T_4_1929 VDD VSS / DCAP4
XFILLER_T_4_1927 VDD VSS / DCAP4
XFILLER_T_4_1919 VDD VSS / DCAP4
XFILLER_T_4_1917 VDD VSS / DCAP4
XFILLER_T_4_1907 VDD VSS / DCAP4
XFILLER_T_4_1905 VDD VSS / DCAP4
XFILLER_T_4_1897 VDD VSS / DCAP4
XFILLER_T_4_1895 VDD VSS / DCAP4
XFILLER_T_4_1888 VDD VSS / DCAP4
XFILLER_T_4_1883 VDD VSS / DCAP4
XFILLER_T_4_1874 VDD VSS / DCAP4
XFILLER_T_4_1868 VDD VSS / DCAP4
XFILLER_T_4_1864 VDD VSS / DCAP4
XFILLER_T_4_1863 VDD VSS / DCAP4
XFILLER_T_4_1857 VDD VSS / DCAP4
XFILLER_T_4_1854 VDD VSS / DCAP4
XFILLER_T_4_1848 VDD VSS / DCAP4
XFILLER_T_4_1841 VDD VSS / DCAP4
XFILLER_T_4_1835 VDD VSS / DCAP4
XFILLER_T_4_1832 VDD VSS / DCAP4
XFILLER_T_4_1829 VDD VSS / DCAP4
XFILLER_T_4_1819 VDD VSS / DCAP4
XFILLER_T_4_1814 VDD VSS / DCAP4
XFILLER_T_4_1813 VDD VSS / DCAP4
XFILLER_T_4_1809 VDD VSS / DCAP4
XFILLER_T_4_1804 VDD VSS / DCAP4
XFILLER_T_4_1798 VDD VSS / DCAP4
XFILLER_T_4_1795 VDD VSS / DCAP4
XFILLER_T_4_1792 VDD VSS / DCAP4
XFILLER_T_4_1789 VDD VSS / DCAP4
XFILLER_T_4_1786 VDD VSS / DCAP4
XFILLER_T_4_1781 VDD VSS / DCAP4
XFILLER_T_4_1770 VDD VSS / DCAP4
XFILLER_T_4_1763 VDD VSS / DCAP4
XFILLER_T_4_1759 VDD VSS / DCAP4
XFILLER_T_4_1754 VDD VSS / DCAP4
XFILLER_T_4_1753 VDD VSS / DCAP4
XFILLER_T_4_1749 VDD VSS / DCAP4
XFILLER_T_4_1740 VDD VSS / DCAP4
XFILLER_T_4_1736 VDD VSS / DCAP4
XFILLER_T_4_1727 VDD VSS / DCAP4
XFILLER_T_4_1718 VDD VSS / DCAP4
XFILLER_T_4_1716 VDD VSS / DCAP4
XFILLER_T_4_1712 VDD VSS / DCAP4
XFILLER_T_4_1707 VDD VSS / DCAP4
XFILLER_T_4_1698 VDD VSS / DCAP4
XFILLER_T_4_1685 VDD VSS / DCAP4
XFILLER_T_4_1679 VDD VSS / DCAP4
XFILLER_T_4_1668 VDD VSS / DCAP4
XFILLER_T_4_1664 VDD VSS / DCAP4
XFILLER_T_4_1658 VDD VSS / DCAP4
XFILLER_T_4_1651 VDD VSS / DCAP4
XFILLER_T_4_1643 VDD VSS / DCAP4
XFILLER_T_4_1634 VDD VSS / DCAP4
XFILLER_T_4_1623 VDD VSS / DCAP4
XFILLER_T_4_1622 VDD VSS / DCAP4
XFILLER_T_4_1618 VDD VSS / DCAP4
XFILLER_T_4_1614 VDD VSS / DCAP4
XFILLER_T_4_1609 VDD VSS / DCAP4
XFILLER_T_4_1607 VDD VSS / DCAP4
XFILLER_T_4_1601 VDD VSS / DCAP4
XFILLER_T_4_1595 VDD VSS / DCAP4
XFILLER_T_4_1586 VDD VSS / DCAP4
XFILLER_T_4_1581 VDD VSS / DCAP4
XFILLER_T_4_1576 VDD VSS / DCAP4
XFILLER_T_4_1574 VDD VSS / DCAP4
XFILLER_T_4_1566 VDD VSS / DCAP4
XFILLER_T_4_1560 VDD VSS / DCAP4
XFILLER_T_4_1557 VDD VSS / DCAP4
XFILLER_T_4_1543 VDD VSS / DCAP4
XFILLER_T_4_1539 VDD VSS / DCAP4
XFILLER_T_4_1537 VDD VSS / DCAP4
XFILLER_T_4_1533 VDD VSS / DCAP4
XFILLER_T_4_1524 VDD VSS / DCAP4
XFILLER_T_4_1516 VDD VSS / DCAP4
XFILLER_T_4_1514 VDD VSS / DCAP4
XFILLER_T_4_1511 VDD VSS / DCAP4
XFILLER_T_4_1509 VDD VSS / DCAP4
XFILLER_T_4_1504 VDD VSS / DCAP4
XFILLER_T_4_1493 VDD VSS / DCAP4
XFILLER_T_4_1489 VDD VSS / DCAP4
XFILLER_T_4_1485 VDD VSS / DCAP4
XFILLER_T_4_1475 VDD VSS / DCAP4
XFILLER_T_4_1470 VDD VSS / DCAP4
XFILLER_T_4_1466 VDD VSS / DCAP4
XFILLER_T_4_1460 VDD VSS / DCAP4
XFILLER_T_4_1458 VDD VSS / DCAP4
XFILLER_T_4_1456 VDD VSS / DCAP4
XFILLER_T_4_1454 VDD VSS / DCAP4
XFILLER_T_4_1453 VDD VSS / DCAP4
XFILLER_T_4_1447 VDD VSS / DCAP4
XFILLER_T_4_1438 VDD VSS / DCAP4
XFILLER_T_4_1432 VDD VSS / DCAP4
XFILLER_T_4_1427 VDD VSS / DCAP4
XFILLER_T_4_1422 VDD VSS / DCAP4
XFILLER_T_4_1417 VDD VSS / DCAP4
XFILLER_T_4_1413 VDD VSS / DCAP4
XFILLER_T_4_1408 VDD VSS / DCAP4
XFILLER_T_4_1399 VDD VSS / DCAP4
XFILLER_T_4_1396 VDD VSS / DCAP4
XFILLER_T_4_1392 VDD VSS / DCAP4
XFILLER_T_4_1388 VDD VSS / DCAP4
XFILLER_T_4_1376 VDD VSS / DCAP4
XFILLER_T_4_1366 VDD VSS / DCAP4
XFILLER_T_4_1360 VDD VSS / DCAP4
XFILLER_T_4_1359 VDD VSS / DCAP4
XFILLER_T_4_1354 VDD VSS / DCAP4
XFILLER_T_4_1349 VDD VSS / DCAP4
XFILLER_T_4_1347 VDD VSS / DCAP4
XFILLER_T_4_1344 VDD VSS / DCAP4
XFILLER_T_4_1335 VDD VSS / DCAP4
XFILLER_T_4_1333 VDD VSS / DCAP4
XFILLER_T_4_1328 VDD VSS / DCAP4
XFILLER_T_4_1325 VDD VSS / DCAP4
XFILLER_T_4_1312 VDD VSS / DCAP4
XFILLER_T_4_1308 VDD VSS / DCAP4
XFILLER_T_4_1303 VDD VSS / DCAP4
XFILLER_T_4_1298 VDD VSS / DCAP4
XFILLER_T_4_1295 VDD VSS / DCAP4
XFILLER_T_4_1288 VDD VSS / DCAP4
XFILLER_T_4_1283 VDD VSS / DCAP4
XFILLER_T_4_1275 VDD VSS / DCAP4
XFILLER_T_4_1266 VDD VSS / DCAP4
XFILLER_T_4_1264 VDD VSS / DCAP4
XFILLER_T_4_1257 VDD VSS / DCAP4
XFILLER_T_4_1256 VDD VSS / DCAP4
XFILLER_T_4_1230 VDD VSS / DCAP4
XFILLER_T_4_1229 VDD VSS / DCAP4
XFILLER_T_4_1220 VDD VSS / DCAP4
XFILLER_T_4_1218 VDD VSS / DCAP4
XFILLER_T_4_1216 VDD VSS / DCAP4
XFILLER_T_4_1213 VDD VSS / DCAP4
XFILLER_T_4_1209 VDD VSS / DCAP4
XFILLER_T_4_1206 VDD VSS / DCAP4
XFILLER_T_4_1202 VDD VSS / DCAP4
XFILLER_T_4_1201 VDD VSS / DCAP4
XFILLER_T_4_1193 VDD VSS / DCAP4
XFILLER_T_4_1178 VDD VSS / DCAP4
XFILLER_T_4_1176 VDD VSS / DCAP4
XFILLER_T_4_1174 VDD VSS / DCAP4
XFILLER_T_4_1165 VDD VSS / DCAP4
XFILLER_T_4_1160 VDD VSS / DCAP4
XFILLER_T_4_1155 VDD VSS / DCAP4
XFILLER_T_4_1150 VDD VSS / DCAP4
XFILLER_T_4_1147 VDD VSS / DCAP4
XFILLER_T_4_1125 VDD VSS / DCAP4
XFILLER_T_4_1115 VDD VSS / DCAP4
XFILLER_T_4_1104 VDD VSS / DCAP4
XFILLER_T_4_1099 VDD VSS / DCAP4
XFILLER_T_4_1076 VDD VSS / DCAP4
XFILLER_T_4_1072 VDD VSS / DCAP4
XFILLER_T_4_1067 VDD VSS / DCAP4
XFILLER_T_4_1059 VDD VSS / DCAP4
XFILLER_T_4_1050 VDD VSS / DCAP4
XFILLER_T_4_1028 VDD VSS / DCAP4
XFILLER_T_4_1019 VDD VSS / DCAP4
XFILLER_T_4_1011 VDD VSS / DCAP4
XFILLER_T_4_1000 VDD VSS / DCAP4
XFILLER_T_4_998 VDD VSS / DCAP4
XFILLER_T_4_994 VDD VSS / DCAP4
XFILLER_T_4_989 VDD VSS / DCAP4
XFILLER_T_4_977 VDD VSS / DCAP4
XFILLER_T_4_975 VDD VSS / DCAP4
XFILLER_T_4_974 VDD VSS / DCAP4
XFILLER_T_4_971 VDD VSS / DCAP4
XFILLER_T_4_969 VDD VSS / DCAP4
XFILLER_T_4_962 VDD VSS / DCAP4
XFILLER_T_4_960 VDD VSS / DCAP4
XFILLER_T_4_949 VDD VSS / DCAP4
XFILLER_T_4_947 VDD VSS / DCAP4
XFILLER_T_4_945 VDD VSS / DCAP4
XFILLER_T_4_940 VDD VSS / DCAP4
XFILLER_T_4_936 VDD VSS / DCAP4
XFILLER_T_4_932 VDD VSS / DCAP4
XFILLER_T_4_931 VDD VSS / DCAP4
XFILLER_T_4_928 VDD VSS / DCAP4
XFILLER_T_4_923 VDD VSS / DCAP4
XFILLER_T_4_913 VDD VSS / DCAP4
XFILLER_T_4_903 VDD VSS / DCAP4
XFILLER_T_4_900 VDD VSS / DCAP4
XFILLER_T_4_893 VDD VSS / DCAP4
XFILLER_T_4_885 VDD VSS / DCAP4
XFILLER_T_4_878 VDD VSS / DCAP4
XFILLER_T_4_874 VDD VSS / DCAP4
XFILLER_T_4_870 VDD VSS / DCAP4
XFILLER_T_4_869 VDD VSS / DCAP4
XFILLER_T_4_859 VDD VSS / DCAP4
XFILLER_T_4_857 VDD VSS / DCAP4
XFILLER_T_4_846 VDD VSS / DCAP4
XFILLER_T_4_833 VDD VSS / DCAP4
XFILLER_T_4_828 VDD VSS / DCAP4
XFILLER_T_4_827 VDD VSS / DCAP4
XFILLER_T_4_825 VDD VSS / DCAP4
XFILLER_T_4_821 VDD VSS / DCAP4
XFILLER_T_4_816 VDD VSS / DCAP4
XFILLER_T_4_812 VDD VSS / DCAP4
XFILLER_T_4_810 VDD VSS / DCAP4
XFILLER_T_4_807 VDD VSS / DCAP4
XFILLER_T_4_805 VDD VSS / DCAP4
XFILLER_T_4_796 VDD VSS / DCAP4
XFILLER_T_4_793 VDD VSS / DCAP4
XFILLER_T_4_788 VDD VSS / DCAP4
XFILLER_T_4_784 VDD VSS / DCAP4
XFILLER_T_4_779 VDD VSS / DCAP4
XFILLER_T_4_776 VDD VSS / DCAP4
XFILLER_T_4_770 VDD VSS / DCAP4
XFILLER_T_4_766 VDD VSS / DCAP4
XFILLER_T_4_760 VDD VSS / DCAP4
XFILLER_T_4_758 VDD VSS / DCAP4
XFILLER_T_4_748 VDD VSS / DCAP4
XFILLER_T_4_744 VDD VSS / DCAP4
XFILLER_T_4_740 VDD VSS / DCAP4
XFILLER_T_4_720 VDD VSS / DCAP4
XFILLER_T_4_716 VDD VSS / DCAP4
XFILLER_T_4_706 VDD VSS / DCAP4
XFILLER_T_4_703 VDD VSS / DCAP4
XFILLER_T_4_699 VDD VSS / DCAP4
XFILLER_T_4_697 VDD VSS / DCAP4
XFILLER_T_4_693 VDD VSS / DCAP4
XFILLER_T_4_680 VDD VSS / DCAP4
XFILLER_T_4_676 VDD VSS / DCAP4
XFILLER_T_4_675 VDD VSS / DCAP4
XFILLER_T_4_669 VDD VSS / DCAP4
XFILLER_T_5_1127 VDD VSS / DCAP4
XFILLER_T_5_1110 VDD VSS / DCAP4
XFILLER_T_5_1105 VDD VSS / DCAP4
XFILLER_T_5_1088 VDD VSS / DCAP4
XFILLER_T_5_1084 VDD VSS / DCAP4
XFILLER_T_5_1079 VDD VSS / DCAP4
XFILLER_T_5_1076 VDD VSS / DCAP4
XFILLER_T_5_1071 VDD VSS / DCAP4
XFILLER_T_5_1067 VDD VSS / DCAP4
XFILLER_T_5_1060 VDD VSS / DCAP4
XFILLER_T_5_1050 VDD VSS / DCAP4
XFILLER_T_5_1041 VDD VSS / DCAP4
XFILLER_T_5_1035 VDD VSS / DCAP4
XFILLER_T_5_1034 VDD VSS / DCAP4
XFILLER_T_4_660 VDD VSS / DCAP4
XFILLER_T_4_656 VDD VSS / DCAP4
XFILLER_T_4_650 VDD VSS / DCAP4
XFILLER_T_5_1014 VDD VSS / DCAP4
XFILLER_T_5_1010 VDD VSS / DCAP4
XFILLER_T_5_1009 VDD VSS / DCAP4
XFILLER_T_5_1005 VDD VSS / DCAP4
XFILLER_T_5_1003 VDD VSS / DCAP4
XFILLER_T_4_645 VDD VSS / DCAP4
XFILLER_T_4_642 VDD VSS / DCAP4
XFILLER_T_5_993 VDD VSS / DCAP4
XFILLER_T_5_991 VDD VSS / DCAP4
XFILLER_T_4_639 VDD VSS / DCAP4
XFILLER_T_5_986 VDD VSS / DCAP4
XFILLER_T_4_634 VDD VSS / DCAP4
XFILLER_T_4_633 VDD VSS / DCAP4
XFILLER_T_4_632 VDD VSS / DCAP4
XFILLER_T_4_618 VDD VSS / DCAP4
XFILLER_T_4_616 VDD VSS / DCAP4
XFILLER_T_4_614 VDD VSS / DCAP4
XFILLER_T_4_608 VDD VSS / DCAP4
XFILLER_T_4_605 VDD VSS / DCAP4
XFILLER_T_4_594 VDD VSS / DCAP4
XFILLER_T_4_590 VDD VSS / DCAP4
XFILLER_T_4_583 VDD VSS / DCAP4
XFILLER_T_4_573 VDD VSS / DCAP4
XFILLER_T_4_571 VDD VSS / DCAP4
XFILLER_T_4_567 VDD VSS / DCAP4
XFILLER_T_4_564 VDD VSS / DCAP4
XFILLER_T_4_554 VDD VSS / DCAP4
XFILLER_T_4_549 VDD VSS / DCAP4
XFILLER_T_5_979 VDD VSS / DCAP4
XFILLER_T_4_548 VDD VSS / DCAP4
XFILLER_T_5_974 VDD VSS / DCAP4
XFILLER_T_5_971 VDD VSS / DCAP4
XFILLER_T_4_544 VDD VSS / DCAP4
XFILLER_T_4_539 VDD VSS / DCAP4
XFILLER_T_4_535 VDD VSS / DCAP4
XFILLER_T_4_530 VDD VSS / DCAP4
XFILLER_T_5_961 VDD VSS / DCAP4
XFILLER_T_5_958 VDD VSS / DCAP4
XFILLER_T_5_953 VDD VSS / DCAP4
XFILLER_T_5_943 VDD VSS / DCAP4
XFILLER_T_5_929 VDD VSS / DCAP4
XFILLER_T_5_921 VDD VSS / DCAP4
XFILLER_T_5_917 VDD VSS / DCAP4
XFILLER_T_5_914 VDD VSS / DCAP4
XFILLER_T_5_910 VDD VSS / DCAP4
XFILLER_T_5_901 VDD VSS / DCAP4
XFILLER_T_5_900 VDD VSS / DCAP4
XFILLER_T_5_899 VDD VSS / DCAP4
XFILLER_T_5_897 VDD VSS / DCAP4
XFILLER_T_5_894 VDD VSS / DCAP4
XFILLER_T_5_892 VDD VSS / DCAP4
XFILLER_T_5_889 VDD VSS / DCAP4
XFILLER_T_5_885 VDD VSS / DCAP4
XFILLER_T_5_881 VDD VSS / DCAP4
XFILLER_T_5_878 VDD VSS / DCAP4
XFILLER_T_5_874 VDD VSS / DCAP4
XFILLER_T_5_873 VDD VSS / DCAP4
XFILLER_T_5_867 VDD VSS / DCAP4
XFILLER_T_5_862 VDD VSS / DCAP4
XFILLER_T_4_519 VDD VSS / DCAP4
XFILLER_T_4_517 VDD VSS / DCAP4
XFILLER_T_5_848 VDD VSS / DCAP4
XFILLER_T_5_839 VDD VSS / DCAP4
XFILLER_T_5_834 VDD VSS / DCAP4
XFILLER_T_5_831 VDD VSS / DCAP4
XFILLER_T_5_826 VDD VSS / DCAP4
XFILLER_T_5_820 VDD VSS / DCAP4
XFILLER_T_5_818 VDD VSS / DCAP4
XFILLER_T_5_813 VDD VSS / DCAP4
XFILLER_T_5_809 VDD VSS / DCAP4
XFILLER_T_4_494 VDD VSS / DCAP4
XFILLER_T_5_804 VDD VSS / DCAP4
XFILLER_T_4_489 VDD VSS / DCAP4
XFILLER_T_5_799 VDD VSS / DCAP4
XFILLER_T_4_487 VDD VSS / DCAP4
XFILLER_T_5_795 VDD VSS / DCAP4
XFILLER_T_5_794 VDD VSS / DCAP4
XFILLER_T_4_482 VDD VSS / DCAP4
XFILLER_T_4_477 VDD VSS / DCAP4
XFILLER_T_4_471 VDD VSS / DCAP4
XFILLER_T_4_468 VDD VSS / DCAP4
XFILLER_T_5_786 VDD VSS / DCAP4
XFILLER_T_4_464 VDD VSS / DCAP4
XFILLER_T_5_782 VDD VSS / DCAP4
XFILLER_T_5_781 VDD VSS / DCAP4
XFILLER_T_4_459 VDD VSS / DCAP4
XFILLER_T_5_779 VDD VSS / DCAP4
XFILLER_T_4_451 VDD VSS / DCAP4
XFILLER_T_5_772 VDD VSS / DCAP4
XFILLER_T_4_449 VDD VSS / DCAP4
XFILLER_T_4_448 VDD VSS / DCAP4
XFILLER_T_4_440 VDD VSS / DCAP4
XFILLER_T_5_758 VDD VSS / DCAP4
XFILLER_T_5_756 VDD VSS / DCAP4
XFILLER_T_4_438 VDD VSS / DCAP4
XFILLER_T_5_750 VDD VSS / DCAP4
XFILLER_T_5_740 VDD VSS / DCAP4
XFILLER_T_4_432 VDD VSS / DCAP4
XFILLER_T_4_431 VDD VSS / DCAP4
XFILLER_T_5_722 VDD VSS / DCAP4
XFILLER_T_4_416 VDD VSS / DCAP4
XFILLER_T_5_715 VDD VSS / DCAP4
XFILLER_T_4_413 VDD VSS / DCAP4
XFILLER_T_4_409 VDD VSS / DCAP4
XFILLER_T_5_708 VDD VSS / DCAP4
XFILLER_T_5_704 VDD VSS / DCAP4
XFILLER_T_5_700 VDD VSS / DCAP4
XFILLER_T_4_408 VDD VSS / DCAP4
XFILLER_T_5_684 VDD VSS / DCAP4
XFILLER_T_5_682 VDD VSS / DCAP4
XFILLER_T_4_401 VDD VSS / DCAP4
XFILLER_T_4_393 VDD VSS / DCAP4
XFILLER_T_4_391 VDD VSS / DCAP4
XFILLER_T_4_386 VDD VSS / DCAP4
XFILLER_T_4_384 VDD VSS / DCAP4
XFILLER_T_4_381 VDD VSS / DCAP4
XFILLER_T_4_379 VDD VSS / DCAP4
XFILLER_T_5_670 VDD VSS / DCAP4
XFILLER_T_4_372 VDD VSS / DCAP4
XFILLER_T_4_371 VDD VSS / DCAP4
XFILLER_T_4_369 VDD VSS / DCAP4
XFILLER_T_5_661 VDD VSS / DCAP4
XFILLER_T_5_657 VDD VSS / DCAP4
XFILLER_T_5_652 VDD VSS / DCAP4
XFILLER_T_5_635 VDD VSS / DCAP4
XFILLER_T_4_343 VDD VSS / DCAP4
XFILLER_T_4_336 VDD VSS / DCAP4
XFILLER_T_4_333 VDD VSS / DCAP4
XFILLER_T_5_627 VDD VSS / DCAP4
XFILLER_T_5_622 VDD VSS / DCAP4
XFILLER_T_5_615 VDD VSS / DCAP4
XFILLER_T_5_612 VDD VSS / DCAP4
XFILLER_T_4_330 VDD VSS / DCAP4
XFILLER_T_5_609 VDD VSS / DCAP4
XFILLER_T_4_324 VDD VSS / DCAP4
XFILLER_T_5_601 VDD VSS / DCAP4
XFILLER_T_5_590 VDD VSS / DCAP4
XFILLER_T_5_587 VDD VSS / DCAP4
XFILLER_T_5_586 VDD VSS / DCAP4
XFILLER_T_5_579 VDD VSS / DCAP4
XFILLER_T_5_577 VDD VSS / DCAP4
XFILLER_T_5_575 VDD VSS / DCAP4
XFILLER_T_5_574 VDD VSS / DCAP4
XFILLER_T_5_569 VDD VSS / DCAP4
XFILLER_T_5_567 VDD VSS / DCAP4
XFILLER_T_4_308 VDD VSS / DCAP4
XFILLER_T_5_561 VDD VSS / DCAP4
XFILLER_T_4_292 VDD VSS / DCAP4
XFILLER_T_5_560 VDD VSS / DCAP4
XFILLER_T_4_287 VDD VSS / DCAP4
XFILLER_T_5_557 VDD VSS / DCAP4
XFILLER_T_5_552 VDD VSS / DCAP4
XFILLER_T_5_549 VDD VSS / DCAP4
XFILLER_T_5_544 VDD VSS / DCAP4
XFILLER_T_4_282 VDD VSS / DCAP4
XFILLER_T_4_279 VDD VSS / DCAP4
XFILLER_T_5_534 VDD VSS / DCAP4
XFILLER_T_5_528 VDD VSS / DCAP4
XFILLER_T_5_525 VDD VSS / DCAP4
XFILLER_T_5_517 VDD VSS / DCAP4
XFILLER_T_5_510 VDD VSS / DCAP4
XFILLER_T_5_504 VDD VSS / DCAP4
XFILLER_T_5_493 VDD VSS / DCAP4
XFILLER_T_5_484 VDD VSS / DCAP4
XFILLER_T_5_482 VDD VSS / DCAP4
XFILLER_T_5_481 VDD VSS / DCAP4
XFILLER_T_5_470 VDD VSS / DCAP4
XFILLER_T_5_467 VDD VSS / DCAP4
XFILLER_T_5_464 VDD VSS / DCAP4
XFILLER_T_5_459 VDD VSS / DCAP4
XFILLER_T_5_457 VDD VSS / DCAP4
XFILLER_T_5_452 VDD VSS / DCAP4
XFILLER_T_5_445 VDD VSS / DCAP4
XFILLER_T_5_442 VDD VSS / DCAP4
XFILLER_T_5_439 VDD VSS / DCAP4
XFILLER_T_5_432 VDD VSS / DCAP4
XFILLER_T_4_277 VDD VSS / DCAP4
XFILLER_T_4_274 VDD VSS / DCAP4
XFILLER_T_4_270 VDD VSS / DCAP4
XFILLER_T_5_421 VDD VSS / DCAP4
XFILLER_T_4_264 VDD VSS / DCAP4
XFILLER_T_5_414 VDD VSS / DCAP4
XFILLER_T_5_404 VDD VSS / DCAP4
XFILLER_T_4_255 VDD VSS / DCAP4
XFILLER_T_4_251 VDD VSS / DCAP4
XFILLER_T_4_243 VDD VSS / DCAP4
XFILLER_T_5_400 VDD VSS / DCAP4
XFILLER_T_4_238 VDD VSS / DCAP4
XFILLER_T_5_393 VDD VSS / DCAP4
XFILLER_T_5_388 VDD VSS / DCAP4
XFILLER_T_5_384 VDD VSS / DCAP4
XFILLER_T_5_379 VDD VSS / DCAP4
XFILLER_T_5_376 VDD VSS / DCAP4
XFILLER_T_5_375 VDD VSS / DCAP4
XFILLER_T_5_364 VDD VSS / DCAP4
XFILLER_T_4_234 VDD VSS / DCAP4
XFILLER_T_4_232 VDD VSS / DCAP4
XFILLER_T_5_358 VDD VSS / DCAP4
XFILLER_T_5_353 VDD VSS / DCAP4
XFILLER_T_5_351 VDD VSS / DCAP4
XFILLER_T_5_349 VDD VSS / DCAP4
XFILLER_T_4_220 VDD VSS / DCAP4
XFILLER_T_5_345 VDD VSS / DCAP4
XFILLER_T_5_341 VDD VSS / DCAP4
XFILLER_T_5_335 VDD VSS / DCAP4
XFILLER_T_4_217 VDD VSS / DCAP4
XFILLER_T_4_216 VDD VSS / DCAP4
XFILLER_T_4_211 VDD VSS / DCAP4
XFILLER_T_5_334 VDD VSS / DCAP4
XFILLER_T_5_333 VDD VSS / DCAP4
XFILLER_T_4_200 VDD VSS / DCAP4
XFILLER_T_4_198 VDD VSS / DCAP4
XFILLER_T_4_195 VDD VSS / DCAP4
XFILLER_T_5_329 VDD VSS / DCAP4
XFILLER_T_4_191 VDD VSS / DCAP4
XFILLER_T_5_327 VDD VSS / DCAP4
XFILLER_T_5_314 VDD VSS / DCAP4
XFILLER_T_5_311 VDD VSS / DCAP4
XFILLER_T_5_309 VDD VSS / DCAP4
XFILLER_T_5_306 VDD VSS / DCAP4
XFILLER_T_5_304 VDD VSS / DCAP4
XFILLER_T_5_301 VDD VSS / DCAP4
XFILLER_T_5_300 VDD VSS / DCAP4
XFILLER_T_5_296 VDD VSS / DCAP4
XFILLER_T_5_282 VDD VSS / DCAP4
XFILLER_T_5_274 VDD VSS / DCAP4
XFILLER_T_5_270 VDD VSS / DCAP4
XFILLER_T_5_268 VDD VSS / DCAP4
XFILLER_T_5_264 VDD VSS / DCAP4
XFILLER_T_5_262 VDD VSS / DCAP4
XFILLER_T_4_183 VDD VSS / DCAP4
XFILLER_T_5_252 VDD VSS / DCAP4
XFILLER_T_5_244 VDD VSS / DCAP4
XFILLER_T_5_243 VDD VSS / DCAP4
XFILLER_T_5_237 VDD VSS / DCAP4
XFILLER_T_5_233 VDD VSS / DCAP4
XFILLER_T_5_226 VDD VSS / DCAP4
XFILLER_T_5_215 VDD VSS / DCAP4
XFILLER_T_5_212 VDD VSS / DCAP4
XFILLER_T_5_211 VDD VSS / DCAP4
XFILLER_T_5_206 VDD VSS / DCAP4
XFILLER_T_5_201 VDD VSS / DCAP4
XFILLER_T_4_178 VDD VSS / DCAP4
XFILLER_T_4_176 VDD VSS / DCAP4
XFILLER_T_4_173 VDD VSS / DCAP4
XFILLER_T_4_161 VDD VSS / DCAP4
XFILLER_T_4_154 VDD VSS / DCAP4
XFILLER_T_4_143 VDD VSS / DCAP4
XFILLER_T_5_192 VDD VSS / DCAP4
XFILLER_T_5_188 VDD VSS / DCAP4
XFILLER_T_5_186 VDD VSS / DCAP4
XFILLER_T_4_135 VDD VSS / DCAP4
XFILLER_T_5_170 VDD VSS / DCAP4
XFILLER_T_5_168 VDD VSS / DCAP4
XFILLER_T_5_166 VDD VSS / DCAP4
XFILLER_T_5_160 VDD VSS / DCAP4
XFILLER_T_5_158 VDD VSS / DCAP4
XFILLER_T_5_155 VDD VSS / DCAP4
XFILLER_T_4_120 VDD VSS / DCAP4
XFILLER_T_5_145 VDD VSS / DCAP4
XFILLER_T_4_115 VDD VSS / DCAP4
XFILLER_T_4_109 VDD VSS / DCAP4
XFILLER_T_5_141 VDD VSS / DCAP4
XFILLER_T_5_136 VDD VSS / DCAP4
XFILLER_T_5_133 VDD VSS / DCAP4
XFILLER_T_4_96 VDD VSS / DCAP4
XFILLER_T_4_91 VDD VSS / DCAP4
XFILLER_T_4_86 VDD VSS / DCAP4
XFILLER_T_5_127 VDD VSS / DCAP4
XFILLER_T_5_123 VDD VSS / DCAP4
XFILLER_T_5_111 VDD VSS / DCAP4
XFILLER_T_4_80 VDD VSS / DCAP4
XFILLER_T_4_77 VDD VSS / DCAP4
XFILLER_T_4_74 VDD VSS / DCAP4
XFILLER_T_5_107 VDD VSS / DCAP4
XFILLER_T_5_99 VDD VSS / DCAP4
XFILLER_T_4_71 VDD VSS / DCAP4
XFILLER_T_5_96 VDD VSS / DCAP4
XFILLER_T_4_67 VDD VSS / DCAP4
XFILLER_T_4_58 VDD VSS / DCAP4
XFILLER_T_4_56 VDD VSS / DCAP4
XFILLER_T_4_53 VDD VSS / DCAP4
XFILLER_T_5_84 VDD VSS / DCAP4
XFILLER_T_5_81 VDD VSS / DCAP4
XFILLER_T_5_77 VDD VSS / DCAP4
XFILLER_T_4_49 VDD VSS / DCAP4
XFILLER_T_4_46 VDD VSS / DCAP4
XFILLER_T_5_61 VDD VSS / DCAP4
XFILLER_T_5_58 VDD VSS / DCAP4
XFILLER_T_5_55 VDD VSS / DCAP4
XFILLER_T_5_52 VDD VSS / DCAP4
XFILLER_T_5_46 VDD VSS / DCAP4
XFILLER_T_4_31 VDD VSS / DCAP4
XFILLER_T_5_43 VDD VSS / DCAP4
XFILLER_T_5_42 VDD VSS / DCAP4
XFILLER_T_5_38 VDD VSS / DCAP4
XFILLER_T_4_21 VDD VSS / DCAP4
XFILLER_T_4_18 VDD VSS / DCAP4
XFILLER_T_5_15 VDD VSS / DCAP4
XFILLER_T_4_10 VDD VSS / DCAP4
XFILLER_T_4_8 VDD VSS / DCAP4
XFILLER_T_4_7 VDD VSS / DCAP4
XFILLER_T_4_1 VDD VSS / DCAP4
XFILLER_T_5_8 VDD VSS / DCAP4
XFILLER_T_5_4 VDD VSS / DCAP4
XFILLER_T_2_2610 VDD VSS / DCAP4
XFILLER_T_2_2609 VDD VSS / DCAP4
XFILLER_T_2_2601 VDD VSS / DCAP4
XFILLER_T_2_2597 VDD VSS / DCAP4
XFILLER_T_2_2591 VDD VSS / DCAP4
XFILLER_T_2_2587 VDD VSS / DCAP4
XFILLER_T_2_2570 VDD VSS / DCAP4
XFILLER_T_2_2566 VDD VSS / DCAP4
XFILLER_T_2_2564 VDD VSS / DCAP4
XFILLER_T_2_2562 VDD VSS / DCAP4
XFILLER_T_2_2560 VDD VSS / DCAP4
XFILLER_T_2_2558 VDD VSS / DCAP4
XFILLER_T_2_2548 VDD VSS / DCAP4
XFILLER_T_2_2544 VDD VSS / DCAP4
XFILLER_T_2_2543 VDD VSS / DCAP4
XFILLER_T_2_2536 VDD VSS / DCAP4
XFILLER_T_2_2533 VDD VSS / DCAP4
XFILLER_T_2_2529 VDD VSS / DCAP4
XFILLER_T_2_2524 VDD VSS / DCAP4
XFILLER_T_2_2521 VDD VSS / DCAP4
XFILLER_T_2_2515 VDD VSS / DCAP4
XFILLER_T_2_2509 VDD VSS / DCAP4
XFILLER_T_2_2504 VDD VSS / DCAP4
XFILLER_T_2_2502 VDD VSS / DCAP4
XFILLER_T_2_2494 VDD VSS / DCAP4
XFILLER_T_2_2492 VDD VSS / DCAP4
XFILLER_T_2_2489 VDD VSS / DCAP4
XFILLER_T_2_2486 VDD VSS / DCAP4
XFILLER_T_2_2484 VDD VSS / DCAP4
XFILLER_T_2_2467 VDD VSS / DCAP4
XFILLER_T_2_2460 VDD VSS / DCAP4
XFILLER_T_2_2458 VDD VSS / DCAP4
XFILLER_T_2_2451 VDD VSS / DCAP4
XFILLER_T_2_2447 VDD VSS / DCAP4
XFILLER_T_2_2444 VDD VSS / DCAP4
XFILLER_T_2_2441 VDD VSS / DCAP4
XFILLER_T_2_2440 VDD VSS / DCAP4
XFILLER_T_2_2438 VDD VSS / DCAP4
XFILLER_T_2_2435 VDD VSS / DCAP4
XFILLER_T_2_2434 VDD VSS / DCAP4
XFILLER_T_2_2430 VDD VSS / DCAP4
XFILLER_T_2_2426 VDD VSS / DCAP4
XFILLER_T_2_2424 VDD VSS / DCAP4
XFILLER_T_2_2420 VDD VSS / DCAP4
XFILLER_T_2_2416 VDD VSS / DCAP4
XFILLER_T_2_2414 VDD VSS / DCAP4
XFILLER_T_2_2412 VDD VSS / DCAP4
XFILLER_T_2_2395 VDD VSS / DCAP4
XFILLER_T_2_2390 VDD VSS / DCAP4
XFILLER_T_2_2386 VDD VSS / DCAP4
XFILLER_T_2_2385 VDD VSS / DCAP4
XFILLER_T_2_2384 VDD VSS / DCAP4
XFILLER_T_2_2375 VDD VSS / DCAP4
XFILLER_T_2_2370 VDD VSS / DCAP4
XFILLER_T_2_2364 VDD VSS / DCAP4
XFILLER_T_2_2358 VDD VSS / DCAP4
XFILLER_T_2_2348 VDD VSS / DCAP4
XFILLER_T_2_2341 VDD VSS / DCAP4
XFILLER_T_2_2340 VDD VSS / DCAP4
XFILLER_T_2_2338 VDD VSS / DCAP4
XFILLER_T_2_2336 VDD VSS / DCAP4
XFILLER_T_2_2332 VDD VSS / DCAP4
XFILLER_T_2_2326 VDD VSS / DCAP4
XFILLER_T_2_2321 VDD VSS / DCAP4
XFILLER_T_2_2310 VDD VSS / DCAP4
XFILLER_T_2_2307 VDD VSS / DCAP4
XFILLER_T_2_2306 VDD VSS / DCAP4
XFILLER_T_2_2301 VDD VSS / DCAP4
XFILLER_T_2_2297 VDD VSS / DCAP4
XFILLER_T_2_2294 VDD VSS / DCAP4
XFILLER_T_2_2290 VDD VSS / DCAP4
XFILLER_T_2_2284 VDD VSS / DCAP4
XFILLER_T_2_2279 VDD VSS / DCAP4
XFILLER_T_2_2274 VDD VSS / DCAP4
XFILLER_T_2_2268 VDD VSS / DCAP4
XFILLER_T_2_2264 VDD VSS / DCAP4
XFILLER_T_2_2252 VDD VSS / DCAP4
XFILLER_T_2_2244 VDD VSS / DCAP4
XFILLER_T_2_2240 VDD VSS / DCAP4
XFILLER_T_2_2230 VDD VSS / DCAP4
XFILLER_T_2_2228 VDD VSS / DCAP4
XFILLER_T_2_2225 VDD VSS / DCAP4
XFILLER_T_2_2217 VDD VSS / DCAP4
XFILLER_T_1_2402 VDD VSS / DCAP4
XFILLER_T_1_2400 VDD VSS / DCAP4
XFILLER_T_2_2215 VDD VSS / DCAP4
XFILLER_T_2_2213 VDD VSS / DCAP4
XFILLER_T_2_2207 VDD VSS / DCAP4
XFILLER_T_2_2189 VDD VSS / DCAP4
XFILLER_T_2_2185 VDD VSS / DCAP4
XFILLER_T_1_2399 VDD VSS / DCAP4
XFILLER_T_2_2171 VDD VSS / DCAP4
XFILLER_T_2_2170 VDD VSS / DCAP4
XFILLER_T_2_2168 VDD VSS / DCAP4
XFILLER_T_2_2165 VDD VSS / DCAP4
XFILLER_T_1_2389 VDD VSS / DCAP4
XFILLER_T_2_2151 VDD VSS / DCAP4
XFILLER_T_2_2147 VDD VSS / DCAP4
XFILLER_T_2_2144 VDD VSS / DCAP4
XFILLER_T_2_2142 VDD VSS / DCAP4
XFILLER_T_2_2137 VDD VSS / DCAP4
XFILLER_T_2_2134 VDD VSS / DCAP4
XFILLER_T_2_2125 VDD VSS / DCAP4
XFILLER_T_2_2119 VDD VSS / DCAP4
XFILLER_T_2_2116 VDD VSS / DCAP4
XFILLER_T_2_2115 VDD VSS / DCAP4
XFILLER_T_2_2111 VDD VSS / DCAP4
XFILLER_T_2_2096 VDD VSS / DCAP4
XFILLER_T_2_2088 VDD VSS / DCAP4
XFILLER_T_2_2085 VDD VSS / DCAP4
XFILLER_T_2_2080 VDD VSS / DCAP4
XFILLER_T_2_2078 VDD VSS / DCAP4
XFILLER_T_2_2072 VDD VSS / DCAP4
XFILLER_T_2_2064 VDD VSS / DCAP4
XFILLER_T_2_2062 VDD VSS / DCAP4
XFILLER_T_2_2050 VDD VSS / DCAP4
XFILLER_T_2_2048 VDD VSS / DCAP4
XFILLER_T_2_2047 VDD VSS / DCAP4
XFILLER_T_2_2040 VDD VSS / DCAP4
XFILLER_T_2_2038 VDD VSS / DCAP4
XFILLER_T_2_2037 VDD VSS / DCAP4
XFILLER_T_2_2036 VDD VSS / DCAP4
XFILLER_T_2_2031 VDD VSS / DCAP4
XFILLER_T_2_2025 VDD VSS / DCAP4
XFILLER_T_2_2021 VDD VSS / DCAP4
XFILLER_T_2_2014 VDD VSS / DCAP4
XFILLER_T_2_2012 VDD VSS / DCAP4
XFILLER_T_2_2002 VDD VSS / DCAP4
XFILLER_T_2_1996 VDD VSS / DCAP4
XFILLER_T_2_1989 VDD VSS / DCAP4
XFILLER_T_2_1979 VDD VSS / DCAP4
XFILLER_T_2_1971 VDD VSS / DCAP4
XFILLER_T_1_2378 VDD VSS / DCAP4
XFILLER_T_2_1968 VDD VSS / DCAP4
XFILLER_T_2_1962 VDD VSS / DCAP4
XFILLER_T_2_1957 VDD VSS / DCAP4
XFILLER_T_2_1951 VDD VSS / DCAP4
XFILLER_T_2_1939 VDD VSS / DCAP4
XFILLER_T_2_1930 VDD VSS / DCAP4
XFILLER_T_2_1929 VDD VSS / DCAP4
XFILLER_T_2_1917 VDD VSS / DCAP4
XFILLER_T_2_1910 VDD VSS / DCAP4
XFILLER_T_2_1906 VDD VSS / DCAP4
XFILLER_T_2_1903 VDD VSS / DCAP4
XFILLER_T_1_2367 VDD VSS / DCAP4
XFILLER_T_2_1900 VDD VSS / DCAP4
XFILLER_T_2_1897 VDD VSS / DCAP4
XFILLER_T_2_1894 VDD VSS / DCAP4
XFILLER_T_1_2359 VDD VSS / DCAP4
XFILLER_T_2_1891 VDD VSS / DCAP4
XFILLER_T_2_1883 VDD VSS / DCAP4
XFILLER_T_1_2354 VDD VSS / DCAP4
XFILLER_T_2_1874 VDD VSS / DCAP4
XFILLER_T_2_1871 VDD VSS / DCAP4
XFILLER_T_2_1868 VDD VSS / DCAP4
XFILLER_T_1_2346 VDD VSS / DCAP4
XFILLER_T_1_2337 VDD VSS / DCAP4
XFILLER_T_1_2334 VDD VSS / DCAP4
XFILLER_T_1_2332 VDD VSS / DCAP4
XFILLER_T_2_1856 VDD VSS / DCAP4
XFILLER_T_1_2327 VDD VSS / DCAP4
XFILLER_T_1_2324 VDD VSS / DCAP4
XFILLER_T_2_1849 VDD VSS / DCAP4
XFILLER_T_1_2315 VDD VSS / DCAP4
XFILLER_T_1_2309 VDD VSS / DCAP4
XFILLER_T_1_2305 VDD VSS / DCAP4
XFILLER_T_2_1842 VDD VSS / DCAP4
XFILLER_T_2_1835 VDD VSS / DCAP4
XFILLER_T_2_1826 VDD VSS / DCAP4
XFILLER_T_2_1823 VDD VSS / DCAP4
XFILLER_T_2_1821 VDD VSS / DCAP4
XFILLER_T_1_2301 VDD VSS / DCAP4
XFILLER_T_2_1811 VDD VSS / DCAP4
XFILLER_T_2_1810 VDD VSS / DCAP4
XFILLER_T_1_2298 VDD VSS / DCAP4
XFILLER_T_2_1800 VDD VSS / DCAP4
XFILLER_T_2_1797 VDD VSS / DCAP4
XFILLER_T_2_1793 VDD VSS / DCAP4
XFILLER_T_2_1788 VDD VSS / DCAP4
XFILLER_T_1_2286 VDD VSS / DCAP4
XFILLER_T_2_1778 VDD VSS / DCAP4
XFILLER_T_2_1769 VDD VSS / DCAP4
XFILLER_T_2_1767 VDD VSS / DCAP4
XFILLER_T_2_1766 VDD VSS / DCAP4
XFILLER_T_2_1762 VDD VSS / DCAP4
XFILLER_T_2_1759 VDD VSS / DCAP4
XFILLER_T_2_1756 VDD VSS / DCAP4
XFILLER_T_2_1752 VDD VSS / DCAP4
XFILLER_T_2_1750 VDD VSS / DCAP4
XFILLER_T_2_1746 VDD VSS / DCAP4
XFILLER_T_1_2281 VDD VSS / DCAP4
XFILLER_T_2_1740 VDD VSS / DCAP4
XFILLER_T_2_1737 VDD VSS / DCAP4
XFILLER_T_2_1714 VDD VSS / DCAP4
XFILLER_T_2_1712 VDD VSS / DCAP4
XFILLER_T_2_1711 VDD VSS / DCAP4
XFILLER_T_2_1702 VDD VSS / DCAP4
XFILLER_T_2_1699 VDD VSS / DCAP4
XFILLER_T_2_1697 VDD VSS / DCAP4
XFILLER_T_2_1693 VDD VSS / DCAP4
XFILLER_T_2_1691 VDD VSS / DCAP4
XFILLER_T_2_1678 VDD VSS / DCAP4
XFILLER_T_2_1676 VDD VSS / DCAP4
XFILLER_T_1_2270 VDD VSS / DCAP4
XFILLER_T_1_2266 VDD VSS / DCAP4
XFILLER_T_2_1673 VDD VSS / DCAP4
XFILLER_T_2_1671 VDD VSS / DCAP4
XFILLER_T_2_1669 VDD VSS / DCAP4
XFILLER_T_2_1664 VDD VSS / DCAP4
XFILLER_T_2_1659 VDD VSS / DCAP4
XFILLER_T_2_1657 VDD VSS / DCAP4
XFILLER_T_2_1655 VDD VSS / DCAP4
XFILLER_T_2_1641 VDD VSS / DCAP4
XFILLER_T_2_1620 VDD VSS / DCAP4
XFILLER_T_2_1615 VDD VSS / DCAP4
XFILLER_T_1_2256 VDD VSS / DCAP4
XFILLER_T_2_1614 VDD VSS / DCAP4
XFILLER_T_2_1610 VDD VSS / DCAP4
XFILLER_T_2_1607 VDD VSS / DCAP4
XFILLER_T_2_1605 VDD VSS / DCAP4
XFILLER_T_2_1598 VDD VSS / DCAP4
XFILLER_T_2_1596 VDD VSS / DCAP4
XFILLER_T_2_1593 VDD VSS / DCAP4
XFILLER_T_1_2254 VDD VSS / DCAP4
XFILLER_T_1_2247 VDD VSS / DCAP4
XFILLER_T_2_1590 VDD VSS / DCAP4
XFILLER_T_2_1589 VDD VSS / DCAP4
XFILLER_T_2_1585 VDD VSS / DCAP4
XFILLER_T_2_1583 VDD VSS / DCAP4
XFILLER_T_2_1581 VDD VSS / DCAP4
XFILLER_T_2_1577 VDD VSS / DCAP4
XFILLER_T_2_1573 VDD VSS / DCAP4
XFILLER_T_2_1572 VDD VSS / DCAP4
XFILLER_T_2_1570 VDD VSS / DCAP4
XFILLER_T_2_1568 VDD VSS / DCAP4
XFILLER_T_2_1566 VDD VSS / DCAP4
XFILLER_T_2_1561 VDD VSS / DCAP4
XFILLER_T_2_1560 VDD VSS / DCAP4
XFILLER_T_2_1555 VDD VSS / DCAP4
XFILLER_T_1_2223 VDD VSS / DCAP4
XFILLER_T_1_2218 VDD VSS / DCAP4
XFILLER_T_1_2200 VDD VSS / DCAP4
XFILLER_T_2_1545 VDD VSS / DCAP4
XFILLER_T_2_1542 VDD VSS / DCAP4
XFILLER_T_2_1534 VDD VSS / DCAP4
XFILLER_T_1_2187 VDD VSS / DCAP4
XFILLER_T_2_1533 VDD VSS / DCAP4
XFILLER_T_2_1531 VDD VSS / DCAP4
XFILLER_T_2_1519 VDD VSS / DCAP4
XFILLER_T_2_1516 VDD VSS / DCAP4
XFILLER_T_2_1512 VDD VSS / DCAP4
XFILLER_T_2_1511 VDD VSS / DCAP4
XFILLER_T_1_2181 VDD VSS / DCAP4
XFILLER_T_2_1508 VDD VSS / DCAP4
XFILLER_T_1_2174 VDD VSS / DCAP4
XFILLER_T_1_2173 VDD VSS / DCAP4
XFILLER_T_2_1502 VDD VSS / DCAP4
XFILLER_T_1_2165 VDD VSS / DCAP4
XFILLER_T_2_1495 VDD VSS / DCAP4
XFILLER_T_2_1481 VDD VSS / DCAP4
XFILLER_T_1_2157 VDD VSS / DCAP4
XFILLER_T_1_2153 VDD VSS / DCAP4
XFILLER_T_1_2147 VDD VSS / DCAP4
XFILLER_T_1_2143 VDD VSS / DCAP4
XFILLER_T_2_1472 VDD VSS / DCAP4
XFILLER_T_1_2139 VDD VSS / DCAP4
XFILLER_T_2_1467 VDD VSS / DCAP4
XFILLER_T_2_1460 VDD VSS / DCAP4
XFILLER_T_2_1456 VDD VSS / DCAP4
XFILLER_T_2_1449 VDD VSS / DCAP4
XFILLER_T_2_1441 VDD VSS / DCAP4
XFILLER_T_2_1439 VDD VSS / DCAP4
XFILLER_T_2_1436 VDD VSS / DCAP4
XFILLER_T_2_1431 VDD VSS / DCAP4
XFILLER_T_2_1425 VDD VSS / DCAP4
XFILLER_T_2_1421 VDD VSS / DCAP4
XFILLER_T_2_1416 VDD VSS / DCAP4
XFILLER_T_2_1412 VDD VSS / DCAP4
XFILLER_T_2_1405 VDD VSS / DCAP4
XFILLER_T_1_2129 VDD VSS / DCAP4
XFILLER_T_2_1397 VDD VSS / DCAP4
XFILLER_T_2_1394 VDD VSS / DCAP4
XFILLER_T_2_1388 VDD VSS / DCAP4
XFILLER_T_1_2121 VDD VSS / DCAP4
XFILLER_T_2_1385 VDD VSS / DCAP4
XFILLER_T_1_2112 VDD VSS / DCAP4
XFILLER_T_2_1378 VDD VSS / DCAP4
XFILLER_T_2_1373 VDD VSS / DCAP4
XFILLER_T_2_1371 VDD VSS / DCAP4
XFILLER_T_2_1368 VDD VSS / DCAP4
XFILLER_T_2_1367 VDD VSS / DCAP4
XFILLER_T_2_1362 VDD VSS / DCAP4
XFILLER_T_2_1358 VDD VSS / DCAP4
XFILLER_T_1_2103 VDD VSS / DCAP4
XFILLER_T_1_2099 VDD VSS / DCAP4
XFILLER_T_2_1349 VDD VSS / DCAP4
XFILLER_T_2_1330 VDD VSS / DCAP4
XFILLER_T_1_2092 VDD VSS / DCAP4
XFILLER_T_2_1329 VDD VSS / DCAP4
XFILLER_T_1_2084 VDD VSS / DCAP4
XFILLER_T_1_2076 VDD VSS / DCAP4
XFILLER_T_2_1316 VDD VSS / DCAP4
XFILLER_T_2_1311 VDD VSS / DCAP4
XFILLER_T_2_1302 VDD VSS / DCAP4
XFILLER_T_2_1300 VDD VSS / DCAP4
XFILLER_T_2_1296 VDD VSS / DCAP4
XFILLER_T_1_2061 VDD VSS / DCAP4
XFILLER_T_1_2057 VDD VSS / DCAP4
XFILLER_T_2_1282 VDD VSS / DCAP4
XFILLER_T_1_2052 VDD VSS / DCAP4
XFILLER_T_2_1272 VDD VSS / DCAP4
XFILLER_T_1_2046 VDD VSS / DCAP4
XFILLER_T_1_2045 VDD VSS / DCAP4
XFILLER_T_1_2042 VDD VSS / DCAP4
XFILLER_T_1_2040 VDD VSS / DCAP4
XFILLER_T_1_2036 VDD VSS / DCAP4
XFILLER_T_1_2032 VDD VSS / DCAP4
XFILLER_T_1_2028 VDD VSS / DCAP4
XFILLER_T_1_2026 VDD VSS / DCAP4
XFILLER_T_1_2017 VDD VSS / DCAP4
XFILLER_T_1_2011 VDD VSS / DCAP4
XFILLER_T_1_2004 VDD VSS / DCAP4
XFILLER_T_2_1268 VDD VSS / DCAP4
XFILLER_T_2_1261 VDD VSS / DCAP4
XFILLER_T_1_2001 VDD VSS / DCAP4
XFILLER_T_2_1252 VDD VSS / DCAP4
XFILLER_T_2_1244 VDD VSS / DCAP4
XFILLER_T_1_1992 VDD VSS / DCAP4
XFILLER_T_1_1991 VDD VSS / DCAP4
XFILLER_T_2_1240 VDD VSS / DCAP4
XFILLER_T_2_1239 VDD VSS / DCAP4
XFILLER_T_2_1237 VDD VSS / DCAP4
XFILLER_T_2_1232 VDD VSS / DCAP4
XFILLER_T_2_1230 VDD VSS / DCAP4
XFILLER_T_1_1982 VDD VSS / DCAP4
XFILLER_T_1_1979 VDD VSS / DCAP4
XFILLER_T_1_1977 VDD VSS / DCAP4
XFILLER_T_2_1228 VDD VSS / DCAP4
XFILLER_T_2_1226 VDD VSS / DCAP4
XFILLER_T_2_1222 VDD VSS / DCAP4
XFILLER_T_2_1215 VDD VSS / DCAP4
XFILLER_T_1_1973 VDD VSS / DCAP4
XFILLER_T_1_1971 VDD VSS / DCAP4
XFILLER_T_1_1969 VDD VSS / DCAP4
XFILLER_T_2_1205 VDD VSS / DCAP4
XFILLER_T_2_1186 VDD VSS / DCAP4
XFILLER_T_2_1185 VDD VSS / DCAP4
XFILLER_T_1_1962 VDD VSS / DCAP4
XFILLER_T_2_1170 VDD VSS / DCAP4
XFILLER_T_1_1959 VDD VSS / DCAP4
XFILLER_T_1_1953 VDD VSS / DCAP4
XFILLER_T_1_1950 VDD VSS / DCAP4
XFILLER_T_1_1941 VDD VSS / DCAP4
XFILLER_T_1_1937 VDD VSS / DCAP4
XFILLER_T_1_1931 VDD VSS / DCAP4
XFILLER_T_1_1929 VDD VSS / DCAP4
XFILLER_T_1_1923 VDD VSS / DCAP4
XFILLER_T_1_1921 VDD VSS / DCAP4
XFILLER_T_1_1914 VDD VSS / DCAP4
XFILLER_T_1_1912 VDD VSS / DCAP4
XFILLER_T_1_1911 VDD VSS / DCAP4
XFILLER_T_1_1908 VDD VSS / DCAP4
XFILLER_T_1_1904 VDD VSS / DCAP4
XFILLER_T_1_1899 VDD VSS / DCAP4
XFILLER_T_1_1894 VDD VSS / DCAP4
XFILLER_T_2_1167 VDD VSS / DCAP4
XFILLER_T_2_1165 VDD VSS / DCAP4
XFILLER_T_2_1161 VDD VSS / DCAP4
XFILLER_T_1_1890 VDD VSS / DCAP4
XFILLER_T_2_1157 VDD VSS / DCAP4
XFILLER_T_2_1153 VDD VSS / DCAP4
XFILLER_T_1_1879 VDD VSS / DCAP4
XFILLER_T_2_1142 VDD VSS / DCAP4
XFILLER_T_1_1861 VDD VSS / DCAP4
XFILLER_T_1_1859 VDD VSS / DCAP4
XFILLER_T_1_1858 VDD VSS / DCAP4
XFILLER_T_2_1133 VDD VSS / DCAP4
XFILLER_T_2_1130 VDD VSS / DCAP4
XFILLER_T_1_1846 VDD VSS / DCAP4
XFILLER_T_2_1119 VDD VSS / DCAP4
XFILLER_T_1_1844 VDD VSS / DCAP4
XFILLER_T_1_1842 VDD VSS / DCAP4
XFILLER_T_1_1837 VDD VSS / DCAP4
XFILLER_T_1_1835 VDD VSS / DCAP4
XFILLER_T_2_1114 VDD VSS / DCAP4
XFILLER_T_2_1109 VDD VSS / DCAP4
XFILLER_T_2_1107 VDD VSS / DCAP4
XFILLER_T_1_1816 VDD VSS / DCAP4
XFILLER_T_1_1814 VDD VSS / DCAP4
XFILLER_T_1_1811 VDD VSS / DCAP4
XFILLER_T_1_1807 VDD VSS / DCAP4
XFILLER_T_1_1801 VDD VSS / DCAP4
XFILLER_T_1_1800 VDD VSS / DCAP4
XFILLER_T_1_1790 VDD VSS / DCAP4
XFILLER_T_1_1786 VDD VSS / DCAP4
XFILLER_T_1_1780 VDD VSS / DCAP4
XFILLER_T_1_1778 VDD VSS / DCAP4
XFILLER_T_1_1774 VDD VSS / DCAP4
XFILLER_T_1_1765 VDD VSS / DCAP4
XFILLER_T_1_1762 VDD VSS / DCAP4
XFILLER_T_1_1757 VDD VSS / DCAP4
XFILLER_T_1_1749 VDD VSS / DCAP4
XFILLER_T_1_1745 VDD VSS / DCAP4
XFILLER_T_1_1742 VDD VSS / DCAP4
XFILLER_T_1_1731 VDD VSS / DCAP4
XFILLER_T_1_1729 VDD VSS / DCAP4
XFILLER_T_1_1726 VDD VSS / DCAP4
XFILLER_T_1_1724 VDD VSS / DCAP4
XFILLER_T_1_1723 VDD VSS / DCAP4
XFILLER_T_1_1716 VDD VSS / DCAP4
XFILLER_T_1_1712 VDD VSS / DCAP4
XFILLER_T_2_1099 VDD VSS / DCAP4
XFILLER_T_1_1708 VDD VSS / DCAP4
XFILLER_T_1_1705 VDD VSS / DCAP4
XFILLER_T_1_1697 VDD VSS / DCAP4
XFILLER_T_1_1695 VDD VSS / DCAP4
XFILLER_T_2_1084 VDD VSS / DCAP4
XFILLER_T_1_1689 VDD VSS / DCAP4
XFILLER_T_1_1685 VDD VSS / DCAP4
XFILLER_T_1_1677 VDD VSS / DCAP4
XFILLER_T_1_1662 VDD VSS / DCAP4
XFILLER_T_1_1659 VDD VSS / DCAP4
XFILLER_T_1_1653 VDD VSS / DCAP4
XFILLER_T_2_1071 VDD VSS / DCAP4
XFILLER_T_2_1068 VDD VSS / DCAP4
XFILLER_T_2_1060 VDD VSS / DCAP4
XFILLER_T_2_1054 VDD VSS / DCAP4
XFILLER_T_2_1050 VDD VSS / DCAP4
XFILLER_T_2_1047 VDD VSS / DCAP4
XFILLER_T_1_1644 VDD VSS / DCAP4
XFILLER_T_1_1643 VDD VSS / DCAP4
XFILLER_T_2_1041 VDD VSS / DCAP4
XFILLER_T_1_1640 VDD VSS / DCAP4
XFILLER_T_2_1037 VDD VSS / DCAP4
XFILLER_T_1_1638 VDD VSS / DCAP4
XFILLER_T_2_1028 VDD VSS / DCAP4
XFILLER_T_1_1629 VDD VSS / DCAP4
XFILLER_T_2_1023 VDD VSS / DCAP4
XFILLER_T_2_1019 VDD VSS / DCAP4
XFILLER_T_1_1626 VDD VSS / DCAP4
XFILLER_T_2_1015 VDD VSS / DCAP4
XFILLER_T_1_1623 VDD VSS / DCAP4
XFILLER_T_1_1622 VDD VSS / DCAP4
XFILLER_T_1_1619 VDD VSS / DCAP4
XFILLER_T_2_1011 VDD VSS / DCAP4
XFILLER_T_1_1604 VDD VSS / DCAP4
XFILLER_T_1_1601 VDD VSS / DCAP4
XFILLER_T_1_1597 VDD VSS / DCAP4
XFILLER_T_1_1595 VDD VSS / DCAP4
XFILLER_T_1_1592 VDD VSS / DCAP4
XFILLER_T_1_1588 VDD VSS / DCAP4
XFILLER_T_1_1587 VDD VSS / DCAP4
XFILLER_T_1_1583 VDD VSS / DCAP4
XFILLER_T_2_1006 VDD VSS / DCAP4
XFILLER_T_1_1580 VDD VSS / DCAP4
XFILLER_T_2_1000 VDD VSS / DCAP4
XFILLER_T_2_997 VDD VSS / DCAP4
XFILLER_T_2_990 VDD VSS / DCAP4
XFILLER_T_1_1563 VDD VSS / DCAP4
XFILLER_T_1_1557 VDD VSS / DCAP4
XFILLER_T_1_1555 VDD VSS / DCAP4
XFILLER_T_1_1552 VDD VSS / DCAP4
XFILLER_T_1_1550 VDD VSS / DCAP4
XFILLER_T_1_1547 VDD VSS / DCAP4
XFILLER_T_2_987 VDD VSS / DCAP4
XFILLER_T_1_1536 VDD VSS / DCAP4
XFILLER_T_2_978 VDD VSS / DCAP4
XFILLER_T_1_1528 VDD VSS / DCAP4
XFILLER_T_1_1526 VDD VSS / DCAP4
XFILLER_T_2_970 VDD VSS / DCAP4
XFILLER_T_2_968 VDD VSS / DCAP4
XFILLER_T_1_1513 VDD VSS / DCAP4
XFILLER_T_2_963 VDD VSS / DCAP4
XFILLER_T_1_1509 VDD VSS / DCAP4
XFILLER_T_2_960 VDD VSS / DCAP4
XFILLER_T_2_957 VDD VSS / DCAP4
XFILLER_T_1_1508 VDD VSS / DCAP4
XFILLER_T_2_955 VDD VSS / DCAP4
XFILLER_T_1_1504 VDD VSS / DCAP4
XFILLER_T_2_951 VDD VSS / DCAP4
XFILLER_T_1_1500 VDD VSS / DCAP4
XFILLER_T_1_1493 VDD VSS / DCAP4
XFILLER_T_1_1488 VDD VSS / DCAP4
XFILLER_T_1_1486 VDD VSS / DCAP4
XFILLER_T_1_1473 VDD VSS / DCAP4
XFILLER_T_1_1470 VDD VSS / DCAP4
XFILLER_T_1_1467 VDD VSS / DCAP4
XFILLER_T_1_1460 VDD VSS / DCAP4
XFILLER_T_1_1457 VDD VSS / DCAP4
XFILLER_T_1_1454 VDD VSS / DCAP4
XFILLER_T_1_1449 VDD VSS / DCAP4
XFILLER_T_2_945 VDD VSS / DCAP4
XFILLER_T_1_1440 VDD VSS / DCAP4
XFILLER_T_1_1434 VDD VSS / DCAP4
XFILLER_T_2_942 VDD VSS / DCAP4
XFILLER_T_1_1433 VDD VSS / DCAP4
XFILLER_T_1_1428 VDD VSS / DCAP4
XFILLER_T_1_1424 VDD VSS / DCAP4
XFILLER_T_1_1417 VDD VSS / DCAP4
XFILLER_T_2_935 VDD VSS / DCAP4
XFILLER_T_2_926 VDD VSS / DCAP4
XFILLER_T_1_1405 VDD VSS / DCAP4
XFILLER_T_1_1402 VDD VSS / DCAP4
XFILLER_T_1_1400 VDD VSS / DCAP4
XFILLER_T_1_1399 VDD VSS / DCAP4
XFILLER_T_2_913 VDD VSS / DCAP4
XFILLER_T_2_912 VDD VSS / DCAP4
XFILLER_T_2_907 VDD VSS / DCAP4
XFILLER_T_2_902 VDD VSS / DCAP4
XFILLER_T_1_1394 VDD VSS / DCAP4
XFILLER_T_1_1391 VDD VSS / DCAP4
XFILLER_T_1_1389 VDD VSS / DCAP4
XFILLER_T_1_1384 VDD VSS / DCAP4
XFILLER_T_1_1373 VDD VSS / DCAP4
XFILLER_T_1_1370 VDD VSS / DCAP4
XFILLER_T_2_896 VDD VSS / DCAP4
XFILLER_T_1_1364 VDD VSS / DCAP4
XFILLER_T_2_894 VDD VSS / DCAP4
XFILLER_T_1_1360 VDD VSS / DCAP4
XFILLER_T_1_1359 VDD VSS / DCAP4
XFILLER_T_1_1348 VDD VSS / DCAP4
XFILLER_T_2_888 VDD VSS / DCAP4
XFILLER_T_2_883 VDD VSS / DCAP4
XFILLER_T_1_1337 VDD VSS / DCAP4
XFILLER_T_1_1328 VDD VSS / DCAP4
XFILLER_T_1_1325 VDD VSS / DCAP4
XFILLER_T_1_1321 VDD VSS / DCAP4
XFILLER_T_1_1319 VDD VSS / DCAP4
XFILLER_T_1_1315 VDD VSS / DCAP4
XFILLER_T_2_877 VDD VSS / DCAP4
XFILLER_T_2_874 VDD VSS / DCAP4
XFILLER_T_2_873 VDD VSS / DCAP4
XFILLER_T_2_871 VDD VSS / DCAP4
XFILLER_T_2_870 VDD VSS / DCAP4
XFILLER_T_2_867 VDD VSS / DCAP4
XFILLER_T_2_863 VDD VSS / DCAP4
XFILLER_T_1_1313 VDD VSS / DCAP4
XFILLER_T_1_1310 VDD VSS / DCAP4
XFILLER_T_1_1308 VDD VSS / DCAP4
XFILLER_T_1_1300 VDD VSS / DCAP4
XFILLER_T_1_1299 VDD VSS / DCAP4
XFILLER_T_1_1294 VDD VSS / DCAP4
XFILLER_T_1_1288 VDD VSS / DCAP4
XFILLER_T_1_1284 VDD VSS / DCAP4
XFILLER_T_1_1282 VDD VSS / DCAP4
XFILLER_T_1_1279 VDD VSS / DCAP4
XFILLER_T_1_1275 VDD VSS / DCAP4
XFILLER_T_1_1271 VDD VSS / DCAP4
XFILLER_T_1_1254 VDD VSS / DCAP4
XFILLER_T_1_1250 VDD VSS / DCAP4
XFILLER_T_1_1248 VDD VSS / DCAP4
XFILLER_T_1_1245 VDD VSS / DCAP4
XFILLER_T_1_1238 VDD VSS / DCAP4
XFILLER_T_1_1225 VDD VSS / DCAP4
XFILLER_T_1_1223 VDD VSS / DCAP4
XFILLER_T_1_1219 VDD VSS / DCAP4
XFILLER_T_1_1210 VDD VSS / DCAP4
XFILLER_T_2_837 VDD VSS / DCAP4
XFILLER_T_2_835 VDD VSS / DCAP4
XFILLER_T_2_833 VDD VSS / DCAP4
XFILLER_T_2_830 VDD VSS / DCAP4
XFILLER_T_2_824 VDD VSS / DCAP4
XFILLER_T_2_822 VDD VSS / DCAP4
XFILLER_T_2_820 VDD VSS / DCAP4
XFILLER_T_1_1200 VDD VSS / DCAP4
XFILLER_T_1_1194 VDD VSS / DCAP4
XFILLER_T_1_1193 VDD VSS / DCAP4
XFILLER_T_1_1190 VDD VSS / DCAP4
XFILLER_T_1_1179 VDD VSS / DCAP4
XFILLER_T_1_1176 VDD VSS / DCAP4
XFILLER_T_1_1169 VDD VSS / DCAP4
XFILLER_T_2_813 VDD VSS / DCAP4
XFILLER_T_2_811 VDD VSS / DCAP4
XFILLER_T_1_1161 VDD VSS / DCAP4
XFILLER_T_1_1156 VDD VSS / DCAP4
XFILLER_T_1_1154 VDD VSS / DCAP4
XFILLER_T_1_1147 VDD VSS / DCAP4
XFILLER_T_1_1144 VDD VSS / DCAP4
XFILLER_T_1_1142 VDD VSS / DCAP4
XFILLER_T_2_797 VDD VSS / DCAP4
XFILLER_T_2_795 VDD VSS / DCAP4
XFILLER_T_2_794 VDD VSS / DCAP4
XFILLER_T_1_1132 VDD VSS / DCAP4
XFILLER_T_1_1129 VDD VSS / DCAP4
XFILLER_T_1_1125 VDD VSS / DCAP4
XFILLER_T_2_790 VDD VSS / DCAP4
XFILLER_T_2_782 VDD VSS / DCAP4
XFILLER_T_2_780 VDD VSS / DCAP4
XFILLER_T_2_778 VDD VSS / DCAP4
XFILLER_T_2_775 VDD VSS / DCAP4
XFILLER_T_1_1121 VDD VSS / DCAP4
XFILLER_T_2_772 VDD VSS / DCAP4
XFILLER_T_2_768 VDD VSS / DCAP4
XFILLER_T_1_1117 VDD VSS / DCAP4
XFILLER_T_2_763 VDD VSS / DCAP4
XFILLER_T_1_1114 VDD VSS / DCAP4
XFILLER_T_2_756 VDD VSS / DCAP4
XFILLER_T_2_753 VDD VSS / DCAP4
XFILLER_T_1_1107 VDD VSS / DCAP4
XFILLER_T_1_1105 VDD VSS / DCAP4
XFILLER_T_1_1101 VDD VSS / DCAP4
XFILLER_T_1_1094 VDD VSS / DCAP4
XFILLER_T_1_1091 VDD VSS / DCAP4
XFILLER_T_1_1088 VDD VSS / DCAP4
XFILLER_T_1_1085 VDD VSS / DCAP4
XFILLER_T_1_1084 VDD VSS / DCAP4
XFILLER_T_1_1078 VDD VSS / DCAP4
XFILLER_T_1_1074 VDD VSS / DCAP4
XFILLER_T_1_1070 VDD VSS / DCAP4
XFILLER_T_2_745 VDD VSS / DCAP4
XFILLER_T_1_1069 VDD VSS / DCAP4
XFILLER_T_1_1066 VDD VSS / DCAP4
XFILLER_T_1_1062 VDD VSS / DCAP4
XFILLER_T_1_1058 VDD VSS / DCAP4
XFILLER_T_1_1049 VDD VSS / DCAP4
XFILLER_T_1_1044 VDD VSS / DCAP4
XFILLER_T_1_1041 VDD VSS / DCAP4
XFILLER_T_1_1037 VDD VSS / DCAP4
XFILLER_T_1_1034 VDD VSS / DCAP4
XFILLER_T_1_1032 VDD VSS / DCAP4
XFILLER_T_1_1030 VDD VSS / DCAP4
XFILLER_T_1_1026 VDD VSS / DCAP4
XFILLER_T_2_733 VDD VSS / DCAP4
XFILLER_T_2_725 VDD VSS / DCAP4
XFILLER_T_2_712 VDD VSS / DCAP4
XFILLER_T_2_709 VDD VSS / DCAP4
XFILLER_T_2_707 VDD VSS / DCAP4
XFILLER_T_2_705 VDD VSS / DCAP4
XFILLER_T_2_703 VDD VSS / DCAP4
XFILLER_T_2_698 VDD VSS / DCAP4
XFILLER_T_1_1015 VDD VSS / DCAP4
XFILLER_T_1_1012 VDD VSS / DCAP4
XFILLER_T_1_1007 VDD VSS / DCAP4
XFILLER_T_1_1002 VDD VSS / DCAP4
XFILLER_T_1_999 VDD VSS / DCAP4
XFILLER_T_2_690 VDD VSS / DCAP4
XFILLER_T_1_990 VDD VSS / DCAP4
XFILLER_T_2_687 VDD VSS / DCAP4
XFILLER_T_2_685 VDD VSS / DCAP4
XFILLER_T_1_984 VDD VSS / DCAP4
XFILLER_T_2_683 VDD VSS / DCAP4
XFILLER_T_2_680 VDD VSS / DCAP4
XFILLER_T_1_975 VDD VSS / DCAP4
XFILLER_T_2_671 VDD VSS / DCAP4
XFILLER_T_2_665 VDD VSS / DCAP4
XFILLER_T_2_662 VDD VSS / DCAP4
XFILLER_T_1_967 VDD VSS / DCAP4
XFILLER_T_1_963 VDD VSS / DCAP4
XFILLER_T_1_955 VDD VSS / DCAP4
XFILLER_T_2_657 VDD VSS / DCAP4
XFILLER_T_2_654 VDD VSS / DCAP4
XFILLER_T_1_952 VDD VSS / DCAP4
XFILLER_T_2_651 VDD VSS / DCAP4
XFILLER_T_2_647 VDD VSS / DCAP4
XFILLER_T_2_643 VDD VSS / DCAP4
XFILLER_T_1_942 VDD VSS / DCAP4
XFILLER_T_1_927 VDD VSS / DCAP4
XFILLER_T_2_641 VDD VSS / DCAP4
XFILLER_T_1_925 VDD VSS / DCAP4
XFILLER_T_2_640 VDD VSS / DCAP4
XFILLER_T_1_922 VDD VSS / DCAP4
XFILLER_T_2_634 VDD VSS / DCAP4
XFILLER_T_2_631 VDD VSS / DCAP4
XFILLER_T_2_627 VDD VSS / DCAP4
XFILLER_T_1_919 VDD VSS / DCAP4
XFILLER_T_1_916 VDD VSS / DCAP4
XFILLER_T_2_626 VDD VSS / DCAP4
XFILLER_T_2_623 VDD VSS / DCAP4
XFILLER_T_2_618 VDD VSS / DCAP4
XFILLER_T_1_909 VDD VSS / DCAP4
XFILLER_T_1_908 VDD VSS / DCAP4
XFILLER_T_1_906 VDD VSS / DCAP4
XFILLER_T_1_904 VDD VSS / DCAP4
XFILLER_T_1_897 VDD VSS / DCAP4
XFILLER_T_2_611 VDD VSS / DCAP4
XFILLER_T_1_894 VDD VSS / DCAP4
XFILLER_T_1_891 VDD VSS / DCAP4
XFILLER_T_2_600 VDD VSS / DCAP4
XFILLER_T_1_887 VDD VSS / DCAP4
XFILLER_T_1_864 VDD VSS / DCAP4
XFILLER_T_1_861 VDD VSS / DCAP4
XFILLER_T_1_857 VDD VSS / DCAP4
XFILLER_T_1_853 VDD VSS / DCAP4
XFILLER_T_1_849 VDD VSS / DCAP4
XFILLER_T_2_595 VDD VSS / DCAP4
XFILLER_T_1_838 VDD VSS / DCAP4
XFILLER_T_1_835 VDD VSS / DCAP4
XFILLER_T_1_832 VDD VSS / DCAP4
XFILLER_T_1_831 VDD VSS / DCAP4
XFILLER_T_1_822 VDD VSS / DCAP4
XFILLER_T_1_811 VDD VSS / DCAP4
XFILLER_T_1_810 VDD VSS / DCAP4
XFILLER_T_1_806 VDD VSS / DCAP4
XFILLER_T_1_799 VDD VSS / DCAP4
XFILLER_T_1_798 VDD VSS / DCAP4
XFILLER_T_1_796 VDD VSS / DCAP4
XFILLER_T_1_783 VDD VSS / DCAP4
XFILLER_T_1_782 VDD VSS / DCAP4
XFILLER_T_2_586 VDD VSS / DCAP4
XFILLER_T_2_575 VDD VSS / DCAP4
XFILLER_T_2_573 VDD VSS / DCAP4
XFILLER_T_2_571 VDD VSS / DCAP4
XFILLER_T_1_773 VDD VSS / DCAP4
XFILLER_T_2_567 VDD VSS / DCAP4
XFILLER_T_2_565 VDD VSS / DCAP4
XFILLER_T_2_560 VDD VSS / DCAP4
XFILLER_T_2_557 VDD VSS / DCAP4
XFILLER_T_1_769 VDD VSS / DCAP4
XFILLER_T_1_766 VDD VSS / DCAP4
XFILLER_T_2_553 VDD VSS / DCAP4
XFILLER_T_1_762 VDD VSS / DCAP4
XFILLER_T_1_761 VDD VSS / DCAP4
XFILLER_T_1_760 VDD VSS / DCAP4
XFILLER_T_1_757 VDD VSS / DCAP4
XFILLER_T_1_749 VDD VSS / DCAP4
XFILLER_T_2_549 VDD VSS / DCAP4
XFILLER_T_1_737 VDD VSS / DCAP4
XFILLER_T_1_731 VDD VSS / DCAP4
XFILLER_T_2_540 VDD VSS / DCAP4
XFILLER_T_2_538 VDD VSS / DCAP4
XFILLER_T_2_530 VDD VSS / DCAP4
XFILLER_T_2_521 VDD VSS / DCAP4
XFILLER_T_2_518 VDD VSS / DCAP4
XFILLER_T_2_510 VDD VSS / DCAP4
XFILLER_T_2_506 VDD VSS / DCAP4
XFILLER_T_1_727 VDD VSS / DCAP4
XFILLER_T_1_718 VDD VSS / DCAP4
XFILLER_T_2_499 VDD VSS / DCAP4
XFILLER_T_1_714 VDD VSS / DCAP4
XFILLER_T_1_712 VDD VSS / DCAP4
XFILLER_T_2_498 VDD VSS / DCAP4
XFILLER_T_2_496 VDD VSS / DCAP4
XFILLER_T_1_710 VDD VSS / DCAP4
XFILLER_T_1_707 VDD VSS / DCAP4
XFILLER_T_2_494 VDD VSS / DCAP4
XFILLER_T_2_491 VDD VSS / DCAP4
XFILLER_T_2_488 VDD VSS / DCAP4
XFILLER_T_2_480 VDD VSS / DCAP4
XFILLER_T_2_478 VDD VSS / DCAP4
XFILLER_T_1_704 VDD VSS / DCAP4
XFILLER_T_1_700 VDD VSS / DCAP4
XFILLER_T_2_474 VDD VSS / DCAP4
XFILLER_T_1_699 VDD VSS / DCAP4
XFILLER_T_2_469 VDD VSS / DCAP4
XFILLER_T_2_465 VDD VSS / DCAP4
XFILLER_T_2_459 VDD VSS / DCAP4
XFILLER_T_2_444 VDD VSS / DCAP4
XFILLER_T_2_442 VDD VSS / DCAP4
XFILLER_T_1_692 VDD VSS / DCAP4
XFILLER_T_2_432 VDD VSS / DCAP4
XFILLER_T_2_430 VDD VSS / DCAP4
XFILLER_T_2_429 VDD VSS / DCAP4
XFILLER_T_1_688 VDD VSS / DCAP4
XFILLER_T_1_681 VDD VSS / DCAP4
XFILLER_T_1_680 VDD VSS / DCAP4
XFILLER_T_1_677 VDD VSS / DCAP4
XFILLER_T_2_419 VDD VSS / DCAP4
XFILLER_T_2_415 VDD VSS / DCAP4
XFILLER_T_2_408 VDD VSS / DCAP4
XFILLER_T_2_403 VDD VSS / DCAP4
XFILLER_T_1_664 VDD VSS / DCAP4
XFILLER_T_1_662 VDD VSS / DCAP4
XFILLER_T_1_660 VDD VSS / DCAP4
XFILLER_T_2_396 VDD VSS / DCAP4
XFILLER_T_2_394 VDD VSS / DCAP4
XFILLER_T_2_392 VDD VSS / DCAP4
XFILLER_T_2_390 VDD VSS / DCAP4
XFILLER_T_1_648 VDD VSS / DCAP4
XFILLER_T_1_645 VDD VSS / DCAP4
XFILLER_T_2_386 VDD VSS / DCAP4
XFILLER_T_2_378 VDD VSS / DCAP4
XFILLER_T_2_377 VDD VSS / DCAP4
XFILLER_T_2_370 VDD VSS / DCAP4
XFILLER_T_1_639 VDD VSS / DCAP4
XFILLER_T_1_632 VDD VSS / DCAP4
XFILLER_T_1_617 VDD VSS / DCAP4
XFILLER_T_1_612 VDD VSS / DCAP4
XFILLER_T_1_608 VDD VSS / DCAP4
XFILLER_T_1_600 VDD VSS / DCAP4
XFILLER_T_1_595 VDD VSS / DCAP4
XFILLER_T_1_592 VDD VSS / DCAP4
XFILLER_T_1_587 VDD VSS / DCAP4
XFILLER_T_1_577 VDD VSS / DCAP4
XFILLER_T_1_573 VDD VSS / DCAP4
XFILLER_T_1_569 VDD VSS / DCAP4
XFILLER_T_1_564 VDD VSS / DCAP4
XFILLER_T_2_360 VDD VSS / DCAP4
XFILLER_T_2_357 VDD VSS / DCAP4
XFILLER_T_2_353 VDD VSS / DCAP4
XFILLER_T_1_552 VDD VSS / DCAP4
XFILLER_T_1_547 VDD VSS / DCAP4
XFILLER_T_1_543 VDD VSS / DCAP4
XFILLER_T_1_538 VDD VSS / DCAP4
XFILLER_T_2_345 VDD VSS / DCAP4
XFILLER_T_2_341 VDD VSS / DCAP4
XFILLER_T_1_533 VDD VSS / DCAP4
XFILLER_T_1_532 VDD VSS / DCAP4
XFILLER_T_1_528 VDD VSS / DCAP4
XFILLER_T_1_524 VDD VSS / DCAP4
XFILLER_T_1_519 VDD VSS / DCAP4
XFILLER_T_2_334 VDD VSS / DCAP4
XFILLER_T_2_330 VDD VSS / DCAP4
XFILLER_T_2_329 VDD VSS / DCAP4
XFILLER_T_2_326 VDD VSS / DCAP4
XFILLER_T_2_324 VDD VSS / DCAP4
XFILLER_T_2_320 VDD VSS / DCAP4
XFILLER_T_1_512 VDD VSS / DCAP4
XFILLER_T_1_510 VDD VSS / DCAP4
XFILLER_T_1_504 VDD VSS / DCAP4
XFILLER_T_1_501 VDD VSS / DCAP4
XFILLER_T_1_497 VDD VSS / DCAP4
XFILLER_T_2_316 VDD VSS / DCAP4
XFILLER_T_1_492 VDD VSS / DCAP4
XFILLER_T_2_307 VDD VSS / DCAP4
XFILLER_T_1_487 VDD VSS / DCAP4
XFILLER_T_2_301 VDD VSS / DCAP4
XFILLER_T_1_478 VDD VSS / DCAP4
XFILLER_T_1_474 VDD VSS / DCAP4
XFILLER_T_1_467 VDD VSS / DCAP4
XFILLER_T_2_299 VDD VSS / DCAP4
XFILLER_T_1_453 VDD VSS / DCAP4
XFILLER_T_1_452 VDD VSS / DCAP4
XFILLER_T_1_449 VDD VSS / DCAP4
XFILLER_T_1_446 VDD VSS / DCAP4
XFILLER_T_1_444 VDD VSS / DCAP4
XFILLER_T_1_430 VDD VSS / DCAP4
XFILLER_T_1_429 VDD VSS / DCAP4
XFILLER_T_1_422 VDD VSS / DCAP4
XFILLER_T_2_297 VDD VSS / DCAP4
XFILLER_T_1_417 VDD VSS / DCAP4
XFILLER_T_2_293 VDD VSS / DCAP4
XFILLER_T_2_291 VDD VSS / DCAP4
XFILLER_T_2_288 VDD VSS / DCAP4
XFILLER_T_2_284 VDD VSS / DCAP4
XFILLER_T_2_281 VDD VSS / DCAP4
XFILLER_T_1_414 VDD VSS / DCAP4
XFILLER_T_1_411 VDD VSS / DCAP4
XFILLER_T_1_410 VDD VSS / DCAP4
XFILLER_T_1_402 VDD VSS / DCAP4
XFILLER_T_1_400 VDD VSS / DCAP4
XFILLER_T_2_277 VDD VSS / DCAP4
XFILLER_T_2_273 VDD VSS / DCAP4
XFILLER_T_1_382 VDD VSS / DCAP4
XFILLER_T_1_377 VDD VSS / DCAP4
XFILLER_T_1_372 VDD VSS / DCAP4
XFILLER_T_1_365 VDD VSS / DCAP4
XFILLER_T_2_272 VDD VSS / DCAP4
XFILLER_T_2_266 VDD VSS / DCAP4
XFILLER_T_2_264 VDD VSS / DCAP4
XFILLER_T_2_262 VDD VSS / DCAP4
XFILLER_T_1_361 VDD VSS / DCAP4
XFILLER_T_2_260 VDD VSS / DCAP4
XFILLER_T_1_340 VDD VSS / DCAP4
XFILLER_T_1_331 VDD VSS / DCAP4
XFILLER_T_2_251 VDD VSS / DCAP4
XFILLER_T_2_249 VDD VSS / DCAP4
XFILLER_T_2_241 VDD VSS / DCAP4
XFILLER_T_2_236 VDD VSS / DCAP4
XFILLER_T_2_231 VDD VSS / DCAP4
XFILLER_T_1_329 VDD VSS / DCAP4
XFILLER_T_1_319 VDD VSS / DCAP4
XFILLER_T_1_315 VDD VSS / DCAP4
XFILLER_T_2_225 VDD VSS / DCAP4
XFILLER_T_1_305 VDD VSS / DCAP4
XFILLER_T_1_300 VDD VSS / DCAP4
XFILLER_T_2_221 VDD VSS / DCAP4
XFILLER_T_1_298 VDD VSS / DCAP4
XFILLER_T_1_295 VDD VSS / DCAP4
XFILLER_T_2_211 VDD VSS / DCAP4
XFILLER_T_2_207 VDD VSS / DCAP4
XFILLER_T_2_205 VDD VSS / DCAP4
XFILLER_T_2_202 VDD VSS / DCAP4
XFILLER_T_1_284 VDD VSS / DCAP4
XFILLER_T_2_195 VDD VSS / DCAP4
XFILLER_T_1_277 VDD VSS / DCAP4
XFILLER_T_1_276 VDD VSS / DCAP4
XFILLER_T_1_275 VDD VSS / DCAP4
XFILLER_T_2_188 VDD VSS / DCAP4
XFILLER_T_1_273 VDD VSS / DCAP4
XFILLER_T_2_183 VDD VSS / DCAP4
XFILLER_T_1_263 VDD VSS / DCAP4
XFILLER_T_1_259 VDD VSS / DCAP4
XFILLER_T_1_256 VDD VSS / DCAP4
XFILLER_T_1_245 VDD VSS / DCAP4
XFILLER_T_1_241 VDD VSS / DCAP4
XFILLER_T_1_237 VDD VSS / DCAP4
XFILLER_T_1_224 VDD VSS / DCAP4
XFILLER_T_1_221 VDD VSS / DCAP4
XFILLER_T_2_181 VDD VSS / DCAP4
XFILLER_T_2_174 VDD VSS / DCAP4
XFILLER_T_2_171 VDD VSS / DCAP4
XFILLER_T_1_212 VDD VSS / DCAP4
XFILLER_T_1_203 VDD VSS / DCAP4
XFILLER_T_1_201 VDD VSS / DCAP4
XFILLER_T_1_196 VDD VSS / DCAP4
XFILLER_T_1_195 VDD VSS / DCAP4
XFILLER_T_1_192 VDD VSS / DCAP4
XFILLER_T_2_160 VDD VSS / DCAP4
XFILLER_T_2_147 VDD VSS / DCAP4
XFILLER_T_2_145 VDD VSS / DCAP4
XFILLER_T_2_143 VDD VSS / DCAP4
XFILLER_T_2_141 VDD VSS / DCAP4
XFILLER_T_2_139 VDD VSS / DCAP4
XFILLER_T_2_130 VDD VSS / DCAP4
XFILLER_T_2_126 VDD VSS / DCAP4
XFILLER_T_1_184 VDD VSS / DCAP4
XFILLER_T_1_180 VDD VSS / DCAP4
XFILLER_T_1_177 VDD VSS / DCAP4
XFILLER_T_1_174 VDD VSS / DCAP4
XFILLER_T_1_166 VDD VSS / DCAP4
XFILLER_T_2_109 VDD VSS / DCAP4
XFILLER_T_2_107 VDD VSS / DCAP4
XFILLER_T_1_160 VDD VSS / DCAP4
XFILLER_T_1_158 VDD VSS / DCAP4
XFILLER_T_1_155 VDD VSS / DCAP4
XFILLER_T_1_150 VDD VSS / DCAP4
XFILLER_T_1_146 VDD VSS / DCAP4
XFILLER_T_1_145 VDD VSS / DCAP4
XFILLER_T_1_140 VDD VSS / DCAP4
XFILLER_T_1_133 VDD VSS / DCAP4
XFILLER_T_2_96 VDD VSS / DCAP4
XFILLER_T_2_87 VDD VSS / DCAP4
XFILLER_T_2_80 VDD VSS / DCAP4
XFILLER_T_1_121 VDD VSS / DCAP4
XFILLER_T_1_118 VDD VSS / DCAP4
XFILLER_T_1_113 VDD VSS / DCAP4
XFILLER_T_1_109 VDD VSS / DCAP4
XFILLER_T_2_61 VDD VSS / DCAP4
XFILLER_T_1_89 VDD VSS / DCAP4
XFILLER_T_2_41 VDD VSS / DCAP4
XFILLER_T_2_40 VDD VSS / DCAP4
XFILLER_T_1_80 VDD VSS / DCAP4
XFILLER_T_1_70 VDD VSS / DCAP4
XFILLER_T_1_66 VDD VSS / DCAP4
XFILLER_T_1_56 VDD VSS / DCAP4
XFILLER_T_2_30 VDD VSS / DCAP4
XFILLER_T_2_27 VDD VSS / DCAP4
XFILLER_T_1_54 VDD VSS / DCAP4
XFILLER_T_2_25 VDD VSS / DCAP4
XFILLER_T_1_51 VDD VSS / DCAP4
XFILLER_T_1_50 VDD VSS / DCAP4
XFILLER_T_2_24 VDD VSS / DCAP4
XFILLER_T_1_47 VDD VSS / DCAP4
XFILLER_T_2_18 VDD VSS / DCAP4
XFILLER_T_1_27 VDD VSS / DCAP4
XFILLER_T_2_9 VDD VSS / DCAP4
XFILLER_T_1_25 VDD VSS / DCAP4
XFILLER_T_1_21 VDD VSS / DCAP4
XFILLER_T_1_20 VDD VSS / DCAP4
XFILLER_T_1_18 VDD VSS / DCAP4
XFILLER_T_1_14 VDD VSS / DCAP4
XFILLER_T_1_13 VDD VSS / DCAP4
XFILLER_T_2_8 VDD VSS / DCAP4
XFILLER_T_1_8 VDD VSS / DCAP4
XFILLER_T_4_2632 VDD VSS / OD25DCAP16
XFILLER_T_4_2627 VDD VSS / OD25DCAP16
XFILLER_T_4_2625 VDD VSS / OD25DCAP16
XFILLER_T_4_2616 VDD VSS / OD25DCAP16
XFILLER_T_4_2575 VDD VSS / OD25DCAP16
XFILLER_T_4_2574 VDD VSS / OD25DCAP16
XFILLER_T_4_2570 VDD VSS / OD25DCAP16
XFILLER_T_4_2546 VDD VSS / OD25DCAP16
XFILLER_T_4_2484 VDD VSS / OD25DCAP16
XFILLER_T_4_2481 VDD VSS / OD25DCAP16
XFILLER_T_4_2470 VDD VSS / OD25DCAP16
XFILLER_T_4_2448 VDD VSS / OD25DCAP16
XFILLER_T_4_2447 VDD VSS / OD25DCAP16
XFILLER_T_4_2436 VDD VSS / OD25DCAP16
XFILLER_T_4_2416 VDD VSS / OD25DCAP16
XFILLER_T_4_2389 VDD VSS / OD25DCAP16
XFILLER_T_4_2371 VDD VSS / OD25DCAP16
XFILLER_T_4_2352 VDD VSS / OD25DCAP16
XFILLER_T_4_2326 VDD VSS / OD25DCAP16
XFILLER_T_4_2284 VDD VSS / OD25DCAP16
XFILLER_T_4_2273 VDD VSS / OD25DCAP16
XFILLER_T_4_2231 VDD VSS / OD25DCAP16
XFILLER_T_4_2216 VDD VSS / OD25DCAP16
XFILLER_T_4_2197 VDD VSS / OD25DCAP16
XFILLER_T_4_2171 VDD VSS / OD25DCAP16
XFILLER_T_4_2166 VDD VSS / OD25DCAP16
XFILLER_T_4_2144 VDD VSS / OD25DCAP16
XFILLER_T_4_2138 VDD VSS / OD25DCAP16
XFILLER_T_4_2120 VDD VSS / OD25DCAP16
XFILLER_T_4_2105 VDD VSS / OD25DCAP16
XFILLER_T_4_2087 VDD VSS / OD25DCAP16
XFILLER_T_4_2070 VDD VSS / OD25DCAP16
XFILLER_T_4_2069 VDD VSS / OD25DCAP16
XFILLER_T_4_1976 VDD VSS / OD25DCAP16
XFILLER_T_4_1970 VDD VSS / OD25DCAP16
XFILLER_T_4_1936 VDD VSS / OD25DCAP16
XFILLER_T_4_1916 VDD VSS / OD25DCAP16
XFILLER_T_4_1903 VDD VSS / OD25DCAP16
XFILLER_T_4_1881 VDD VSS / OD25DCAP16
XFILLER_T_4_1785 VDD VSS / OD25DCAP16
XFILLER_T_4_1766 VDD VSS / OD25DCAP16
XFILLER_T_4_1742 VDD VSS / OD25DCAP16
XFILLER_T_4_1731 VDD VSS / OD25DCAP16
XFILLER_T_4_1705 VDD VSS / OD25DCAP16
XFILLER_T_4_1694 VDD VSS / OD25DCAP16
XFILLER_T_4_1692 VDD VSS / OD25DCAP16
XFILLER_T_4_1691 VDD VSS / OD25DCAP16
XFILLER_T_4_1656 VDD VSS / OD25DCAP16
XFILLER_T_4_1652 VDD VSS / OD25DCAP16
XFILLER_T_4_1621 VDD VSS / OD25DCAP16
XFILLER_T_4_1594 VDD VSS / OD25DCAP16
XFILLER_T_4_1584 VDD VSS / OD25DCAP16
XFILLER_T_4_1573 VDD VSS / OD25DCAP16
XFILLER_T_4_1532 VDD VSS / OD25DCAP16
XFILLER_T_4_1527 VDD VSS / OD25DCAP16
XFILLER_T_4_1461 VDD VSS / OD25DCAP16
XFILLER_T_4_1437 VDD VSS / OD25DCAP16
XFILLER_T_4_1420 VDD VSS / OD25DCAP16
XFILLER_T_4_1391 VDD VSS / OD25DCAP16
XFILLER_T_4_1390 VDD VSS / OD25DCAP16
XFILLER_T_4_1365 VDD VSS / OD25DCAP16
XFILLER_T_4_1339 VDD VSS / OD25DCAP16
XFILLER_T_4_1324 VDD VSS / OD25DCAP16
XFILLER_T_4_1318 VDD VSS / OD25DCAP16
XFILLER_T_4_1293 VDD VSS / OD25DCAP16
XFILLER_T_4_1286 VDD VSS / OD25DCAP16
XFILLER_T_4_1270 VDD VSS / OD25DCAP16
XFILLER_T_4_1242 VDD VSS / OD25DCAP16
XFILLER_T_4_1232 VDD VSS / OD25DCAP16
XFILLER_T_4_1228 VDD VSS / OD25DCAP16
XFILLER_T_4_1188 VDD VSS / OD25DCAP16
XFILLER_T_4_1146 VDD VSS / OD25DCAP16
XFILLER_T_4_1142 VDD VSS / OD25DCAP16
XFILLER_T_4_1139 VDD VSS / OD25DCAP16
XFILLER_T_4_1137 VDD VSS / OD25DCAP16
XFILLER_T_4_1079 VDD VSS / OD25DCAP16
XFILLER_T_4_1058 VDD VSS / OD25DCAP16
XFILLER_T_4_1017 VDD VSS / OD25DCAP16
XFILLER_T_4_993 VDD VSS / OD25DCAP16
XFILLER_T_4_968 VDD VSS / OD25DCAP16
XFILLER_T_4_963 VDD VSS / OD25DCAP16
XFILLER_T_4_919 VDD VSS / OD25DCAP16
XFILLER_T_4_907 VDD VSS / OD25DCAP16
XFILLER_T_4_902 VDD VSS / OD25DCAP16
XFILLER_T_4_895 VDD VSS / OD25DCAP16
XFILLER_T_4_873 VDD VSS / OD25DCAP16
XFILLER_T_4_823 VDD VSS / OD25DCAP16
XFILLER_T_4_791 VDD VSS / OD25DCAP16
XFILLER_T_4_786 VDD VSS / OD25DCAP16
XFILLER_T_4_774 VDD VSS / OD25DCAP16
XFILLER_T_4_755 VDD VSS / OD25DCAP16
XFILLER_T_4_746 VDD VSS / OD25DCAP16
XFILLER_T_4_736 VDD VSS / OD25DCAP16
XFILLER_T_4_719 VDD VSS / OD25DCAP16
XFILLER_T_4_710 VDD VSS / OD25DCAP16
XFILLER_T_4_691 VDD VSS / OD25DCAP16
XFILLER_T_4_677 VDD VSS / OD25DCAP16
XFILLER_T_4_668 VDD VSS / OD25DCAP16
XFILLER_T_5_1126 VDD VSS / OD25DCAP16
XFILLER_T_5_982 VDD VSS / OD25DCAP16
XFILLER_T_4_593 VDD VSS / OD25DCAP16
XFILLER_T_4_586 VDD VSS / OD25DCAP16
XFILLER_T_4_561 VDD VSS / OD25DCAP16
XFILLER_T_4_543 VDD VSS / OD25DCAP16
XFILLER_T_4_537 VDD VSS / OD25DCAP16
XFILLER_T_4_526 VDD VSS / OD25DCAP16
XFILLER_T_5_946 VDD VSS / OD25DCAP16
XFILLER_T_5_941 VDD VSS / OD25DCAP16
XFILLER_T_5_940 VDD VSS / OD25DCAP16
XFILLER_T_5_924 VDD VSS / OD25DCAP16
XFILLER_T_4_524 VDD VSS / OD25DCAP16
XFILLER_T_5_883 VDD VSS / OD25DCAP16
XFILLER_T_4_523 VDD VSS / OD25DCAP16
XFILLER_T_4_515 VDD VSS / OD25DCAP16
XFILLER_T_4_514 VDD VSS / OD25DCAP16
XFILLER_T_4_498 VDD VSS / OD25DCAP16
XFILLER_T_5_812 VDD VSS / OD25DCAP16
XFILLER_T_5_807 VDD VSS / OD25DCAP16
XFILLER_T_5_790 VDD VSS / OD25DCAP16
XFILLER_T_4_466 VDD VSS / OD25DCAP16
XFILLER_T_4_453 VDD VSS / OD25DCAP16
XFILLER_T_4_436 VDD VSS / OD25DCAP16
XFILLER_T_4_426 VDD VSS / OD25DCAP16
XFILLER_T_4_418 VDD VSS / OD25DCAP16
XFILLER_T_5_688 VDD VSS / OD25DCAP16
XFILLER_T_4_399 VDD VSS / OD25DCAP16
XFILLER_T_5_679 VDD VSS / OD25DCAP16
XFILLER_T_5_672 VDD VSS / OD25DCAP16
XFILLER_T_4_378 VDD VSS / OD25DCAP16
XFILLER_T_4_368 VDD VSS / OD25DCAP16
XFILLER_T_5_636 VDD VSS / OD25DCAP16
XFILLER_T_4_365 VDD VSS / OD25DCAP16
XFILLER_T_5_634 VDD VSS / OD25DCAP16
XFILLER_T_5_611 VDD VSS / OD25DCAP16
XFILLER_T_4_332 VDD VSS / OD25DCAP16
XFILLER_T_5_572 VDD VSS / OD25DCAP16
XFILLER_T_4_304 VDD VSS / OD25DCAP16
XFILLER_T_4_298 VDD VSS / OD25DCAP16
XFILLER_T_5_533 VDD VSS / OD25DCAP16
XFILLER_T_5_475 VDD VSS / OD25DCAP16
XFILLER_T_5_474 VDD VSS / OD25DCAP16
XFILLER_T_5_430 VDD VSS / OD25DCAP16
XFILLER_T_4_263 VDD VSS / OD25DCAP16
XFILLER_T_4_260 VDD VSS / OD25DCAP16
XFILLER_T_5_405 VDD VSS / OD25DCAP16
XFILLER_T_5_401 VDD VSS / OD25DCAP16
XFILLER_T_5_362 VDD VSS / OD25DCAP16
XFILLER_T_4_221 VDD VSS / OD25DCAP16
XFILLER_T_4_202 VDD VSS / OD25DCAP16
XFILLER_T_4_196 VDD VSS / OD25DCAP16
XFILLER_T_5_331 VDD VSS / OD25DCAP16
XFILLER_T_4_190 VDD VSS / OD25DCAP16
XFILLER_T_5_303 VDD VSS / OD25DCAP16
XFILLER_T_4_187 VDD VSS / OD25DCAP16
XFILLER_T_5_259 VDD VSS / OD25DCAP16
XFILLER_T_4_181 VDD VSS / OD25DCAP16
XFILLER_T_5_251 VDD VSS / OD25DCAP16
XFILLER_T_5_242 VDD VSS / OD25DCAP16
XFILLER_T_5_197 VDD VSS / OD25DCAP16
XFILLER_T_4_180 VDD VSS / OD25DCAP16
XFILLER_T_4_170 VDD VSS / OD25DCAP16
XFILLER_T_4_169 VDD VSS / OD25DCAP16
XFILLER_T_4_162 VDD VSS / OD25DCAP16
XFILLER_T_4_148 VDD VSS / OD25DCAP16
XFILLER_T_4_141 VDD VSS / OD25DCAP16
XFILLER_T_5_180 VDD VSS / OD25DCAP16
XFILLER_T_5_161 VDD VSS / OD25DCAP16
XFILLER_T_4_114 VDD VSS / OD25DCAP16
XFILLER_T_4_102 VDD VSS / OD25DCAP16
XFILLER_T_5_132 VDD VSS / OD25DCAP16
XFILLER_T_4_95 VDD VSS / OD25DCAP16
XFILLER_T_5_108 VDD VSS / OD25DCAP16
XFILLER_T_5_98 VDD VSS / OD25DCAP16
XFILLER_T_4_69 VDD VSS / OD25DCAP16
XFILLER_T_4_65 VDD VSS / OD25DCAP16
XFILLER_T_4_52 VDD VSS / OD25DCAP16
XFILLER_T_5_89 VDD VSS / OD25DCAP16
XFILLER_T_4_50 VDD VSS / OD25DCAP16
XFILLER_T_5_66 VDD VSS / OD25DCAP16
XFILLER_T_5_41 VDD VSS / OD25DCAP16
XFILLER_T_5_37 VDD VSS / OD25DCAP16
XFILLER_T_5_29 VDD VSS / OD25DCAP16
XFILLER_T_2_2612 VDD VSS / OD25DCAP16
XFILLER_T_2_2600 VDD VSS / OD25DCAP16
XFILLER_T_2_2588 VDD VSS / OD25DCAP16
XFILLER_T_2_2499 VDD VSS / OD25DCAP16
XFILLER_T_2_2439 VDD VSS / OD25DCAP16
XFILLER_T_2_2425 VDD VSS / OD25DCAP16
XFILLER_T_2_2389 VDD VSS / OD25DCAP16
XFILLER_T_2_2374 VDD VSS / OD25DCAP16
XFILLER_T_2_2327 VDD VSS / OD25DCAP16
XFILLER_T_2_2299 VDD VSS / OD25DCAP16
XFILLER_T_2_2271 VDD VSS / OD25DCAP16
XFILLER_T_2_2267 VDD VSS / OD25DCAP16
XFILLER_T_2_2266 VDD VSS / OD25DCAP16
XFILLER_T_2_2248 VDD VSS / OD25DCAP16
XFILLER_T_2_2227 VDD VSS / OD25DCAP16
XFILLER_T_2_2224 VDD VSS / OD25DCAP16
XFILLER_T_2_2182 VDD VSS / OD25DCAP16
XFILLER_T_2_2180 VDD VSS / OD25DCAP16
XFILLER_T_2_2176 VDD VSS / OD25DCAP16
XFILLER_T_2_2129 VDD VSS / OD25DCAP16
XFILLER_T_2_1998 VDD VSS / OD25DCAP16
XFILLER_T_1_2376 VDD VSS / OD25DCAP16
XFILLER_T_2_1933 VDD VSS / OD25DCAP16
XFILLER_T_1_2375 VDD VSS / OD25DCAP16
XFILLER_T_2_1902 VDD VSS / OD25DCAP16
XFILLER_T_2_1889 VDD VSS / OD25DCAP16
XFILLER_T_1_2336 VDD VSS / OD25DCAP16
XFILLER_T_2_1851 VDD VSS / OD25DCAP16
XFILLER_T_1_2318 VDD VSS / OD25DCAP16
XFILLER_T_2_1847 VDD VSS / OD25DCAP16
XFILLER_T_1_2304 VDD VSS / OD25DCAP16
XFILLER_T_2_1836 VDD VSS / OD25DCAP16
XFILLER_T_2_1830 VDD VSS / OD25DCAP16
XFILLER_T_2_1809 VDD VSS / OD25DCAP16
XFILLER_T_1_2285 VDD VSS / OD25DCAP16
XFILLER_T_2_1773 VDD VSS / OD25DCAP16
XFILLER_T_2_1772 VDD VSS / OD25DCAP16
XFILLER_T_1_2279 VDD VSS / OD25DCAP16
XFILLER_T_2_1727 VDD VSS / OD25DCAP16
XFILLER_T_2_1725 VDD VSS / OD25DCAP16
XFILLER_T_2_1715 VDD VSS / OD25DCAP16
XFILLER_T_2_1698 VDD VSS / OD25DCAP16
XFILLER_T_2_1695 VDD VSS / OD25DCAP16
XFILLER_T_1_2278 VDD VSS / OD25DCAP16
XFILLER_T_1_2277 VDD VSS / OD25DCAP16
XFILLER_T_1_2268 VDD VSS / OD25DCAP16
XFILLER_T_2_1667 VDD VSS / OD25DCAP16
XFILLER_T_2_1661 VDD VSS / OD25DCAP16
XFILLER_T_2_1660 VDD VSS / OD25DCAP16
XFILLER_T_2_1658 VDD VSS / OD25DCAP16
XFILLER_T_2_1649 VDD VSS / OD25DCAP16
XFILLER_T_2_1648 VDD VSS / OD25DCAP16
XFILLER_T_2_1630 VDD VSS / OD25DCAP16
XFILLER_T_2_1621 VDD VSS / OD25DCAP16
XFILLER_T_2_1608 VDD VSS / OD25DCAP16
XFILLER_T_2_1597 VDD VSS / OD25DCAP16
XFILLER_T_2_1592 VDD VSS / OD25DCAP16
XFILLER_T_1_2248 VDD VSS / OD25DCAP16
XFILLER_T_1_2196 VDD VSS / OD25DCAP16
XFILLER_T_1_2182 VDD VSS / OD25DCAP16
XFILLER_T_2_1506 VDD VSS / OD25DCAP16
XFILLER_T_2_1485 VDD VSS / OD25DCAP16
XFILLER_T_1_2158 VDD VSS / OD25DCAP16
XFILLER_T_1_2142 VDD VSS / OD25DCAP16
XFILLER_T_1_2133 VDD VSS / OD25DCAP16
XFILLER_T_2_1459 VDD VSS / OD25DCAP16
XFILLER_T_2_1445 VDD VSS / OD25DCAP16
XFILLER_T_2_1380 VDD VSS / OD25DCAP16
XFILLER_T_1_2108 VDD VSS / OD25DCAP16
XFILLER_T_2_1339 VDD VSS / OD25DCAP16
XFILLER_T_2_1328 VDD VSS / OD25DCAP16
XFILLER_T_1_2083 VDD VSS / OD25DCAP16
XFILLER_T_2_1317 VDD VSS / OD25DCAP16
XFILLER_T_2_1312 VDD VSS / OD25DCAP16
XFILLER_T_2_1305 VDD VSS / OD25DCAP16
XFILLER_T_2_1288 VDD VSS / OD25DCAP16
XFILLER_T_1_2044 VDD VSS / OD25DCAP16
XFILLER_T_1_2035 VDD VSS / OD25DCAP16
XFILLER_T_1_2015 VDD VSS / OD25DCAP16
XFILLER_T_1_2014 VDD VSS / OD25DCAP16
XFILLER_T_2_1255 VDD VSS / OD25DCAP16
XFILLER_T_1_1974 VDD VSS / OD25DCAP16
XFILLER_T_2_1219 VDD VSS / OD25DCAP16
XFILLER_T_2_1217 VDD VSS / OD25DCAP16
XFILLER_T_1_1967 VDD VSS / OD25DCAP16
XFILLER_T_2_1168 VDD VSS / OD25DCAP16
XFILLER_T_1_1945 VDD VSS / OD25DCAP16
XFILLER_T_1_1907 VDD VSS / OD25DCAP16
XFILLER_T_1_1906 VDD VSS / OD25DCAP16
XFILLER_T_2_1151 VDD VSS / OD25DCAP16
XFILLER_T_1_1877 VDD VSS / OD25DCAP16
XFILLER_T_1_1870 VDD VSS / OD25DCAP16
XFILLER_T_1_1857 VDD VSS / OD25DCAP16
XFILLER_T_2_1118 VDD VSS / OD25DCAP16
XFILLER_T_1_1830 VDD VSS / OD25DCAP16
XFILLER_T_2_1110 VDD VSS / OD25DCAP16
XFILLER_T_2_1106 VDD VSS / OD25DCAP16
XFILLER_T_1_1793 VDD VSS / OD25DCAP16
XFILLER_T_1_1759 VDD VSS / OD25DCAP16
XFILLER_T_1_1750 VDD VSS / OD25DCAP16
XFILLER_T_1_1696 VDD VSS / OD25DCAP16
XFILLER_T_2_1087 VDD VSS / OD25DCAP16
XFILLER_T_2_1082 VDD VSS / OD25DCAP16
XFILLER_T_1_1671 VDD VSS / OD25DCAP16
XFILLER_T_1_1663 VDD VSS / OD25DCAP16
XFILLER_T_1_1661 VDD VSS / OD25DCAP16
XFILLER_T_2_1077 VDD VSS / OD25DCAP16
XFILLER_T_1_1645 VDD VSS / OD25DCAP16
XFILLER_T_2_1042 VDD VSS / OD25DCAP16
XFILLER_T_2_1034 VDD VSS / OD25DCAP16
XFILLER_T_1_1618 VDD VSS / OD25DCAP16
XFILLER_T_2_1010 VDD VSS / OD25DCAP16
XFILLER_T_2_1005 VDD VSS / OD25DCAP16
XFILLER_T_1_1569 VDD VSS / OD25DCAP16
XFILLER_T_1_1561 VDD VSS / OD25DCAP16
XFILLER_T_1_1520 VDD VSS / OD25DCAP16
XFILLER_T_1_1519 VDD VSS / OD25DCAP16
XFILLER_T_2_964 VDD VSS / OD25DCAP16
XFILLER_T_1_1512 VDD VSS / OD25DCAP16
XFILLER_T_1_1499 VDD VSS / OD25DCAP16
XFILLER_T_2_946 VDD VSS / OD25DCAP16
XFILLER_T_2_944 VDD VSS / OD25DCAP16
XFILLER_T_2_943 VDD VSS / OD25DCAP16
XFILLER_T_2_924 VDD VSS / OD25DCAP16
XFILLER_T_1_1397 VDD VSS / OD25DCAP16
XFILLER_T_2_897 VDD VSS / OD25DCAP16
XFILLER_T_1_1353 VDD VSS / OD25DCAP16
XFILLER_T_1_1342 VDD VSS / OD25DCAP16
XFILLER_T_2_881 VDD VSS / OD25DCAP16
XFILLER_T_2_859 VDD VSS / OD25DCAP16
XFILLER_T_1_1306 VDD VSS / OD25DCAP16
XFILLER_T_1_1305 VDD VSS / OD25DCAP16
XFILLER_T_1_1293 VDD VSS / OD25DCAP16
XFILLER_T_1_1232 VDD VSS / OD25DCAP16
XFILLER_T_2_836 VDD VSS / OD25DCAP16
XFILLER_T_1_1205 VDD VSS / OD25DCAP16
XFILLER_T_1_1192 VDD VSS / OD25DCAP16
XFILLER_T_1_1127 VDD VSS / OD25DCAP16
XFILLER_T_2_793 VDD VSS / OD25DCAP16
XFILLER_T_2_748 VDD VSS / OD25DCAP16
XFILLER_T_1_1024 VDD VSS / OD25DCAP16
XFILLER_T_2_716 VDD VSS / OD25DCAP16
XFILLER_T_2_666 VDD VSS / OD25DCAP16
XFILLER_T_2_660 VDD VSS / OD25DCAP16
XFILLER_T_1_947 VDD VSS / OD25DCAP16
XFILLER_T_2_642 VDD VSS / OD25DCAP16
XFILLER_T_1_935 VDD VSS / OD25DCAP16
XFILLER_T_1_923 VDD VSS / OD25DCAP16
XFILLER_T_2_612 VDD VSS / OD25DCAP16
XFILLER_T_2_596 VDD VSS / OD25DCAP16
XFILLER_T_1_859 VDD VSS / OD25DCAP16
XFILLER_T_1_834 VDD VSS / OD25DCAP16
XFILLER_T_1_817 VDD VSS / OD25DCAP16
XFILLER_T_1_785 VDD VSS / OD25DCAP16
XFILLER_T_2_585 VDD VSS / OD25DCAP16
XFILLER_T_2_569 VDD VSS / OD25DCAP16
XFILLER_T_1_772 VDD VSS / OD25DCAP16
XFILLER_T_1_771 VDD VSS / OD25DCAP16
XFILLER_T_1_770 VDD VSS / OD25DCAP16
XFILLER_T_2_555 VDD VSS / OD25DCAP16
XFILLER_T_1_763 VDD VSS / OD25DCAP16
XFILLER_T_1_756 VDD VSS / OD25DCAP16
XFILLER_T_1_747 VDD VSS / OD25DCAP16
XFILLER_T_1_735 VDD VSS / OD25DCAP16
XFILLER_T_2_537 VDD VSS / OD25DCAP16
XFILLER_T_2_529 VDD VSS / OD25DCAP16
XFILLER_T_2_526 VDD VSS / OD25DCAP16
XFILLER_T_2_509 VDD VSS / OD25DCAP16
XFILLER_T_2_492 VDD VSS / OD25DCAP16
XFILLER_T_1_696 VDD VSS / OD25DCAP16
XFILLER_T_1_661 VDD VSS / OD25DCAP16
XFILLER_T_2_389 VDD VSS / OD25DCAP16
XFILLER_T_1_652 VDD VSS / OD25DCAP16
XFILLER_T_1_644 VDD VSS / OD25DCAP16
XFILLER_T_2_385 VDD VSS / OD25DCAP16
XFILLER_T_2_381 VDD VSS / OD25DCAP16
XFILLER_T_1_642 VDD VSS / OD25DCAP16
XFILLER_T_1_638 VDD VSS / OD25DCAP16
XFILLER_T_1_589 VDD VSS / OD25DCAP16
XFILLER_T_1_582 VDD VSS / OD25DCAP16
XFILLER_T_1_568 VDD VSS / OD25DCAP16
XFILLER_T_1_561 VDD VSS / OD25DCAP16
XFILLER_T_1_545 VDD VSS / OD25DCAP16
XFILLER_T_1_507 VDD VSS / OD25DCAP16
XFILLER_T_1_465 VDD VSS / OD25DCAP16
XFILLER_T_1_448 VDD VSS / OD25DCAP16
XFILLER_T_2_296 VDD VSS / OD25DCAP16
XFILLER_T_2_280 VDD VSS / OD25DCAP16
XFILLER_T_1_409 VDD VSS / OD25DCAP16
XFILLER_T_2_279 VDD VSS / OD25DCAP16
XFILLER_T_1_385 VDD VSS / OD25DCAP16
XFILLER_T_1_332 VDD VSS / OD25DCAP16
XFILLER_T_2_244 VDD VSS / OD25DCAP16
XFILLER_T_1_230 VDD VSS / OD25DCAP16
XFILLER_T_1_209 VDD VSS / OD25DCAP16
XFILLER_T_2_159 VDD VSS / OD25DCAP16
XFILLER_T_2_129 VDD VSS / OD25DCAP16
XFILLER_T_2_99 VDD VSS / OD25DCAP16
XFILLER_T_2_53 VDD VSS / OD25DCAP16
XFILLER_T_2_45 VDD VSS / OD25DCAP16
XFILLER_T_2_11 VDD VSS / OD25DCAP16
XFILLER_T_1_34 VDD VSS / OD25DCAP16
XFILLER_T_2_10 VDD VSS / OD25DCAP16
XFILLER_incr_T_4_2511 VDD VSS / DCAP8
XFILLER_incr_T_4_2510 VDD VSS / DCAP8
XFILLER_incr_T_4_2498 VDD VSS / DCAP8
XFILLER_incr_T_4_2492 VDD VSS / DCAP8
XFILLER_incr_T_4_2483 VDD VSS / DCAP8
XFILLER_incr_T_4_2473 VDD VSS / DCAP8
XFILLER_incr_T_4_2466 VDD VSS / DCAP8
XFILLER_incr_T_4_2430 VDD VSS / DCAP8
XFILLER_incr_T_4_2428 VDD VSS / DCAP8
XFILLER_incr_T_4_2415 VDD VSS / DCAP8
XFILLER_incr_T_4_2413 VDD VSS / DCAP8
XFILLER_incr_T_4_2410 VDD VSS / DCAP8
XFILLER_incr_T_4_2397 VDD VSS / DCAP8
XFILLER_incr_T_4_2389 VDD VSS / DCAP8
XFILLER_incr_T_4_2380 VDD VSS / DCAP8
XFILLER_incr_T_4_2377 VDD VSS / DCAP8
XFILLER_incr_T_4_2356 VDD VSS / DCAP8
XFILLER_incr_T_4_2334 VDD VSS / DCAP8
XFILLER_incr_T_4_2322 VDD VSS / DCAP8
XFILLER_incr_T_4_2306 VDD VSS / DCAP8
XFILLER_incr_T_4_2302 VDD VSS / DCAP8
XFILLER_incr_T_4_2297 VDD VSS / DCAP8
XFILLER_incr_T_4_2276 VDD VSS / DCAP8
XFILLER_incr_T_4_2266 VDD VSS / DCAP8
XFILLER_incr_T_4_2262 VDD VSS / DCAP8
XFILLER_incr_T_4_2249 VDD VSS / DCAP8
XFILLER_incr_T_4_2244 VDD VSS / DCAP8
XFILLER_incr_T_4_2239 VDD VSS / DCAP8
XFILLER_incr_T_4_2232 VDD VSS / DCAP8
XFILLER_incr_T_4_2227 VDD VSS / DCAP8
XFILLER_incr_T_4_2218 VDD VSS / DCAP8
XFILLER_incr_T_4_2207 VDD VSS / DCAP8
XFILLER_incr_T_4_2201 VDD VSS / DCAP8
XFILLER_incr_T_4_2191 VDD VSS / DCAP8
XFILLER_incr_T_4_2184 VDD VSS / DCAP8
XFILLER_incr_T_4_2164 VDD VSS / DCAP8
XFILLER_incr_T_4_2161 VDD VSS / DCAP8
XFILLER_incr_T_4_2157 VDD VSS / DCAP8
XFILLER_incr_T_4_2147 VDD VSS / DCAP8
XFILLER_incr_T_4_2145 VDD VSS / DCAP8
XFILLER_incr_T_4_2137 VDD VSS / DCAP8
XFILLER_incr_T_4_2131 VDD VSS / DCAP8
XFILLER_incr_T_4_2112 VDD VSS / DCAP8
XFILLER_incr_T_4_2103 VDD VSS / DCAP8
XFILLER_incr_T_4_2071 VDD VSS / DCAP8
XFILLER_incr_T_4_2065 VDD VSS / DCAP8
XFILLER_incr_T_4_2060 VDD VSS / DCAP8
XFILLER_incr_T_4_2052 VDD VSS / DCAP8
XFILLER_incr_T_4_2050 VDD VSS / DCAP8
XFILLER_incr_T_4_2040 VDD VSS / DCAP8
XFILLER_incr_T_4_2035 VDD VSS / DCAP8
XFILLER_incr_T_4_2032 VDD VSS / DCAP8
XFILLER_incr_T_4_1997 VDD VSS / DCAP8
XFILLER_incr_T_4_1989 VDD VSS / DCAP8
XFILLER_incr_T_4_1978 VDD VSS / DCAP8
XFILLER_incr_T_4_1972 VDD VSS / DCAP8
XFILLER_incr_T_4_1966 VDD VSS / DCAP8
XFILLER_incr_T_4_1958 VDD VSS / DCAP8
XFILLER_incr_T_4_1948 VDD VSS / DCAP8
XFILLER_incr_T_4_1932 VDD VSS / DCAP8
XFILLER_incr_T_4_1919 VDD VSS / DCAP8
XFILLER_incr_T_4_1908 VDD VSS / DCAP8
XFILLER_incr_T_4_1902 VDD VSS / DCAP8
XFILLER_incr_T_4_1897 VDD VSS / DCAP8
XFILLER_incr_T_4_1884 VDD VSS / DCAP8
XFILLER_incr_T_4_1867 VDD VSS / DCAP8
XFILLER_incr_T_4_1860 VDD VSS / DCAP8
XFILLER_incr_T_4_1854 VDD VSS / DCAP8
XFILLER_incr_T_4_1847 VDD VSS / DCAP8
XFILLER_incr_T_4_1845 VDD VSS / DCAP8
XFILLER_incr_T_4_1836 VDD VSS / DCAP8
XFILLER_incr_T_4_1828 VDD VSS / DCAP8
XFILLER_incr_T_4_1811 VDD VSS / DCAP8
XFILLER_incr_T_4_1803 VDD VSS / DCAP8
XFILLER_incr_T_4_1802 VDD VSS / DCAP8
XFILLER_incr_T_4_1797 VDD VSS / DCAP8
XFILLER_incr_T_4_1785 VDD VSS / DCAP8
XFILLER_incr_T_4_1784 VDD VSS / DCAP8
XFILLER_incr_T_4_1779 VDD VSS / DCAP8
XFILLER_incr_T_4_1770 VDD VSS / DCAP8
XFILLER_incr_T_4_1751 VDD VSS / DCAP8
XFILLER_incr_T_4_1745 VDD VSS / DCAP8
XFILLER_incr_T_4_1738 VDD VSS / DCAP8
XFILLER_incr_T_4_1733 VDD VSS / DCAP8
XFILLER_incr_T_4_1730 VDD VSS / DCAP8
XFILLER_incr_T_4_1725 VDD VSS / DCAP8
XFILLER_incr_T_4_1714 VDD VSS / DCAP8
XFILLER_incr_T_4_1708 VDD VSS / DCAP8
XFILLER_incr_T_4_1698 VDD VSS / DCAP8
XFILLER_incr_T_4_1685 VDD VSS / DCAP8
XFILLER_incr_T_4_1682 VDD VSS / DCAP8
XFILLER_incr_T_4_1678 VDD VSS / DCAP8
XFILLER_incr_T_4_1676 VDD VSS / DCAP8
XFILLER_incr_T_4_1658 VDD VSS / DCAP8
XFILLER_incr_T_4_1652 VDD VSS / DCAP8
XFILLER_incr_T_4_1634 VDD VSS / DCAP8
XFILLER_incr_T_4_1625 VDD VSS / DCAP8
XFILLER_incr_T_4_1617 VDD VSS / DCAP8
XFILLER_incr_T_4_1603 VDD VSS / DCAP8
XFILLER_incr_T_4_1600 VDD VSS / DCAP8
XFILLER_incr_T_4_1596 VDD VSS / DCAP8
XFILLER_incr_T_4_1581 VDD VSS / DCAP8
XFILLER_incr_T_4_1571 VDD VSS / DCAP8
XFILLER_incr_T_4_1567 VDD VSS / DCAP8
XFILLER_incr_T_4_1562 VDD VSS / DCAP8
XFILLER_incr_T_4_1551 VDD VSS / DCAP8
XFILLER_incr_T_4_1543 VDD VSS / DCAP8
XFILLER_incr_T_4_1531 VDD VSS / DCAP8
XFILLER_incr_T_4_1521 VDD VSS / DCAP8
XFILLER_incr_T_4_1494 VDD VSS / DCAP8
XFILLER_incr_T_4_1493 VDD VSS / DCAP8
XFILLER_incr_T_4_1490 VDD VSS / DCAP8
XFILLER_incr_T_4_1486 VDD VSS / DCAP8
XFILLER_incr_T_4_1484 VDD VSS / DCAP8
XFILLER_incr_T_4_1480 VDD VSS / DCAP8
XFILLER_incr_T_4_1472 VDD VSS / DCAP8
XFILLER_incr_T_4_1469 VDD VSS / DCAP8
XFILLER_incr_T_4_1465 VDD VSS / DCAP8
XFILLER_incr_T_4_1460 VDD VSS / DCAP8
XFILLER_incr_T_4_1457 VDD VSS / DCAP8
XFILLER_incr_T_4_1455 VDD VSS / DCAP8
XFILLER_incr_T_4_1454 VDD VSS / DCAP8
XFILLER_incr_T_4_1448 VDD VSS / DCAP8
XFILLER_incr_T_4_1443 VDD VSS / DCAP8
XFILLER_incr_T_4_1441 VDD VSS / DCAP8
XFILLER_incr_T_4_1432 VDD VSS / DCAP8
XFILLER_incr_T_4_1427 VDD VSS / DCAP8
XFILLER_incr_T_4_1422 VDD VSS / DCAP8
XFILLER_incr_T_4_1416 VDD VSS / DCAP8
XFILLER_incr_T_4_1402 VDD VSS / DCAP8
XFILLER_incr_T_4_1379 VDD VSS / DCAP8
XFILLER_incr_T_4_1364 VDD VSS / DCAP8
XFILLER_incr_T_4_1362 VDD VSS / DCAP8
XFILLER_incr_T_4_1359 VDD VSS / DCAP8
XFILLER_incr_T_4_1354 VDD VSS / DCAP8
XFILLER_incr_T_4_1343 VDD VSS / DCAP8
XFILLER_incr_T_4_1337 VDD VSS / DCAP8
XFILLER_incr_T_4_1334 VDD VSS / DCAP8
XFILLER_incr_T_4_1327 VDD VSS / DCAP8
XFILLER_incr_T_4_1320 VDD VSS / DCAP8
XFILLER_incr_T_4_1317 VDD VSS / DCAP8
XFILLER_incr_T_4_1304 VDD VSS / DCAP8
XFILLER_incr_T_4_1295 VDD VSS / DCAP8
XFILLER_incr_T_4_1282 VDD VSS / DCAP8
XFILLER_incr_T_4_1278 VDD VSS / DCAP8
XFILLER_incr_T_4_1259 VDD VSS / DCAP8
XFILLER_incr_T_4_1247 VDD VSS / DCAP8
XFILLER_incr_T_4_1243 VDD VSS / DCAP8
XFILLER_incr_T_4_1232 VDD VSS / DCAP8
XFILLER_incr_T_4_1221 VDD VSS / DCAP8
XFILLER_incr_T_4_1217 VDD VSS / DCAP8
XFILLER_incr_T_4_1213 VDD VSS / DCAP8
XFILLER_incr_T_4_1202 VDD VSS / DCAP8
XFILLER_incr_T_4_1198 VDD VSS / DCAP8
XFILLER_incr_T_4_1178 VDD VSS / DCAP8
XFILLER_incr_T_4_1176 VDD VSS / DCAP8
XFILLER_incr_T_4_1164 VDD VSS / DCAP8
XFILLER_incr_T_4_1157 VDD VSS / DCAP8
XFILLER_incr_T_4_1151 VDD VSS / DCAP8
XFILLER_incr_T_4_1148 VDD VSS / DCAP8
XFILLER_incr_T_4_1140 VDD VSS / DCAP8
XFILLER_incr_T_4_1135 VDD VSS / DCAP8
XFILLER_incr_T_4_1132 VDD VSS / DCAP8
XFILLER_incr_T_4_1119 VDD VSS / DCAP8
XFILLER_incr_T_4_1118 VDD VSS / DCAP8
XFILLER_incr_T_4_1105 VDD VSS / DCAP8
XFILLER_incr_T_4_1104 VDD VSS / DCAP8
XFILLER_incr_T_4_1096 VDD VSS / DCAP8
XFILLER_incr_T_5_852 VDD VSS / DCAP8
XFILLER_incr_T_4_1087 VDD VSS / DCAP8
XFILLER_incr_T_4_1076 VDD VSS / DCAP8
XFILLER_incr_T_4_1056 VDD VSS / DCAP8
XFILLER_incr_T_4_1050 VDD VSS / DCAP8
XFILLER_incr_T_5_826 VDD VSS / DCAP8
XFILLER_incr_T_5_823 VDD VSS / DCAP8
XFILLER_incr_T_4_1041 VDD VSS / DCAP8
XFILLER_incr_T_4_1037 VDD VSS / DCAP8
XFILLER_incr_T_4_1034 VDD VSS / DCAP8
XFILLER_incr_T_4_1028 VDD VSS / DCAP8
XFILLER_incr_T_4_1025 VDD VSS / DCAP8
XFILLER_incr_T_5_802 VDD VSS / DCAP8
XFILLER_incr_T_5_790 VDD VSS / DCAP8
XFILLER_incr_T_4_1011 VDD VSS / DCAP8
XFILLER_incr_T_4_1003 VDD VSS / DCAP8
XFILLER_incr_T_4_998 VDD VSS / DCAP8
XFILLER_incr_T_5_782 VDD VSS / DCAP8
XFILLER_incr_T_5_779 VDD VSS / DCAP8
XFILLER_incr_T_5_774 VDD VSS / DCAP8
XFILLER_incr_T_5_758 VDD VSS / DCAP8
XFILLER_incr_T_4_980 VDD VSS / DCAP8
XFILLER_incr_T_4_970 VDD VSS / DCAP8
XFILLER_incr_T_5_747 VDD VSS / DCAP8
XFILLER_incr_T_4_967 VDD VSS / DCAP8
XFILLER_incr_T_4_964 VDD VSS / DCAP8
XFILLER_incr_T_4_961 VDD VSS / DCAP8
XFILLER_incr_T_4_959 VDD VSS / DCAP8
XFILLER_incr_T_4_953 VDD VSS / DCAP8
XFILLER_incr_T_5_738 VDD VSS / DCAP8
XFILLER_incr_T_5_735 VDD VSS / DCAP8
XFILLER_incr_T_5_726 VDD VSS / DCAP8
XFILLER_incr_T_4_922 VDD VSS / DCAP8
XFILLER_incr_T_4_921 VDD VSS / DCAP8
XFILLER_incr_T_4_917 VDD VSS / DCAP8
XFILLER_incr_T_5_718 VDD VSS / DCAP8
XFILLER_incr_T_5_716 VDD VSS / DCAP8
XFILLER_incr_T_4_893 VDD VSS / DCAP8
XFILLER_incr_T_5_706 VDD VSS / DCAP8
XFILLER_incr_T_5_703 VDD VSS / DCAP8
XFILLER_incr_T_4_882 VDD VSS / DCAP8
XFILLER_incr_T_4_881 VDD VSS / DCAP8
XFILLER_incr_T_5_698 VDD VSS / DCAP8
XFILLER_incr_T_4_878 VDD VSS / DCAP8
XFILLER_incr_T_5_685 VDD VSS / DCAP8
XFILLER_incr_T_5_680 VDD VSS / DCAP8
XFILLER_incr_T_5_676 VDD VSS / DCAP8
XFILLER_incr_T_4_862 VDD VSS / DCAP8
XFILLER_incr_T_4_860 VDD VSS / DCAP8
XFILLER_incr_T_5_667 VDD VSS / DCAP8
XFILLER_incr_T_5_665 VDD VSS / DCAP8
XFILLER_incr_T_4_845 VDD VSS / DCAP8
XFILLER_incr_T_5_634 VDD VSS / DCAP8
XFILLER_incr_T_4_827 VDD VSS / DCAP8
XFILLER_incr_T_4_822 VDD VSS / DCAP8
XFILLER_incr_T_5_627 VDD VSS / DCAP8
XFILLER_incr_T_4_817 VDD VSS / DCAP8
XFILLER_incr_T_5_624 VDD VSS / DCAP8
XFILLER_incr_T_5_620 VDD VSS / DCAP8
XFILLER_incr_T_4_809 VDD VSS / DCAP8
XFILLER_incr_T_5_613 VDD VSS / DCAP8
XFILLER_incr_T_4_806 VDD VSS / DCAP8
XFILLER_incr_T_4_802 VDD VSS / DCAP8
XFILLER_incr_T_4_798 VDD VSS / DCAP8
XFILLER_incr_T_5_611 VDD VSS / DCAP8
XFILLER_incr_T_4_791 VDD VSS / DCAP8
XFILLER_incr_T_4_788 VDD VSS / DCAP8
XFILLER_incr_T_5_606 VDD VSS / DCAP8
XFILLER_incr_T_4_776 VDD VSS / DCAP8
XFILLER_incr_T_5_591 VDD VSS / DCAP8
XFILLER_incr_T_4_763 VDD VSS / DCAP8
XFILLER_incr_T_4_759 VDD VSS / DCAP8
XFILLER_incr_T_4_753 VDD VSS / DCAP8
XFILLER_incr_T_4_749 VDD VSS / DCAP8
XFILLER_incr_T_4_743 VDD VSS / DCAP8
XFILLER_incr_T_4_741 VDD VSS / DCAP8
XFILLER_incr_T_4_739 VDD VSS / DCAP8
XFILLER_incr_T_4_727 VDD VSS / DCAP8
XFILLER_incr_T_4_725 VDD VSS / DCAP8
XFILLER_incr_T_4_723 VDD VSS / DCAP8
XFILLER_incr_T_4_719 VDD VSS / DCAP8
XFILLER_incr_T_5_559 VDD VSS / DCAP8
XFILLER_incr_T_4_711 VDD VSS / DCAP8
XFILLER_incr_T_5_552 VDD VSS / DCAP8
XFILLER_incr_T_4_707 VDD VSS / DCAP8
XFILLER_incr_T_5_549 VDD VSS / DCAP8
XFILLER_incr_T_4_701 VDD VSS / DCAP8
XFILLER_incr_T_5_541 VDD VSS / DCAP8
XFILLER_incr_T_4_695 VDD VSS / DCAP8
XFILLER_incr_T_4_693 VDD VSS / DCAP8
XFILLER_incr_T_4_687 VDD VSS / DCAP8
XFILLER_incr_T_4_677 VDD VSS / DCAP8
XFILLER_incr_T_5_532 VDD VSS / DCAP8
XFILLER_incr_T_5_530 VDD VSS / DCAP8
XFILLER_incr_T_5_528 VDD VSS / DCAP8
XFILLER_incr_T_4_672 VDD VSS / DCAP8
XFILLER_incr_T_4_668 VDD VSS / DCAP8
XFILLER_incr_T_4_653 VDD VSS / DCAP8
XFILLER_incr_T_4_638 VDD VSS / DCAP8
XFILLER_incr_T_4_636 VDD VSS / DCAP8
XFILLER_incr_T_4_632 VDD VSS / DCAP8
XFILLER_incr_T_4_622 VDD VSS / DCAP8
XFILLER_incr_T_4_621 VDD VSS / DCAP8
XFILLER_incr_T_4_618 VDD VSS / DCAP8
XFILLER_incr_T_5_497 VDD VSS / DCAP8
XFILLER_incr_T_5_493 VDD VSS / DCAP8
XFILLER_incr_T_4_616 VDD VSS / DCAP8
XFILLER_incr_T_4_615 VDD VSS / DCAP8
XFILLER_incr_T_5_489 VDD VSS / DCAP8
XFILLER_incr_T_4_608 VDD VSS / DCAP8
XFILLER_incr_T_5_467 VDD VSS / DCAP8
XFILLER_incr_T_4_593 VDD VSS / DCAP8
XFILLER_incr_T_5_458 VDD VSS / DCAP8
XFILLER_incr_T_4_571 VDD VSS / DCAP8
XFILLER_incr_T_4_562 VDD VSS / DCAP8
XFILLER_incr_T_5_433 VDD VSS / DCAP8
XFILLER_incr_T_4_548 VDD VSS / DCAP8
XFILLER_incr_T_4_546 VDD VSS / DCAP8
XFILLER_incr_T_5_432 VDD VSS / DCAP8
XFILLER_incr_T_5_428 VDD VSS / DCAP8
XFILLER_incr_T_4_536 VDD VSS / DCAP8
XFILLER_incr_T_4_535 VDD VSS / DCAP8
XFILLER_incr_T_5_418 VDD VSS / DCAP8
XFILLER_incr_T_4_520 VDD VSS / DCAP8
XFILLER_incr_T_4_516 VDD VSS / DCAP8
XFILLER_incr_T_5_395 VDD VSS / DCAP8
XFILLER_incr_T_4_486 VDD VSS / DCAP8
XFILLER_incr_T_4_473 VDD VSS / DCAP8
XFILLER_incr_T_4_469 VDD VSS / DCAP8
XFILLER_incr_T_4_465 VDD VSS / DCAP8
XFILLER_incr_T_5_359 VDD VSS / DCAP8
XFILLER_incr_T_4_449 VDD VSS / DCAP8
XFILLER_incr_T_4_433 VDD VSS / DCAP8
XFILLER_incr_T_5_340 VDD VSS / DCAP8
XFILLER_incr_T_5_336 VDD VSS / DCAP8
XFILLER_incr_T_4_418 VDD VSS / DCAP8
XFILLER_incr_T_4_411 VDD VSS / DCAP8
XFILLER_incr_T_5_330 VDD VSS / DCAP8
XFILLER_incr_T_5_327 VDD VSS / DCAP8
XFILLER_incr_T_5_325 VDD VSS / DCAP8
XFILLER_incr_T_5_315 VDD VSS / DCAP8
XFILLER_incr_T_5_306 VDD VSS / DCAP8
XFILLER_incr_T_4_390 VDD VSS / DCAP8
XFILLER_incr_T_5_292 VDD VSS / DCAP8
XFILLER_incr_T_4_371 VDD VSS / DCAP8
XFILLER_incr_T_4_363 VDD VSS / DCAP8
XFILLER_incr_T_4_361 VDD VSS / DCAP8
XFILLER_incr_T_5_287 VDD VSS / DCAP8
XFILLER_incr_T_5_275 VDD VSS / DCAP8
XFILLER_incr_T_5_274 VDD VSS / DCAP8
XFILLER_incr_T_4_346 VDD VSS / DCAP8
XFILLER_incr_T_4_345 VDD VSS / DCAP8
XFILLER_incr_T_4_341 VDD VSS / DCAP8
XFILLER_incr_T_5_265 VDD VSS / DCAP8
XFILLER_incr_T_5_264 VDD VSS / DCAP8
XFILLER_incr_T_5_256 VDD VSS / DCAP8
XFILLER_incr_T_4_328 VDD VSS / DCAP8
XFILLER_incr_T_4_315 VDD VSS / DCAP8
XFILLER_incr_T_4_305 VDD VSS / DCAP8
XFILLER_incr_T_4_301 VDD VSS / DCAP8
XFILLER_incr_T_4_289 VDD VSS / DCAP8
XFILLER_incr_T_4_278 VDD VSS / DCAP8
XFILLER_incr_T_5_221 VDD VSS / DCAP8
XFILLER_incr_T_5_219 VDD VSS / DCAP8
XFILLER_incr_T_4_256 VDD VSS / DCAP8
XFILLER_incr_T_4_248 VDD VSS / DCAP8
XFILLER_incr_T_4_242 VDD VSS / DCAP8
XFILLER_incr_T_4_241 VDD VSS / DCAP8
XFILLER_incr_T_5_204 VDD VSS / DCAP8
XFILLER_incr_T_5_202 VDD VSS / DCAP8
XFILLER_incr_T_4_230 VDD VSS / DCAP8
XFILLER_incr_T_4_226 VDD VSS / DCAP8
XFILLER_incr_T_5_195 VDD VSS / DCAP8
XFILLER_incr_T_4_217 VDD VSS / DCAP8
XFILLER_incr_T_5_192 VDD VSS / DCAP8
XFILLER_incr_T_4_212 VDD VSS / DCAP8
XFILLER_incr_T_5_187 VDD VSS / DCAP8
XFILLER_incr_T_5_178 VDD VSS / DCAP8
XFILLER_incr_T_4_184 VDD VSS / DCAP8
XFILLER_incr_T_4_179 VDD VSS / DCAP8
XFILLER_incr_T_5_160 VDD VSS / DCAP8
XFILLER_incr_T_4_173 VDD VSS / DCAP8
XFILLER_incr_T_4_169 VDD VSS / DCAP8
XFILLER_incr_T_4_156 VDD VSS / DCAP8
XFILLER_incr_T_4_151 VDD VSS / DCAP8
XFILLER_incr_T_4_143 VDD VSS / DCAP8
XFILLER_incr_T_4_140 VDD VSS / DCAP8
XFILLER_incr_T_4_137 VDD VSS / DCAP8
XFILLER_incr_T_4_131 VDD VSS / DCAP8
XFILLER_incr_T_5_132 VDD VSS / DCAP8
XFILLER_incr_T_5_127 VDD VSS / DCAP8
XFILLER_incr_T_4_115 VDD VSS / DCAP8
XFILLER_incr_T_4_107 VDD VSS / DCAP8
XFILLER_incr_T_4_103 VDD VSS / DCAP8
XFILLER_incr_T_5_92 VDD VSS / DCAP8
XFILLER_incr_T_5_86 VDD VSS / DCAP8
XFILLER_incr_T_4_92 VDD VSS / DCAP8
XFILLER_incr_T_4_91 VDD VSS / DCAP8
XFILLER_incr_T_4_88 VDD VSS / DCAP8
XFILLER_incr_T_4_77 VDD VSS / DCAP8
XFILLER_incr_T_5_58 VDD VSS / DCAP8
XFILLER_incr_T_4_70 VDD VSS / DCAP8
XFILLER_incr_T_5_53 VDD VSS / DCAP8
XFILLER_incr_T_5_43 VDD VSS / DCAP8
XFILLER_incr_T_5_41 VDD VSS / DCAP8
XFILLER_incr_T_4_61 VDD VSS / DCAP8
XFILLER_incr_T_5_34 VDD VSS / DCAP8
XFILLER_incr_T_4_53 VDD VSS / DCAP8
XFILLER_incr_T_5_27 VDD VSS / DCAP8
XFILLER_incr_T_4_50 VDD VSS / DCAP8
XFILLER_incr_T_5_23 VDD VSS / DCAP8
XFILLER_incr_T_4_42 VDD VSS / DCAP8
XFILLER_incr_T_4_38 VDD VSS / DCAP8
XFILLER_incr_T_5_13 VDD VSS / DCAP8
XFILLER_incr_T_4_35 VDD VSS / DCAP8
XFILLER_incr_T_4_30 VDD VSS / DCAP8
XFILLER_incr_T_4_24 VDD VSS / DCAP8
XFILLER_incr_T_4_22 VDD VSS / DCAP8
XFILLER_incr_T_4_18 VDD VSS / DCAP8
XFILLER_incr_T_5_1 VDD VSS / DCAP8
XFILLER_incr_T_4_13 VDD VSS / DCAP8
XFILLER_incr_T_4_9 VDD VSS / DCAP8
XFILLER_incr_T_4_7 VDD VSS / DCAP8
XFILLER_incr_T_4_2 VDD VSS / DCAP8
XFILLER_incr_T_2_2282 VDD VSS / DCAP8
XFILLER_incr_T_2_2271 VDD VSS / DCAP8
XFILLER_incr_T_2_2265 VDD VSS / DCAP8
XFILLER_incr_T_2_2244 VDD VSS / DCAP8
XFILLER_incr_T_2_2229 VDD VSS / DCAP8
XFILLER_incr_T_2_2221 VDD VSS / DCAP8
XFILLER_incr_T_2_2217 VDD VSS / DCAP8
XFILLER_incr_T_2_2204 VDD VSS / DCAP8
XFILLER_incr_T_2_2198 VDD VSS / DCAP8
XFILLER_incr_T_2_2187 VDD VSS / DCAP8
XFILLER_incr_T_2_2184 VDD VSS / DCAP8
XFILLER_incr_T_2_2181 VDD VSS / DCAP8
XFILLER_incr_T_2_2175 VDD VSS / DCAP8
XFILLER_incr_T_2_2155 VDD VSS / DCAP8
XFILLER_incr_T_2_2154 VDD VSS / DCAP8
XFILLER_incr_T_2_2131 VDD VSS / DCAP8
XFILLER_incr_T_2_2122 VDD VSS / DCAP8
XFILLER_incr_T_2_2077 VDD VSS / DCAP8
XFILLER_incr_T_2_2073 VDD VSS / DCAP8
XFILLER_incr_T_2_2071 VDD VSS / DCAP8
XFILLER_incr_T_2_2068 VDD VSS / DCAP8
XFILLER_incr_T_2_2066 VDD VSS / DCAP8
XFILLER_incr_T_2_2042 VDD VSS / DCAP8
XFILLER_incr_T_2_2012 VDD VSS / DCAP8
XFILLER_incr_T_2_1999 VDD VSS / DCAP8
XFILLER_incr_T_2_1993 VDD VSS / DCAP8
XFILLER_incr_T_2_1986 VDD VSS / DCAP8
XFILLER_incr_T_2_1985 VDD VSS / DCAP8
XFILLER_incr_T_2_1980 VDD VSS / DCAP8
XFILLER_incr_T_2_1960 VDD VSS / DCAP8
XFILLER_incr_T_2_1959 VDD VSS / DCAP8
XFILLER_incr_T_2_1935 VDD VSS / DCAP8
XFILLER_incr_T_2_1917 VDD VSS / DCAP8
XFILLER_incr_T_2_1910 VDD VSS / DCAP8
XFILLER_incr_T_2_1903 VDD VSS / DCAP8
XFILLER_incr_T_2_1881 VDD VSS / DCAP8
XFILLER_incr_T_2_1875 VDD VSS / DCAP8
XFILLER_incr_T_2_1865 VDD VSS / DCAP8
XFILLER_incr_T_2_1860 VDD VSS / DCAP8
XFILLER_incr_T_2_1857 VDD VSS / DCAP8
XFILLER_incr_T_2_1853 VDD VSS / DCAP8
XFILLER_incr_T_2_1850 VDD VSS / DCAP8
XFILLER_incr_T_2_1845 VDD VSS / DCAP8
XFILLER_incr_T_2_1830 VDD VSS / DCAP8
XFILLER_incr_T_2_1812 VDD VSS / DCAP8
XFILLER_incr_T_2_1809 VDD VSS / DCAP8
XFILLER_incr_T_2_1803 VDD VSS / DCAP8
XFILLER_incr_T_2_1792 VDD VSS / DCAP8
XFILLER_incr_T_2_1782 VDD VSS / DCAP8
XFILLER_incr_T_2_1768 VDD VSS / DCAP8
XFILLER_incr_T_2_1760 VDD VSS / DCAP8
XFILLER_incr_T_2_1758 VDD VSS / DCAP8
XFILLER_incr_T_2_1748 VDD VSS / DCAP8
XFILLER_incr_T_2_1744 VDD VSS / DCAP8
XFILLER_incr_T_2_1721 VDD VSS / DCAP8
XFILLER_incr_T_2_1674 VDD VSS / DCAP8
XFILLER_incr_T_2_1660 VDD VSS / DCAP8
XFILLER_incr_T_2_1658 VDD VSS / DCAP8
XFILLER_incr_T_2_1654 VDD VSS / DCAP8
XFILLER_incr_T_2_1652 VDD VSS / DCAP8
XFILLER_incr_T_2_1636 VDD VSS / DCAP8
XFILLER_incr_T_2_1630 VDD VSS / DCAP8
XFILLER_incr_T_2_1623 VDD VSS / DCAP8
XFILLER_incr_T_2_1622 VDD VSS / DCAP8
XFILLER_incr_T_2_1613 VDD VSS / DCAP8
XFILLER_incr_T_2_1612 VDD VSS / DCAP8
XFILLER_incr_T_2_1610 VDD VSS / DCAP8
XFILLER_incr_T_2_1602 VDD VSS / DCAP8
XFILLER_incr_T_2_1601 VDD VSS / DCAP8
XFILLER_incr_T_2_1596 VDD VSS / DCAP8
XFILLER_incr_T_2_1595 VDD VSS / DCAP8
XFILLER_incr_T_2_1593 VDD VSS / DCAP8
XFILLER_incr_T_2_1588 VDD VSS / DCAP8
XFILLER_incr_T_2_1582 VDD VSS / DCAP8
XFILLER_incr_T_2_1581 VDD VSS / DCAP8
XFILLER_incr_T_2_1577 VDD VSS / DCAP8
XFILLER_incr_T_2_1574 VDD VSS / DCAP8
XFILLER_incr_T_2_1571 VDD VSS / DCAP8
XFILLER_incr_T_2_1560 VDD VSS / DCAP8
XFILLER_incr_T_2_1558 VDD VSS / DCAP8
XFILLER_incr_T_2_1542 VDD VSS / DCAP8
XFILLER_incr_T_2_1540 VDD VSS / DCAP8
XFILLER_incr_T_2_1536 VDD VSS / DCAP8
XFILLER_incr_T_2_1531 VDD VSS / DCAP8
XFILLER_incr_T_2_1528 VDD VSS / DCAP8
XFILLER_incr_T_2_1524 VDD VSS / DCAP8
XFILLER_incr_T_2_1502 VDD VSS / DCAP8
XFILLER_incr_T_2_1500 VDD VSS / DCAP8
XFILLER_incr_T_2_1496 VDD VSS / DCAP8
XFILLER_incr_T_2_1491 VDD VSS / DCAP8
XFILLER_incr_T_2_1469 VDD VSS / DCAP8
XFILLER_incr_T_2_1466 VDD VSS / DCAP8
XFILLER_incr_T_2_1464 VDD VSS / DCAP8
XFILLER_incr_T_2_1459 VDD VSS / DCAP8
XFILLER_incr_T_2_1441 VDD VSS / DCAP8
XFILLER_incr_T_2_1426 VDD VSS / DCAP8
XFILLER_incr_T_2_1421 VDD VSS / DCAP8
XFILLER_incr_T_2_1411 VDD VSS / DCAP8
XFILLER_incr_T_2_1406 VDD VSS / DCAP8
XFILLER_incr_T_2_1403 VDD VSS / DCAP8
XFILLER_incr_T_2_1394 VDD VSS / DCAP8
XFILLER_incr_T_2_1366 VDD VSS / DCAP8
XFILLER_incr_T_2_1364 VDD VSS / DCAP8
XFILLER_incr_T_2_1362 VDD VSS / DCAP8
XFILLER_incr_T_2_1356 VDD VSS / DCAP8
XFILLER_incr_T_2_1326 VDD VSS / DCAP8
XFILLER_incr_T_2_1313 VDD VSS / DCAP8
XFILLER_incr_T_2_1312 VDD VSS / DCAP8
XFILLER_incr_T_2_1309 VDD VSS / DCAP8
XFILLER_incr_T_2_1295 VDD VSS / DCAP8
XFILLER_incr_T_2_1254 VDD VSS / DCAP8
XFILLER_incr_T_2_1248 VDD VSS / DCAP8
XFILLER_incr_T_2_1237 VDD VSS / DCAP8
XFILLER_incr_T_2_1224 VDD VSS / DCAP8
XFILLER_incr_T_2_1213 VDD VSS / DCAP8
XFILLER_incr_T_2_1196 VDD VSS / DCAP8
XFILLER_incr_T_2_1187 VDD VSS / DCAP8
XFILLER_incr_T_2_1182 VDD VSS / DCAP8
XFILLER_incr_T_2_1179 VDD VSS / DCAP8
XFILLER_incr_T_2_1161 VDD VSS / DCAP8
XFILLER_incr_T_2_1159 VDD VSS / DCAP8
XFILLER_incr_T_2_1155 VDD VSS / DCAP8
XFILLER_incr_T_2_1152 VDD VSS / DCAP8
XFILLER_incr_T_2_1143 VDD VSS / DCAP8
XFILLER_incr_T_2_1130 VDD VSS / DCAP8
XFILLER_incr_T_2_1129 VDD VSS / DCAP8
XFILLER_incr_T_2_1127 VDD VSS / DCAP8
XFILLER_incr_T_1_2083 VDD VSS / DCAP8
XFILLER_incr_T_1_2072 VDD VSS / DCAP8
XFILLER_incr_T_1_2070 VDD VSS / DCAP8
XFILLER_incr_T_1_2068 VDD VSS / DCAP8
XFILLER_incr_T_1_2065 VDD VSS / DCAP8
XFILLER_incr_T_1_2062 VDD VSS / DCAP8
XFILLER_incr_T_2_1112 VDD VSS / DCAP8
XFILLER_incr_T_2_1109 VDD VSS / DCAP8
XFILLER_incr_T_1_2045 VDD VSS / DCAP8
XFILLER_incr_T_1_2043 VDD VSS / DCAP8
XFILLER_incr_T_1_2039 VDD VSS / DCAP8
XFILLER_incr_T_1_2037 VDD VSS / DCAP8
XFILLER_incr_T_2_1104 VDD VSS / DCAP8
XFILLER_incr_T_1_2034 VDD VSS / DCAP8
XFILLER_incr_T_1_2033 VDD VSS / DCAP8
XFILLER_incr_T_1_2032 VDD VSS / DCAP8
XFILLER_incr_T_1_2027 VDD VSS / DCAP8
XFILLER_incr_T_1_2026 VDD VSS / DCAP8
XFILLER_incr_T_1_2022 VDD VSS / DCAP8
XFILLER_incr_T_1_2010 VDD VSS / DCAP8
XFILLER_incr_T_1_2007 VDD VSS / DCAP8
XFILLER_incr_T_2_1086 VDD VSS / DCAP8
XFILLER_incr_T_1_1990 VDD VSS / DCAP8
XFILLER_incr_T_1_1986 VDD VSS / DCAP8
XFILLER_incr_T_2_1083 VDD VSS / DCAP8
XFILLER_incr_T_1_1982 VDD VSS / DCAP8
XFILLER_incr_T_1_1978 VDD VSS / DCAP8
XFILLER_incr_T_1_1969 VDD VSS / DCAP8
XFILLER_incr_T_2_1077 VDD VSS / DCAP8
XFILLER_incr_T_2_1075 VDD VSS / DCAP8
XFILLER_incr_T_1_1958 VDD VSS / DCAP8
XFILLER_incr_T_1_1955 VDD VSS / DCAP8
XFILLER_incr_T_1_1950 VDD VSS / DCAP8
XFILLER_incr_T_1_1948 VDD VSS / DCAP8
XFILLER_incr_T_1_1942 VDD VSS / DCAP8
XFILLER_incr_T_1_1941 VDD VSS / DCAP8
XFILLER_incr_T_1_1939 VDD VSS / DCAP8
XFILLER_incr_T_1_1938 VDD VSS / DCAP8
XFILLER_incr_T_1_1934 VDD VSS / DCAP8
XFILLER_incr_T_1_1932 VDD VSS / DCAP8
XFILLER_incr_T_2_1061 VDD VSS / DCAP8
XFILLER_incr_T_1_1929 VDD VSS / DCAP8
XFILLER_incr_T_2_1059 VDD VSS / DCAP8
XFILLER_incr_T_2_1054 VDD VSS / DCAP8
XFILLER_incr_T_1_1908 VDD VSS / DCAP8
XFILLER_incr_T_1_1906 VDD VSS / DCAP8
XFILLER_incr_T_1_1893 VDD VSS / DCAP8
XFILLER_incr_T_1_1890 VDD VSS / DCAP8
XFILLER_incr_T_1_1886 VDD VSS / DCAP8
XFILLER_incr_T_2_1046 VDD VSS / DCAP8
XFILLER_incr_T_1_1874 VDD VSS / DCAP8
XFILLER_incr_T_2_1040 VDD VSS / DCAP8
XFILLER_incr_T_2_1038 VDD VSS / DCAP8
XFILLER_incr_T_1_1868 VDD VSS / DCAP8
XFILLER_incr_T_2_1030 VDD VSS / DCAP8
XFILLER_incr_T_1_1863 VDD VSS / DCAP8
XFILLER_incr_T_1_1861 VDD VSS / DCAP8
XFILLER_incr_T_1_1857 VDD VSS / DCAP8
XFILLER_incr_T_1_1852 VDD VSS / DCAP8
XFILLER_incr_T_1_1844 VDD VSS / DCAP8
XFILLER_incr_T_2_1018 VDD VSS / DCAP8
XFILLER_incr_T_2_1013 VDD VSS / DCAP8
XFILLER_incr_T_1_1828 VDD VSS / DCAP8
XFILLER_incr_T_1_1812 VDD VSS / DCAP8
XFILLER_incr_T_1_1811 VDD VSS / DCAP8
XFILLER_incr_T_1_1809 VDD VSS / DCAP8
XFILLER_incr_T_1_1805 VDD VSS / DCAP8
XFILLER_incr_T_2_1000 VDD VSS / DCAP8
XFILLER_incr_T_1_1799 VDD VSS / DCAP8
XFILLER_incr_T_2_993 VDD VSS / DCAP8
XFILLER_incr_T_1_1792 VDD VSS / DCAP8
XFILLER_incr_T_1_1789 VDD VSS / DCAP8
XFILLER_incr_T_1_1788 VDD VSS / DCAP8
XFILLER_incr_T_2_988 VDD VSS / DCAP8
XFILLER_incr_T_1_1777 VDD VSS / DCAP8
XFILLER_incr_T_2_981 VDD VSS / DCAP8
XFILLER_incr_T_1_1770 VDD VSS / DCAP8
XFILLER_incr_T_2_979 VDD VSS / DCAP8
XFILLER_incr_T_1_1769 VDD VSS / DCAP8
XFILLER_incr_T_1_1766 VDD VSS / DCAP8
XFILLER_incr_T_1_1759 VDD VSS / DCAP8
XFILLER_incr_T_1_1749 VDD VSS / DCAP8
XFILLER_incr_T_1_1741 VDD VSS / DCAP8
XFILLER_incr_T_2_960 VDD VSS / DCAP8
XFILLER_incr_T_1_1735 VDD VSS / DCAP8
XFILLER_incr_T_2_953 VDD VSS / DCAP8
XFILLER_incr_T_1_1721 VDD VSS / DCAP8
XFILLER_incr_T_1_1718 VDD VSS / DCAP8
XFILLER_incr_T_1_1714 VDD VSS / DCAP8
XFILLER_incr_T_2_947 VDD VSS / DCAP8
XFILLER_incr_T_1_1707 VDD VSS / DCAP8
XFILLER_incr_T_1_1706 VDD VSS / DCAP8
XFILLER_incr_T_1_1697 VDD VSS / DCAP8
XFILLER_incr_T_1_1690 VDD VSS / DCAP8
XFILLER_incr_T_1_1688 VDD VSS / DCAP8
XFILLER_incr_T_1_1684 VDD VSS / DCAP8
XFILLER_incr_T_2_943 VDD VSS / DCAP8
XFILLER_incr_T_1_1680 VDD VSS / DCAP8
XFILLER_incr_T_2_936 VDD VSS / DCAP8
XFILLER_incr_T_1_1676 VDD VSS / DCAP8
XFILLER_incr_T_1_1675 VDD VSS / DCAP8
XFILLER_incr_T_1_1672 VDD VSS / DCAP8
XFILLER_incr_T_2_931 VDD VSS / DCAP8
XFILLER_incr_T_1_1659 VDD VSS / DCAP8
XFILLER_incr_T_2_926 VDD VSS / DCAP8
XFILLER_incr_T_2_923 VDD VSS / DCAP8
XFILLER_incr_T_1_1647 VDD VSS / DCAP8
XFILLER_incr_T_1_1641 VDD VSS / DCAP8
XFILLER_incr_T_2_919 VDD VSS / DCAP8
XFILLER_incr_T_2_917 VDD VSS / DCAP8
XFILLER_incr_T_1_1630 VDD VSS / DCAP8
XFILLER_incr_T_1_1625 VDD VSS / DCAP8
XFILLER_incr_T_2_913 VDD VSS / DCAP8
XFILLER_incr_T_1_1620 VDD VSS / DCAP8
XFILLER_incr_T_2_911 VDD VSS / DCAP8
XFILLER_incr_T_1_1611 VDD VSS / DCAP8
XFILLER_incr_T_1_1608 VDD VSS / DCAP8
XFILLER_incr_T_1_1601 VDD VSS / DCAP8
XFILLER_incr_T_1_1600 VDD VSS / DCAP8
XFILLER_incr_T_2_903 VDD VSS / DCAP8
XFILLER_incr_T_1_1598 VDD VSS / DCAP8
XFILLER_incr_T_1_1585 VDD VSS / DCAP8
XFILLER_incr_T_2_886 VDD VSS / DCAP8
XFILLER_incr_T_1_1570 VDD VSS / DCAP8
XFILLER_incr_T_1_1568 VDD VSS / DCAP8
XFILLER_incr_T_2_879 VDD VSS / DCAP8
XFILLER_incr_T_2_876 VDD VSS / DCAP8
XFILLER_incr_T_1_1561 VDD VSS / DCAP8
XFILLER_incr_T_1_1538 VDD VSS / DCAP8
XFILLER_incr_T_1_1532 VDD VSS / DCAP8
XFILLER_incr_T_1_1526 VDD VSS / DCAP8
XFILLER_incr_T_1_1524 VDD VSS / DCAP8
XFILLER_incr_T_1_1521 VDD VSS / DCAP8
XFILLER_incr_T_2_852 VDD VSS / DCAP8
XFILLER_incr_T_1_1506 VDD VSS / DCAP8
XFILLER_incr_T_1_1503 VDD VSS / DCAP8
XFILLER_incr_T_2_840 VDD VSS / DCAP8
XFILLER_incr_T_1_1495 VDD VSS / DCAP8
XFILLER_incr_T_1_1492 VDD VSS / DCAP8
XFILLER_incr_T_1_1479 VDD VSS / DCAP8
XFILLER_incr_T_2_834 VDD VSS / DCAP8
XFILLER_incr_T_1_1471 VDD VSS / DCAP8
XFILLER_incr_T_2_829 VDD VSS / DCAP8
XFILLER_incr_T_2_828 VDD VSS / DCAP8
XFILLER_incr_T_1_1464 VDD VSS / DCAP8
XFILLER_incr_T_2_826 VDD VSS / DCAP8
XFILLER_incr_T_1_1451 VDD VSS / DCAP8
XFILLER_incr_T_2_825 VDD VSS / DCAP8
XFILLER_incr_T_2_824 VDD VSS / DCAP8
XFILLER_incr_T_2_820 VDD VSS / DCAP8
XFILLER_incr_T_2_815 VDD VSS / DCAP8
XFILLER_incr_T_2_813 VDD VSS / DCAP8
XFILLER_incr_T_1_1424 VDD VSS / DCAP8
XFILLER_incr_T_2_809 VDD VSS / DCAP8
XFILLER_incr_T_2_805 VDD VSS / DCAP8
XFILLER_incr_T_1_1411 VDD VSS / DCAP8
XFILLER_incr_T_1_1396 VDD VSS / DCAP8
XFILLER_incr_T_1_1387 VDD VSS / DCAP8
XFILLER_incr_T_1_1383 VDD VSS / DCAP8
XFILLER_incr_T_2_793 VDD VSS / DCAP8
XFILLER_incr_T_2_788 VDD VSS / DCAP8
XFILLER_incr_T_1_1371 VDD VSS / DCAP8
XFILLER_incr_T_2_780 VDD VSS / DCAP8
XFILLER_incr_T_1_1355 VDD VSS / DCAP8
XFILLER_incr_T_1_1350 VDD VSS / DCAP8
XFILLER_incr_T_1_1340 VDD VSS / DCAP8
XFILLER_incr_T_1_1337 VDD VSS / DCAP8
XFILLER_incr_T_2_773 VDD VSS / DCAP8
XFILLER_incr_T_1_1330 VDD VSS / DCAP8
XFILLER_incr_T_1_1329 VDD VSS / DCAP8
XFILLER_incr_T_1_1323 VDD VSS / DCAP8
XFILLER_incr_T_2_755 VDD VSS / DCAP8
XFILLER_incr_T_1_1301 VDD VSS / DCAP8
XFILLER_incr_T_1_1296 VDD VSS / DCAP8
XFILLER_incr_T_2_751 VDD VSS / DCAP8
XFILLER_incr_T_1_1292 VDD VSS / DCAP8
XFILLER_incr_T_1_1285 VDD VSS / DCAP8
XFILLER_incr_T_1_1277 VDD VSS / DCAP8
XFILLER_incr_T_1_1273 VDD VSS / DCAP8
XFILLER_incr_T_1_1268 VDD VSS / DCAP8
XFILLER_incr_T_1_1261 VDD VSS / DCAP8
XFILLER_incr_T_2_726 VDD VSS / DCAP8
XFILLER_incr_T_2_724 VDD VSS / DCAP8
XFILLER_incr_T_1_1238 VDD VSS / DCAP8
XFILLER_incr_T_1_1237 VDD VSS / DCAP8
XFILLER_incr_T_2_710 VDD VSS / DCAP8
XFILLER_incr_T_1_1235 VDD VSS / DCAP8
XFILLER_incr_T_1_1233 VDD VSS / DCAP8
XFILLER_incr_T_1_1229 VDD VSS / DCAP8
XFILLER_incr_T_2_704 VDD VSS / DCAP8
XFILLER_incr_T_1_1224 VDD VSS / DCAP8
XFILLER_incr_T_1_1218 VDD VSS / DCAP8
XFILLER_incr_T_1_1211 VDD VSS / DCAP8
XFILLER_incr_T_1_1207 VDD VSS / DCAP8
XFILLER_incr_T_1_1202 VDD VSS / DCAP8
XFILLER_incr_T_1_1196 VDD VSS / DCAP8
XFILLER_incr_T_2_693 VDD VSS / DCAP8
XFILLER_incr_T_2_690 VDD VSS / DCAP8
XFILLER_incr_T_1_1190 VDD VSS / DCAP8
XFILLER_incr_T_1_1175 VDD VSS / DCAP8
XFILLER_incr_T_1_1173 VDD VSS / DCAP8
XFILLER_incr_T_1_1167 VDD VSS / DCAP8
XFILLER_incr_T_2_672 VDD VSS / DCAP8
XFILLER_incr_T_2_669 VDD VSS / DCAP8
XFILLER_incr_T_2_658 VDD VSS / DCAP8
XFILLER_incr_T_2_653 VDD VSS / DCAP8
XFILLER_incr_T_2_634 VDD VSS / DCAP8
XFILLER_incr_T_2_631 VDD VSS / DCAP8
XFILLER_incr_T_2_628 VDD VSS / DCAP8
XFILLER_incr_T_2_625 VDD VSS / DCAP8
XFILLER_incr_T_2_623 VDD VSS / DCAP8
XFILLER_incr_T_1_1150 VDD VSS / DCAP8
XFILLER_incr_T_2_617 VDD VSS / DCAP8
XFILLER_incr_T_2_616 VDD VSS / DCAP8
XFILLER_incr_T_2_615 VDD VSS / DCAP8
XFILLER_incr_T_1_1130 VDD VSS / DCAP8
XFILLER_incr_T_2_609 VDD VSS / DCAP8
XFILLER_incr_T_1_1125 VDD VSS / DCAP8
XFILLER_incr_T_1_1115 VDD VSS / DCAP8
XFILLER_incr_T_2_585 VDD VSS / DCAP8
XFILLER_incr_T_2_570 VDD VSS / DCAP8
XFILLER_incr_T_2_565 VDD VSS / DCAP8
XFILLER_incr_T_2_561 VDD VSS / DCAP8
XFILLER_incr_T_1_1085 VDD VSS / DCAP8
XFILLER_incr_T_2_557 VDD VSS / DCAP8
XFILLER_incr_T_2_552 VDD VSS / DCAP8
XFILLER_incr_T_1_1073 VDD VSS / DCAP8
XFILLER_incr_T_1_1056 VDD VSS / DCAP8
XFILLER_incr_T_1_1047 VDD VSS / DCAP8
XFILLER_incr_T_1_1044 VDD VSS / DCAP8
XFILLER_incr_T_2_531 VDD VSS / DCAP8
XFILLER_incr_T_1_1031 VDD VSS / DCAP8
XFILLER_incr_T_1_1005 VDD VSS / DCAP8
XFILLER_incr_T_1_988 VDD VSS / DCAP8
XFILLER_incr_T_2_511 VDD VSS / DCAP8
XFILLER_incr_T_2_507 VDD VSS / DCAP8
XFILLER_incr_T_2_501 VDD VSS / DCAP8
XFILLER_incr_T_1_961 VDD VSS / DCAP8
XFILLER_incr_T_2_495 VDD VSS / DCAP8
XFILLER_incr_T_1_943 VDD VSS / DCAP8
XFILLER_incr_T_1_939 VDD VSS / DCAP8
XFILLER_incr_T_2_484 VDD VSS / DCAP8
XFILLER_incr_T_1_931 VDD VSS / DCAP8
XFILLER_incr_T_1_921 VDD VSS / DCAP8
XFILLER_incr_T_1_918 VDD VSS / DCAP8
XFILLER_incr_T_2_471 VDD VSS / DCAP8
XFILLER_incr_T_1_904 VDD VSS / DCAP8
XFILLER_incr_T_2_463 VDD VSS / DCAP8
XFILLER_incr_T_1_897 VDD VSS / DCAP8
XFILLER_incr_T_2_460 VDD VSS / DCAP8
XFILLER_incr_T_2_458 VDD VSS / DCAP8
XFILLER_incr_T_1_890 VDD VSS / DCAP8
XFILLER_incr_T_2_451 VDD VSS / DCAP8
XFILLER_incr_T_2_448 VDD VSS / DCAP8
XFILLER_incr_T_1_885 VDD VSS / DCAP8
XFILLER_incr_T_2_443 VDD VSS / DCAP8
XFILLER_incr_T_2_439 VDD VSS / DCAP8
XFILLER_incr_T_2_437 VDD VSS / DCAP8
XFILLER_incr_T_1_861 VDD VSS / DCAP8
XFILLER_incr_T_2_434 VDD VSS / DCAP8
XFILLER_incr_T_1_859 VDD VSS / DCAP8
XFILLER_incr_T_1_855 VDD VSS / DCAP8
XFILLER_incr_T_1_845 VDD VSS / DCAP8
XFILLER_incr_T_1_837 VDD VSS / DCAP8
XFILLER_incr_T_2_421 VDD VSS / DCAP8
XFILLER_incr_T_2_419 VDD VSS / DCAP8
XFILLER_incr_T_1_815 VDD VSS / DCAP8
XFILLER_incr_T_2_410 VDD VSS / DCAP8
XFILLER_incr_T_1_814 VDD VSS / DCAP8
XFILLER_incr_T_1_808 VDD VSS / DCAP8
XFILLER_incr_T_1_794 VDD VSS / DCAP8
XFILLER_incr_T_2_392 VDD VSS / DCAP8
XFILLER_incr_T_1_787 VDD VSS / DCAP8
XFILLER_incr_T_2_389 VDD VSS / DCAP8
XFILLER_incr_T_1_779 VDD VSS / DCAP8
XFILLER_incr_T_2_388 VDD VSS / DCAP8
XFILLER_incr_T_1_775 VDD VSS / DCAP8
XFILLER_incr_T_2_383 VDD VSS / DCAP8
XFILLER_incr_T_2_378 VDD VSS / DCAP8
XFILLER_incr_T_1_753 VDD VSS / DCAP8
XFILLER_incr_T_1_743 VDD VSS / DCAP8
XFILLER_incr_T_1_737 VDD VSS / DCAP8
XFILLER_incr_T_1_733 VDD VSS / DCAP8
XFILLER_incr_T_2_369 VDD VSS / DCAP8
XFILLER_incr_T_1_719 VDD VSS / DCAP8
XFILLER_incr_T_1_718 VDD VSS / DCAP8
XFILLER_incr_T_1_713 VDD VSS / DCAP8
XFILLER_incr_T_2_355 VDD VSS / DCAP8
XFILLER_incr_T_1_709 VDD VSS / DCAP8
XFILLER_incr_T_1_703 VDD VSS / DCAP8
XFILLER_incr_T_2_345 VDD VSS / DCAP8
XFILLER_incr_T_2_338 VDD VSS / DCAP8
XFILLER_incr_T_1_662 VDD VSS / DCAP8
XFILLER_incr_T_1_658 VDD VSS / DCAP8
XFILLER_incr_T_1_656 VDD VSS / DCAP8
XFILLER_incr_T_1_653 VDD VSS / DCAP8
XFILLER_incr_T_1_646 VDD VSS / DCAP8
XFILLER_incr_T_2_325 VDD VSS / DCAP8
XFILLER_incr_T_2_322 VDD VSS / DCAP8
XFILLER_incr_T_2_321 VDD VSS / DCAP8
XFILLER_incr_T_1_642 VDD VSS / DCAP8
XFILLER_incr_T_2_316 VDD VSS / DCAP8
XFILLER_incr_T_2_310 VDD VSS / DCAP8
XFILLER_incr_T_1_629 VDD VSS / DCAP8
XFILLER_incr_T_2_302 VDD VSS / DCAP8
XFILLER_incr_T_2_301 VDD VSS / DCAP8
XFILLER_incr_T_2_298 VDD VSS / DCAP8
XFILLER_incr_T_1_617 VDD VSS / DCAP8
XFILLER_incr_T_2_293 VDD VSS / DCAP8
XFILLER_incr_T_2_288 VDD VSS / DCAP8
XFILLER_incr_T_1_604 VDD VSS / DCAP8
XFILLER_incr_T_1_600 VDD VSS / DCAP8
XFILLER_incr_T_2_284 VDD VSS / DCAP8
XFILLER_incr_T_1_588 VDD VSS / DCAP8
XFILLER_incr_T_1_587 VDD VSS / DCAP8
XFILLER_incr_T_2_272 VDD VSS / DCAP8
XFILLER_incr_T_1_583 VDD VSS / DCAP8
XFILLER_incr_T_1_579 VDD VSS / DCAP8
XFILLER_incr_T_1_576 VDD VSS / DCAP8
XFILLER_incr_T_1_575 VDD VSS / DCAP8
XFILLER_incr_T_2_261 VDD VSS / DCAP8
XFILLER_incr_T_1_571 VDD VSS / DCAP8
XFILLER_incr_T_2_254 VDD VSS / DCAP8
XFILLER_incr_T_1_558 VDD VSS / DCAP8
XFILLER_incr_T_1_556 VDD VSS / DCAP8
XFILLER_incr_T_1_552 VDD VSS / DCAP8
XFILLER_incr_T_1_539 VDD VSS / DCAP8
XFILLER_incr_T_2_232 VDD VSS / DCAP8
XFILLER_incr_T_1_525 VDD VSS / DCAP8
XFILLER_incr_T_1_520 VDD VSS / DCAP8
XFILLER_incr_T_1_516 VDD VSS / DCAP8
XFILLER_incr_T_2_222 VDD VSS / DCAP8
XFILLER_incr_T_2_220 VDD VSS / DCAP8
XFILLER_incr_T_2_218 VDD VSS / DCAP8
XFILLER_incr_T_2_217 VDD VSS / DCAP8
XFILLER_incr_T_1_499 VDD VSS / DCAP8
XFILLER_incr_T_1_496 VDD VSS / DCAP8
XFILLER_incr_T_1_494 VDD VSS / DCAP8
XFILLER_incr_T_1_487 VDD VSS / DCAP8
XFILLER_incr_T_2_210 VDD VSS / DCAP8
XFILLER_incr_T_2_206 VDD VSS / DCAP8
XFILLER_incr_T_2_202 VDD VSS / DCAP8
XFILLER_incr_T_1_473 VDD VSS / DCAP8
XFILLER_incr_T_2_193 VDD VSS / DCAP8
XFILLER_incr_T_1_466 VDD VSS / DCAP8
XFILLER_incr_T_1_456 VDD VSS / DCAP8
XFILLER_incr_T_1_454 VDD VSS / DCAP8
XFILLER_incr_T_2_182 VDD VSS / DCAP8
XFILLER_incr_T_1_450 VDD VSS / DCAP8
XFILLER_incr_T_1_442 VDD VSS / DCAP8
XFILLER_incr_T_2_175 VDD VSS / DCAP8
XFILLER_incr_T_2_173 VDD VSS / DCAP8
XFILLER_incr_T_2_155 VDD VSS / DCAP8
XFILLER_incr_T_1_400 VDD VSS / DCAP8
XFILLER_incr_T_1_397 VDD VSS / DCAP8
XFILLER_incr_T_1_395 VDD VSS / DCAP8
XFILLER_incr_T_1_383 VDD VSS / DCAP8
XFILLER_incr_T_2_141 VDD VSS / DCAP8
XFILLER_incr_T_1_378 VDD VSS / DCAP8
XFILLER_incr_T_1_366 VDD VSS / DCAP8
XFILLER_incr_T_2_127 VDD VSS / DCAP8
XFILLER_incr_T_1_346 VDD VSS / DCAP8
XFILLER_incr_T_1_340 VDD VSS / DCAP8
XFILLER_incr_T_1_335 VDD VSS / DCAP8
XFILLER_incr_T_2_121 VDD VSS / DCAP8
XFILLER_incr_T_2_115 VDD VSS / DCAP8
XFILLER_incr_T_2_112 VDD VSS / DCAP8
XFILLER_incr_T_1_324 VDD VSS / DCAP8
XFILLER_incr_T_2_104 VDD VSS / DCAP8
XFILLER_incr_T_2_99 VDD VSS / DCAP8
XFILLER_incr_T_1_316 VDD VSS / DCAP8
XFILLER_incr_T_2_95 VDD VSS / DCAP8
XFILLER_incr_T_2_86 VDD VSS / DCAP8
XFILLER_incr_T_2_84 VDD VSS / DCAP8
XFILLER_incr_T_1_280 VDD VSS / DCAP8
XFILLER_incr_T_1_265 VDD VSS / DCAP8
XFILLER_incr_T_1_261 VDD VSS / DCAP8
XFILLER_incr_T_1_246 VDD VSS / DCAP8
XFILLER_incr_T_2_61 VDD VSS / DCAP8
XFILLER_incr_T_2_59 VDD VSS / DCAP8
XFILLER_incr_T_1_224 VDD VSS / DCAP8
XFILLER_incr_T_1_215 VDD VSS / DCAP8
XFILLER_incr_T_2_42 VDD VSS / DCAP8
XFILLER_incr_T_2_38 VDD VSS / DCAP8
XFILLER_incr_T_2_35 VDD VSS / DCAP8
XFILLER_incr_T_2_31 VDD VSS / DCAP8
XFILLER_incr_T_2_21 VDD VSS / DCAP8
XFILLER_incr_T_2_10 VDD VSS / DCAP8
XFILLER_incr_T_1_184 VDD VSS / DCAP8
XFILLER_incr_T_1_170 VDD VSS / DCAP8
XFILLER_incr_T_1_168 VDD VSS / DCAP8
XFILLER_incr_T_2_4 VDD VSS / DCAP8
XFILLER_incr_T_2_1 VDD VSS / DCAP8
XFILLER_incr_T_1_161 VDD VSS / DCAP8
XFILLER_incr_T_1_160 VDD VSS / DCAP8
XFILLER_incr_T_1_153 VDD VSS / DCAP8
XFILLER_incr_T_1_150 VDD VSS / DCAP8
XFILLER_incr_T_1_148 VDD VSS / DCAP8
XFILLER_incr_T_1_132 VDD VSS / DCAP8
XFILLER_incr_T_1_123 VDD VSS / DCAP8
XFILLER_incr_T_1_119 VDD VSS / DCAP8
XFILLER_incr_T_1_103 VDD VSS / DCAP8
XFILLER_incr_T_1_90 VDD VSS / DCAP8
XFILLER_incr_T_1_86 VDD VSS / DCAP8
XFILLER_incr_T_1_70 VDD VSS / DCAP8
XFILLER_incr_T_1_63 VDD VSS / DCAP8
XFILLER_incr_T_1_46 VDD VSS / DCAP8
XFILLER_incr_T_1_33 VDD VSS / DCAP8
XFILLER_incr_T_1_25 VDD VSS / DCAP8
XFILLER_incr_T_1_16 VDD VSS / DCAP8
XFILLER_incr_T_1_13 VDD VSS / DCAP8
XFILLER_T_4_2629 VDD VSS / DCAP8
XFILLER_T_4_2624 VDD VSS / DCAP8
XFILLER_T_4_2618 VDD VSS / DCAP8
XFILLER_T_4_2617 VDD VSS / DCAP8
XFILLER_T_4_2606 VDD VSS / DCAP8
XFILLER_T_4_2597 VDD VSS / DCAP8
XFILLER_T_4_2595 VDD VSS / DCAP8
XFILLER_T_4_2593 VDD VSS / DCAP8
XFILLER_T_4_2588 VDD VSS / DCAP8
XFILLER_T_4_2576 VDD VSS / DCAP8
XFILLER_T_4_2564 VDD VSS / DCAP8
XFILLER_T_4_2554 VDD VSS / DCAP8
XFILLER_T_4_2549 VDD VSS / DCAP8
XFILLER_T_4_2544 VDD VSS / DCAP8
XFILLER_T_4_2532 VDD VSS / DCAP8
XFILLER_T_4_2519 VDD VSS / DCAP8
XFILLER_T_4_2518 VDD VSS / DCAP8
XFILLER_T_4_2513 VDD VSS / DCAP8
XFILLER_T_4_2510 VDD VSS / DCAP8
XFILLER_T_4_2509 VDD VSS / DCAP8
XFILLER_T_4_2504 VDD VSS / DCAP8
XFILLER_T_4_2499 VDD VSS / DCAP8
XFILLER_T_4_2482 VDD VSS / DCAP8
XFILLER_T_4_2478 VDD VSS / DCAP8
XFILLER_T_4_2472 VDD VSS / DCAP8
XFILLER_T_4_2444 VDD VSS / DCAP8
XFILLER_T_4_2428 VDD VSS / DCAP8
XFILLER_T_4_2425 VDD VSS / DCAP8
XFILLER_T_4_2414 VDD VSS / DCAP8
XFILLER_T_4_2408 VDD VSS / DCAP8
XFILLER_T_4_2377 VDD VSS / DCAP8
XFILLER_T_4_2373 VDD VSS / DCAP8
XFILLER_T_4_2363 VDD VSS / DCAP8
XFILLER_T_4_2361 VDD VSS / DCAP8
XFILLER_T_4_2356 VDD VSS / DCAP8
XFILLER_T_4_2353 VDD VSS / DCAP8
XFILLER_T_4_2349 VDD VSS / DCAP8
XFILLER_T_4_2327 VDD VSS / DCAP8
XFILLER_T_4_2324 VDD VSS / DCAP8
XFILLER_T_4_2319 VDD VSS / DCAP8
XFILLER_T_4_2311 VDD VSS / DCAP8
XFILLER_T_4_2310 VDD VSS / DCAP8
XFILLER_T_4_2306 VDD VSS / DCAP8
XFILLER_T_4_2302 VDD VSS / DCAP8
XFILLER_T_4_2295 VDD VSS / DCAP8
XFILLER_T_4_2285 VDD VSS / DCAP8
XFILLER_T_4_2276 VDD VSS / DCAP8
XFILLER_T_4_2266 VDD VSS / DCAP8
XFILLER_T_4_2260 VDD VSS / DCAP8
XFILLER_T_4_2253 VDD VSS / DCAP8
XFILLER_T_4_2232 VDD VSS / DCAP8
XFILLER_T_4_2219 VDD VSS / DCAP8
XFILLER_T_4_2209 VDD VSS / DCAP8
XFILLER_T_4_2207 VDD VSS / DCAP8
XFILLER_T_4_2195 VDD VSS / DCAP8
XFILLER_T_4_2185 VDD VSS / DCAP8
XFILLER_T_4_2182 VDD VSS / DCAP8
XFILLER_T_4_2177 VDD VSS / DCAP8
XFILLER_T_4_2173 VDD VSS / DCAP8
XFILLER_T_4_2167 VDD VSS / DCAP8
XFILLER_T_4_2162 VDD VSS / DCAP8
XFILLER_T_4_2148 VDD VSS / DCAP8
XFILLER_T_4_2145 VDD VSS / DCAP8
XFILLER_T_4_2136 VDD VSS / DCAP8
XFILLER_T_4_2130 VDD VSS / DCAP8
XFILLER_T_4_2125 VDD VSS / DCAP8
XFILLER_T_4_2112 VDD VSS / DCAP8
XFILLER_T_4_2106 VDD VSS / DCAP8
XFILLER_T_4_2083 VDD VSS / DCAP8
XFILLER_T_4_2075 VDD VSS / DCAP8
XFILLER_T_4_2060 VDD VSS / DCAP8
XFILLER_T_4_2044 VDD VSS / DCAP8
XFILLER_T_4_2040 VDD VSS / DCAP8
XFILLER_T_4_2038 VDD VSS / DCAP8
XFILLER_T_4_2018 VDD VSS / DCAP8
XFILLER_T_4_2015 VDD VSS / DCAP8
XFILLER_T_4_2003 VDD VSS / DCAP8
XFILLER_T_4_2000 VDD VSS / DCAP8
XFILLER_T_4_1997 VDD VSS / DCAP8
XFILLER_T_4_1995 VDD VSS / DCAP8
XFILLER_T_4_1990 VDD VSS / DCAP8
XFILLER_T_4_1988 VDD VSS / DCAP8
XFILLER_T_4_1980 VDD VSS / DCAP8
XFILLER_T_4_1972 VDD VSS / DCAP8
XFILLER_T_4_1969 VDD VSS / DCAP8
XFILLER_T_4_1966 VDD VSS / DCAP8
XFILLER_T_4_1962 VDD VSS / DCAP8
XFILLER_T_4_1950 VDD VSS / DCAP8
XFILLER_T_4_1937 VDD VSS / DCAP8
XFILLER_T_4_1906 VDD VSS / DCAP8
XFILLER_T_4_1904 VDD VSS / DCAP8
XFILLER_T_4_1896 VDD VSS / DCAP8
XFILLER_T_4_1890 VDD VSS / DCAP8
XFILLER_T_4_1887 VDD VSS / DCAP8
XFILLER_T_4_1877 VDD VSS / DCAP8
XFILLER_T_4_1873 VDD VSS / DCAP8
XFILLER_T_4_1860 VDD VSS / DCAP8
XFILLER_T_4_1851 VDD VSS / DCAP8
XFILLER_T_4_1838 VDD VSS / DCAP8
XFILLER_T_4_1834 VDD VSS / DCAP8
XFILLER_T_4_1833 VDD VSS / DCAP8
XFILLER_T_4_1818 VDD VSS / DCAP8
XFILLER_T_4_1812 VDD VSS / DCAP8
XFILLER_T_4_1808 VDD VSS / DCAP8
XFILLER_T_4_1797 VDD VSS / DCAP8
XFILLER_T_4_1794 VDD VSS / DCAP8
XFILLER_T_4_1778 VDD VSS / DCAP8
XFILLER_T_4_1777 VDD VSS / DCAP8
XFILLER_T_4_1774 VDD VSS / DCAP8
XFILLER_T_4_1772 VDD VSS / DCAP8
XFILLER_T_4_1755 VDD VSS / DCAP8
XFILLER_T_4_1746 VDD VSS / DCAP8
XFILLER_T_4_1725 VDD VSS / DCAP8
XFILLER_T_4_1719 VDD VSS / DCAP8
XFILLER_T_4_1715 VDD VSS / DCAP8
XFILLER_T_4_1709 VDD VSS / DCAP8
XFILLER_T_4_1704 VDD VSS / DCAP8
XFILLER_T_4_1701 VDD VSS / DCAP8
XFILLER_T_4_1699 VDD VSS / DCAP8
XFILLER_T_4_1693 VDD VSS / DCAP8
XFILLER_T_4_1684 VDD VSS / DCAP8
XFILLER_T_4_1678 VDD VSS / DCAP8
XFILLER_T_4_1675 VDD VSS / DCAP8
XFILLER_T_4_1662 VDD VSS / DCAP8
XFILLER_T_4_1650 VDD VSS / DCAP8
XFILLER_T_4_1647 VDD VSS / DCAP8
XFILLER_T_4_1637 VDD VSS / DCAP8
XFILLER_T_4_1633 VDD VSS / DCAP8
XFILLER_T_4_1631 VDD VSS / DCAP8
XFILLER_T_4_1628 VDD VSS / DCAP8
XFILLER_T_4_1626 VDD VSS / DCAP8
XFILLER_T_4_1617 VDD VSS / DCAP8
XFILLER_T_4_1605 VDD VSS / DCAP8
XFILLER_T_4_1596 VDD VSS / DCAP8
XFILLER_T_4_1591 VDD VSS / DCAP8
XFILLER_T_4_1589 VDD VSS / DCAP8
XFILLER_T_4_1577 VDD VSS / DCAP8
XFILLER_T_4_1575 VDD VSS / DCAP8
XFILLER_T_4_1571 VDD VSS / DCAP8
XFILLER_T_4_1569 VDD VSS / DCAP8
XFILLER_T_4_1564 VDD VSS / DCAP8
XFILLER_T_4_1559 VDD VSS / DCAP8
XFILLER_T_4_1552 VDD VSS / DCAP8
XFILLER_T_4_1547 VDD VSS / DCAP8
XFILLER_T_4_1536 VDD VSS / DCAP8
XFILLER_T_4_1523 VDD VSS / DCAP8
XFILLER_T_4_1515 VDD VSS / DCAP8
XFILLER_T_4_1510 VDD VSS / DCAP8
XFILLER_T_4_1483 VDD VSS / DCAP8
XFILLER_T_4_1479 VDD VSS / DCAP8
XFILLER_T_4_1465 VDD VSS / DCAP8
XFILLER_T_4_1452 VDD VSS / DCAP8
XFILLER_T_4_1448 VDD VSS / DCAP8
XFILLER_T_4_1443 VDD VSS / DCAP8
XFILLER_T_4_1430 VDD VSS / DCAP8
XFILLER_T_4_1429 VDD VSS / DCAP8
XFILLER_T_4_1428 VDD VSS / DCAP8
XFILLER_T_4_1426 VDD VSS / DCAP8
XFILLER_T_4_1421 VDD VSS / DCAP8
XFILLER_T_4_1407 VDD VSS / DCAP8
XFILLER_T_4_1405 VDD VSS / DCAP8
XFILLER_T_4_1395 VDD VSS / DCAP8
XFILLER_T_4_1387 VDD VSS / DCAP8
XFILLER_T_4_1368 VDD VSS / DCAP8
XFILLER_T_4_1356 VDD VSS / DCAP8
XFILLER_T_4_1343 VDD VSS / DCAP8
XFILLER_T_4_1341 VDD VSS / DCAP8
XFILLER_T_4_1302 VDD VSS / DCAP8
XFILLER_T_4_1297 VDD VSS / DCAP8
XFILLER_T_4_1294 VDD VSS / DCAP8
XFILLER_T_4_1292 VDD VSS / DCAP8
XFILLER_T_4_1289 VDD VSS / DCAP8
XFILLER_T_4_1287 VDD VSS / DCAP8
XFILLER_T_4_1281 VDD VSS / DCAP8
XFILLER_T_4_1254 VDD VSS / DCAP8
XFILLER_T_4_1236 VDD VSS / DCAP8
XFILLER_T_4_1223 VDD VSS / DCAP8
XFILLER_T_4_1205 VDD VSS / DCAP8
XFILLER_T_4_1197 VDD VSS / DCAP8
XFILLER_T_4_1195 VDD VSS / DCAP8
XFILLER_T_4_1191 VDD VSS / DCAP8
XFILLER_T_4_1185 VDD VSS / DCAP8
XFILLER_T_4_1173 VDD VSS / DCAP8
XFILLER_T_4_1172 VDD VSS / DCAP8
XFILLER_T_4_1169 VDD VSS / DCAP8
XFILLER_T_4_1163 VDD VSS / DCAP8
XFILLER_T_4_1162 VDD VSS / DCAP8
XFILLER_T_4_1159 VDD VSS / DCAP8
XFILLER_T_4_1152 VDD VSS / DCAP8
XFILLER_T_4_1141 VDD VSS / DCAP8
XFILLER_T_4_1133 VDD VSS / DCAP8
XFILLER_T_4_1123 VDD VSS / DCAP8
XFILLER_T_4_1118 VDD VSS / DCAP8
XFILLER_T_4_1114 VDD VSS / DCAP8
XFILLER_T_4_1105 VDD VSS / DCAP8
XFILLER_T_4_1103 VDD VSS / DCAP8
XFILLER_T_4_1098 VDD VSS / DCAP8
XFILLER_T_4_1096 VDD VSS / DCAP8
XFILLER_T_4_1090 VDD VSS / DCAP8
XFILLER_T_4_1085 VDD VSS / DCAP8
XFILLER_T_4_1083 VDD VSS / DCAP8
XFILLER_T_4_1080 VDD VSS / DCAP8
XFILLER_T_4_1064 VDD VSS / DCAP8
XFILLER_T_4_1057 VDD VSS / DCAP8
XFILLER_T_4_1049 VDD VSS / DCAP8
XFILLER_T_4_1036 VDD VSS / DCAP8
XFILLER_T_4_1033 VDD VSS / DCAP8
XFILLER_T_4_1027 VDD VSS / DCAP8
XFILLER_T_4_1018 VDD VSS / DCAP8
XFILLER_T_4_1014 VDD VSS / DCAP8
XFILLER_T_4_1007 VDD VSS / DCAP8
XFILLER_T_4_990 VDD VSS / DCAP8
XFILLER_T_4_988 VDD VSS / DCAP8
XFILLER_T_4_987 VDD VSS / DCAP8
XFILLER_T_4_981 VDD VSS / DCAP8
XFILLER_T_4_966 VDD VSS / DCAP8
XFILLER_T_4_964 VDD VSS / DCAP8
XFILLER_T_4_958 VDD VSS / DCAP8
XFILLER_T_4_955 VDD VSS / DCAP8
XFILLER_T_4_953 VDD VSS / DCAP8
XFILLER_T_4_927 VDD VSS / DCAP8
XFILLER_T_4_920 VDD VSS / DCAP8
XFILLER_T_4_912 VDD VSS / DCAP8
XFILLER_T_4_909 VDD VSS / DCAP8
XFILLER_T_4_898 VDD VSS / DCAP8
XFILLER_T_4_890 VDD VSS / DCAP8
XFILLER_T_4_887 VDD VSS / DCAP8
XFILLER_T_4_877 VDD VSS / DCAP8
XFILLER_T_4_861 VDD VSS / DCAP8
XFILLER_T_4_849 VDD VSS / DCAP8
XFILLER_T_4_844 VDD VSS / DCAP8
XFILLER_T_4_839 VDD VSS / DCAP8
XFILLER_T_4_835 VDD VSS / DCAP8
XFILLER_T_4_824 VDD VSS / DCAP8
XFILLER_T_4_804 VDD VSS / DCAP8
XFILLER_T_4_799 VDD VSS / DCAP8
XFILLER_T_4_787 VDD VSS / DCAP8
XFILLER_T_4_782 VDD VSS / DCAP8
XFILLER_T_4_775 VDD VSS / DCAP8
XFILLER_T_4_769 VDD VSS / DCAP8
XFILLER_T_4_768 VDD VSS / DCAP8
XFILLER_T_4_757 VDD VSS / DCAP8
XFILLER_T_4_756 VDD VSS / DCAP8
XFILLER_T_4_747 VDD VSS / DCAP8
XFILLER_T_4_743 VDD VSS / DCAP8
XFILLER_T_4_738 VDD VSS / DCAP8
XFILLER_T_4_733 VDD VSS / DCAP8
XFILLER_T_4_722 VDD VSS / DCAP8
XFILLER_T_4_715 VDD VSS / DCAP8
XFILLER_T_4_712 VDD VSS / DCAP8
XFILLER_T_4_698 VDD VSS / DCAP8
XFILLER_T_4_692 VDD VSS / DCAP8
XFILLER_T_4_671 VDD VSS / DCAP8
XFILLER_T_4_667 VDD VSS / DCAP8
XFILLER_T_5_1122 VDD VSS / DCAP8
XFILLER_T_5_1109 VDD VSS / DCAP8
XFILLER_T_5_1104 VDD VSS / DCAP8
XFILLER_T_5_1095 VDD VSS / DCAP8
XFILLER_T_5_1087 VDD VSS / DCAP8
XFILLER_T_5_1082 VDD VSS / DCAP8
XFILLER_T_5_1081 VDD VSS / DCAP8
XFILLER_T_5_1078 VDD VSS / DCAP8
XFILLER_T_5_1075 VDD VSS / DCAP8
XFILLER_T_5_1073 VDD VSS / DCAP8
XFILLER_T_5_1059 VDD VSS / DCAP8
XFILLER_T_5_1049 VDD VSS / DCAP8
XFILLER_T_5_1040 VDD VSS / DCAP8
XFILLER_T_5_1037 VDD VSS / DCAP8
XFILLER_T_5_1033 VDD VSS / DCAP8
XFILLER_T_5_1031 VDD VSS / DCAP8
XFILLER_T_4_661 VDD VSS / DCAP8
XFILLER_T_4_659 VDD VSS / DCAP8
XFILLER_T_4_655 VDD VSS / DCAP8
XFILLER_T_5_1026 VDD VSS / DCAP8
XFILLER_T_4_651 VDD VSS / DCAP8
XFILLER_T_5_1015 VDD VSS / DCAP8
XFILLER_T_5_1013 VDD VSS / DCAP8
XFILLER_T_5_1008 VDD VSS / DCAP8
XFILLER_T_4_644 VDD VSS / DCAP8
XFILLER_T_4_631 VDD VSS / DCAP8
XFILLER_T_4_628 VDD VSS / DCAP8
XFILLER_T_4_617 VDD VSS / DCAP8
XFILLER_T_4_615 VDD VSS / DCAP8
XFILLER_T_4_604 VDD VSS / DCAP8
XFILLER_T_4_589 VDD VSS / DCAP8
XFILLER_T_4_585 VDD VSS / DCAP8
XFILLER_T_4_580 VDD VSS / DCAP8
XFILLER_T_4_578 VDD VSS / DCAP8
XFILLER_T_4_576 VDD VSS / DCAP8
XFILLER_T_4_575 VDD VSS / DCAP8
XFILLER_T_4_572 VDD VSS / DCAP8
XFILLER_T_4_570 VDD VSS / DCAP8
XFILLER_T_4_557 VDD VSS / DCAP8
XFILLER_T_5_978 VDD VSS / DCAP8
XFILLER_T_5_973 VDD VSS / DCAP8
XFILLER_T_4_538 VDD VSS / DCAP8
XFILLER_T_4_529 VDD VSS / DCAP8
XFILLER_T_5_947 VDD VSS / DCAP8
XFILLER_T_5_942 VDD VSS / DCAP8
XFILLER_T_5_938 VDD VSS / DCAP8
XFILLER_T_5_928 VDD VSS / DCAP8
XFILLER_T_5_920 VDD VSS / DCAP8
XFILLER_T_5_909 VDD VSS / DCAP8
XFILLER_T_5_904 VDD VSS / DCAP8
XFILLER_T_5_896 VDD VSS / DCAP8
XFILLER_T_5_888 VDD VSS / DCAP8
XFILLER_T_5_884 VDD VSS / DCAP8
XFILLER_T_5_877 VDD VSS / DCAP8
XFILLER_T_5_858 VDD VSS / DCAP8
XFILLER_T_5_856 VDD VSS / DCAP8
XFILLER_T_4_520 VDD VSS / DCAP8
XFILLER_T_4_516 VDD VSS / DCAP8
XFILLER_T_4_513 VDD VSS / DCAP8
XFILLER_T_4_511 VDD VSS / DCAP8
XFILLER_T_4_510 VDD VSS / DCAP8
XFILLER_T_4_507 VDD VSS / DCAP8
XFILLER_T_5_847 VDD VSS / DCAP8
XFILLER_T_5_838 VDD VSS / DCAP8
XFILLER_T_4_504 VDD VSS / DCAP8
XFILLER_T_5_832 VDD VSS / DCAP8
XFILLER_T_5_825 VDD VSS / DCAP8
XFILLER_T_4_496 VDD VSS / DCAP8
XFILLER_T_5_808 VDD VSS / DCAP8
XFILLER_T_4_493 VDD VSS / DCAP8
XFILLER_T_5_805 VDD VSS / DCAP8
XFILLER_T_5_798 VDD VSS / DCAP8
XFILLER_T_4_486 VDD VSS / DCAP8
XFILLER_T_5_793 VDD VSS / DCAP8
XFILLER_T_4_470 VDD VSS / DCAP8
XFILLER_T_4_469 VDD VSS / DCAP8
XFILLER_T_4_467 VDD VSS / DCAP8
XFILLER_T_5_780 VDD VSS / DCAP8
XFILLER_T_4_456 VDD VSS / DCAP8
XFILLER_T_5_773 VDD VSS / DCAP8
XFILLER_T_4_442 VDD VSS / DCAP8
XFILLER_T_5_766 VDD VSS / DCAP8
XFILLER_T_5_763 VDD VSS / DCAP8
XFILLER_T_5_755 VDD VSS / DCAP8
XFILLER_T_5_752 VDD VSS / DCAP8
XFILLER_T_5_747 VDD VSS / DCAP8
XFILLER_T_5_737 VDD VSS / DCAP8
XFILLER_T_5_735 VDD VSS / DCAP8
XFILLER_T_5_734 VDD VSS / DCAP8
XFILLER_T_5_730 VDD VSS / DCAP8
XFILLER_T_4_434 VDD VSS / DCAP8
XFILLER_T_4_428 VDD VSS / DCAP8
XFILLER_T_4_425 VDD VSS / DCAP8
XFILLER_T_4_420 VDD VSS / DCAP8
XFILLER_T_5_713 VDD VSS / DCAP8
XFILLER_T_5_711 VDD VSS / DCAP8
XFILLER_T_5_694 VDD VSS / DCAP8
XFILLER_T_5_689 VDD VSS / DCAP8
XFILLER_T_5_686 VDD VSS / DCAP8
XFILLER_T_4_407 VDD VSS / DCAP8
XFILLER_T_5_683 VDD VSS / DCAP8
XFILLER_T_4_400 VDD VSS / DCAP8
XFILLER_T_5_680 VDD VSS / DCAP8
XFILLER_T_4_394 VDD VSS / DCAP8
XFILLER_T_4_392 VDD VSS / DCAP8
XFILLER_T_4_390 VDD VSS / DCAP8
XFILLER_T_4_388 VDD VSS / DCAP8
XFILLER_T_5_675 VDD VSS / DCAP8
XFILLER_T_4_374 VDD VSS / DCAP8
XFILLER_T_5_666 VDD VSS / DCAP8
XFILLER_T_5_645 VDD VSS / DCAP8
XFILLER_T_5_641 VDD VSS / DCAP8
XFILLER_T_5_639 VDD VSS / DCAP8
XFILLER_T_4_367 VDD VSS / DCAP8
XFILLER_T_4_357 VDD VSS / DCAP8
XFILLER_T_4_349 VDD VSS / DCAP8
XFILLER_T_4_346 VDD VSS / DCAP8
XFILLER_T_4_342 VDD VSS / DCAP8
XFILLER_T_5_633 VDD VSS / DCAP8
XFILLER_T_5_626 VDD VSS / DCAP8
XFILLER_T_5_624 VDD VSS / DCAP8
XFILLER_T_5_614 VDD VSS / DCAP8
XFILLER_T_5_608 VDD VSS / DCAP8
XFILLER_T_5_607 VDD VSS / DCAP8
XFILLER_T_4_328 VDD VSS / DCAP8
XFILLER_T_4_326 VDD VSS / DCAP8
XFILLER_T_4_320 VDD VSS / DCAP8
XFILLER_T_5_596 VDD VSS / DCAP8
XFILLER_T_5_593 VDD VSS / DCAP8
XFILLER_T_5_589 VDD VSS / DCAP8
XFILLER_T_5_585 VDD VSS / DCAP8
XFILLER_T_5_581 VDD VSS / DCAP8
XFILLER_T_5_573 VDD VSS / DCAP8
XFILLER_T_4_317 VDD VSS / DCAP8
XFILLER_T_5_566 VDD VSS / DCAP8
XFILLER_T_4_300 VDD VSS / DCAP8
XFILLER_T_4_291 VDD VSS / DCAP8
XFILLER_T_5_556 VDD VSS / DCAP8
XFILLER_T_5_538 VDD VSS / DCAP8
XFILLER_T_5_530 VDD VSS / DCAP8
XFILLER_T_5_520 VDD VSS / DCAP8
XFILLER_T_5_518 VDD VSS / DCAP8
XFILLER_T_5_515 VDD VSS / DCAP8
XFILLER_T_5_501 VDD VSS / DCAP8
XFILLER_T_5_492 VDD VSS / DCAP8
XFILLER_T_5_485 VDD VSS / DCAP8
XFILLER_T_5_472 VDD VSS / DCAP8
XFILLER_T_5_466 VDD VSS / DCAP8
XFILLER_T_5_441 VDD VSS / DCAP8
XFILLER_T_5_434 VDD VSS / DCAP8
XFILLER_T_4_273 VDD VSS / DCAP8
XFILLER_T_4_271 VDD VSS / DCAP8
XFILLER_T_5_420 VDD VSS / DCAP8
XFILLER_T_4_268 VDD VSS / DCAP8
XFILLER_T_5_413 VDD VSS / DCAP8
XFILLER_T_4_257 VDD VSS / DCAP8
XFILLER_T_5_403 VDD VSS / DCAP8
XFILLER_T_4_252 VDD VSS / DCAP8
XFILLER_T_4_245 VDD VSS / DCAP8
XFILLER_T_5_398 VDD VSS / DCAP8
XFILLER_T_5_392 VDD VSS / DCAP8
XFILLER_T_5_387 VDD VSS / DCAP8
XFILLER_T_5_383 VDD VSS / DCAP8
XFILLER_T_5_378 VDD VSS / DCAP8
XFILLER_T_5_374 VDD VSS / DCAP8
XFILLER_T_5_369 VDD VSS / DCAP8
XFILLER_T_5_367 VDD VSS / DCAP8
XFILLER_T_5_363 VDD VSS / DCAP8
XFILLER_T_4_228 VDD VSS / DCAP8
XFILLER_T_4_224 VDD VSS / DCAP8
XFILLER_T_4_223 VDD VSS / DCAP8
XFILLER_T_5_361 VDD VSS / DCAP8
XFILLER_T_5_352 VDD VSS / DCAP8
XFILLER_T_5_350 VDD VSS / DCAP8
XFILLER_T_4_219 VDD VSS / DCAP8
XFILLER_T_5_340 VDD VSS / DCAP8
XFILLER_T_4_210 VDD VSS / DCAP8
XFILLER_T_4_208 VDD VSS / DCAP8
XFILLER_T_4_205 VDD VSS / DCAP8
XFILLER_T_4_199 VDD VSS / DCAP8
XFILLER_T_4_197 VDD VSS / DCAP8
XFILLER_T_4_194 VDD VSS / DCAP8
XFILLER_T_5_322 VDD VSS / DCAP8
XFILLER_T_5_320 VDD VSS / DCAP8
XFILLER_T_5_317 VDD VSS / DCAP8
XFILLER_T_5_292 VDD VSS / DCAP8
XFILLER_T_5_277 VDD VSS / DCAP8
XFILLER_T_5_267 VDD VSS / DCAP8
XFILLER_T_4_185 VDD VSS / DCAP8
XFILLER_T_4_182 VDD VSS / DCAP8
XFILLER_T_5_249 VDD VSS / DCAP8
XFILLER_T_5_246 VDD VSS / DCAP8
XFILLER_T_5_234 VDD VSS / DCAP8
XFILLER_T_5_231 VDD VSS / DCAP8
XFILLER_T_5_214 VDD VSS / DCAP8
XFILLER_T_5_200 VDD VSS / DCAP8
XFILLER_T_4_172 VDD VSS / DCAP8
XFILLER_T_4_153 VDD VSS / DCAP8
XFILLER_T_4_149 VDD VSS / DCAP8
XFILLER_T_5_196 VDD VSS / DCAP8
XFILLER_T_5_190 VDD VSS / DCAP8
XFILLER_T_4_137 VDD VSS / DCAP8
XFILLER_T_5_182 VDD VSS / DCAP8
XFILLER_T_5_174 VDD VSS / DCAP8
XFILLER_T_5_165 VDD VSS / DCAP8
XFILLER_T_5_162 VDD VSS / DCAP8
XFILLER_T_5_157 VDD VSS / DCAP8
XFILLER_T_5_156 VDD VSS / DCAP8
XFILLER_T_5_147 VDD VSS / DCAP8
XFILLER_T_4_122 VDD VSS / DCAP8
XFILLER_T_5_146 VDD VSS / DCAP8
XFILLER_T_4_111 VDD VSS / DCAP8
XFILLER_T_4_103 VDD VSS / DCAP8
XFILLER_T_5_140 VDD VSS / DCAP8
XFILLER_T_5_138 VDD VSS / DCAP8
XFILLER_T_4_81 VDD VSS / DCAP8
XFILLER_T_4_76 VDD VSS / DCAP8
XFILLER_T_5_101 VDD VSS / DCAP8
XFILLER_T_5_94 VDD VSS / DCAP8
XFILLER_T_5_90 VDD VSS / DCAP8
XFILLER_T_5_76 VDD VSS / DCAP8
XFILLER_T_5_71 VDD VSS / DCAP8
XFILLER_T_5_60 VDD VSS / DCAP8
XFILLER_T_4_39 VDD VSS / DCAP8
XFILLER_T_4_37 VDD VSS / DCAP8
XFILLER_T_4_34 VDD VSS / DCAP8
XFILLER_T_4_30 VDD VSS / DCAP8
XFILLER_T_4_26 VDD VSS / DCAP8
XFILLER_T_4_17 VDD VSS / DCAP8
XFILLER_T_4_14 VDD VSS / DCAP8
XFILLER_T_5_20 VDD VSS / DCAP8
XFILLER_T_5_14 VDD VSS / DCAP8
XFILLER_T_5_12 VDD VSS / DCAP8
XFILLER_T_4_6 VDD VSS / DCAP8
XFILLER_T_4_2 VDD VSS / DCAP8
XFILLER_T_5_3 VDD VSS / DCAP8
XFILLER_T_5_1 VDD VSS / DCAP8
XFILLER_T_2_2594 VDD VSS / DCAP8
XFILLER_T_2_2589 VDD VSS / DCAP8
XFILLER_T_2_2577 VDD VSS / DCAP8
XFILLER_T_2_2574 VDD VSS / DCAP8
XFILLER_T_2_2551 VDD VSS / DCAP8
XFILLER_T_2_2550 VDD VSS / DCAP8
XFILLER_T_2_2542 VDD VSS / DCAP8
XFILLER_T_2_2532 VDD VSS / DCAP8
XFILLER_T_2_2513 VDD VSS / DCAP8
XFILLER_T_2_2503 VDD VSS / DCAP8
XFILLER_T_2_2495 VDD VSS / DCAP8
XFILLER_T_2_2483 VDD VSS / DCAP8
XFILLER_T_2_2479 VDD VSS / DCAP8
XFILLER_T_2_2475 VDD VSS / DCAP8
XFILLER_T_2_2473 VDD VSS / DCAP8
XFILLER_T_2_2466 VDD VSS / DCAP8
XFILLER_T_2_2463 VDD VSS / DCAP8
XFILLER_T_2_2443 VDD VSS / DCAP8
XFILLER_T_2_2433 VDD VSS / DCAP8
XFILLER_T_2_2429 VDD VSS / DCAP8
XFILLER_T_2_2419 VDD VSS / DCAP8
XFILLER_T_2_2410 VDD VSS / DCAP8
XFILLER_T_2_2405 VDD VSS / DCAP8
XFILLER_T_2_2402 VDD VSS / DCAP8
XFILLER_T_2_2394 VDD VSS / DCAP8
XFILLER_T_2_2392 VDD VSS / DCAP8
XFILLER_T_2_2383 VDD VSS / DCAP8
XFILLER_T_2_2369 VDD VSS / DCAP8
XFILLER_T_2_2361 VDD VSS / DCAP8
XFILLER_T_2_2357 VDD VSS / DCAP8
XFILLER_T_2_2352 VDD VSS / DCAP8
XFILLER_T_2_2331 VDD VSS / DCAP8
XFILLER_T_2_2328 VDD VSS / DCAP8
XFILLER_T_2_2320 VDD VSS / DCAP8
XFILLER_T_2_2317 VDD VSS / DCAP8
XFILLER_T_2_2287 VDD VSS / DCAP8
XFILLER_T_2_2257 VDD VSS / DCAP8
XFILLER_T_2_2254 VDD VSS / DCAP8
XFILLER_T_2_2239 VDD VSS / DCAP8
XFILLER_T_2_2219 VDD VSS / DCAP8
XFILLER_T_1_2405 VDD VSS / DCAP8
XFILLER_T_2_2211 VDD VSS / DCAP8
XFILLER_T_2_2210 VDD VSS / DCAP8
XFILLER_T_2_2200 VDD VSS / DCAP8
XFILLER_T_1_2398 VDD VSS / DCAP8
XFILLER_T_2_2162 VDD VSS / DCAP8
XFILLER_T_2_2130 VDD VSS / DCAP8
XFILLER_T_2_2114 VDD VSS / DCAP8
XFILLER_T_2_2108 VDD VSS / DCAP8
XFILLER_T_2_2104 VDD VSS / DCAP8
XFILLER_T_2_2099 VDD VSS / DCAP8
XFILLER_T_2_2084 VDD VSS / DCAP8
XFILLER_T_2_2074 VDD VSS / DCAP8
XFILLER_T_2_2058 VDD VSS / DCAP8
XFILLER_T_2_2046 VDD VSS / DCAP8
XFILLER_T_2_2043 VDD VSS / DCAP8
XFILLER_T_2_2024 VDD VSS / DCAP8
XFILLER_T_2_2022 VDD VSS / DCAP8
XFILLER_T_2_2000 VDD VSS / DCAP8
XFILLER_T_2_1999 VDD VSS / DCAP8
XFILLER_T_2_1995 VDD VSS / DCAP8
XFILLER_T_2_1988 VDD VSS / DCAP8
XFILLER_T_2_1986 VDD VSS / DCAP8
XFILLER_T_2_1977 VDD VSS / DCAP8
XFILLER_T_2_1976 VDD VSS / DCAP8
XFILLER_T_1_2381 VDD VSS / DCAP8
XFILLER_T_2_1954 VDD VSS / DCAP8
XFILLER_T_2_1950 VDD VSS / DCAP8
XFILLER_T_2_1936 VDD VSS / DCAP8
XFILLER_T_2_1921 VDD VSS / DCAP8
XFILLER_T_1_2371 VDD VSS / DCAP8
XFILLER_T_2_1905 VDD VSS / DCAP8
XFILLER_T_2_1882 VDD VSS / DCAP8
XFILLER_T_1_2352 VDD VSS / DCAP8
XFILLER_T_2_1878 VDD VSS / DCAP8
XFILLER_T_2_1867 VDD VSS / DCAP8
XFILLER_T_1_2343 VDD VSS / DCAP8
XFILLER_T_1_2339 VDD VSS / DCAP8
XFILLER_T_1_2338 VDD VSS / DCAP8
XFILLER_T_2_1862 VDD VSS / DCAP8
XFILLER_T_2_1859 VDD VSS / DCAP8
XFILLER_T_1_2308 VDD VSS / DCAP8
XFILLER_T_1_2307 VDD VSS / DCAP8
XFILLER_T_2_1843 VDD VSS / DCAP8
XFILLER_T_2_1841 VDD VSS / DCAP8
XFILLER_T_2_1839 VDD VSS / DCAP8
XFILLER_T_2_1834 VDD VSS / DCAP8
XFILLER_T_1_2300 VDD VSS / DCAP8
XFILLER_T_1_2299 VDD VSS / DCAP8
XFILLER_T_1_2295 VDD VSS / DCAP8
XFILLER_T_2_1796 VDD VSS / DCAP8
XFILLER_T_2_1757 VDD VSS / DCAP8
XFILLER_T_2_1748 VDD VSS / DCAP8
XFILLER_T_2_1728 VDD VSS / DCAP8
XFILLER_T_2_1719 VDD VSS / DCAP8
XFILLER_T_2_1717 VDD VSS / DCAP8
XFILLER_T_2_1684 VDD VSS / DCAP8
XFILLER_T_2_1679 VDD VSS / DCAP8
XFILLER_T_1_2273 VDD VSS / DCAP8
XFILLER_T_1_2265 VDD VSS / DCAP8
XFILLER_T_1_2262 VDD VSS / DCAP8
XFILLER_T_2_1668 VDD VSS / DCAP8
XFILLER_T_2_1663 VDD VSS / DCAP8
XFILLER_T_2_1656 VDD VSS / DCAP8
XFILLER_T_2_1651 VDD VSS / DCAP8
XFILLER_T_2_1650 VDD VSS / DCAP8
XFILLER_T_2_1636 VDD VSS / DCAP8
XFILLER_T_2_1633 VDD VSS / DCAP8
XFILLER_T_2_1627 VDD VSS / DCAP8
XFILLER_T_2_1622 VDD VSS / DCAP8
XFILLER_T_2_1609 VDD VSS / DCAP8
XFILLER_T_1_2253 VDD VSS / DCAP8
XFILLER_T_1_2249 VDD VSS / DCAP8
XFILLER_T_1_2245 VDD VSS / DCAP8
XFILLER_T_1_2243 VDD VSS / DCAP8
XFILLER_T_1_2241 VDD VSS / DCAP8
XFILLER_T_1_2240 VDD VSS / DCAP8
XFILLER_T_2_1565 VDD VSS / DCAP8
XFILLER_T_2_1559 VDD VSS / DCAP8
XFILLER_T_2_1554 VDD VSS / DCAP8
XFILLER_T_2_1553 VDD VSS / DCAP8
XFILLER_T_1_2234 VDD VSS / DCAP8
XFILLER_T_1_2229 VDD VSS / DCAP8
XFILLER_T_1_2227 VDD VSS / DCAP8
XFILLER_T_1_2210 VDD VSS / DCAP8
XFILLER_T_1_2199 VDD VSS / DCAP8
XFILLER_T_1_2195 VDD VSS / DCAP8
XFILLER_T_2_1547 VDD VSS / DCAP8
XFILLER_T_2_1541 VDD VSS / DCAP8
XFILLER_T_1_2186 VDD VSS / DCAP8
XFILLER_T_2_1532 VDD VSS / DCAP8
XFILLER_T_2_1529 VDD VSS / DCAP8
XFILLER_T_2_1518 VDD VSS / DCAP8
XFILLER_T_2_1510 VDD VSS / DCAP8
XFILLER_T_2_1507 VDD VSS / DCAP8
XFILLER_T_1_2175 VDD VSS / DCAP8
XFILLER_T_1_2169 VDD VSS / DCAP8
XFILLER_T_2_1499 VDD VSS / DCAP8
XFILLER_T_2_1494 VDD VSS / DCAP8
XFILLER_T_1_2164 VDD VSS / DCAP8
XFILLER_T_1_2161 VDD VSS / DCAP8
XFILLER_T_2_1484 VDD VSS / DCAP8
XFILLER_T_2_1477 VDD VSS / DCAP8
XFILLER_T_1_2155 VDD VSS / DCAP8
XFILLER_T_1_2154 VDD VSS / DCAP8
XFILLER_T_1_2150 VDD VSS / DCAP8
XFILLER_T_1_2138 VDD VSS / DCAP8
XFILLER_T_1_2134 VDD VSS / DCAP8
XFILLER_T_2_1455 VDD VSS / DCAP8
XFILLER_T_2_1447 VDD VSS / DCAP8
XFILLER_T_2_1427 VDD VSS / DCAP8
XFILLER_T_1_2132 VDD VSS / DCAP8
XFILLER_T_1_2128 VDD VSS / DCAP8
XFILLER_T_2_1399 VDD VSS / DCAP8
XFILLER_T_1_2127 VDD VSS / DCAP8
XFILLER_T_2_1382 VDD VSS / DCAP8
XFILLER_T_2_1381 VDD VSS / DCAP8
XFILLER_T_2_1377 VDD VSS / DCAP8
XFILLER_T_2_1366 VDD VSS / DCAP8
XFILLER_T_2_1355 VDD VSS / DCAP8
XFILLER_T_1_2107 VDD VSS / DCAP8
XFILLER_T_1_2100 VDD VSS / DCAP8
XFILLER_T_1_2097 VDD VSS / DCAP8
XFILLER_T_2_1335 VDD VSS / DCAP8
XFILLER_T_1_2086 VDD VSS / DCAP8
XFILLER_T_1_2082 VDD VSS / DCAP8
XFILLER_T_2_1322 VDD VSS / DCAP8
XFILLER_T_2_1318 VDD VSS / DCAP8
XFILLER_T_2_1315 VDD VSS / DCAP8
XFILLER_T_2_1308 VDD VSS / DCAP8
XFILLER_T_2_1301 VDD VSS / DCAP8
XFILLER_T_2_1295 VDD VSS / DCAP8
XFILLER_T_2_1292 VDD VSS / DCAP8
XFILLER_T_1_2070 VDD VSS / DCAP8
XFILLER_T_2_1273 VDD VSS / DCAP8
XFILLER_T_1_2049 VDD VSS / DCAP8
XFILLER_T_1_2031 VDD VSS / DCAP8
XFILLER_T_1_2016 VDD VSS / DCAP8
XFILLER_T_2_1267 VDD VSS / DCAP8
XFILLER_T_2_1266 VDD VSS / DCAP8
XFILLER_T_2_1260 VDD VSS / DCAP8
XFILLER_T_2_1250 VDD VSS / DCAP8
XFILLER_T_2_1233 VDD VSS / DCAP8
XFILLER_T_1_1975 VDD VSS / DCAP8
XFILLER_T_2_1227 VDD VSS / DCAP8
XFILLER_T_2_1213 VDD VSS / DCAP8
XFILLER_T_1_1970 VDD VSS / DCAP8
XFILLER_T_1_1968 VDD VSS / DCAP8
XFILLER_T_2_1209 VDD VSS / DCAP8
XFILLER_T_2_1206 VDD VSS / DCAP8
XFILLER_T_2_1203 VDD VSS / DCAP8
XFILLER_T_2_1201 VDD VSS / DCAP8
XFILLER_T_2_1198 VDD VSS / DCAP8
XFILLER_T_2_1195 VDD VSS / DCAP8
XFILLER_T_2_1182 VDD VSS / DCAP8
XFILLER_T_2_1180 VDD VSS / DCAP8
XFILLER_T_2_1169 VDD VSS / DCAP8
XFILLER_T_1_1958 VDD VSS / DCAP8
XFILLER_T_1_1952 VDD VSS / DCAP8
XFILLER_T_1_1947 VDD VSS / DCAP8
XFILLER_T_1_1944 VDD VSS / DCAP8
XFILLER_T_1_1936 VDD VSS / DCAP8
XFILLER_T_1_1928 VDD VSS / DCAP8
XFILLER_T_1_1925 VDD VSS / DCAP8
XFILLER_T_1_1902 VDD VSS / DCAP8
XFILLER_T_2_1163 VDD VSS / DCAP8
XFILLER_T_1_1881 VDD VSS / DCAP8
XFILLER_T_2_1152 VDD VSS / DCAP8
XFILLER_T_2_1147 VDD VSS / DCAP8
XFILLER_T_2_1143 VDD VSS / DCAP8
XFILLER_T_1_1875 VDD VSS / DCAP8
XFILLER_T_1_1865 VDD VSS / DCAP8
XFILLER_T_2_1140 VDD VSS / DCAP8
XFILLER_T_2_1134 VDD VSS / DCAP8
XFILLER_T_2_1132 VDD VSS / DCAP8
XFILLER_T_2_1129 VDD VSS / DCAP8
XFILLER_T_2_1123 VDD VSS / DCAP8
XFILLER_T_1_1852 VDD VSS / DCAP8
XFILLER_T_1_1840 VDD VSS / DCAP8
XFILLER_T_1_1836 VDD VSS / DCAP8
XFILLER_T_1_1834 VDD VSS / DCAP8
XFILLER_T_2_1111 VDD VSS / DCAP8
XFILLER_T_1_1825 VDD VSS / DCAP8
XFILLER_T_1_1822 VDD VSS / DCAP8
XFILLER_T_2_1108 VDD VSS / DCAP8
XFILLER_T_1_1819 VDD VSS / DCAP8
XFILLER_T_1_1809 VDD VSS / DCAP8
XFILLER_T_1_1808 VDD VSS / DCAP8
XFILLER_T_1_1799 VDD VSS / DCAP8
XFILLER_T_1_1798 VDD VSS / DCAP8
XFILLER_T_1_1792 VDD VSS / DCAP8
XFILLER_T_1_1783 VDD VSS / DCAP8
XFILLER_T_1_1779 VDD VSS / DCAP8
XFILLER_T_2_1102 VDD VSS / DCAP8
XFILLER_T_1_1761 VDD VSS / DCAP8
XFILLER_T_1_1751 VDD VSS / DCAP8
XFILLER_T_1_1744 VDD VSS / DCAP8
XFILLER_T_1_1741 VDD VSS / DCAP8
XFILLER_T_1_1735 VDD VSS / DCAP8
XFILLER_T_1_1733 VDD VSS / DCAP8
XFILLER_T_1_1728 VDD VSS / DCAP8
XFILLER_T_1_1715 VDD VSS / DCAP8
XFILLER_T_2_1097 VDD VSS / DCAP8
XFILLER_T_1_1707 VDD VSS / DCAP8
XFILLER_T_1_1701 VDD VSS / DCAP8
XFILLER_T_2_1092 VDD VSS / DCAP8
XFILLER_T_2_1088 VDD VSS / DCAP8
XFILLER_T_1_1683 VDD VSS / DCAP8
XFILLER_T_1_1652 VDD VSS / DCAP8
XFILLER_T_2_1073 VDD VSS / DCAP8
XFILLER_T_2_1070 VDD VSS / DCAP8
XFILLER_T_2_1069 VDD VSS / DCAP8
XFILLER_T_1_1649 VDD VSS / DCAP8
XFILLER_T_2_1048 VDD VSS / DCAP8
XFILLER_T_2_1040 VDD VSS / DCAP8
XFILLER_T_1_1637 VDD VSS / DCAP8
XFILLER_T_1_1635 VDD VSS / DCAP8
XFILLER_T_2_1033 VDD VSS / DCAP8
XFILLER_T_2_1027 VDD VSS / DCAP8
XFILLER_T_2_1018 VDD VSS / DCAP8
XFILLER_T_1_1608 VDD VSS / DCAP8
XFILLER_T_1_1603 VDD VSS / DCAP8
XFILLER_T_1_1596 VDD VSS / DCAP8
XFILLER_T_1_1589 VDD VSS / DCAP8
XFILLER_T_2_996 VDD VSS / DCAP8
XFILLER_T_1_1578 VDD VSS / DCAP8
XFILLER_T_2_994 VDD VSS / DCAP8
XFILLER_T_1_1570 VDD VSS / DCAP8
XFILLER_T_1_1554 VDD VSS / DCAP8
XFILLER_T_1_1549 VDD VSS / DCAP8
XFILLER_T_1_1531 VDD VSS / DCAP8
XFILLER_T_1_1527 VDD VSS / DCAP8
XFILLER_T_2_976 VDD VSS / DCAP8
XFILLER_T_1_1507 VDD VSS / DCAP8
XFILLER_T_1_1497 VDD VSS / DCAP8
XFILLER_T_1_1489 VDD VSS / DCAP8
XFILLER_T_1_1480 VDD VSS / DCAP8
XFILLER_T_1_1475 VDD VSS / DCAP8
XFILLER_T_1_1474 VDD VSS / DCAP8
XFILLER_T_1_1463 VDD VSS / DCAP8
XFILLER_T_1_1442 VDD VSS / DCAP8
XFILLER_T_1_1435 VDD VSS / DCAP8
XFILLER_T_1_1432 VDD VSS / DCAP8
XFILLER_T_1_1427 VDD VSS / DCAP8
XFILLER_T_2_930 VDD VSS / DCAP8
XFILLER_T_2_925 VDD VSS / DCAP8
XFILLER_T_1_1404 VDD VSS / DCAP8
XFILLER_T_1_1398 VDD VSS / DCAP8
XFILLER_T_2_918 VDD VSS / DCAP8
XFILLER_T_1_1390 VDD VSS / DCAP8
XFILLER_T_1_1388 VDD VSS / DCAP8
XFILLER_T_2_898 VDD VSS / DCAP8
XFILLER_T_1_1385 VDD VSS / DCAP8
XFILLER_T_1_1380 VDD VSS / DCAP8
XFILLER_T_1_1377 VDD VSS / DCAP8
XFILLER_T_1_1369 VDD VSS / DCAP8
XFILLER_T_1_1358 VDD VSS / DCAP8
XFILLER_T_1_1356 VDD VSS / DCAP8
XFILLER_T_1_1350 VDD VSS / DCAP8
XFILLER_T_1_1345 VDD VSS / DCAP8
XFILLER_T_2_889 VDD VSS / DCAP8
XFILLER_T_2_887 VDD VSS / DCAP8
XFILLER_T_1_1318 VDD VSS / DCAP8
XFILLER_T_1_1314 VDD VSS / DCAP8
XFILLER_T_2_860 VDD VSS / DCAP8
XFILLER_T_1_1312 VDD VSS / DCAP8
XFILLER_T_1_1307 VDD VSS / DCAP8
XFILLER_T_1_1291 VDD VSS / DCAP8
XFILLER_T_1_1290 VDD VSS / DCAP8
XFILLER_T_1_1287 VDD VSS / DCAP8
XFILLER_T_1_1278 VDD VSS / DCAP8
XFILLER_T_1_1267 VDD VSS / DCAP8
XFILLER_T_1_1259 VDD VSS / DCAP8
XFILLER_T_1_1253 VDD VSS / DCAP8
XFILLER_T_1_1247 VDD VSS / DCAP8
XFILLER_T_1_1244 VDD VSS / DCAP8
XFILLER_T_1_1226 VDD VSS / DCAP8
XFILLER_T_1_1224 VDD VSS / DCAP8
XFILLER_T_1_1220 VDD VSS / DCAP8
XFILLER_T_1_1216 VDD VSS / DCAP8
XFILLER_T_1_1215 VDD VSS / DCAP8
XFILLER_T_1_1214 VDD VSS / DCAP8
XFILLER_T_1_1213 VDD VSS / DCAP8
XFILLER_T_1_1207 VDD VSS / DCAP8
XFILLER_T_2_844 VDD VSS / DCAP8
XFILLER_T_2_832 VDD VSS / DCAP8
XFILLER_T_1_1202 VDD VSS / DCAP8
XFILLER_T_1_1199 VDD VSS / DCAP8
XFILLER_T_1_1189 VDD VSS / DCAP8
XFILLER_T_1_1172 VDD VSS / DCAP8
XFILLER_T_1_1168 VDD VSS / DCAP8
XFILLER_T_1_1167 VDD VSS / DCAP8
XFILLER_T_1_1153 VDD VSS / DCAP8
XFILLER_T_1_1150 VDD VSS / DCAP8
XFILLER_T_2_809 VDD VSS / DCAP8
XFILLER_T_2_805 VDD VSS / DCAP8
XFILLER_T_1_1137 VDD VSS / DCAP8
XFILLER_T_2_801 VDD VSS / DCAP8
XFILLER_T_2_800 VDD VSS / DCAP8
XFILLER_T_2_796 VDD VSS / DCAP8
XFILLER_T_2_785 VDD VSS / DCAP8
XFILLER_T_2_781 VDD VSS / DCAP8
XFILLER_T_2_777 VDD VSS / DCAP8
XFILLER_T_2_771 VDD VSS / DCAP8
XFILLER_T_2_766 VDD VSS / DCAP8
XFILLER_T_2_761 VDD VSS / DCAP8
XFILLER_T_2_755 VDD VSS / DCAP8
XFILLER_T_1_1106 VDD VSS / DCAP8
XFILLER_T_1_1104 VDD VSS / DCAP8
XFILLER_T_1_1099 VDD VSS / DCAP8
XFILLER_T_1_1093 VDD VSS / DCAP8
XFILLER_T_1_1077 VDD VSS / DCAP8
XFILLER_T_2_747 VDD VSS / DCAP8
XFILLER_T_1_1072 VDD VSS / DCAP8
XFILLER_T_1_1068 VDD VSS / DCAP8
XFILLER_T_1_1067 VDD VSS / DCAP8
XFILLER_T_1_1065 VDD VSS / DCAP8
XFILLER_T_1_1054 VDD VSS / DCAP8
XFILLER_T_1_1047 VDD VSS / DCAP8
XFILLER_T_1_1031 VDD VSS / DCAP8
XFILLER_T_1_1025 VDD VSS / DCAP8
XFILLER_T_2_732 VDD VSS / DCAP8
XFILLER_T_2_714 VDD VSS / DCAP8
XFILLER_T_2_706 VDD VSS / DCAP8
XFILLER_T_2_702 VDD VSS / DCAP8
XFILLER_T_1_1019 VDD VSS / DCAP8
XFILLER_T_2_697 VDD VSS / DCAP8
XFILLER_T_1_1005 VDD VSS / DCAP8
XFILLER_T_1_998 VDD VSS / DCAP8
XFILLER_T_1_997 VDD VSS / DCAP8
XFILLER_T_1_993 VDD VSS / DCAP8
XFILLER_T_1_989 VDD VSS / DCAP8
XFILLER_T_1_985 VDD VSS / DCAP8
XFILLER_T_1_983 VDD VSS / DCAP8
XFILLER_T_2_677 VDD VSS / DCAP8
XFILLER_T_1_979 VDD VSS / DCAP8
XFILLER_T_1_972 VDD VSS / DCAP8
XFILLER_T_1_970 VDD VSS / DCAP8
XFILLER_T_1_966 VDD VSS / DCAP8
XFILLER_T_1_960 VDD VSS / DCAP8
XFILLER_T_1_959 VDD VSS / DCAP8
XFILLER_T_2_653 VDD VSS / DCAP8
XFILLER_T_1_948 VDD VSS / DCAP8
XFILLER_T_1_946 VDD VSS / DCAP8
XFILLER_T_1_932 VDD VSS / DCAP8
XFILLER_T_1_926 VDD VSS / DCAP8
XFILLER_T_1_918 VDD VSS / DCAP8
XFILLER_T_2_619 VDD VSS / DCAP8
XFILLER_T_1_910 VDD VSS / DCAP8
XFILLER_T_1_901 VDD VSS / DCAP8
XFILLER_T_2_610 VDD VSS / DCAP8
XFILLER_T_1_893 VDD VSS / DCAP8
XFILLER_T_2_603 VDD VSS / DCAP8
XFILLER_T_2_599 VDD VSS / DCAP8
XFILLER_T_1_886 VDD VSS / DCAP8
XFILLER_T_2_597 VDD VSS / DCAP8
XFILLER_T_1_881 VDD VSS / DCAP8
XFILLER_T_1_879 VDD VSS / DCAP8
XFILLER_T_1_877 VDD VSS / DCAP8
XFILLER_T_1_874 VDD VSS / DCAP8
XFILLER_T_1_869 VDD VSS / DCAP8
XFILLER_T_1_860 VDD VSS / DCAP8
XFILLER_T_1_848 VDD VSS / DCAP8
XFILLER_T_1_840 VDD VSS / DCAP8
XFILLER_T_1_830 VDD VSS / DCAP8
XFILLER_T_1_827 VDD VSS / DCAP8
XFILLER_T_1_823 VDD VSS / DCAP8
XFILLER_T_1_820 VDD VSS / DCAP8
XFILLER_T_1_818 VDD VSS / DCAP8
XFILLER_T_1_814 VDD VSS / DCAP8
XFILLER_T_1_790 VDD VSS / DCAP8
XFILLER_T_1_784 VDD VSS / DCAP8
XFILLER_T_1_781 VDD VSS / DCAP8
XFILLER_T_2_589 VDD VSS / DCAP8
XFILLER_T_2_587 VDD VSS / DCAP8
XFILLER_T_2_582 VDD VSS / DCAP8
XFILLER_T_2_579 VDD VSS / DCAP8
XFILLER_T_2_572 VDD VSS / DCAP8
XFILLER_T_1_759 VDD VSS / DCAP8
XFILLER_T_1_748 VDD VSS / DCAP8
XFILLER_T_1_743 VDD VSS / DCAP8
XFILLER_T_1_740 VDD VSS / DCAP8
XFILLER_T_1_736 VDD VSS / DCAP8
XFILLER_T_1_728 VDD VSS / DCAP8
XFILLER_T_1_726 VDD VSS / DCAP8
XFILLER_T_1_723 VDD VSS / DCAP8
XFILLER_T_1_717 VDD VSS / DCAP8
XFILLER_T_1_713 VDD VSS / DCAP8
XFILLER_T_2_493 VDD VSS / DCAP8
XFILLER_T_2_485 VDD VSS / DCAP8
XFILLER_T_2_482 VDD VSS / DCAP8
XFILLER_T_2_477 VDD VSS / DCAP8
XFILLER_T_2_473 VDD VSS / DCAP8
XFILLER_T_2_462 VDD VSS / DCAP8
XFILLER_T_2_451 VDD VSS / DCAP8
XFILLER_T_1_697 VDD VSS / DCAP8
XFILLER_T_2_441 VDD VSS / DCAP8
XFILLER_T_2_434 VDD VSS / DCAP8
XFILLER_T_1_687 VDD VSS / DCAP8
XFILLER_T_1_682 VDD VSS / DCAP8
XFILLER_T_1_679 VDD VSS / DCAP8
XFILLER_T_2_426 VDD VSS / DCAP8
XFILLER_T_2_424 VDD VSS / DCAP8
XFILLER_T_2_421 VDD VSS / DCAP8
XFILLER_T_1_676 VDD VSS / DCAP8
XFILLER_T_2_418 VDD VSS / DCAP8
XFILLER_T_2_412 VDD VSS / DCAP8
XFILLER_T_1_670 VDD VSS / DCAP8
XFILLER_T_2_398 VDD VSS / DCAP8
XFILLER_T_2_395 VDD VSS / DCAP8
XFILLER_T_1_649 VDD VSS / DCAP8
XFILLER_T_2_388 VDD VSS / DCAP8
XFILLER_T_2_375 VDD VSS / DCAP8
XFILLER_T_1_631 VDD VSS / DCAP8
XFILLER_T_1_614 VDD VSS / DCAP8
XFILLER_T_1_611 VDD VSS / DCAP8
XFILLER_T_1_604 VDD VSS / DCAP8
XFILLER_T_1_593 VDD VSS / DCAP8
XFILLER_T_1_590 VDD VSS / DCAP8
XFILLER_T_1_586 VDD VSS / DCAP8
XFILLER_T_1_583 VDD VSS / DCAP8
XFILLER_T_1_580 VDD VSS / DCAP8
XFILLER_T_1_579 VDD VSS / DCAP8
XFILLER_T_2_364 VDD VSS / DCAP8
XFILLER_T_1_546 VDD VSS / DCAP8
XFILLER_T_2_343 VDD VSS / DCAP8
XFILLER_T_2_340 VDD VSS / DCAP8
XFILLER_T_1_509 VDD VSS / DCAP8
XFILLER_T_1_500 VDD VSS / DCAP8
XFILLER_T_2_311 VDD VSS / DCAP8
XFILLER_T_2_306 VDD VSS / DCAP8
XFILLER_T_1_484 VDD VSS / DCAP8
XFILLER_T_1_482 VDD VSS / DCAP8
XFILLER_T_1_477 VDD VSS / DCAP8
XFILLER_T_1_466 VDD VSS / DCAP8
XFILLER_T_1_460 VDD VSS / DCAP8
XFILLER_T_1_439 VDD VSS / DCAP8
XFILLER_T_1_432 VDD VSS / DCAP8
XFILLER_T_1_420 VDD VSS / DCAP8
XFILLER_T_1_401 VDD VSS / DCAP8
XFILLER_T_1_394 VDD VSS / DCAP8
XFILLER_T_2_276 VDD VSS / DCAP8
XFILLER_T_1_381 VDD VSS / DCAP8
XFILLER_T_1_376 VDD VSS / DCAP8
XFILLER_T_1_371 VDD VSS / DCAP8
XFILLER_T_2_271 VDD VSS / DCAP8
XFILLER_T_2_269 VDD VSS / DCAP8
XFILLER_T_2_263 VDD VSS / DCAP8
XFILLER_T_1_355 VDD VSS / DCAP8
XFILLER_T_2_258 VDD VSS / DCAP8
XFILLER_T_1_349 VDD VSS / DCAP8
XFILLER_T_1_334 VDD VSS / DCAP8
XFILLER_T_2_256 VDD VSS / DCAP8
XFILLER_T_2_253 VDD VSS / DCAP8
XFILLER_T_2_243 VDD VSS / DCAP8
XFILLER_T_2_240 VDD VSS / DCAP8
XFILLER_T_2_235 VDD VSS / DCAP8
XFILLER_T_2_228 VDD VSS / DCAP8
XFILLER_T_1_317 VDD VSS / DCAP8
XFILLER_T_1_312 VDD VSS / DCAP8
XFILLER_T_1_301 VDD VSS / DCAP8
XFILLER_T_1_289 VDD VSS / DCAP8
XFILLER_T_2_212 VDD VSS / DCAP8
XFILLER_T_2_210 VDD VSS / DCAP8
XFILLER_T_2_201 VDD VSS / DCAP8
XFILLER_T_1_286 VDD VSS / DCAP8
XFILLER_T_2_187 VDD VSS / DCAP8
XFILLER_T_1_268 VDD VSS / DCAP8
XFILLER_T_1_236 VDD VSS / DCAP8
XFILLER_T_1_223 VDD VSS / DCAP8
XFILLER_T_1_220 VDD VSS / DCAP8
XFILLER_T_2_180 VDD VSS / DCAP8
XFILLER_T_2_173 VDD VSS / DCAP8
XFILLER_T_1_208 VDD VSS / DCAP8
XFILLER_T_1_204 VDD VSS / DCAP8
XFILLER_T_2_169 VDD VSS / DCAP8
XFILLER_T_2_166 VDD VSS / DCAP8
XFILLER_T_1_194 VDD VSS / DCAP8
XFILLER_T_2_156 VDD VSS / DCAP8
XFILLER_T_2_153 VDD VSS / DCAP8
XFILLER_T_2_148 VDD VSS / DCAP8
XFILLER_T_2_140 VDD VSS / DCAP8
XFILLER_T_2_135 VDD VSS / DCAP8
XFILLER_T_2_133 VDD VSS / DCAP8
XFILLER_T_2_122 VDD VSS / DCAP8
XFILLER_T_1_188 VDD VSS / DCAP8
XFILLER_T_2_117 VDD VSS / DCAP8
XFILLER_T_2_116 VDD VSS / DCAP8
XFILLER_T_1_173 VDD VSS / DCAP8
XFILLER_T_1_162 VDD VSS / DCAP8
XFILLER_T_2_105 VDD VSS / DCAP8
XFILLER_T_1_137 VDD VSS / DCAP8
XFILLER_T_1_132 VDD VSS / DCAP8
XFILLER_T_2_94 VDD VSS / DCAP8
XFILLER_T_2_92 VDD VSS / DCAP8
XFILLER_T_2_83 VDD VSS / DCAP8
XFILLER_T_2_79 VDD VSS / DCAP8
XFILLER_T_2_77 VDD VSS / DCAP8
XFILLER_T_2_70 VDD VSS / DCAP8
XFILLER_T_1_120 VDD VSS / DCAP8
XFILLER_T_1_119 VDD VSS / DCAP8
XFILLER_T_2_65 VDD VSS / DCAP8
XFILLER_T_1_112 VDD VSS / DCAP8
XFILLER_T_1_104 VDD VSS / DCAP8
XFILLER_T_1_95 VDD VSS / DCAP8
XFILLER_T_2_56 VDD VSS / DCAP8
XFILLER_T_1_88 VDD VSS / DCAP8
XFILLER_T_2_55 VDD VSS / DCAP8
XFILLER_T_1_84 VDD VSS / DCAP8
XFILLER_T_2_51 VDD VSS / DCAP8
XFILLER_T_2_46 VDD VSS / DCAP8
XFILLER_T_1_77 VDD VSS / DCAP8
XFILLER_T_2_26 VDD VSS / DCAP8
XFILLER_T_1_49 VDD VSS / DCAP8
XFILLER_T_1_46 VDD VSS / DCAP8
XFILLER_T_1_45 VDD VSS / DCAP8
XFILLER_T_1_39 VDD VSS / DCAP8
XFILLER_T_2_17 VDD VSS / DCAP8
XFILLER_T_2_12 VDD VSS / DCAP8
XFILLER_T_1_32 VDD VSS / DCAP8
XFILLER_incr_T_4_2220 VDD VSS / DCAP64
XFILLER_incr_T_5_797 VDD VSS / DCAP64
XFILLER_incr_T_5_796 VDD VSS / DCAP64
XFILLER_incr_T_5_795 VDD VSS / DCAP64
XFILLER_incr_T_5_794 VDD VSS / DCAP64
XFILLER_incr_T_4_255 VDD VSS / DCAP64
XFILLER_incr_T_5_213 VDD VSS / DCAP64
XFILLER_incr_T_2_360 VDD VSS / DCAP64
XFILLER_incr_T_1_240 VDD VSS / DCAP64
XFILLER_incr_T_1_120 VDD VSS / DCAP64
XFILLER_T_4_1837 VDD VSS / DCAP64
XFILLER_T_5_1120 VDD VSS / DCAP64
XFILLER_T_5_1119 VDD VSS / DCAP64
XFILLER_T_5_1118 VDD VSS / DCAP64
XFILLER_T_5_1117 VDD VSS / DCAP64
XFILLER_T_5_1116 VDD VSS / DCAP64
XFILLER_T_5_1115 VDD VSS / DCAP64
XFILLER_T_5_1114 VDD VSS / DCAP64
XFILLER_T_5_1113 VDD VSS / DCAP64
XFILLER_T_5_1101 VDD VSS / DCAP64
XFILLER_T_5_1100 VDD VSS / DCAP64
XFILLER_T_5_1099 VDD VSS / DCAP64
XFILLER_T_5_1098 VDD VSS / DCAP64
XFILLER_T_5_1097 VDD VSS / DCAP64
XFILLER_T_5_1096 VDD VSS / DCAP64
XFILLER_T_5_1092 VDD VSS / DCAP64
XFILLER_T_5_1091 VDD VSS / DCAP64
XFILLER_T_5_1056 VDD VSS / DCAP64
XFILLER_T_5_1055 VDD VSS / DCAP64
XFILLER_T_5_1054 VDD VSS / DCAP64
XFILLER_T_5_1053 VDD VSS / DCAP64
XFILLER_T_5_1046 VDD VSS / DCAP64
XFILLER_T_5_1022 VDD VSS / DCAP64
XFILLER_T_5_1021 VDD VSS / DCAP64
XFILLER_T_5_1020 VDD VSS / DCAP64
XFILLER_T_5_1019 VDD VSS / DCAP64
XFILLER_T_5_1017 VDD VSS / DCAP64
XFILLER_T_5_1016 VDD VSS / DCAP64
XFILLER_T_4_603 VDD VSS / DCAP64
XFILLER_T_5_975 VDD VSS / DCAP64
XFILLER_T_5_936 VDD VSS / DCAP64
XFILLER_T_5_935 VDD VSS / DCAP64
XFILLER_T_5_934 VDD VSS / DCAP64
XFILLER_T_5_933 VDD VSS / DCAP64
XFILLER_T_5_926 VDD VSS / DCAP64
XFILLER_T_5_880 VDD VSS / DCAP64
XFILLER_T_5_879 VDD VSS / DCAP64
XFILLER_T_5_875 VDD VSS / DCAP64
XFILLER_T_5_852 VDD VSS / DCAP64
XFILLER_T_5_851 VDD VSS / DCAP64
XFILLER_T_5_850 VDD VSS / DCAP64
XFILLER_T_5_845 VDD VSS / DCAP64
XFILLER_T_5_802 VDD VSS / DCAP64
XFILLER_T_5_801 VDD VSS / DCAP64
XFILLER_T_5_800 VDD VSS / DCAP64
XFILLER_T_5_796 VDD VSS / DCAP64
XFILLER_T_5_742 VDD VSS / DCAP64
XFILLER_T_5_738 VDD VSS / DCAP64
XFILLER_T_5_697 VDD VSS / DCAP64
XFILLER_T_5_640 VDD VSS / DCAP64
XFILLER_T_4_341 VDD VSS / DCAP64
XFILLER_T_5_588 VDD VSS / DCAP64
XFILLER_T_5_391 VDD VSS / DCAP64
XFILLER_T_5_332 VDD VSS / DCAP64
XFILLER_T_1_2081 VDD VSS / DCAP64
XFILLER_T_1_622 VDD VSS / DCAP64
XFILLER_T_1_370 VDD VSS / DCAP64
XFILLER_T_1_233 VDD VSS / DCAP64
XFILLER_T_1_129 VDD VSS / DCAP64
XFILLER_T_1_127 VDD VSS / DCAP64
XFILLER_T_1_78 VDD VSS / DCAP64
XFILLER_T_4_2613 VDD VSS / OD25DCAP32
XFILLER_T_4_2577 VDD VSS / OD25DCAP32
XFILLER_T_4_2566 VDD VSS / OD25DCAP32
XFILLER_T_4_2552 VDD VSS / OD25DCAP32
XFILLER_T_4_2506 VDD VSS / OD25DCAP32
XFILLER_T_4_2462 VDD VSS / OD25DCAP32
XFILLER_T_4_2424 VDD VSS / OD25DCAP32
XFILLER_T_4_2409 VDD VSS / OD25DCAP32
XFILLER_T_4_2382 VDD VSS / OD25DCAP32
XFILLER_T_4_2248 VDD VSS / OD25DCAP32
XFILLER_T_4_2203 VDD VSS / OD25DCAP32
XFILLER_T_4_2156 VDD VSS / OD25DCAP32
XFILLER_T_4_2129 VDD VSS / OD25DCAP32
XFILLER_T_4_2116 VDD VSS / OD25DCAP32
XFILLER_T_4_2104 VDD VSS / OD25DCAP32
XFILLER_T_4_1974 VDD VSS / OD25DCAP32
XFILLER_T_4_1955 VDD VSS / OD25DCAP32
XFILLER_T_4_1932 VDD VSS / OD25DCAP32
XFILLER_T_4_1924 VDD VSS / OD25DCAP32
XFILLER_T_4_1871 VDD VSS / OD25DCAP32
XFILLER_T_4_1811 VDD VSS / OD25DCAP32
XFILLER_T_4_1802 VDD VSS / OD25DCAP32
XFILLER_T_4_1761 VDD VSS / OD25DCAP32
XFILLER_T_4_1739 VDD VSS / OD25DCAP32
XFILLER_T_4_1732 VDD VSS / OD25DCAP32
XFILLER_T_4_1690 VDD VSS / OD25DCAP32
XFILLER_T_4_1600 VDD VSS / OD25DCAP32
XFILLER_T_4_1531 VDD VSS / OD25DCAP32
XFILLER_T_4_1403 VDD VSS / OD25DCAP32
XFILLER_T_4_1241 VDD VSS / OD25DCAP32
XFILLER_T_4_1190 VDD VSS / OD25DCAP32
XFILLER_T_4_1151 VDD VSS / OD25DCAP32
XFILLER_T_4_1132 VDD VSS / OD25DCAP32
XFILLER_T_4_1038 VDD VSS / OD25DCAP32
XFILLER_T_4_979 VDD VSS / OD25DCAP32
XFILLER_T_4_930 VDD VSS / OD25DCAP32
XFILLER_T_4_922 VDD VSS / OD25DCAP32
XFILLER_T_4_842 VDD VSS / OD25DCAP32
XFILLER_T_4_803 VDD VSS / OD25DCAP32
XFILLER_T_4_802 VDD VSS / OD25DCAP32
XFILLER_T_4_713 VDD VSS / OD25DCAP32
XFILLER_T_4_702 VDD VSS / OD25DCAP32
XFILLER_T_4_654 VDD VSS / OD25DCAP32
XFILLER_T_5_1018 VDD VSS / OD25DCAP32
XFILLER_T_5_992 VDD VSS / OD25DCAP32
XFILLER_T_4_562 VDD VSS / OD25DCAP32
XFILLER_T_5_963 VDD VSS / OD25DCAP32
XFILLER_T_5_886 VDD VSS / OD25DCAP32
XFILLER_T_5_854 VDD VSS / OD25DCAP32
XFILLER_T_4_506 VDD VSS / OD25DCAP32
XFILLER_T_4_502 VDD VSS / OD25DCAP32
XFILLER_T_5_728 VDD VSS / OD25DCAP32
XFILLER_T_4_389 VDD VSS / OD25DCAP32
XFILLER_T_5_659 VDD VSS / OD25DCAP32
XFILLER_T_4_361 VDD VSS / OD25DCAP32
XFILLER_T_5_580 VDD VSS / OD25DCAP32
XFILLER_T_5_458 VDD VSS / OD25DCAP32
XFILLER_T_5_406 VDD VSS / OD25DCAP32
XFILLER_T_4_242 VDD VSS / OD25DCAP32
XFILLER_T_5_385 VDD VSS / OD25DCAP32
XFILLER_T_4_203 VDD VSS / OD25DCAP32
XFILLER_T_4_201 VDD VSS / OD25DCAP32
XFILLER_T_5_250 VDD VSS / OD25DCAP32
XFILLER_T_4_179 VDD VSS / OD25DCAP32
XFILLER_T_4_126 VDD VSS / OD25DCAP32
XFILLER_T_5_110 VDD VSS / OD25DCAP32
XFILLER_T_5_91 VDD VSS / OD25DCAP32
XFILLER_T_5_13 VDD VSS / OD25DCAP32
XFILLER_T_5_11 VDD VSS / OD25DCAP32
XFILLER_T_2_2265 VDD VSS / OD25DCAP32
XFILLER_T_2_2183 VDD VSS / OD25DCAP32
XFILLER_T_1_2272 VDD VSS / OD25DCAP32
XFILLER_T_2_1551 VDD VSS / OD25DCAP32
XFILLER_T_1_2230 VDD VSS / OD25DCAP32
XFILLER_T_1_2225 VDD VSS / OD25DCAP32
XFILLER_T_1_2206 VDD VSS / OD25DCAP32
XFILLER_T_2_1523 VDD VSS / OD25DCAP32
XFILLER_T_2_1446 VDD VSS / OD25DCAP32
XFILLER_T_1_2131 VDD VSS / OD25DCAP32
XFILLER_T_2_1352 VDD VSS / OD25DCAP32
XFILLER_T_1_2096 VDD VSS / OD25DCAP32
XFILLER_T_2_1324 VDD VSS / OD25DCAP32
XFILLER_T_1_2075 VDD VSS / OD25DCAP32
XFILLER_T_2_1277 VDD VSS / OD25DCAP32
XFILLER_T_1_2041 VDD VSS / OD25DCAP32
XFILLER_T_1_2025 VDD VSS / OD25DCAP32
XFILLER_T_2_1259 VDD VSS / OD25DCAP32
XFILLER_T_2_1156 VDD VSS / OD25DCAP32
XFILLER_T_1_1805 VDD VSS / OD25DCAP32
XFILLER_T_1_1664 VDD VSS / OD25DCAP32
XFILLER_T_1_1582 VDD VSS / OD25DCAP32
XFILLER_T_2_981 VDD VSS / OD25DCAP32
XFILLER_T_2_974 VDD VSS / OD25DCAP32
XFILLER_T_2_966 VDD VSS / OD25DCAP32
XFILLER_T_2_893 VDD VSS / OD25DCAP32
XFILLER_T_2_882 VDD VSS / OD25DCAP32
XFILLER_T_1_1228 VDD VSS / OD25DCAP32
XFILLER_T_2_808 VDD VSS / OD25DCAP32
XFILLER_T_1_1141 VDD VSS / OD25DCAP32
XFILLER_T_1_1136 VDD VSS / OD25DCAP32
XFILLER_T_2_550 VDD VSS / OD25DCAP32
XFILLER_T_2_461 VDD VSS / OD25DCAP32
XFILLER_T_2_454 VDD VSS / OD25DCAP32
XFILLER_T_2_365 VDD VSS / OD25DCAP32
XFILLER_T_1_563 VDD VSS / OD25DCAP32
XFILLER_T_2_361 VDD VSS / OD25DCAP32
XFILLER_T_1_499 VDD VSS / OD25DCAP32
XFILLER_T_2_304 VDD VSS / OD25DCAP32
XFILLER_T_1_345 VDD VSS / OD25DCAP32
XFILLER_T_2_233 VDD VSS / OD25DCAP32
XFILLER_T_2_227 VDD VSS / OD25DCAP32
XFILLER_T_1_318 VDD VSS / OD25DCAP32
XFILLER_T_2_200 VDD VSS / OD25DCAP32
XFILLER_T_1_136 VDD VSS / OD25DCAP32
XFILLER_T_1_131 VDD VSS / OD25DCAP32
XFILLER_T_2_68 VDD VSS / OD25DCAP32
XFILLER_T_2_54 VDD VSS / OD25DCAP32
Xg22956 n_1286 busWeInBufA VDD VSS n_1308 / IND2D1
Xg2 n_1308 busAddrInBufA<3> VDD VSS n_980 / IND2D1
Xg22523 n_373 busWeInBufC VDD VSS n_393 / IND2D1
Xg23017 n_393 busAddrInBufC<0> VDD VSS n_334 / IND2D1
Xg22583 n_378 busAddrInBufC<3> VDD VSS n_333 / IND2D1
Xg22584 n_339 busAddrInBufC<1> VDD VSS n_332 / IND2D1
Xg23284 n_39 busWeInBufB VDD VSS n_61 / IND2D1
Xg23294 n_37 busAddrInBufB<3> VDD VSS n_45 / IND2D1
Xg23299 busAddrInBufB<1> n_38 VDD VSS n_42 / IND2D1
Xg23340 n_61 busAddrInBufB<0> VDD VSS n_1 / IND2D1
Xg23341 n_46 busAddrInBufB<2> VDD VSS n_0 / IND2D1
XFE_OFC1912_busDataMisoOutIntB_7 busDataMisoOutIntB<7> VDD VSS 
+ FE_OFN1688_busDataMisoOutIntB_7 / CKND1
XFE_OFC1827_busAddrInBufC_1 FE_OFN1602_busAddrInBufC_1 VDD VSS 
+ FE_OFN1603_busAddrInBufC_1 / CKND1
XFE_OFC1826_busAddrInBufC_1 busAddrInBufC<1> VDD VSS 
+ FE_OFN1602_busAddrInBufC_1 / CKND1
XFE_OFC1813_pixelConfig_39 FE_OFN1589_pixelConfig_39 VDD VSS 
+ FE_OFN1590_pixelConfig_39 / CKND1
XFE_OFC1811_pixelConfig_40 FE_OFN1587_pixelConfig_40 VDD VSS 
+ FE_OFN1588_pixelConfig_40 / CKND1
XFE_OFC1809_pixelConfig_42 FE_OFN1585_pixelConfig_42 VDD VSS 
+ FE_OFN1586_pixelConfig_42 / CKND1
XFE_OFC1807_pixelConfig_47 FE_OFN1583_pixelConfig_47 VDD VSS 
+ FE_OFN1584_pixelConfig_47 / CKND1
XFE_OFC1805_pixelConfig_52 FE_OFN1581_pixelConfig_52 VDD VSS 
+ FE_OFN1582_pixelConfig_52 / CKND1
XFE_OFC1802_pixelConfig_58 FE_OFN1578_pixelConfig_58 VDD VSS 
+ FE_OFN1579_pixelConfig_58 / CKND1
XFE_OFC1800_pixelConfig_60 FE_OFN1576_pixelConfig_60 VDD VSS 
+ FE_OFN1577_pixelConfig_60 / CKND1
XFE_OFC1798_pixelConfig_61 FE_OFN1574_pixelConfig_61 VDD VSS 
+ FE_OFN1575_pixelConfig_61 / CKND1
XFE_OFC1796_pixelConfig_62 FE_OFN1572_pixelConfig_62 VDD VSS 
+ FE_OFN1573_pixelConfig_62 / CKND1
XFE_OFC1790_pixelConfig_67 FE_OFN1566_pixelConfig_67 VDD VSS 
+ FE_OFN1567_pixelConfig_67 / CKND1
XFE_OFC1776_pixelConfig_78 FE_OFN1552_pixelConfig_78 VDD VSS 
+ FE_OFN1663_pixelConfig_78 / CKND1
XFE_OFC1774_pixelConfig_79 FE_OFN1550_pixelConfig_79 VDD VSS 
+ FE_OFN1664_pixelConfig_79 / CKND1
XFE_OFC1771_pixelConfig_80 FE_OFN1547_pixelConfig_80 VDD VSS 
+ FE_OFN1548_pixelConfig_80 / CKND1
XFE_OFC1769_pixelConfig_81 FE_OFN1545_pixelConfig_81 VDD VSS 
+ FE_OFN1546_pixelConfig_81 / CKND1
XFE_OFC1767_pixelConfig_82 FE_OFN1543_pixelConfig_82 VDD VSS 
+ FE_OFN1544_pixelConfig_82 / CKND1
XFE_OFC1759_pixelConfig_88 FE_OFN1535_pixelConfig_88 VDD VSS 
+ FE_OFN1536_pixelConfig_88 / CKND1
XFE_OFC1757_pixelConfig_89 FE_OFN1533_pixelConfig_89 VDD VSS 
+ FE_OFN1534_pixelConfig_89 / CKND1
XFE_OFC1755_pixelConfig_90 FE_OFN1531_pixelConfig_90 VDD VSS 
+ FE_OFN1532_pixelConfig_90 / CKND1
XFE_OFC1753_pixelConfig_91 FE_OFN1529_pixelConfig_91 VDD VSS 
+ FE_OFN1530_pixelConfig_91 / CKND1
XFE_OFC1748_pixelConfig_94 FE_OFN1524_pixelConfig_94 VDD VSS 
+ FE_OFN1525_pixelConfig_94 / CKND1
XFE_OFC1745_pixelConfig_98 FE_OFN1521_pixelConfig_98 VDD VSS 
+ FE_OFN1522_pixelConfig_98 / CKND1
XFE_OFC1744_pixelConfig_100 FE_OFN1520_pixelConfig_100 VDD VSS 
+ FE_OFN1659_pixelConfig_100 / CKND1
XFE_OFC1742_pixelConfig_102 FE_OFN1518_pixelConfig_102 VDD VSS 
+ FE_OFN1661_pixelConfig_102 / CKND1
XFE_OFC1740_pixelConfig_103 FE_OFN1516_pixelConfig_103 VDD VSS 
+ FE_OFN1655_pixelConfig_103 / CKND1
XFE_OFC1734_pixelConfig_106 FE_OFN1510_pixelConfig_106 VDD VSS 
+ FE_OFN1511_pixelConfig_106 / CKND1
XFE_OFC1733_pixelConfig_108 FE_OFN1509_pixelConfig_108 VDD VSS 
+ FE_OFN1657_pixelConfig_108 / CKND1
XFE_OFC1731_pixelConfig_109 FE_OFN1507_pixelConfig_109 VDD VSS 
+ FE_OFN1662_pixelConfig_109 / CKND1
XFE_OFC1727_pixelConfig_111 FE_OFN1503_pixelConfig_111 VDD VSS 
+ FE_OFN1660_pixelConfig_111 / CKND1
XFE_OFC1714_pixelConfig_122 FE_OFN1490_pixelConfig_122 VDD VSS 
+ FE_OFN1656_pixelConfig_122 / CKND1
XFE_OFC1712_pixelConfig_123 FE_OFN1488_pixelConfig_123 VDD VSS 
+ FE_OFN1652_pixelConfig_123 / CKND1
XFE_OFC1710_pixelConfig_124 FE_OFN1486_pixelConfig_124 VDD VSS 
+ FE_OFN1658_pixelConfig_124 / CKND1
XFE_OFC1699_pixelConfig_131 FE_OFN1475_pixelConfig_131 VDD VSS 
+ FE_OFN1646_pixelConfig_131 / CKND1
XFE_OFC1697_pixelConfig_132 FE_OFN1473_pixelConfig_132 VDD VSS 
+ FE_OFN1644_pixelConfig_132 / CKND1
XFE_OFC1692_pixelConfig_136 FE_OFN1468_pixelConfig_136 VDD VSS 
+ FE_OFN1653_pixelConfig_136 / CKND1
XFE_OFC1686_pixelConfig_140 FE_OFN1462_pixelConfig_140 VDD VSS 
+ FE_OFN1648_pixelConfig_140 / CKND1
XFE_OFC1684_pixelConfig_141 FE_OFN1460_pixelConfig_141 VDD VSS 
+ FE_OFN1638_pixelConfig_141 / CKND1
XFE_OFC1682_pixelConfig_142 FE_OFN1458_pixelConfig_142 VDD VSS 
+ FE_OFN1643_pixelConfig_142 / CKND1
XFE_OFC1679_pixelConfig_144 FE_OFN1455_pixelConfig_144 VDD VSS 
+ FE_OFN1456_pixelConfig_144 / CKND1
XFE_OFC1678_pixelConfig_145 FE_OFN1454_pixelConfig_145 VDD VSS 
+ FE_OFN1651_pixelConfig_145 / CKND1
XFE_OFC1674_pixelConfig_148 FE_OFN1450_pixelConfig_148 VDD VSS 
+ FE_OFN1642_pixelConfig_148 / CKND1
XFE_OFC1670_pixelConfig_150 FE_OFN1446_pixelConfig_150 VDD VSS 
+ FE_OFN1645_pixelConfig_150 / CKND1
XFE_OFC1668_pixelConfig_151 FE_OFN1444_pixelConfig_151 VDD VSS 
+ FE_OFN1649_pixelConfig_151 / CKND1
XFE_OFC1650_pixelConfig_169 FE_OFN1426_pixelConfig_169 VDD VSS 
+ FE_OFN1637_pixelConfig_169 / CKND1
XFE_OFC1647_pixelConfig_171 FE_OFN1423_pixelConfig_171 VDD VSS 
+ FE_OFN1636_pixelConfig_171 / CKND1
XFE_OFC1646_pixelConfig_171 FE_OFN1422_pixelConfig_171 VDD VSS 
+ FE_OFN1423_pixelConfig_171 / CKND1
XFE_OFC1645_pixelConfig_172 FE_OFN1421_pixelConfig_172 VDD VSS 
+ FE_OFN1647_pixelConfig_172 / CKND1
XFE_OFC1643_pixelConfig_173 FE_OFN1419_pixelConfig_173 VDD VSS 
+ FE_OFN1640_pixelConfig_173 / CKND1
XFE_OFC1641_pixelConfig_174 FE_OFN1417_pixelConfig_174 VDD VSS 
+ FE_OFN1639_pixelConfig_174 / CKND1
XFE_OFC1639_pixelConfig_175 FE_OFN1415_pixelConfig_175 VDD VSS 
+ FE_OFN1641_pixelConfig_175 / CKND1
XFE_OFC1621_pixelConfig_184 FE_OFN1397_pixelConfig_184 VDD VSS 
+ FE_OFN1398_pixelConfig_184 / CKND1
XFE_OFC1619_pixelConfig_185 FE_OFN1395_pixelConfig_185 VDD VSS 
+ FE_OFN1396_pixelConfig_185 / CKND1
XFE_OFC1617_pixelConfig_186 FE_OFN1393_pixelConfig_186 VDD VSS 
+ FE_OFN1394_pixelConfig_186 / CKND1
XFE_OFC1615_pixelConfig_187 FE_OFN1391_pixelConfig_187 VDD VSS 
+ FE_OFN1392_pixelConfig_187 / CKND1
XFE_OFC1613_pixelConfig_191 FE_OFN1389_pixelConfig_191 VDD VSS 
+ FE_OFN1650_pixelConfig_191 / CKND1
XFE_OFC1610_pixelConfig_192 FE_OFN1386_pixelConfig_192 VDD VSS 
+ FE_OFN1387_pixelConfig_192 / CKND1
XFE_OFC1606_pixelConfig_195 FE_OFN1382_pixelConfig_195 VDD VSS 
+ FE_OFN1383_pixelConfig_195 / CKND1
XFE_OFC1603_pixelConfig_197 FE_OFN1379_pixelConfig_197 VDD VSS 
+ FE_OFN1380_pixelConfig_197 / CKND1
XFE_OFC1601_pixelConfig_199 FE_OFN1377_pixelConfig_199 VDD VSS 
+ FE_OFN1654_pixelConfig_199 / CKND1
XFE_OFC1574_pixelConfig_230 FE_OFN1350_pixelConfig_230 VDD VSS 
+ FE_OFN1351_pixelConfig_230 / CKND1
XFE_OFC1571_pixelConfig_234 FE_OFN1347_pixelConfig_234 VDD VSS 
+ FE_OFN1348_pixelConfig_234 / CKND1
XFE_OFC1560_pixelConfig_249 FE_OFN1336_pixelConfig_249 VDD VSS 
+ FE_OFN1337_pixelConfig_249 / CKND1
XFE_OFC1057_n_1273 n_1274 VDD VSS FE_OFN563_n_1273 / CKND1
XFE_OFC970_n_53 n_53 VDD VSS n_52 / CKND1
XFE_OFC969_n_1311 FE_OFN467_n_1311 VDD VSS n_1310 / CKND1
XFE_OFC968_n_1311 n_1311 VDD VSS FE_OFN467_n_1311 / CKND1
XFE_OFC967_n_1300 n_1300 VDD VSS n_1299 / CKND1
XFE_OFC965_n_455 n_455 VDD VSS n_454 / CKND1
XFE_OFC964_n_1317 n_1317 VDD VSS n_1316 / CKND1
XFE_OFC922_busDataMisoOutIntB_2 FE_OFN921_busDataMisoOutIntB_2 VDD VSS 
+ FE_OFN922_busDataMisoOutIntB_2 / CKND1
XFE_OFC921_busDataMisoOutIntB_2 busDataMisoOutIntB<2> VDD VSS 
+ FE_OFN921_busDataMisoOutIntB_2 / CKND1
XFE_OFC885_FE_OFN54_busDataMosiInBufA_6 FE_OFN54_busDataMosiInBufA_6 VDD VSS 
+ FE_OFN885_FE_OFN54_busDataMosiInBufA_6 / CKND1
XFE_OFC868_n_1570 FE_OFN867_n_1570 VDD VSS FE_OFN868_n_1570 / CKND1
XFE_OFC867_n_1570 n_1570 VDD VSS FE_OFN867_n_1570 / CKND1
XFE_OFC865_n_1561 FE_OFN864_n_1561 VDD VSS FE_OFN865_n_1561 / CKND1
XFE_OFC864_n_1561 n_1561 VDD VSS FE_OFN864_n_1561 / CKND1
XFE_OFC863_n_1560 FE_OFN862_n_1560 VDD VSS FE_OFN863_n_1560 / CKND1
XFE_OFC861_n_1559 FE_OFN860_n_1559 VDD VSS FE_OFN861_n_1559 / CKND1
XFE_OFC860_n_1559 n_1559 VDD VSS FE_OFN860_n_1559 / CKND1
XFE_OFC859_n_1558 FE_OFN858_n_1558 VDD VSS FE_OFN859_n_1558 / CKND1
XFE_OFC858_n_1558 n_1558 VDD VSS FE_OFN858_n_1558 / CKND1
XFE_OFC857_n_1557 FE_OFN856_n_1557 VDD VSS FE_OFN857_n_1557 / CKND1
XFE_OFC856_n_1557 n_1557 VDD VSS FE_OFN856_n_1557 / CKND1
XFE_OFC855_n_954 FE_OFN854_n_954 VDD VSS FE_OFN855_n_954 / CKND1
XFE_OFC854_n_954 n_954 VDD VSS FE_OFN854_n_954 / CKND1
XFE_OFC853_n_953 FE_OFN852_n_953 VDD VSS FE_OFN853_n_953 / CKND1
XFE_OFC852_n_953 n_953 VDD VSS FE_OFN852_n_953 / CKND1
XFE_OFC851_n_952 FE_OFN850_n_952 VDD VSS FE_OFN851_n_952 / CKND1
XFE_OFC850_n_952 n_952 VDD VSS FE_OFN850_n_952 / CKND1
XFE_OFC849_n_951 FE_OFN848_n_951 VDD VSS FE_OFN849_n_951 / CKND1
XFE_OFC848_n_951 n_951 VDD VSS FE_OFN848_n_951 / CKND1
XFE_OFC847_n_950 FE_OFN846_n_950 VDD VSS FE_OFN847_n_950 / CKND1
XFE_OFC846_n_950 n_950 VDD VSS FE_OFN846_n_950 / CKND1
XFE_OFC845_n_949 FE_OFN844_n_949 VDD VSS FE_OFN845_n_949 / CKND1
XFE_OFC843_n_948 FE_OFN842_n_948 VDD VSS FE_OFN843_n_948 / CKND1
XFE_OFC842_n_948 n_948 VDD VSS FE_OFN842_n_948 / CKND1
XFE_OFC841_n_947 FE_OFN840_n_947 VDD VSS FE_OFN841_n_947 / CKND1
XFE_OFC840_n_947 n_947 VDD VSS FE_OFN840_n_947 / CKND1
XFE_OFC838_n_1569 FE_OFN837_n_1569 VDD VSS FE_OFN838_n_1569 / CKND1
XFE_OFC837_n_1569 n_1569 VDD VSS FE_OFN837_n_1569 / CKND1
XFE_OFC820_n_313 FE_OFN819_n_313 VDD VSS FE_OFN820_n_313 / CKND1
XFE_OFC819_n_313 n_313 VDD VSS FE_OFN819_n_313 / CKND1
XFE_OFC818_n_1556 FE_OFN817_n_1556 VDD VSS FE_OFN818_n_1556 / CKND1
XFE_OFC817_n_1556 n_1556 VDD VSS FE_OFN817_n_1556 / CKND1
XFE_OFC816_n_1555 FE_OFN815_n_1555 VDD VSS FE_OFN816_n_1555 / CKND1
XFE_OFC815_n_1555 n_1555 VDD VSS FE_OFN815_n_1555 / CKND1
XFE_OFC811_n_1528 FE_OFN810_n_1528 VDD VSS FE_OFN811_n_1528 / CKND1
XFE_OFC810_n_1528 n_1528 VDD VSS FE_OFN810_n_1528 / CKND1
XFE_OFC809_n_1527 FE_OFN808_n_1527 VDD VSS FE_OFN809_n_1527 / CKND1
XFE_OFC808_n_1527 n_1527 VDD VSS FE_OFN808_n_1527 / CKND1
XFE_OFC807_n_1526 FE_OFN806_n_1526 VDD VSS FE_OFN807_n_1526 / CKND1
XFE_OFC806_n_1526 n_1526 VDD VSS FE_OFN806_n_1526 / CKND1
XFE_OFC805_n_1523 FE_OFN804_n_1523 VDD VSS FE_OFN805_n_1523 / CKND1
XFE_OFC804_n_1523 n_1523 VDD VSS FE_OFN804_n_1523 / CKND1
XFE_OFC803_n_1522 FE_OFN802_n_1522 VDD VSS FE_OFN803_n_1522 / CKND1
XFE_OFC802_n_1522 n_1522 VDD VSS FE_OFN802_n_1522 / CKND1
XFE_OFC801_n_1521 FE_OFN800_n_1521 VDD VSS FE_OFN801_n_1521 / CKND1
XFE_OFC800_n_1521 n_1521 VDD VSS FE_OFN800_n_1521 / CKND1
XFE_OFC799_n_1520 FE_OFN798_n_1520 VDD VSS FE_OFN799_n_1520 / CKND1
XFE_OFC798_n_1520 n_1520 VDD VSS FE_OFN798_n_1520 / CKND1
XFE_OFC797_n_1519 FE_OFN796_n_1519 VDD VSS FE_OFN797_n_1519 / CKND1
XFE_OFC796_n_1519 n_1519 VDD VSS FE_OFN796_n_1519 / CKND1
XFE_OFC794_n_1517 FE_OFN793_n_1517 VDD VSS FE_OFN794_n_1517 / CKND1
XFE_OFC793_n_1517 n_1517 VDD VSS FE_OFN793_n_1517 / CKND1
XFE_OFC792_n_1516 FE_OFN791_n_1516 VDD VSS FE_OFN792_n_1516 / CKND1
XFE_OFC791_n_1516 n_1516 VDD VSS FE_OFN791_n_1516 / CKND1
XFE_OFC790_n_1515 FE_OFN789_n_1515 VDD VSS FE_OFN790_n_1515 / CKND1
XFE_OFC789_n_1515 n_1515 VDD VSS FE_OFN789_n_1515 / CKND1
XFE_OFC784_n_929 FE_OFN783_n_929 VDD VSS FE_OFN784_n_929 / CKND1
XFE_OFC783_n_929 n_929 VDD VSS FE_OFN783_n_929 / CKND1
XFE_OFC782_n_928 FE_OFN781_n_928 VDD VSS FE_OFN782_n_928 / CKND1
XFE_OFC781_n_928 n_928 VDD VSS FE_OFN781_n_928 / CKND1
XFE_OFC780_n_927 FE_OFN779_n_927 VDD VSS FE_OFN780_n_927 / CKND1
XFE_OFC779_n_927 n_927 VDD VSS FE_OFN779_n_927 / CKND1
XFE_OFC778_n_926 FE_OFN777_n_926 VDD VSS FE_OFN778_n_926 / CKND1
XFE_OFC777_n_926 n_926 VDD VSS FE_OFN777_n_926 / CKND1
XFE_OFC775_n_924 FE_OFN774_n_924 VDD VSS FE_OFN775_n_924 / CKND1
XFE_OFC774_n_924 n_924 VDD VSS FE_OFN774_n_924 / CKND1
XFE_OFC773_n_923 FE_OFN772_n_923 VDD VSS FE_OFN773_n_923 / CKND1
XFE_OFC772_n_923 n_923 VDD VSS FE_OFN772_n_923 / CKND1
XFE_OFC767_n_916 FE_OFN766_n_916 VDD VSS FE_OFN767_n_916 / CKND1
XFE_OFC766_n_916 n_916 VDD VSS FE_OFN766_n_916 / CKND1
XFE_OFC765_n_915 FE_OFN764_n_915 VDD VSS FE_OFN765_n_915 / CKND1
XFE_OFC764_n_915 n_915 VDD VSS FE_OFN764_n_915 / CKND1
XFE_OFC761_n_320 FE_OFN760_n_320 VDD VSS FE_OFN761_n_320 / CKND1
XFE_OFC760_n_320 n_320 VDD VSS FE_OFN760_n_320 / CKND1
XFE_OFC759_n_312 FE_OFN758_n_312 VDD VSS FE_OFN759_n_312 / CKND1
XFE_OFC758_n_312 n_312 VDD VSS FE_OFN758_n_312 / CKND1
XFE_OFC757_n_311 FE_OFN756_n_311 VDD VSS FE_OFN757_n_311 / CKND1
XFE_OFC756_n_311 n_311 VDD VSS FE_OFN756_n_311 / CKND1
XFE_OFC755_n_310 FE_OFN754_n_310 VDD VSS FE_OFN755_n_310 / CKND1
XFE_OFC754_n_310 n_310 VDD VSS FE_OFN754_n_310 / CKND1
XFE_OFC752_n_308 FE_OFN751_n_308 VDD VSS FE_OFN752_n_308 / CKND1
XFE_OFC751_n_308 n_308 VDD VSS FE_OFN751_n_308 / CKND1
XFE_OFC741_n_1536 FE_OFN740_n_1536 VDD VSS FE_OFN741_n_1536 / CKND1
XFE_OFC740_n_1536 n_1536 VDD VSS FE_OFN740_n_1536 / CKND1
XFE_OFC739_n_1535 FE_OFN738_n_1535 VDD VSS FE_OFN739_n_1535 / CKND1
XFE_OFC738_n_1535 n_1535 VDD VSS FE_OFN738_n_1535 / CKND1
XFE_OFC735_n_1532 FE_OFN734_n_1532 VDD VSS FE_OFN735_n_1532 / CKND1
XFE_OFC734_n_1532 n_1532 VDD VSS FE_OFN734_n_1532 / CKND1
XFE_OFC731_n_1525 FE_OFN730_n_1525 VDD VSS FE_OFN731_n_1525 / CKND1
XFE_OFC730_n_1525 n_1525 VDD VSS FE_OFN730_n_1525 / CKND1
XFE_OFC729_n_1524 FE_OFN728_n_1524 VDD VSS FE_OFN729_n_1524 / CKND1
XFE_OFC728_n_1524 n_1524 VDD VSS FE_OFN728_n_1524 / CKND1
XFE_OFC695_n_912 FE_OFN694_n_912 VDD VSS FE_OFN695_n_912 / CKND1
XFE_OFC694_n_912 n_912 VDD VSS FE_OFN694_n_912 / CKND1
XFE_OFC667_n_473 FE_OFN666_n_473 VDD VSS FE_OFN667_n_473 / CKND1
XFE_OFC666_n_473 n_473 VDD VSS FE_OFN666_n_473 / CKND1
XFE_OFC664_n_305 FE_OFN663_n_305 VDD VSS FE_OFN664_n_305 / CKND1
XFE_OFC663_n_305 n_305 VDD VSS FE_OFN663_n_305 / CKND1
XFE_OFC661_n_303 FE_OFN660_n_303 VDD VSS FE_OFN661_n_303 / CKND1
XFE_OFC660_n_303 n_303 VDD VSS FE_OFN660_n_303 / CKND1
XFE_OFC649_n_282 FE_OFN648_n_282 VDD VSS FE_OFN649_n_282 / CKND1
XFE_OFC648_n_282 n_282 VDD VSS FE_OFN648_n_282 / CKND1
XFE_OFC629_n_1355 FE_OFN628_n_1355 VDD VSS FE_OFN629_n_1355 / CKND1
XFE_OFC628_n_1355 n_1355 VDD VSS FE_OFN628_n_1355 / CKND1
XFE_OFC626_n_910 FE_OFN625_n_910 VDD VSS FE_OFN626_n_910 / CKND1
XFE_OFC625_n_910 n_910 VDD VSS FE_OFN625_n_910 / CKND1
XFE_OFC613_n_413 n_413 VDD VSS FE_OFN613_n_413 / CKND1
XFE_OFC606_n_283 FE_OFN605_n_283 VDD VSS FE_OFN606_n_283 / CKND1
XFE_OFC605_n_283 n_283 VDD VSS FE_OFN605_n_283 / CKND1
XFE_OFC604_n_281 FE_OFN603_n_281 VDD VSS FE_OFN604_n_281 / CKND1
XFE_OFC603_n_281 n_281 VDD VSS FE_OFN603_n_281 / CKND1
XFE_OFC602_n_280 FE_OFN601_n_280 VDD VSS FE_OFN602_n_280 / CKND1
XFE_OFC601_n_280 n_280 VDD VSS FE_OFN601_n_280 / CKND1
XFE_OFC600_n_279 FE_OFN599_n_279 VDD VSS FE_OFN600_n_279 / CKND1
XFE_OFC599_n_279 n_279 VDD VSS FE_OFN599_n_279 / CKND1
XFE_OFC598_n_278 FE_OFN597_n_278 VDD VSS FE_OFN598_n_278 / CKND1
XFE_OFC597_n_278 n_278 VDD VSS FE_OFN597_n_278 / CKND1
XFE_OFC596_n_277 FE_OFN595_n_277 VDD VSS FE_OFN596_n_277 / CKND1
XFE_OFC595_n_277 n_277 VDD VSS FE_OFN595_n_277 / CKND1
XFE_OFC593_n_275 FE_OFN592_n_275 VDD VSS FE_OFN593_n_275 / CKND1
XFE_OFC592_n_275 n_275 VDD VSS FE_OFN592_n_275 / CKND1
XFE_OFC590_n_273 FE_OFN589_n_273 VDD VSS FE_OFN590_n_273 / CKND1
XFE_OFC589_n_273 n_273 VDD VSS FE_OFN589_n_273 / CKND1
XFE_OFC588_n_272 FE_OFN587_n_272 VDD VSS FE_OFN588_n_272 / CKND1
XFE_OFC587_n_272 n_272 VDD VSS FE_OFN587_n_272 / CKND1
XFE_OFC585_n_270 FE_OFN584_n_270 VDD VSS FE_OFN585_n_270 / CKND1
XFE_OFC584_n_270 n_270 VDD VSS FE_OFN584_n_270 / CKND1
XFE_OFC549_n_432 FE_OFN548_n_432 VDD VSS FE_OFN549_n_432 / CKND1
XFE_OFC548_n_432 n_432 VDD VSS FE_OFN548_n_432 / CKND1
XFE_OFC527_n_242 FE_OFN526_n_242 VDD VSS FE_OFN527_n_242 / CKND1
XFE_OFC526_n_242 n_242 VDD VSS FE_OFN526_n_242 / CKND1
XFE_OFC508_n_192 FE_OFN507_n_192 VDD VSS FE_OFN508_n_192 / CKND1
XFE_OFC507_n_192 n_192 VDD VSS FE_OFN507_n_192 / CKND1
XFE_OFC505_n_188 FE_OFN504_n_188 VDD VSS FE_OFN505_n_188 / CKND1
XFE_OFC504_n_188 n_188 VDD VSS FE_OFN504_n_188 / CKND1
XFE_OFC476_busDataMisoOutIntB_6 busDataMisoOutIntB<6> VDD VSS 
+ FE_OFN476_busDataMisoOutIntB_6 / CKND1
XFE_OFC460_n_437 n_437 VDD VSS FE_OFN460_n_437 / CKND1
XFE_OFC133_n_60 FE_OFN132_n_60 VDD VSS FE_OFN133_n_60 / CKND1
XFE_OFC132_n_60 n_60 VDD VSS FE_OFN132_n_60 / CKND1
XFE_OFC131_n_58 FE_OFN130_n_58 VDD VSS FE_OFN131_n_58 / CKND1
XFE_OFC130_n_58 n_58 VDD VSS FE_OFN130_n_58 / CKND1
XFE_OFC113_busDataMosiInBufC_2 busDataMosiInBufC<2> VDD VSS 
+ FE_OFN113_busDataMosiInBufC_2 / CKND1
XFE_OFC103_busDataMosiInBufC_5 busDataMosiInBufC<5> VDD VSS 
+ FE_OFN103_busDataMosiInBufC_5 / CKND1
XFE_OFC97_busDataMosiInBufC_7 busDataMosiInBufC<7> VDD VSS 
+ FE_OFN97_busDataMosiInBufC_7 / CKND1
XFE_OFC70_busDataMosiInBufA_1 busDataMosiInBufA<1> VDD VSS 
+ FE_OFN70_busDataMosiInBufA_1 / CKND1
XFE_OFC67_busDataMosiInBufA_2 FE_OFN1604_busDataMosiInBufA_2 VDD VSS 
+ FE_OFN67_busDataMosiInBufA_2 / CKND1
Xg8024 pixelAddrInBufB<0> VDD VSS n_1585 / CKND1
Xg8023 pixelAddrInBufC<0> VDD VSS n_1584 / CKND1
Xg8025 pixelAddrInBufA<0> VDD VSS n_1583 / CKND1
Xg22886 FE_OFN149_n_1367 VDD VSS n_1366 / CKND1
Xg22887 n_1365 VDD VSS n_1364 / CKND1
Xg22916 n_980 VDD VSS n_1340 / CKND1
Xg22951 n_1306 VDD VSS n_1307 / CKND1
Xg22952 FE_OFN564_n_1302 VDD VSS n_1301 / CKND1
Xg22955 FE_OFN466_n_1296 VDD VSS n_1295 / CKND1
Xg22970 n_1287 VDD VSS n_1288 / CKND1
Xg22976 n_1282 VDD VSS n_1281 / CKND1
Xg22988 n_1267 VDD VSS n_1266 / CKND1
Xg23010 n_985 VDD VSS n_986 / CKND1
Xg23014 busAddrInBufA<4> VDD VSS n_983 / CKND1
Xg23015 busAddrInBufA<0> VDD VSS n_982 / CKND1
Xg22455 FE_OFN144_n_449 VDD VSS n_448 / CKND1
Xg22484 n_334 VDD VSS n_425 / CKND1
Xg22506 n_403 VDD VSS n_404 / CKND1
Xg22507 n_398 VDD VSS n_397 / CKND1
Xg22508 n_394 VDD VSS n_395 / CKND1
Xg22519 n_391 VDD VSS n_390 / CKND1
Xg22520 n_388 VDD VSS n_387 / CKND1
Xg22521 n_386 VDD VSS n_385 / CKND1
Xg22522 n_383 VDD VSS n_382 / CKND1
Xg22542 n_370 VDD VSS n_369 / CKND1
Xg22552 n_359 VDD VSS n_358 / CKND1
Xg22553 n_332 VDD VSS n_356 / CKND1
Xg22554 n_354 VDD VSS n_353 / CKND1
Xg22580 busAddrInBufC<2> VDD VSS n_337 / CKND1
Xg22581 busAddrInBufC<3> VDD VSS n_336 / CKND1
Xg23215 FE_OFN137_n_122 VDD VSS n_121 / CKND1
Xg23216 n_120 VDD VSS n_119 / CKND1
Xg23218 n_116 VDD VSS n_115 / CKND1
Xg23248 n_1 VDD VSS n_90 / CKND1
Xg23278 FE_OFN133_n_60 VDD VSS n_59 / CKND1
Xg23279 FE_OFN131_n_58 VDD VSS n_57 / CKND1
Xg23280 FE_OFN128_n_55 VDD VSS n_54 / CKND1
Xg23282 FE_PDN1694_n_51 VDD VSS n_50 / CKND1
Xg23283 n_49 VDD VSS n_48 / CKND1
Xg23296 n_42 VDD VSS n_43 / CKND1
Xg23297 n_40 VDD VSS n_41 / CKND1
Xg23310 n_29 VDD VSS n_28 / CKND1
Xg23333 FE_OFN125_n_6 VDD VSS n_5 / CKND1
Xg23337 busAddrInBufB<3> VDD VSS n_4 / CKND1
Xg23338 busAddrInBufB<2> VDD VSS n_3 / CKND1
Xg23339 busAddrInBufB<4> VDD VSS n_2 / CKND1
Xg22847 n_1371 n_1268 VDD VSS regWeA<5> / NR2D1
Xg22848 n_1371 n_1274 VDD VSS regWeA<7> / NR2D1
Xg22853 n_1371 n_1267 VDD VSS regWeA<1> / NR2D1
Xg22857 n_1364 n_1267 VDD VSS regWeA<9> / NR2D1
Xg22866 n_1369 n_1268 VDD VSS regWeA<4> / NR2D1
Xg22869 n_1369 n_1270 VDD VSS regWeA<20> / NR2D1
Xg22876 n_1369 n_1267 VDD VSS regWeA<0> / NR2D1
Xg22892 n_980 busAddrInBufA<0> VDD VSS n_1367 / NR2D1
Xg22902 n_1309 n_1301 VDD VSS n_1355 / NR2D1
Xg22906 FE_OFN467_n_1311 n_1298 VDD VSS n_1351 / NR2D1
Xg22909 n_1309 n_1295 VDD VSS n_1348 / NR2D1
Xg22919 n_1308 busAddrInBufA<3> VDD VSS n_1341 / NR2D1
Xg22926 n_1303 n_981 VDD VSS n_1334 / NR2D1
Xg22948 n_1292 n_982 VDD VSS n_1311 / NR2D1
Xg22961 n_1285 n_981 VDD VSS n_1302 / NR2D1
Xg22964 n_1285 busAddrInBufA<2> VDD VSS n_1296 / NR2D1
Xg22966 n_1282 busAddrInBufA<4> VDD VSS n_1293 / NR2D1
Xg22972 n_1284 busAddrInBufA<0> VDD VSS n_1289 / NR2D1
Xg22973 n_1284 n_982 VDD VSS n_1287 / NR2D1
Xg22984 n_1263 n_1260 VDD VSS n_1276 / NR2D1
Xg22985 n_1262 n_1261 VDD VSS n_1275 / NR2D1
Xg22990 n_984 n_981 VDD VSS n_1273 / NR2D1
Xg22997 n_989 n_981 VDD VSS n_1264 / NR2D1
Xg23011 busAddrInBufA<4> busAddrInBufA<1> VDD VSS n_987 / NR2D1
Xg23012 n_983 busAddrInBufA<1> VDD VSS n_985 / NR2D1
Xg22413 n_451 n_354 VDD VSS regWeC<29> / NR2D1
Xg22422 n_451 n_332 VDD VSS regWeC<27> / NR2D1
Xg22424 n_448 n_355 VDD VSS regWeC<3> / NR2D1
Xg22426 n_451 n_355 VDD VSS regWeC<11> / NR2D1
Xg22427 n_453 n_359 VDD VSS regWeC<0> / NR2D1
Xg22429 n_455 n_354 VDD VSS regWeC<28> / NR2D1
Xg22430 n_455 n_359 VDD VSS regWeC<8> / NR2D1
Xg22433 n_453 n_354 VDD VSS regWeC<20> / NR2D1
Xg22436 n_455 n_355 VDD VSS regWeC<10> / NR2D1
Xg22438 n_453 n_332 VDD VSS regWeC<18> / NR2D1
Xg22440 n_453 n_355 VDD VSS regWeC<2> / NR2D1
Xg22442 n_455 n_332 VDD VSS regWeC<26> / NR2D1
Xg22463 n_334 busAddrInBufC<3> VDD VSS n_449 / NR2D1
Xg22471 n_401 n_391 VDD VSS n_438 / NR2D1
Xg22472 n_401 n_382 VDD VSS n_437 / NR2D1
Xg22475 n_394 n_391 VDD VSS n_434 / NR2D1
Xg22478 n_397 n_391 VDD VSS n_431 / NR2D1
Xg22488 n_393 busAddrInBufC<0> VDD VSS n_424 / NR2D1
Xg22490 FE_OFN138_n_333 n_382 VDD VSS n_422 / NR2D1
Xg22493 FE_OFN138_n_333 n_391 VDD VSS n_419 / NR2D1
Xg22499 n_333 n_387 VDD VSS n_413 / NR2D1
Xg22514 n_376 n_336 VDD VSS n_398 / NR2D1
Xg22550 n_352 n_350 VDD VSS n_364 / NR2D1
Xg22551 n_351 n_349 VDD VSS n_363 / NR2D1
Xg22575 n_337 n_335 VDD VSS n_341 / NR2D1
Xg22577 busAddrInBufC<2> busAddrInBufC<4> VDD VSS n_340 / NR2D1
Xg22579 n_337 busAddrInBufC<1> VDD VSS n_338 / NR2D1
Xg23177 n_115 n_23 VDD VSS regWeB<25> / NR2D1
Xg23178 n_115 n_26 VDD VSS regWeB<29> / NR2D1
Xg23191 n_121 n_26 VDD VSS regWeB<21> / NR2D1
Xg23194 n_118 n_23 VDD VSS regWeB<24> / NR2D1
Xg23195 n_118 n_28 VDD VSS regWeB<26> / NR2D1
Xg23196 n_118 n_26 VDD VSS regWeB<28> / NR2D1
Xg23200 n_119 n_26 VDD VSS regWeB<20> / NR2D1
Xg23202 n_119 n_23 VDD VSS regWeB<16> / NR2D1
Xg23206 n_118 n_21 VDD VSS regWeB<8> / NR2D1
Xg23221 n_70 n_69 VDD VSS n_123 / NR2D1
Xg23222 n_1 busAddrInBufB<3> VDD VSS n_122 / NR2D1
Xg23251 n_61 busAddrInBufB<0> VDD VSS n_91 / NR2D1
Xg23252 n_66 n_48 VDD VSS n_89 / NR2D1
Xg23272 n_44 n_3 VDD VSS n_68 / NR2D1
Xg23275 n_45 busAddrInBufB<2> VDD VSS n_65 / NR2D1
Xg23287 n_44 busAddrInBufB<2> VDD VSS n_56 / NR2D1
Xg23288 n_40 busAddrInBufB<4> VDD VSS n_55 / NR2D1
Xg23292 n_37 busAddrInBufB<3> VDD VSS n_47 / NR2D1
Xg23308 n_20 n_19 VDD VSS n_32 / NR2D1
Xg23309 n_17 n_18 VDD VSS n_31 / NR2D1
Xg23313 n_9 n_2 VDD VSS n_30 / NR2D1
Xg23314 n_7 n_2 VDD VSS n_29 / NR2D1
Xg23317 n_5 busAddrInBufB<4> VDD VSS n_25 / NR2D1
Xg23318 n_9 busAddrInBufB<4> VDD VSS n_24 / NR2D1
Xg23336 n_3 busAddrInBufB<1> VDD VSS n_6 / NR2D1
Xg22632 n_1582 n_1393 VDD VSS busDataMisoOutIntA<7> / ND2D3
Xg22939 n_1279 pixelAddrInBufA<3> VDD VSS n_1321 / ND2D3
Xg22505 n_368 FE_PDN2685_pixelAddrInBufC_3 VDD VSS n_407 / ND2D3
Xg23270 n_35 pixelAddrInBufB<3> VDD VSS n_71 / ND2D3
Xg23274 n_47 busAddrInBufB<2> VDD VSS n_66 / ND2D3
Xg23332 busAddrInBufB<2> busAddrInBufB<1> VDD VSS n_9 / ND2D3
Xg23335 n_3 busAddrInBufB<1> VDD VSS n_7 / ND2D3
Xg22851 n_1371 n_1270 VDD VSS regWeA<21> / NR2D3
Xg22856 n_1366 n_1268 VDD VSS regWeA<12> / NR2D3
Xg22867 n_1369 n_1274 VDD VSS regWeA<6> / NR2D3
Xg22874 n_1364 n_1268 VDD VSS regWeA<13> / NR2D3
Xg22889 n_1319 n_1320 VDD VSS n_1372 / NR2D3
Xg22903 n_1309 n_1299 VDD VSS n_1354 / NR2D3
Xg22930 n_1304 n_981 VDD VSS n_1330 / NR2D3
Xg22958 n_1288 n_1282 VDD VSS n_1305 / NR2D3
Xg22991 n_986 busAddrInBufA<2> VDD VSS n_1272 / NR2D3
Xg22459 n_405 n_406 VDD VSS n_456 / NR2D3
Xg22464 n_397 n_387 VDD VSS n_445 / NR2D3
Xg22470 n_401 n_385 VDD VSS n_439 / NR2D3
Xg22473 n_401 n_387 VDD VSS n_436 / NR2D3
Xg22483 n_403 busAddrInBufC<1> VDD VSS n_426 / NR2D3
Xg22496 n_333 n_385 VDD VSS n_416 / NR2D3
Xg22512 n_376 busAddrInBufC<3> VDD VSS n_400 / NR2D3
Xg22513 n_379 n_336 VDD VSS n_399 / NR2D3
Xg22524 n_379 busAddrInBufC<3> VDD VSS n_392 / NR2D3
Xg23236 n_66 n_52 VDD VSS n_103 / NR2D3
Xg23242 n_66 n_54 VDD VSS n_97 / NR2D3
Xg23258 FE_OFN131_n_58 n_7 VDD VSS n_83 / NR2D3
Xg23260 FE_OFN131_n_58 n_5 VDD VSS n_81 / NR2D3
Xg23289 n_42 busAddrInBufB<4> VDD VSS n_53 / NR2D3
Xg23315 n_7 busAddrInBufB<4> VDD VSS n_27 / NR2D3
Xg23334 busAddrInBufB<2> busAddrInBufB<1> VDD VSS n_8 / NR2D3
Xg22915 n_1313 FE_OFN466_n_1296 VDD VSS n_1342 / CKAN2D1
Xg22922 n_1312 n_1297 VDD VSS n_1338 / CKAN2D1
Xg22927 n_1307 FE_OFN50_busAddrInBufA_2 VDD VSS n_1333 / CKAN2D1
Xg22933 n_1305 FE_OFN50_busAddrInBufA_2 VDD VSS n_1327 / CKAN2D1
Xg22947 n_1293 n_982 VDD VSS n_1312 / CKAN2D1
Xg22983 n_988 pixelAddrInBufA<2> VDD VSS n_1279 / CKAN2D1
Xg23009 pixelAddrInBufA<0> pixelAddrInBufA<1> VDD VSS n_988 / CKAN2D1
Xg22466 n_398 n_386 VDD VSS n_443 / CKAN2D1
Xg22469 n_400 n_386 VDD VSS n_440 / CKAN2D1
Xg22474 n_395 n_383 VDD VSS n_435 / CKAN2D1
Xg22477 n_398 n_383 VDD VSS n_432 / CKAN2D1
Xg22480 n_402 busAddrInBufC<1> VDD VSS n_429 / CKAN2D1
Xg22489 n_392 n_383 VDD VSS n_423 / CKAN2D1
Xg22491 n_399 n_383 VDD VSS n_421 / CKAN2D1
Xg22494 n_399 n_390 VDD VSS n_418 / CKAN2D1
Xg22501 n_396 n_383 VDD VSS n_411 / CKAN2D1
Xg22502 n_396 n_386 VDD VSS n_410 / CKAN2D1
Xg22530 n_374 n_335 VDD VSS n_383 / CKAN2D1
Xg22544 n_363 busAddrInBufC<0> VDD VSS n_371 / CKAN2D1
Xg22545 n_364 busAddrInBufC<14> VDD VSS n_370 / CKAN2D1
Xg22548 n_342 pixelAddrInBufC<2> VDD VSS n_368 / CKAN2D1
Xg22558 n_341 busAddrInBufC<4> VDD VSS n_360 / CKAN2D1
Xg22574 pixelAddrInBufC<0> pixelAddrInBufC<1> VDD VSS n_342 / CKAN2D1
Xg23228 n_64 n_51 VDD VSS n_111 / CKAN2D1
Xg23244 FE_PDN1708_n_56 FE_OFN128_n_55 VDD VSS n_95 / CKAN2D1
Xg23253 FE_PDN1708_n_56 FE_PDN1694_n_51 VDD VSS n_88 / CKAN2D1
Xg23254 FE_PDN1705_n_65 FE_PDN1694_n_51 VDD VSS n_87 / CKAN2D1
Xg23256 n_62 FE_PDN1694_n_51 VDD VSS n_85 / CKAN2D1
Xg23262 n_59 n_8 VDD VSS n_79 / CKAN2D1
Xg23265 FE_PDN1706_n_67 FE_PDN1694_n_51 VDD VSS n_76 / CKAN2D1
Xg23267 FE_PDN1704_n_68 FE_PDN1694_n_51 VDD VSS n_74 / CKAN2D1
Xg23269 n_63 FE_PDN1694_n_51 VDD VSS n_72 / CKAN2D1
Xg23290 n_43 busAddrInBufB<4> VDD VSS n_51 / CKAN2D1
Xg23291 n_41 busAddrInBufB<4> VDD VSS n_49 / CKAN2D1
Xg23307 n_10 pixelAddrInBufB<2> VDD VSS n_35 / CKAN2D1
Xg23331 pixelAddrInBufB<0> pixelAddrInBufB<1> VDD VSS n_10 / CKAN2D1
Xg22918 MCtmrErrorA n_1881 n_1256 n_1278 VDD VSS n_1319 / OR4D1
Xg22980 n_1875 n_1876 n_1258 n_1259 VDD VSS n_1278 / OR4D1
Xg22981 n_1885 n_1886 n_1255 n_1257 VDD VSS n_1277 / OR4D1
Xg23003 n_1879 n_1880 n_1899 n_1900 VDD VSS n_1258 / OR4D1
Xg23004 n_1887 n_1888 n_1897 n_1898 VDD VSS n_1257 / OR4D1
Xg23006 n_1883 n_1884 n_1889 n_1890 VDD VSS n_1255 / OR4D1
Xg23007 n_1892 n_1893 n_1895 n_1894 VDD VSS n_1254 / OR4D1
Xg22485 n_1958 n_1937 FE_PDN1693_n_347 n_366 VDD VSS n_406 / OR4D1
Xg22486 MCtmrErrorC n_1951 n_344 n_365 VDD VSS n_405 / OR4D1
Xg22546 n_1955 n_1956 n_345 n_348 VDD VSS n_366 / OR4D1
Xg22547 n_1961 n_1962 n_343 n_346 VDD VSS n_365 / OR4D1
Xg22568 n_1959 n_1960 n_1943 n_1944 VDD VSS n_348 / OR4D1
Xg22569 n_1938 n_1939 FE_OFN471_n_1957 n_1940 VDD VSS n_347 / OR4D1
Xg22570 n_1947 FE_OFN150_n_1948 n_1965 n_1966 VDD VSS n_346 / OR4D1
Xg22571 n_1953 n_1954 n_1941 n_1942 VDD VSS n_345 / OR4D1
Xg22573 n_1945 n_1946 n_1963 n_1964 VDD VSS n_343 / OR4D1
Xg23249 n_1907 n_1910 n_11 n_34 VDD VSS n_70 / OR4D1
Xg23250 n_1917 n_1914 n_16 n_33 VDD VSS n_69 / OR4D1
Xg23305 n_1912 n_1913 n_15 n_13 VDD VSS n_34 / OR4D1
Xg23325 n_1922 n_1915 n_1923 n_1916 VDD VSS n_16 / OR4D1
Xg23326 n_1908 n_1909 n_1932 n_1933 VDD VSS n_15 / OR4D1
Xg23327 n_1928 n_1929 n_1918 n_1919 VDD VSS n_14 / OR4D1
Xg23329 n_1924 n_1925 n_1920 n_1921 VDD VSS n_12 / OR4D1
Xg23330 n_1911 n_1936 n_1906 MCtmrErrorB VDD VSS n_11 / OR4D1
Xg22917 n_1896 n_1891 n_1254 n_1277 VDD VSS n_1320 / OR4D2
Xg23002 n_1901 n_1902 n_1903 n_1904 VDD VSS n_1259 / OR4D2
Xg23005 n_1877 n_1882 n_1878 n_1905 VDD VSS n_1256 / OR4D2
Xg22572 n_1949 n_1952 n_1950 n_1967 VDD VSS n_344 / OR4D2
Xg23306 n_1926 n_1927 n_14 n_12 VDD VSS n_33 / OR4D2
Xg23328 n_1930 n_1931 n_1934 n_1935 VDD VSS n_13 / OR4D2
Xg22998 pixelAddrInBufA<0> busAddrInBufA<5> VDD VSS n_1263 / CKXOR2D1
Xg22999 pixelAddrInBufA<3> busAddrInBufA<8> VDD VSS n_1262 / CKXOR2D1
Xg23000 pixelAddrInBufA<1> busAddrInBufA<6> VDD VSS n_1261 / CKXOR2D1
Xg23001 pixelAddrInBufA<2> busAddrInBufA<7> VDD VSS n_1260 / CKXOR2D1
Xg22564 pixelAddrInBufC<0> busAddrInBufC<5> VDD VSS n_352 / CKXOR2D1
Xg22565 pixelAddrInBufC<3> busAddrInBufC<8> VDD VSS n_351 / CKXOR2D1
Xg22566 pixelAddrInBufC<2> busAddrInBufC<7> VDD VSS n_350 / CKXOR2D1
Xg22567 pixelAddrInBufC<1> busAddrInBufC<6> VDD VSS n_349 / CKXOR2D1
Xg23321 pixelAddrInBufB<0> busAddrInBufB<5> VDD VSS n_20 / CKXOR2D1
Xg23322 pixelAddrInBufB<2> busAddrInBufB<7> VDD VSS n_19 / CKXOR2D1
Xg23323 pixelAddrInBufB<1> busAddrInBufB<6> VDD VSS n_18 / CKXOR2D1
Xg23324 pixelAddrInBufB<3> busAddrInBufB<8> VDD VSS n_17 / CKXOR2D1
Xg22633 n_1581 n_1388 VDD VSS busDataMisoOutIntA<3> / CKND2D1
Xg22642 n_1577 n_1380 VDD VSS n_1580 / CKND2D1
Xg22643 n_1576 n_1379 VDD VSS n_1579 / CKND2D1
Xg22877 n_1286 n_1372 VDD VSS clkEnableA / CKND2D1
Xg22878 n_1331 pixelStatusBufA<2> VDD VSS n_1378 / CKND2D1
Xg22879 n_1329 pixelStatusBufA<28> VDD VSS n_1377 / CKND2D1
Xg22880 n_1329 pixelStatusBufA<30> VDD VSS n_1376 / CKND2D1
Xg22881 n_1331 pixelStatusBufA<0> VDD VSS n_1375 / CKND2D1
Xg22882 n_1331 pixelStatusBufA<1> VDD VSS n_1374 / CKND2D1
Xg22883 n_1329 pixelStatusBufA<29> VDD VSS n_1373 / CKND2D1
Xg22965 n_1281 busAddrInBufA<4> VDD VSS n_1294 / CKND2D1
Xg22967 n_1283 n_983 VDD VSS n_1292 / CKND2D1
Xg22968 n_1283 busAddrInBufA<4> VDD VSS n_1291 / CKND2D1
Xg22975 n_1280 busAddrInBufA<3> VDD VSS n_1285 / CKND2D1
Xg22977 n_1275 busAddrInBufA<14> VDD VSS n_1284 / CKND2D1
Xg22979 n_1276 busAddrInBufA<1> VDD VSS n_1282 / CKND2D1
Xg22993 n_985 busAddrInBufA<2> VDD VSS n_1270 / CKND2D1
Xg22994 n_987 busAddrInBufA<2> VDD VSS n_1268 / CKND2D1
Xg22995 n_987 n_981 VDD VSS n_1267 / CKND2D1
Xg23008 busAddrInBufA<4> busAddrInBufA<1> VDD VSS n_989 / CKND2D1
Xg23013 n_983 busAddrInBufA<1> VDD VSS n_984 / CKND2D1
Xg22443 n_373 n_456 VDD VSS clkEnableC / CKND2D1
Xg22444 n_429 pixelStatusBufC<17> VDD VSS n_464 / CKND2D1
Xg22445 n_426 pixelStatusBufC<10> VDD VSS n_463 / CKND2D1
Xg22446 n_427 pixelStatusBufC<0> VDD VSS n_462 / CKND2D1
Xg22447 n_426 pixelStatusBufC<15> VDD VSS n_461 / CKND2D1
Xg22448 n_429 pixelStatusBufC<19> VDD VSS n_460 / CKND2D1
Xg22517 n_377 n_336 VDD VSS n_394 / CKND2D1
Xg22525 n_374 busAddrInBufC<1> VDD VSS n_391 / CKND2D1
Xg22534 n_367 busAddrInBufC<2> VDD VSS n_379 / CKND2D1
Xg22535 n_371 busAddrInBufC<2> VDD VSS n_378 / CKND2D1
Xg22537 n_367 n_337 VDD VSS n_376 / CKND2D1
Xg22539 n_372 busAddrInBufC<4> VDD VSS n_375 / CKND2D1
Xg22559 n_340 n_335 VDD VSS n_359 / CKND2D1
Xg22562 n_340 busAddrInBufC<1> VDD VSS n_355 / CKND2D1
Xg22563 n_338 busAddrInBufC<4> VDD VSS n_354 / CKND2D1
Xg22578 n_337 busAddrInBufC<4> VDD VSS n_339 / CKND2D1
Xg23027 n_328 n_130 VDD VSS n_330 / CKND2D1
Xg23096 n_179 n_214 VDD VSS n_258 / CKND2D1
Xg23208 n_39 FE_PDN1699_n_123 VDD VSS clkEnableB / CKND2D1
Xg23209 n_82 pixelStatusBufB<10> VDD VSS n_129 / CKND2D1
Xg23210 n_82 pixelStatusBufB<11> VDD VSS n_128 / CKND2D1
Xg23211 n_77 pixelStatusBufB<22> VDD VSS n_127 / CKND2D1
Xg23212 n_83 pixelStatusBufB<28> VDD VSS n_126 / CKND2D1
Xg23213 n_83 pixelStatusBufB<31> VDD VSS n_125 / CKND2D1
Xg23214 n_83 pixelStatusBufB<25> VDD VSS n_124 / CKND2D1
Xg23219 n_77 pixelStatusBufB<21> VDD VSS n_114 / CKND2D1
Xg23293 n_36 n_4 VDD VSS n_46 / CKND2D1
Xg23295 n_36 busAddrInBufB<3> VDD VSS n_44 / CKND2D1
Xg23300 n_38 busAddrInBufB<1> VDD VSS n_40 / CKND2D1
Xg23303 n_31 busAddrInBufB<0> VDD VSS n_37 / CKND2D1
Xg23316 n_6 busAddrInBufB<4> VDD VSS n_26 / CKND2D1
Xg23319 n_8 busAddrInBufB<4> VDD VSS n_23 / CKND2D1
Xg23320 n_8 n_2 VDD VSS n_21 / CKND2D1
Xg22971 n_988 pixelAddrInBufA<2> n_1279 VDD VSS pixelAddrNextOutIntA<2> / 
+ IAO21D1
Xg22989 pixelAddrInBufA<0> pixelAddrInBufA<1> n_988 VDD VSS 
+ pixelAddrNextOutIntA<1> / IAO21D1
Xg22538 n_342 pixelAddrInBufC<2> n_368 VDD VSS pixelAddrNextOutIntC<2> / 
+ IAO21D1
Xg22555 pixelAddrInBufC<0> pixelAddrInBufC<1> n_342 VDD VSS 
+ pixelAddrNextOutIntC<1> / IAO21D1
Xg23298 n_10 pixelAddrInBufB<2> n_35 VDD VSS pixelAddrNextOutIntB<2> / IAO21D1
Xg23312 pixelAddrInBufB<0> pixelAddrInBufB<1> n_10 VDD VSS 
+ pixelAddrNextOutIntB<1> / IAO21D1
Xg22969 n_1280 busAddrInBufA<3> VDD VSS n_1290 / INR2D1
Xg22982 n_1275 busAddrInBufA<14> VDD VSS n_1280 / INR2D1
Xg22536 n_371 busAddrInBufC<2> VDD VSS n_377 / INR2D1
Xg22540 n_372 busAddrInBufC<4> VDD VSS n_374 / INR2D1
Xg22543 n_364 busAddrInBufC<14> VDD VSS n_372 / INR2D1
Xg22549 n_363 busAddrInBufC<0> VDD VSS n_367 / INR2D1
Xg22556 n_338 busAddrInBufC<4> VDD VSS n_362 / INR2D1
Xg22557 n_341 busAddrInBufC<4> VDD VSS n_361 / INR2D1
Xg23273 n_47 busAddrInBufB<2> VDD VSS n_67 / INR2D1
Xg23304 n_31 busAddrInBufB<0> VDD VSS n_36 / INR2D1
Xg23302 n_32 busAddrInBufB<14> VDD VSS n_38 / INR2XD1
Xg22974 n_1276 n_1275 busAddrInBufA<13> VDD VSS n_1286 / AOI21D1
Xg22541 n_364 n_363 busAddrInBufC<13> VDD VSS n_373 / AOI21D1
Xg23063 n_93 pixelConfigIntB<14> FE_OFN590_n_273 VDD VSS n_291 / AOI21D1
Xg23301 n_32 n_31 busAddrInBufB<13> VDD VSS n_39 / AOI21D1
Xg23286 n_37 busAddrInBufB<14> n_32 VDD VSS n_58 / IND3D1
Xg23285 n_36 n_32 busAddrInBufB<14> VDD VSS n_60 / ND3D1
Xg22996 n_989 FE_OFN50_busAddrInBufA_2 VDD VSS n_1265 / NR2D2
Xg22510 n_376 n_369 VDD VSS n_402 / NR2D2
Xg22527 n_375 n_335 VDD VSS n_388 / NR2D2
Xg22560 n_339 busAddrInBufC<1> VDD VSS n_357 / NR2D2
Xg23276 n_46 busAddrInBufB<2> VDD VSS n_64 / NR2D2
Xg23277 n_45 n_3 VDD VSS n_62 / NR2D2
XFE_OFC1913_busDataMisoOutIntB_7 FE_OFN1688_busDataMisoOutIntB_7 VDD VSS 
+ FE_OFN1689_busDataMisoOutIntB_7 / CKND2
XFE_OFC1902_pixelConfig_97 FE_OFN1678_pixelConfig_97 VDD VSS pixelConfig<97> / 
+ CKND2
XFE_OFC1901_pixelConfig_97 FE_OFN1677_pixelConfig_97 VDD VSS 
+ FE_OFN1678_pixelConfig_97 / CKND2
XFE_OFC1856_pixelConfig_143 FE_OFN1632_pixelConfig_143 VDD VSS 
+ FE_OFN1633_pixelConfig_143 / CKND2
XFE_OFC1821_pixelConfig_9 FE_OFN1597_pixelConfig_9 VDD VSS 
+ FE_OFN1598_pixelConfig_9 / CKND2
XFE_OFC1819_pixelConfig_15 FE_OFN1595_pixelConfig_15 VDD VSS 
+ FE_OFN1596_pixelConfig_15 / CKND2
XFE_OFC1814_pixelConfig_39 FE_OFN1590_pixelConfig_39 VDD VSS pixelConfig<39> / 
+ CKND2
XFE_OFC1812_pixelConfig_40 FE_OFN1588_pixelConfig_40 VDD VSS pixelConfig<40> / 
+ CKND2
XFE_OFC1810_pixelConfig_42 FE_OFN1586_pixelConfig_42 VDD VSS pixelConfig<42> / 
+ CKND2
XFE_OFC1808_pixelConfig_47 FE_OFN1584_pixelConfig_47 VDD VSS pixelConfig<47> / 
+ CKND2
XFE_OFC1806_pixelConfig_52 FE_OFN1582_pixelConfig_52 VDD VSS pixelConfig<52> / 
+ CKND2
XFE_OFC1794_pixelConfig_64 FE_OFN1570_pixelConfig_64 VDD VSS 
+ FE_OFN1571_pixelConfig_64 / CKND2
XFE_OFC1792_pixelConfig_66 FE_OFN1568_pixelConfig_66 VDD VSS 
+ FE_OFN1569_pixelConfig_66 / CKND2
XFE_OFC1791_pixelConfig_67 FE_OFN1567_pixelConfig_67 VDD VSS pixelConfig<67> / 
+ CKND2
XFE_OFC1788_pixelConfig_68 FE_OFN1564_pixelConfig_68 VDD VSS 
+ FE_OFN1565_pixelConfig_68 / CKND2
XFE_OFC1786_pixelConfig_70 FE_OFN1562_pixelConfig_70 VDD VSS 
+ FE_OFN1563_pixelConfig_70 / CKND2
XFE_OFC1783_pixelConfig_72 FE_OFN1559_pixelConfig_72 VDD VSS 
+ FE_OFN1560_pixelConfig_72 / CKND2
XFE_OFC1781_pixelConfig_73 FE_OFN1557_pixelConfig_73 VDD VSS 
+ FE_OFN1558_pixelConfig_73 / CKND2
XFE_OFC1779_pixelConfig_74 FE_OFN1555_pixelConfig_74 VDD VSS 
+ FE_OFN1556_pixelConfig_74 / CKND2
XFE_OFC1777_pixelConfig_75 FE_OFN1553_pixelConfig_75 VDD VSS 
+ FE_OFN1554_pixelConfig_75 / CKND2
XFE_OFC1775_pixelConfig_78 FE_OFN1551_pixelConfig_78 VDD VSS 
+ FE_OFN1552_pixelConfig_78 / CKND2
XFE_OFC1773_pixelConfig_79 FE_OFN1549_pixelConfig_79 VDD VSS 
+ FE_OFN1550_pixelConfig_79 / CKND2
XFE_OFC1765_pixelConfig_84 FE_OFN1541_pixelConfig_84 VDD VSS 
+ FE_OFN1542_pixelConfig_84 / CKND2
XFE_OFC1761_pixelConfig_87 FE_OFN1537_pixelConfig_87 VDD VSS 
+ FE_OFN1538_pixelConfig_87 / CKND2
XFE_OFC1751_pixelConfig_92 FE_OFN1527_pixelConfig_92 VDD VSS 
+ FE_OFN1528_pixelConfig_92 / CKND2
XFE_OFC1743_pixelConfig_100 FE_OFN1519_pixelConfig_100 VDD VSS 
+ FE_OFN1520_pixelConfig_100 / CKND2
XFE_OFC1741_pixelConfig_102 FE_OFN1517_pixelConfig_102 VDD VSS 
+ FE_OFN1518_pixelConfig_102 / CKND2
XFE_OFC1739_pixelConfig_103 FE_OFN1515_pixelConfig_103 VDD VSS 
+ FE_OFN1516_pixelConfig_103 / CKND2
XFE_OFC1737_pixelConfig_104 FE_OFN1513_pixelConfig_104 VDD VSS 
+ FE_OFN1514_pixelConfig_104 / CKND2
XFE_OFC1732_pixelConfig_108 FE_OFN1508_pixelConfig_108 VDD VSS 
+ FE_OFN1509_pixelConfig_108 / CKND2
XFE_OFC1730_pixelConfig_109 FE_OFN1506_pixelConfig_109 VDD VSS 
+ FE_OFN1507_pixelConfig_109 / CKND2
XFE_OFC1728_pixelConfig_110 FE_OFN1504_pixelConfig_110 VDD VSS 
+ FE_OFN1505_pixelConfig_110 / CKND2
XFE_OFC1726_pixelConfig_111 FE_OFN1502_pixelConfig_111 VDD VSS 
+ FE_OFN1503_pixelConfig_111 / CKND2
XFE_OFC1723_pixelConfig_113 FE_OFN1499_pixelConfig_113 VDD VSS 
+ FE_OFN1500_pixelConfig_113 / CKND2
XFE_OFC1717_pixelConfig_120 FE_OFN1493_pixelConfig_120 VDD VSS 
+ FE_OFN1494_pixelConfig_120 / CKND2
XFE_OFC1715_pixelConfig_121 FE_OFN1491_pixelConfig_121 VDD VSS 
+ FE_OFN1492_pixelConfig_121 / CKND2
XFE_OFC1713_pixelConfig_122 FE_OFN1489_pixelConfig_122 VDD VSS 
+ FE_OFN1490_pixelConfig_122 / CKND2
XFE_OFC1711_pixelConfig_123 FE_OFN1487_pixelConfig_123 VDD VSS 
+ FE_OFN1488_pixelConfig_123 / CKND2
XFE_OFC1709_pixelConfig_124 FE_OFN1485_pixelConfig_124 VDD VSS 
+ FE_OFN1486_pixelConfig_124 / CKND2
XFE_OFC1704_pixelConfig_128 FE_OFN1480_pixelConfig_128 VDD VSS 
+ FE_OFN1481_pixelConfig_128 / CKND2
XFE_OFC1702_pixelConfig_129 FE_OFN1478_pixelConfig_129 VDD VSS 
+ FE_OFN1479_pixelConfig_129 / CKND2
XFE_OFC1700_pixelConfig_130 FE_OFN1476_pixelConfig_130 VDD VSS 
+ FE_OFN1477_pixelConfig_130 / CKND2
XFE_OFC1698_pixelConfig_131 FE_OFN1474_pixelConfig_131 VDD VSS 
+ FE_OFN1475_pixelConfig_131 / CKND2
XFE_OFC1696_pixelConfig_132 FE_OFN1472_pixelConfig_132 VDD VSS 
+ FE_OFN1473_pixelConfig_132 / CKND2
XFE_OFC1691_pixelConfig_136 FE_OFN1467_pixelConfig_136 VDD VSS 
+ FE_OFN1468_pixelConfig_136 / CKND2
XFE_OFC1689_pixelConfig_137 FE_OFN1465_pixelConfig_137 VDD VSS 
+ FE_OFN1466_pixelConfig_137 / CKND2
XFE_OFC1685_pixelConfig_140 FE_OFN1461_pixelConfig_140 VDD VSS 
+ FE_OFN1462_pixelConfig_140 / CKND2
XFE_OFC1683_pixelConfig_141 FE_OFN1459_pixelConfig_141 VDD VSS 
+ FE_OFN1460_pixelConfig_141 / CKND2
XFE_OFC1680_pixelConfig_144 FE_OFN1456_pixelConfig_144 VDD VSS 
+ FE_OFN1666_pixelConfig_144 / CKND2
XFE_OFC1677_pixelConfig_145 FE_OFN1453_pixelConfig_145 VDD VSS 
+ FE_OFN1454_pixelConfig_145 / CKND2
XFE_OFC1673_pixelConfig_148 FE_OFN1449_pixelConfig_148 VDD VSS 
+ FE_OFN1450_pixelConfig_148 / CKND2
XFE_OFC1671_pixelConfig_149 FE_OFN1447_pixelConfig_149 VDD VSS 
+ FE_OFN1448_pixelConfig_149 / CKND2
XFE_OFC1669_pixelConfig_150 FE_OFN1445_pixelConfig_150 VDD VSS 
+ FE_OFN1446_pixelConfig_150 / CKND2
XFE_OFC1667_pixelConfig_151 FE_OFN1443_pixelConfig_151 VDD VSS 
+ FE_OFN1444_pixelConfig_151 / CKND2
XFE_OFC1653_pixelConfig_165 FE_OFN1429_pixelConfig_165 VDD VSS 
+ FE_OFN1430_pixelConfig_165 / CKND2
XFE_OFC1649_pixelConfig_169 FE_OFN1425_pixelConfig_169 VDD VSS 
+ FE_OFN1426_pixelConfig_169 / CKND2
XFE_OFC1644_pixelConfig_172 FE_OFN1420_pixelConfig_172 VDD VSS 
+ FE_OFN1421_pixelConfig_172 / CKND2
XFE_OFC1642_pixelConfig_173 FE_OFN1418_pixelConfig_173 VDD VSS 
+ FE_OFN1419_pixelConfig_173 / CKND2
XFE_OFC1640_pixelConfig_174 FE_OFN1416_pixelConfig_174 VDD VSS 
+ FE_OFN1417_pixelConfig_174 / CKND2
XFE_OFC1638_pixelConfig_175 FE_OFN1414_pixelConfig_175 VDD VSS 
+ FE_OFN1415_pixelConfig_175 / CKND2
XFE_OFC1636_pixelConfig_176 FE_OFN1412_pixelConfig_176 VDD VSS 
+ FE_OFN1413_pixelConfig_176 / CKND2
XFE_OFC1634_pixelConfig_177 FE_OFN1410_pixelConfig_177 VDD VSS 
+ FE_OFN1411_pixelConfig_177 / CKND2
XFE_OFC1631_pixelConfig_179 FE_OFN1407_pixelConfig_179 VDD VSS 
+ FE_OFN1408_pixelConfig_179 / CKND2
XFE_OFC1629_pixelConfig_180 FE_OFN1405_pixelConfig_180 VDD VSS 
+ FE_OFN1406_pixelConfig_180 / CKND2
XFE_OFC1627_pixelConfig_181 FE_OFN1403_pixelConfig_181 VDD VSS 
+ FE_OFN1404_pixelConfig_181 / CKND2
XFE_OFC1625_pixelConfig_182 FE_OFN1401_pixelConfig_182 VDD VSS 
+ FE_OFN1402_pixelConfig_182 / CKND2
XFE_OFC1623_pixelConfig_183 FE_OFN1399_pixelConfig_183 VDD VSS 
+ FE_OFN1400_pixelConfig_183 / CKND2
XFE_OFC1612_pixelConfig_191 FE_OFN1388_pixelConfig_191 VDD VSS 
+ FE_OFN1389_pixelConfig_191 / CKND2
XFE_OFC1600_pixelConfig_199 FE_OFN1376_pixelConfig_199 VDD VSS 
+ FE_OFN1377_pixelConfig_199 / CKND2
XFE_OFC1581_pixelConfig_223 FE_OFN1357_pixelConfig_223 VDD VSS 
+ FE_OFN1358_pixelConfig_223 / CKND2
XFE_OFC1576_pixelConfig_229 FE_OFN1352_pixelConfig_229 VDD VSS 
+ FE_OFN1353_pixelConfig_229 / CKND2
XFE_OFC1568_pixelConfig_236 FE_OFN1344_pixelConfig_236 VDD VSS 
+ FE_OFN1345_pixelConfig_236 / CKND2
XFE_OFC1062_busRstInBufC FE_OFN39_busRstInBufC VDD VSS FE_OFN49_busRstInBufC / 
+ CKND2
XFE_OFC1060_n_21 n_21 VDD VSS n_22 / CKND2
XFE_OFC1046_n_23 FE_OFN991_n VDD VSS FE_OFN1489_pixelConfig_122 / CKND2
XFE_OFC1036_n_119 FE_OFN1017_n_119 VDD VSS FE_OFN1449_pixelConfig_148 / CKND2
XFE_OFC1026_n_346 FE_OFN1007_n_346 VDD VSS FE_OFN1418_pixelConfig_173 / CKND2
XFE_OFC1024_n_348 FE_OFN1005_n_348 VDD VSS FE_OFN1416_pixelConfig_174 / CKND2
XFE_OFC1014_n_337 FE_OFN995_n_337 VDD VSS FE_OFN1535_pixelConfig_88 / CKND2
XFE_OFC999_n_56 FE_OFN983_n_56 VDD VSS FE_OFN1472_pixelConfig_132 / CKND2
XFE_OFC996_n_301 FE_OFN980_n_301 VDD VSS FE_OFN1562_pixelConfig_70 / CKND2
XFE_OFC993_n_336 FE_OFN977_n_336 VDD VSS FE_OFN1422_pixelConfig_171 / CKND2
XFE_OFC986_n_68 FE_OFN970_n_68 VDD VSS FE_OFN1467_pixelConfig_136 / CKND2
XFE_OFC985_n_73 FE_OFN969_n_73 VDD VSS pixelConfig<19> / CKND2
XFE_OFC984_n_86 FE_OFN968_n_86 VDD VSS FE_OFN1461_pixelConfig_140 / CKND2
XFE_OFC972_n_341 FE_OFN956_n_341 VDD VSS FE_OFN1420_pixelConfig_172 / CKND2
XFE_OFC971_n_356 FE_OFN955_n_356 VDD VSS FE_OFN1523_pixelConfig_97 / CKND2
XFE_OFC862_n_1560 n_1560 VDD VSS FE_OFN862_n_1560 / CKND2
XFE_OFC844_n_949 n_949 VDD VSS FE_OFN844_n_949 / CKND2
XFE_OFC614_n_413 FE_OFN613_n_413 VDD VSS FE_OFN614_n_413 / CKND2
XFE_OFC477_busDataMisoOutIntB_6 FE_OFN476_busDataMisoOutIntB_6 VDD VSS 
+ FE_OFN477_busDataMisoOutIntB_6 / CKND2
XFE_OFC461_n_437 FE_OFN460_n_437 VDD VSS FE_OFN461_n_437 / CKND2
XFE_OFC0_busRstInBufA busRstInBufA VDD VSS FE_OFN0_busRstInBufA / CKND2
Xg22884 n_1371 VDD VSS n_1370 / CKND2
Xg22885 n_1369 VDD VSS n_1368 / CKND2
Xg22954 n_1298 VDD VSS n_1297 / CKND2
Xg22987 n_1270 VDD VSS n_1269 / CKND2
Xg22453 n_453 VDD VSS n_452 / CKND2
Xg22454 n_450 VDD VSS n_451 / CKND2
Xg22582 busAddrInBufC<1> VDD VSS n_335 / CKND2
Xg23217 n_118 VDD VSS n_117 / CKND2
Xg23271 n_0 VDD VSS n_63 / CKND2
Xg22846 n_1370 n_1271 VDD VSS regWeA<3> / CKAN2D4
Xg22850 n_1370 n_1265 VDD VSS regWeA<19> / CKAN2D4
Xg22893 n_1340 busAddrInBufA<0> VDD VSS n_1365 / CKAN2D4
Xg22910 n_1317 FE_OFN564_n_1302 VDD VSS n_1347 / CKAN2D4
Xg22412 n_450 n_357 VDD VSS regWeC<25> / CKAN2D4
Xg22414 n_450 n_358 VDD VSS regWeC<9> / CKAN2D4
Xg22415 n_450 FE_OFN448_n_362 VDD VSS regWeC<13> / CKAN2D4
Xg22416 FE_OFN144_n_449 n_356 VDD VSS regWeC<19> / CKAN2D4
Xg22418 FE_OFN144_n_449 n_357 VDD VSS regWeC<17> / CKAN2D4
Xg22419 FE_OFN144_n_449 FE_OFN448_n_362 VDD VSS regWeC<5> / CKAN2D4
Xg22421 n_450 n_360 VDD VSS regWeC<31> / CKAN2D4
Xg22423 n_450 FE_OFN542_n_361 VDD VSS regWeC<15> / CKAN2D4
Xg22428 n_454 n_357 VDD VSS regWeC<24> / CKAN2D4
Xg22431 n_454 FE_OFN448_n_362 VDD VSS regWeC<12> / CKAN2D4
Xg22432 n_452 FE_OFN448_n_362 VDD VSS regWeC<4> / CKAN2D4
Xg22435 n_454 FE_OFN542_n_361 VDD VSS regWeC<14> / CKAN2D4
Xg22437 n_452 n_357 VDD VSS regWeC<16> / CKAN2D4
Xg23176 FE_OFN137_n_122 n_29 VDD VSS regWeB<19> / CKAN2D4
Xg23179 n_116 n_30 VDD VSS regWeB<31> / CKAN2D4
Xg23180 n_116 n_29 VDD VSS regWeB<27> / CKAN2D4
Xg23181 n_116 n_22 VDD VSS regWeB<9> / CKAN2D4
Xg23184 n_116 FE_OFN436_n_24 VDD VSS regWeB<15> / CKAN2D4
Xg23201 n_120 n_29 VDD VSS regWeB<18> / CKAN2D4
Xg23204 n_120 n_22 VDD VSS regWeB<0> / CKAN2D4
Xg23207 n_117 n_30 VDD VSS regWeB<30> / CKAN2D4
Xg23223 n_91 n_4 VDD VSS n_120 / CKAN2D4
Xg23230 n_64 n_55 VDD VSS n_109 / CKAN2D4
Xg23235 FE_PDN1706_n_67 FE_OFN128_n_55 VDD VSS n_104 / CKAN2D4
Xg23268 n_62 n_49 VDD VSS n_73 / CKAN2D4
Xg22845 n_1365 n_1272 VDD VSS regWeA<25> / AN2D2
Xg22849 n_1370 n_1272 VDD VSS regWeA<17> / AN2D2
Xg22852 n_1370 FE_PDN1695_n_1264 VDD VSS regWeA<23> / AN2D2
Xg22854 FE_OFN149_n_1367 n_1266 VDD VSS regWeA<8> / AN2D2
Xg22855 FE_OFN149_n_1367 n_1273 VDD VSS regWeA<14> / AN2D2
Xg22858 FE_OFN149_n_1367 n_1269 VDD VSS regWeA<28> / AN2D2
Xg22859 FE_OFN149_n_1367 n_1272 VDD VSS regWeA<24> / AN2D2
Xg22860 FE_OFN149_n_1367 n_1265 VDD VSS regWeA<26> / AN2D2
Xg22861 n_1365 n_1271 VDD VSS regWeA<11> / AN2D2
Xg22862 n_1365 FE_PDN1695_n_1264 VDD VSS regWeA<31> / AN2D2
Xg22863 n_1365 FE_OFN563_n_1273 VDD VSS regWeA<15> / AN2D2
Xg22864 n_1365 n_1269 VDD VSS regWeA<29> / AN2D2
Xg22865 n_1365 n_1265 VDD VSS regWeA<27> / AN2D2
Xg22868 n_1368 n_1265 VDD VSS regWeA<18> / AN2D2
Xg22870 n_1368 FE_PDN1695_n_1264 VDD VSS regWeA<22> / AN2D2
Xg22871 n_1368 n_1271 VDD VSS regWeA<2> / AN2D2
Xg22872 FE_OFN149_n_1367 n_1271 VDD VSS regWeA<10> / AN2D2
Xg22873 FE_OFN149_n_1367 FE_PDN1695_n_1264 VDD VSS regWeA<30> / AN2D2
Xg22875 n_1368 n_1272 VDD VSS regWeA<16> / AN2D2
Xg22894 n_1311 n_1300 VDD VSS n_1363 / AN2D2
Xg22895 n_1310 FE_OFN466_n_1296 VDD VSS n_1362 / AN2D2
Xg22896 n_1313 FE_OFN564_n_1302 VDD VSS n_1361 / AN2D2
Xg22897 n_1318 n_1297 VDD VSS n_1360 / AN2D2
Xg22898 n_1312 FE_OFN564_n_1302 VDD VSS n_1359 / AN2D2
Xg22899 n_1318 FE_OFN564_n_1302 VDD VSS n_1358 / AN2D2
Xg22900 n_1318 FE_OFN466_n_1296 VDD VSS n_1357 / AN2D2
Xg22901 n_1314 n_1300 VDD VSS n_1356 / AN2D2
Xg22904 n_1317 n_1300 VDD VSS n_1353 / AN2D2
Xg22905 n_1310 FE_OFN564_n_1302 VDD VSS n_1352 / AN2D2
Xg22907 n_1314 FE_OFN466_n_1296 VDD VSS n_1350 / AN2D2
Xg22911 n_1314 n_1297 VDD VSS n_1346 / AN2D2
Xg22912 n_1314 FE_OFN564_n_1302 VDD VSS n_1345 / AN2D2
Xg22913 n_1317 FE_OFN466_n_1296 VDD VSS n_1344 / AN2D2
Xg22921 n_1315 n_1297 VDD VSS n_1339 / AN2D2
Xg22923 n_1312 FE_OFN466_n_1296 VDD VSS n_1337 / AN2D2
Xg22924 n_1315 FE_OFN564_n_1302 VDD VSS n_1336 / AN2D2
Xg22925 n_1315 FE_OFN466_n_1296 VDD VSS n_1335 / AN2D2
Xg22931 n_1305 n_981 VDD VSS n_1329 / AN2D2
Xg22934 n_1315 n_1300 VDD VSS n_1326 / AN2D2
Xg22935 n_1312 n_1300 VDD VSS n_1325 / AN2D2
Xg22936 n_1313 n_1300 VDD VSS n_1324 / AN2D2
Xg22937 n_1318 n_1300 VDD VSS n_1323 / AN2D2
Xg22938 n_1313 n_1297 VDD VSS n_1322 / AN2D2
Xg22962 n_1290 n_981 VDD VSS n_1300 / AN2D2
Xg22411 FE_OFN144_n_449 n_360 VDD VSS regWeC<23> / AN2D2
Xg22417 FE_OFN144_n_449 n_353 VDD VSS regWeC<21> / AN2D2
Xg22420 FE_OFN144_n_449 n_358 VDD VSS regWeC<1> / AN2D2
Xg22425 FE_OFN144_n_449 FE_OFN542_n_361 VDD VSS regWeC<7> / AN2D2
Xg22434 n_454 n_360 VDD VSS regWeC<30> / AN2D2
Xg22439 n_452 FE_OFN542_n_361 VDD VSS regWeC<6> / AN2D2
Xg22441 n_452 n_360 VDD VSS regWeC<22> / AN2D2
Xg22462 n_425 busAddrInBufC<3> VDD VSS n_450 / AN2D2
Xg22465 n_395 n_388 VDD VSS n_444 / AN2D2
Xg22467 n_400 n_388 VDD VSS n_442 / AN2D2
Xg22468 n_400 n_390 VDD VSS n_441 / AN2D2
Xg22476 n_395 n_386 VDD VSS n_433 / AN2D2
Xg22481 n_404 busAddrInBufC<1> VDD VSS n_428 / AN2D2
Xg22482 n_402 n_335 VDD VSS n_427 / AN2D2
Xg22495 n_396 n_390 VDD VSS n_417 / AN2D2
Xg22497 n_396 n_388 VDD VSS n_415 / AN2D2
Xg22498 n_399 n_388 VDD VSS n_414 / AN2D2
Xg22500 n_392 n_390 VDD VSS n_412 / AN2D2
Xg22503 n_392 n_386 VDD VSS n_409 / AN2D2
Xg22504 n_392 n_388 VDD VSS n_408 / AN2D2
Xg23182 n_116 n_27 VDD VSS regWeB<11> / AN2D2
Xg23183 n_116 FE_OFN437_n_25 VDD VSS regWeB<13> / AN2D2
Xg23185 FE_OFN137_n_122 n_30 VDD VSS regWeB<23> / AN2D2
Xg23186 FE_OFN137_n_122 n_22 VDD VSS regWeB<1> / AN2D2
Xg23187 FE_OFN137_n_122 n_27 VDD VSS regWeB<3> / AN2D2
Xg23188 FE_OFN137_n_122 FE_OFN437_n_25 VDD VSS regWeB<5> / AN2D2
Xg23189 FE_OFN137_n_122 FE_OFN436_n_24 VDD VSS regWeB<7> / AN2D2
Xg23192 n_120 FE_OFN437_n_25 VDD VSS regWeB<4> / AN2D2
Xg23193 n_117 FE_OFN437_n_25 VDD VSS regWeB<12> / AN2D2
Xg23197 n_117 FE_OFN436_n_24 VDD VSS regWeB<14> / AN2D2
Xg23198 n_117 n_27 VDD VSS regWeB<10> / AN2D2
Xg23199 n_120 n_30 VDD VSS regWeB<22> / AN2D2
Xg23203 n_120 FE_OFN436_n_24 VDD VSS regWeB<6> / AN2D2
Xg23205 n_120 n_27 VDD VSS regWeB<2> / AN2D2
Xg23225 n_90 busAddrInBufB<3> VDD VSS n_116 / AN2D2
Xg23226 n_63 n_53 VDD VSS n_113 / AN2D2
Xg23229 n_64 n_49 VDD VSS n_110 / AN2D2
Xg23231 n_63 FE_OFN128_n_55 VDD VSS n_108 / AN2D2
Xg23232 FE_PDN1706_n_67 n_49 VDD VSS n_107 / AN2D2
Xg23233 FE_PDN1704_n_68 n_53 VDD VSS n_106 / AN2D2
Xg23234 n_64 n_53 VDD VSS n_105 / AN2D2
Xg23237 FE_PDN1708_n_56 n_49 VDD VSS n_102 / AN2D2
Xg23238 FE_PDN1704_n_68 n_55 VDD VSS n_101 / AN2D2
Xg23239 n_62 n_55 VDD VSS n_100 / AN2D2
Xg23240 FE_PDN1705_n_65 n_53 VDD VSS n_99 / AN2D2
Xg23241 FE_PDN1708_n_56 n_53 VDD VSS n_98 / AN2D2
Xg23243 FE_PDN1705_n_65 FE_OFN128_n_55 VDD VSS n_96 / AN2D2
Xg23245 n_62 n_53 VDD VSS n_94 / AN2D2
Xg23246 FE_PDN1706_n_67 n_53 VDD VSS n_93 / AN2D2
Xg23255 FE_PDN1704_n_68 n_49 VDD VSS n_86 / AN2D2
Xg23259 n_57 n_8 VDD VSS n_82 / AN2D2
Xg23261 n_59 FE_OFN125_n_6 VDD VSS n_80 / AN2D2
Xg23266 FE_PDN1705_n_65 n_49 VDD VSS n_75 / AN2D2
Xg22908 n_1309 n_1298 VDD VSS n_1349 / NR2XD1
Xg22914 n_1316 n_1298 VDD VSS n_1343 / NR2XD1
Xg22928 n_1306 FE_OFN50_busAddrInBufA_2 VDD VSS n_1332 / NR2XD1
Xg22929 n_1303 FE_OFN50_busAddrInBufA_2 VDD VSS n_1331 / NR2XD1
Xg22932 n_1304 FE_OFN50_busAddrInBufA_2 VDD VSS n_1328 / NR2XD1
Xg22942 n_1292 busAddrInBufA<0> VDD VSS n_1318 / NR2XD1
Xg22943 n_1294 n_982 VDD VSS n_1317 / NR2XD1
Xg22944 n_1294 busAddrInBufA<0> VDD VSS n_1315 / NR2XD1
Xg22945 n_1291 n_982 VDD VSS n_1314 / NR2XD1
Xg22946 n_1291 busAddrInBufA<0> VDD VSS n_1313 / NR2XD1
Xg22992 n_984 busAddrInBufA<2> VDD VSS n_1271 / NR2XD1
Xg22516 n_378 busAddrInBufC<3> VDD VSS n_396 / NR2XD1
Xg22528 n_375 busAddrInBufC<1> VDD VSS n_386 / NR2XD1
Xg23190 n_121 n_23 VDD VSS regWeB<17> / NR2XD1
Xg23227 n_0 n_48 VDD VSS n_112 / NR2XD1
Xg23247 n_66 n_50 VDD VSS n_92 / NR2XD1
Xg23257 FE_OFN131_n_58 n_9 VDD VSS n_84 / NR2XD1
Xg23263 FE_OFN133_n_60 n_9 VDD VSS n_78 / NR2XD1
Xg23264 FE_OFN133_n_60 n_7 VDD VSS n_77 / NR2XD1
Xg22715 n_1321 busDataMisoInBufA<7> VDD VSS n_1508 / ND2D2
Xg22716 n_1321 busDataMisoInBufA<3> VDD VSS n_1507 / ND2D2
Xg22890 n_1341 busAddrInBufA<0> VDD VSS n_1371 / ND2D2
Xg22891 n_1341 n_982 VDD VSS n_1369 / ND2D2
Xg22957 n_1289 n_1281 VDD VSS n_1306 / ND2D2
Xg22959 n_1287 n_1283 VDD VSS n_1304 / ND2D2
Xg22960 n_1289 n_1283 VDD VSS n_1303 / ND2D2
Xg22963 n_1290 busAddrInBufA<2> VDD VSS n_1298 / ND2D2
Xg22460 n_424 busAddrInBufC<3> VDD VSS n_455 / ND2D2
Xg22461 n_424 n_336 VDD VSS n_453 / ND2D2
Xg22509 n_377 n_370 VDD VSS n_403 / ND2D2
Xg23098 n_71 busDataMisoInBufB<0> VDD VSS n_256 / ND2D2
Xg23224 n_91 busAddrInBufB<3> VDD VSS n_118 / ND2D2
Xg22888 n_1279 pixelAddrInBufA<3> n_1321 VDD VSS pixelAddrNextOutIntA<3> / 
+ OA21D1
Xg22456 n_368 FE_PDN2689_pixelAddrInBufC_3 n_407 VDD VSS 
+ pixelAddrNextOutIntC<3> / OA21D1
Xg23220 n_35 pixelAddrInBufB<3> n_71 VDD VSS pixelAddrNextOutIntB<3> / OA21D1
Xg22708 n_1347 pixelConfigIntA<250> n_1321 busDataMisoInBufA<2> VDD VSS n_1514 
+ / AOI22D1
Xg22709 n_1347 pixelConfigIntA<252> n_1321 busDataMisoInBufA<4> VDD VSS n_1513 
+ / AOI22D1
Xg22710 n_1347 pixelConfigIntA<254> n_1321 busDataMisoInBufA<6> VDD VSS n_1512 
+ / AOI22D1
Xg22711 n_1347 pixelConfigIntA<253> n_1321 busDataMisoInBufA<5> VDD VSS n_1511 
+ / AOI22D1
Xg22712 n_1347 pixelConfigIntA<249> n_1321 busDataMisoInBufA<1> VDD VSS n_1510 
+ / AOI22D1
Xg22713 n_1347 pixelConfigIntA<248> n_1321 busDataMisoInBufA<0> VDD VSS n_1509 
+ / AOI22D1
Xg22717 n_1322 pixelConfigIntA<167> n_1353 pixelConfigIntA<159> VDD VSS n_1506 
+ / AOI22D1
Xg22718 n_1338 pixelConfigIntA<53> n_1349 pixelConfigIntA<61> VDD VSS n_1505 / 
+ AOI22D1
Xg22719 n_1337 pixelConfigIntA<85> FE_PDN1707_n_1348 pixelConfigIntA<93> VDD 
+ VSS n_1504 / AOI22D1
Xg22720 n_1325 pixelConfigIntA<18> n_1354 pixelConfigIntA<26> VDD VSS n_1503 / 
+ AOI22D1
Xg22721 n_1360 pixelConfigIntA<34> FE_OFN565_n_1351 pixelConfigIntA<42> VDD 
+ VSS n_1502 / AOI22D1
Xg22722 n_1324 pixelConfigIntA<135> FE_OFN629_n_1355 pixelConfigIntA<127> VDD 
+ VSS n_1501 / AOI22D1
Xg22723 n_1337 pixelConfigIntA<82> FE_PDN1707_n_1348 pixelConfigIntA<90> VDD 
+ VSS n_1500 / AOI22D1
Xg22724 n_1338 pixelConfigIntA<50> n_1349 pixelConfigIntA<58> VDD VSS n_1499 / 
+ AOI22D1
Xg22725 n_1323 pixelConfigIntA<7> n_1347 pixelConfigIntA<255> VDD VSS n_1498 / 
+ AOI22D1
Xg22727 n_1346 pixelConfigIntA<175> n_1339 pixelConfigIntA<183> VDD VSS n_1496 
+ / AOI22D1
Xg22728 n_1345 pixelConfigIntA<234> n_1336 pixelConfigIntA<242> VDD VSS n_1495 
+ / AOI22D1
Xg22729 n_1361 pixelConfigIntA<226> n_1344 pixelConfigIntA<218> VDD VSS n_1494 
+ / AOI22D1
Xg22730 n_1350 pixelConfigIntA<202> n_1335 pixelConfigIntA<210> VDD VSS n_1493 
+ / AOI22D1
Xg22731 n_1346 pixelConfigIntA<170> n_1339 pixelConfigIntA<178> VDD VSS n_1492 
+ / AOI22D1
Xg22732 n_1322 pixelConfigIntA<162> n_1353 pixelConfigIntA<154> VDD VSS n_1491 
+ / AOI22D1
Xg22733 n_1356 pixelConfigIntA<143> n_1326 pixelConfigIntA<151> VDD VSS n_1490 
+ / AOI22D1
Xg22734 n_1324 pixelConfigIntA<130> FE_OFN629_n_1355 pixelConfigIntA<122> VDD 
+ VSS n_1489 / AOI22D1
Xg22735 n_1356 pixelConfigIntA<138> n_1326 pixelConfigIntA<146> VDD VSS n_1488 
+ / AOI22D1
Xg22736 n_1325 pixelConfigIntA<20> n_1354 pixelConfigIntA<28> VDD VSS n_1487 / 
+ AOI22D1
Xg22737 n_1361 pixelConfigIntA<228> n_1344 pixelConfigIntA<220> VDD VSS n_1486 
+ / AOI22D1
Xg22738 n_1342 pixelConfigIntA<196> n_1343 pixelConfigIntA<188> VDD VSS n_1485 
+ / AOI22D1
Xg22739 n_1345 pixelConfigIntA<236> n_1336 pixelConfigIntA<244> VDD VSS n_1484 
+ / AOI22D1
Xg22740 n_1350 pixelConfigIntA<204> n_1335 pixelConfigIntA<212> VDD VSS n_1483 
+ / AOI22D1
Xg22741 n_1324 pixelConfigIntA<132> FE_OFN629_n_1355 pixelConfigIntA<124> VDD 
+ VSS n_1482 / AOI22D1
Xg22743 n_1322 pixelConfigIntA<164> n_1353 pixelConfigIntA<156> VDD VSS n_1480 
+ / AOI22D1
Xg22744 n_1356 pixelConfigIntA<140> n_1326 pixelConfigIntA<148> VDD VSS n_1479 
+ / AOI22D1
Xg22745 n_1337 pixelConfigIntA<84> FE_PDN1707_n_1348 pixelConfigIntA<92> VDD 
+ VSS n_1478 / AOI22D1
Xg22746 n_1338 pixelConfigIntA<52> n_1349 pixelConfigIntA<60> VDD VSS n_1477 / 
+ AOI22D1
Xg22747 n_1325 pixelConfigIntA<22> n_1354 pixelConfigIntA<30> VDD VSS n_1476 / 
+ AOI22D1
Xg22750 n_1325 pixelConfigIntA<16> n_1354 pixelConfigIntA<24> VDD VSS n_1473 / 
+ AOI22D1
Xg22751 n_1361 pixelConfigIntA<224> n_1344 pixelConfigIntA<216> VDD VSS n_1472 
+ / AOI22D1
Xg22753 n_1350 pixelConfigIntA<200> n_1335 pixelConfigIntA<208> VDD VSS n_1470 
+ / AOI22D1
Xg22754 n_1345 pixelConfigIntA<232> n_1336 pixelConfigIntA<240> VDD VSS n_1469 
+ / AOI22D1
Xg22755 n_1342 pixelConfigIntA<192> n_1343 pixelConfigIntA<184> VDD VSS n_1468 
+ / AOI22D1
Xg22756 n_1337 pixelConfigIntA<86> FE_PDN1707_n_1348 pixelConfigIntA<94> VDD 
+ VSS n_1467 / AOI22D1
Xg22757 n_1324 pixelConfigIntA<128> FE_OFN629_n_1355 pixelConfigIntA<120> VDD 
+ VSS n_1466 / AOI22D1
Xg22758 n_1342 pixelConfigIntA<198> n_1343 pixelConfigIntA<190> VDD VSS n_1465 
+ / AOI22D1
Xg22759 n_1322 pixelConfigIntA<160> n_1353 pixelConfigIntA<152> VDD VSS n_1464 
+ / AOI22D1
Xg22760 n_1345 pixelConfigIntA<238> n_1336 pixelConfigIntA<246> VDD VSS n_1463 
+ / AOI22D1
Xg22761 n_1346 pixelConfigIntA<168> n_1339 pixelConfigIntA<176> VDD VSS n_1462 
+ / AOI22D1
Xg22762 n_1356 pixelConfigIntA<136> n_1326 pixelConfigIntA<144> VDD VSS n_1461 
+ / AOI22D1
Xg22763 n_1361 pixelConfigIntA<230> n_1344 pixelConfigIntA<222> VDD VSS n_1460 
+ / AOI22D1
Xg22764 n_1337 pixelConfigIntA<80> FE_PDN1707_n_1348 pixelConfigIntA<88> VDD 
+ VSS n_1459 / AOI22D1
Xg22765 n_1338 pixelConfigIntA<48> n_1349 pixelConfigIntA<56> VDD VSS n_1458 / 
+ AOI22D1
Xg22766 n_1350 pixelConfigIntA<206> n_1335 pixelConfigIntA<214> VDD VSS n_1457 
+ / AOI22D1
Xg22767 n_1346 pixelConfigIntA<174> n_1339 pixelConfigIntA<182> VDD VSS n_1456 
+ / AOI22D1
Xg22768 n_1322 pixelConfigIntA<166> n_1353 pixelConfigIntA<158> VDD VSS n_1455 
+ / AOI22D1
Xg22769 n_1338 pixelConfigIntA<55> n_1349 pixelConfigIntA<63> VDD VSS n_1454 / 
+ AOI22D1
Xg22770 n_1324 pixelConfigIntA<134> FE_OFN629_n_1355 pixelConfigIntA<126> VDD 
+ VSS n_1453 / AOI22D1
Xg22771 n_1356 pixelConfigIntA<142> n_1326 pixelConfigIntA<150> VDD VSS n_1452 
+ / AOI22D1
Xg22772 n_1325 pixelConfigIntA<17> n_1354 pixelConfigIntA<25> VDD VSS n_1451 / 
+ AOI22D1
Xg22773 n_1360 pixelConfigIntA<33> FE_OFN565_n_1351 pixelConfigIntA<41> VDD 
+ VSS n_1450 / AOI22D1
Xg22774 n_1337 pixelConfigIntA<87> FE_PDN1707_n_1348 pixelConfigIntA<95> VDD 
+ VSS n_1449 / AOI22D1
Xg22775 n_1345 pixelConfigIntA<233> n_1336 pixelConfigIntA<241> VDD VSS n_1448 
+ / AOI22D1
Xg22776 n_1361 pixelConfigIntA<225> n_1344 pixelConfigIntA<217> VDD VSS n_1447 
+ / AOI22D1
Xg22777 n_1350 pixelConfigIntA<201> n_1335 pixelConfigIntA<209> VDD VSS n_1446 
+ / AOI22D1
Xg22778 n_1342 pixelConfigIntA<193> n_1343 pixelConfigIntA<185> VDD VSS n_1445 
+ / AOI22D1
Xg22779 n_1346 pixelConfigIntA<169> n_1339 pixelConfigIntA<177> VDD VSS n_1444 
+ / AOI22D1
Xg22780 n_1356 pixelConfigIntA<137> n_1326 pixelConfigIntA<145> VDD VSS n_1443 
+ / AOI22D1
Xg22781 n_1322 pixelConfigIntA<161> n_1353 pixelConfigIntA<153> VDD VSS n_1442 
+ / AOI22D1
Xg22782 n_1324 pixelConfigIntA<129> FE_OFN629_n_1355 pixelConfigIntA<121> VDD 
+ VSS n_1441 / AOI22D1
Xg22783 n_1337 pixelConfigIntA<81> FE_PDN1707_n_1348 pixelConfigIntA<89> VDD 
+ VSS n_1440 / AOI22D1
Xg22784 n_1360 pixelConfigIntA<37> FE_OFN565_n_1351 pixelConfigIntA<45> VDD 
+ VSS n_1439 / AOI22D1
Xg22785 n_1338 pixelConfigIntA<49> n_1349 pixelConfigIntA<57> VDD VSS n_1438 / 
+ AOI22D1
Xg22786 n_1325 pixelConfigIntA<21> n_1354 pixelConfigIntA<29> VDD VSS n_1437 / 
+ AOI22D1
Xg22788 n_1350 pixelConfigIntA<205> n_1335 pixelConfigIntA<213> VDD VSS n_1435 
+ / AOI22D1
Xg22789 n_1363 pixelConfigIntA<11> n_1347 pixelConfigIntA<251> VDD VSS n_1434 
+ / AOI22D1
Xg22792 n_1350 pixelConfigIntA<207> n_1335 pixelConfigIntA<215> VDD VSS n_1431 
+ / AOI22D1
Xg22794 n_1361 pixelConfigIntA<229> n_1344 pixelConfigIntA<221> VDD VSS n_1429 
+ / AOI22D1
Xg22795 n_1338 pixelConfigIntA<51> n_1349 pixelConfigIntA<59> VDD VSS n_1428 / 
+ AOI22D1
Xg22797 n_1333 pixelStatusBufA<50> n_1327 pixelStatusBufA<58> VDD VSS n_1426 / 
+ AOI22D1
Xg22798 n_1356 pixelConfigIntA<141> n_1326 pixelConfigIntA<149> VDD VSS n_1425 
+ / AOI22D1
Xg22799 n_1342 pixelConfigIntA<195> n_1343 pixelConfigIntA<187> VDD VSS n_1424 
+ / AOI22D1
Xg22800 n_1345 pixelConfigIntA<235> n_1336 pixelConfigIntA<243> VDD VSS n_1423 
+ / AOI22D1
Xg22801 n_1324 pixelConfigIntA<133> FE_OFN629_n_1355 pixelConfigIntA<125> VDD 
+ VSS n_1422 / AOI22D1
Xg22802 n_1361 pixelConfigIntA<227> n_1344 pixelConfigIntA<219> VDD VSS n_1421 
+ / AOI22D1
Xg22803 n_1342 pixelConfigIntA<199> n_1343 pixelConfigIntA<191> VDD VSS n_1420 
+ / AOI22D1
Xg22804 n_1350 pixelConfigIntA<203> n_1335 pixelConfigIntA<211> VDD VSS n_1419 
+ / AOI22D1
Xg22805 n_1356 pixelConfigIntA<139> n_1326 pixelConfigIntA<147> VDD VSS n_1418 
+ / AOI22D1
Xg22807 n_1324 pixelConfigIntA<131> FE_OFN629_n_1355 pixelConfigIntA<123> VDD 
+ VSS n_1416 / AOI22D1
Xg22808 n_1346 pixelConfigIntA<171> n_1339 pixelConfigIntA<179> VDD VSS n_1415 
+ / AOI22D1
Xg22809 n_1322 pixelConfigIntA<163> n_1353 pixelConfigIntA<155> VDD VSS n_1414 
+ / AOI22D1
Xg22810 n_1322 pixelConfigIntA<165> n_1353 pixelConfigIntA<157> VDD VSS n_1413 
+ / AOI22D1
Xg22811 n_1323 pixelConfigIntA<4> n_1359 pixelConfigIntA<116> VDD VSS n_1412 / 
+ AOI22D1
Xg22812 n_1323 pixelConfigIntA<0> n_1359 pixelConfigIntA<112> VDD VSS n_1411 / 
+ AOI22D1
Xg22813 n_1357 pixelConfigIntA<69> n_1362 pixelConfigIntA<77> VDD VSS n_1410 / 
+ AOI22D1
Xg22814 n_1358 pixelConfigIntA<101> n_1352 pixelConfigIntA<109> VDD VSS n_1409 
+ / AOI22D1
Xg22815 n_1358 pixelConfigIntA<98> n_1352 pixelConfigIntA<106> VDD VSS n_1408 
+ / AOI22D1
Xg22816 n_1357 pixelConfigIntA<66> n_1362 pixelConfigIntA<74> VDD VSS n_1407 / 
+ AOI22D1
Xg22817 n_1358 pixelConfigIntA<100> n_1352 pixelConfigIntA<108> VDD VSS n_1406 
+ / AOI22D1
Xg22818 n_1357 pixelConfigIntA<68> n_1362 pixelConfigIntA<76> VDD VSS n_1405 / 
+ AOI22D1
Xg22819 n_1357 pixelConfigIntA<70> n_1362 pixelConfigIntA<78> VDD VSS n_1404 / 
+ AOI22D1
Xg22820 n_1358 pixelConfigIntA<102> n_1352 pixelConfigIntA<110> VDD VSS n_1403 
+ / AOI22D1
Xg22821 n_1358 pixelConfigIntA<103> n_1352 pixelConfigIntA<111> VDD VSS n_1402 
+ / AOI22D1
Xg22822 n_1358 pixelConfigIntA<96> n_1352 pixelConfigIntA<104> VDD VSS n_1401 
+ / AOI22D1
Xg22823 n_1357 pixelConfigIntA<64> n_1362 pixelConfigIntA<72> VDD VSS n_1400 / 
+ AOI22D1
Xg22824 n_1357 pixelConfigIntA<71> n_1362 pixelConfigIntA<79> VDD VSS n_1399 / 
+ AOI22D1
Xg22825 n_1357 pixelConfigIntA<65> n_1362 pixelConfigIntA<73> VDD VSS n_1398 / 
+ AOI22D1
Xg22826 n_1358 pixelConfigIntA<97> n_1352 pixelConfigIntA<105> VDD VSS n_1397 
+ / AOI22D1
Xg22827 n_1358 pixelConfigIntA<99> n_1352 pixelConfigIntA<107> VDD VSS n_1396 
+ / AOI22D1
Xg22828 n_1357 pixelConfigIntA<67> n_1362 pixelConfigIntA<75> VDD VSS n_1395 / 
+ AOI22D1
Xg22830 n_1332 pixelStatusBufA<23> n_1329 pixelStatusBufA<31> VDD VSS n_1393 / 
+ AOI22D1
Xg22835 n_1331 pixelStatusBufA<3> n_1328 pixelStatusBufA<11> VDD VSS n_1388 / 
+ AOI22D1
Xg22837 n_1361 pixelConfigIntA<231> n_1344 pixelConfigIntA<223> VDD VSS n_1386 
+ / AOI22D1
Xg22838 FE_OFN1679_n_1334 pixelStatusBufA<36> n_1330 pixelStatusBufA<44> VDD 
+ VSS n_1385 / AOI22D1
Xg22839 FE_OFN1679_n_1334 pixelStatusBufA<38> n_1330 pixelStatusBufA<46> VDD 
+ VSS n_1384 / AOI22D1
Xg22840 n_1333 pixelStatusBufA<48> n_1327 pixelStatusBufA<56> VDD VSS n_1383 / 
+ AOI22D1
Xg22841 n_1333 pixelStatusBufA<49> n_1327 pixelStatusBufA<57> VDD VSS n_1382 / 
+ AOI22D1
Xg22842 FE_OFN1679_n_1334 pixelStatusBufA<37> n_1330 pixelStatusBufA<45> VDD 
+ VSS n_1381 / AOI22D1
Xg22843 FE_OFN1679_n_1334 pixelStatusBufA<35> n_1330 pixelStatusBufA<43> VDD 
+ VSS n_1380 / AOI22D1
Xg22844 n_1333 pixelStatusBufA<55> n_1327 pixelStatusBufA<63> VDD VSS n_1379 / 
+ AOI22D1
Xg22288 FE_OFN614_n_413 pixelConfigIntC<250> n_407 busDataMisoInBufC<2> VDD 
+ VSS n_906 / AOI22D1
Xg22289 FE_OFN614_n_413 pixelConfigIntC<251> n_407 busDataMisoInBufC<3> VDD 
+ VSS n_905 / AOI22D1
Xg22290 FE_OFN614_n_413 pixelConfigIntC<249> n_407 busDataMisoInBufC<1> VDD 
+ VSS n_904 / AOI22D1
Xg22291 FE_OFN614_n_413 pixelConfigIntC<248> n_407 busDataMisoInBufC<0> VDD 
+ VSS n_903 / AOI22D1
Xg22292 FE_OFN614_n_413 pixelConfigIntC<255> n_407 busDataMisoInBufC<7> VDD 
+ VSS n_902 / AOI22D1
Xg22294 n_441 pixelConfigIntC<16> FE_OFN459_n_434 pixelConfigIntC<24> VDD VSS 
+ n_901 / AOI22D1
Xg22295 FE_OFN464_n_440 pixelConfigIntC<129> FE_OFN454_n_419 
+ pixelConfigIntC<121> VDD VSS n_900 / AOI22D1
Xg22296 FE_OFN465_n_443 pixelConfigIntC<197> n_415 pixelConfigIntC<189> VDD 
+ VSS n_899 / AOI22D1
Xg22297 FE_OFN464_n_440 pixelConfigIntC<133> FE_OFN454_n_419 
+ pixelConfigIntC<125> VDD VSS n_898 / AOI22D1
Xg22298 FE_OFN465_n_443 pixelConfigIntC<194> n_415 pixelConfigIntC<186> VDD 
+ VSS n_897 / AOI22D1
Xg22299 FE_OFN464_n_440 pixelConfigIntC<130> FE_OFN454_n_419 
+ pixelConfigIntC<122> VDD VSS n_896 / AOI22D1
Xg22302 n_440 pixelConfigIntC<132> FE_OFN454_n_419 pixelConfigIntC<124> VDD 
+ VSS n_893 / AOI22D1
Xg22303 FE_OFN464_n_440 pixelConfigIntC<131> FE_OFN454_n_419 
+ pixelConfigIntC<123> VDD VSS n_892 / AOI22D1
Xg22304 FE_OFN465_n_443 pixelConfigIntC<192> n_415 pixelConfigIntC<184> VDD 
+ VSS n_891 / AOI22D1
Xg22305 FE_OFN464_n_440 pixelConfigIntC<128> FE_OFN454_n_419 
+ pixelConfigIntC<120> VDD VSS n_890 / AOI22D1
Xg22306 n_443 pixelConfigIntC<193> n_415 pixelConfigIntC<185> VDD VSS n_889 / 
+ AOI22D1
Xg22307 FE_OFN465_n_443 pixelConfigIntC<198> n_415 pixelConfigIntC<190> VDD 
+ VSS n_888 / AOI22D1
Xg22308 FE_OFN465_n_443 pixelConfigIntC<199> n_415 pixelConfigIntC<191> VDD 
+ VSS n_887 / AOI22D1
Xg22310 n_409 pixelConfigIntC<167> n_444 pixelConfigIntC<159> VDD VSS n_885 / 
+ AOI22D1
Xg22311 n_409 pixelConfigIntC<161> n_444 pixelConfigIntC<153> VDD VSS n_884 / 
+ AOI22D1
Xg22312 n_409 pixelConfigIntC<165> n_444 pixelConfigIntC<157> VDD VSS n_883 / 
+ AOI22D1
Xg22313 n_409 pixelConfigIntC<162> n_444 pixelConfigIntC<154> VDD VSS n_882 / 
+ AOI22D1
Xg22314 n_409 pixelConfigIntC<164> n_444 pixelConfigIntC<156> VDD VSS n_881 / 
+ AOI22D1
Xg22315 n_409 pixelConfigIntC<163> n_444 pixelConfigIntC<155> VDD VSS n_880 / 
+ AOI22D1
Xg22316 n_409 pixelConfigIntC<160> n_444 pixelConfigIntC<152> VDD VSS n_879 / 
+ AOI22D1
Xg22317 n_409 pixelConfigIntC<166> n_444 pixelConfigIntC<158> VDD VSS n_878 / 
+ AOI22D1
Xg22318 n_442 pixelConfigIntC<151> n_433 pixelConfigIntC<143> VDD VSS n_877 / 
+ AOI22D1
Xg22319 n_441 pixelConfigIntC<21> FE_OFN459_n_434 pixelConfigIntC<29> VDD VSS 
+ n_876 / AOI22D1
Xg22320 n_445 pixelConfigIntC<213> n_439 pixelConfigIntC<205> VDD VSS n_875 / 
+ AOI22D1
Xg22321 n_442 pixelConfigIntC<145> n_433 pixelConfigIntC<137> VDD VSS n_874 / 
+ AOI22D1
Xg22322 n_442 pixelConfigIntC<149> n_433 pixelConfigIntC<141> VDD VSS n_873 / 
+ AOI22D1
Xg22323 n_445 pixelConfigIntC<210> n_439 pixelConfigIntC<202> VDD VSS n_872 / 
+ AOI22D1
Xg22324 n_441 pixelConfigIntC<19> FE_OFN459_n_434 pixelConfigIntC<27> VDD VSS 
+ n_871 / AOI22D1
Xg22325 n_442 pixelConfigIntC<146> n_433 pixelConfigIntC<138> VDD VSS n_870 / 
+ AOI22D1
Xg22326 n_445 pixelConfigIntC<211> n_439 pixelConfigIntC<203> VDD VSS n_869 / 
+ AOI22D1
Xg22327 n_441 pixelConfigIntC<20> FE_OFN459_n_434 pixelConfigIntC<28> VDD VSS 
+ n_868 / AOI22D1
Xg22328 n_445 pixelConfigIntC<212> n_439 pixelConfigIntC<204> VDD VSS n_867 / 
+ AOI22D1
Xg22329 n_442 pixelConfigIntC<148> n_433 pixelConfigIntC<140> VDD VSS n_866 / 
+ AOI22D1
Xg22330 n_442 pixelConfigIntC<147> n_433 pixelConfigIntC<139> VDD VSS n_865 / 
+ AOI22D1
Xg22331 FE_OFN464_n_440 pixelConfigIntC<135> FE_OFN454_n_419 
+ pixelConfigIntC<127> VDD VSS n_864 / AOI22D1
Xg22332 n_445 pixelConfigIntC<208> n_439 pixelConfigIntC<200> VDD VSS n_863 / 
+ AOI22D1
Xg22333 n_442 pixelConfigIntC<144> n_433 pixelConfigIntC<136> VDD VSS n_862 / 
+ AOI22D1
Xg22334 n_445 pixelConfigIntC<214> n_439 pixelConfigIntC<206> VDD VSS n_861 / 
+ AOI22D1
Xg22335 n_445 pixelConfigIntC<215> n_439 pixelConfigIntC<207> VDD VSS n_860 / 
+ AOI22D1
Xg22336 n_445 pixelConfigIntC<209> n_439 pixelConfigIntC<201> VDD VSS n_859 / 
+ AOI22D1
Xg22337 n_442 pixelConfigIntC<150> n_433 pixelConfigIntC<142> VDD VSS n_858 / 
+ AOI22D1
Xg22338 FE_OFN874_n_431 pixelConfigIntC<85> FE_OFN462_n_438 
+ pixelConfigIntC<93> VDD VSS n_857 / AOI22D1
Xg22339 FE_OFN549_n_432 pixelConfigIntC<69> FE_OFN461_n_437 
+ pixelConfigIntC<77> VDD VSS n_856 / AOI22D1
Xg22340 FE_OFN455_n_420 pixelConfigIntC<229> n_436 pixelConfigIntC<221> VDD 
+ VSS n_855 / AOI22D1
Xg22341 FE_OFN874_n_431 pixelConfigIntC<82> FE_OFN462_n_438 
+ pixelConfigIntC<90> VDD VSS n_854 / AOI22D1
Xg22342 FE_OFN549_n_432 pixelConfigIntC<66> FE_OFN461_n_437 
+ pixelConfigIntC<74> VDD VSS n_853 / AOI22D1
Xg22343 n_420 pixelConfigIntC<226> n_436 pixelConfigIntC<218> VDD VSS n_852 / 
+ AOI22D1
Xg22344 n_420 pixelConfigIntC<227> n_436 pixelConfigIntC<219> VDD VSS n_851 / 
+ AOI22D1
Xg22345 n_420 pixelConfigIntC<228> n_436 pixelConfigIntC<220> VDD VSS n_850 / 
+ AOI22D1
Xg22346 FE_OFN874_n_431 pixelConfigIntC<84> FE_OFN462_n_438 
+ pixelConfigIntC<92> VDD VSS n_849 / AOI22D1
Xg22347 FE_OFN549_n_432 pixelConfigIntC<68> FE_OFN461_n_437 
+ pixelConfigIntC<76> VDD VSS n_848 / AOI22D1
Xg22348 FE_OFN874_n_431 pixelConfigIntC<83> FE_OFN462_n_438 
+ pixelConfigIntC<91> VDD VSS n_847 / AOI22D1
Xg22349 FE_OFN549_n_432 pixelConfigIntC<67> FE_OFN461_n_437 
+ pixelConfigIntC<75> VDD VSS n_846 / AOI22D1
Xg22350 n_420 pixelConfigIntC<224> n_436 pixelConfigIntC<216> VDD VSS n_845 / 
+ AOI22D1
Xg22351 FE_OFN874_n_431 pixelConfigIntC<81> FE_OFN462_n_438 
+ pixelConfigIntC<89> VDD VSS n_844 / AOI22D1
Xg22352 FE_OFN549_n_432 pixelConfigIntC<65> FE_OFN461_n_437 
+ pixelConfigIntC<73> VDD VSS n_843 / AOI22D1
Xg22353 FE_OFN874_n_431 pixelConfigIntC<80> FE_OFN462_n_438 
+ pixelConfigIntC<88> VDD VSS n_842 / AOI22D1
Xg22354 FE_OFN549_n_432 pixelConfigIntC<64> FE_OFN461_n_437 
+ pixelConfigIntC<72> VDD VSS n_841 / AOI22D1
Xg22355 FE_OFN874_n_431 pixelConfigIntC<87> FE_OFN462_n_438 
+ pixelConfigIntC<95> VDD VSS n_840 / AOI22D1
Xg22356 FE_OFN874_n_431 pixelConfigIntC<86> FE_OFN462_n_438 
+ pixelConfigIntC<94> VDD VSS n_839 / AOI22D1
Xg22357 FE_OFN549_n_432 pixelConfigIntC<70> FE_OFN461_n_437 
+ pixelConfigIntC<78> VDD VSS n_838 / AOI22D1
Xg22359 n_420 pixelConfigIntC<225> n_436 pixelConfigIntC<217> VDD VSS n_836 / 
+ AOI22D1
Xg22360 FE_OFN455_n_420 pixelConfigIntC<230> n_436 pixelConfigIntC<222> VDD 
+ VSS n_835 / AOI22D1
Xg22361 FE_OFN455_n_420 pixelConfigIntC<231> n_436 pixelConfigIntC<223> VDD 
+ VSS n_834 / AOI22D1
Xg22362 n_430 pixelConfigIntC<2> n_418 pixelConfigIntC<114> VDD VSS n_833 / 
+ AOI22D1
Xg22363 n_430 pixelConfigIntC<1> n_418 pixelConfigIntC<113> VDD VSS n_832 / 
+ AOI22D1
Xg22364 n_430 pixelConfigIntC<7> n_418 pixelConfigIntC<119> VDD VSS n_831 / 
+ AOI22D1
Xg22365 n_430 pixelConfigIntC<6> n_418 pixelConfigIntC<118> VDD VSS n_830 / 
+ AOI22D1
Xg22366 FE_OFN452_n_410 pixelConfigIntC<175> n_408 pixelConfigIntC<183> VDD 
+ VSS n_829 / AOI22D1
Xg22367 FE_OFN452_n_410 pixelConfigIntC<169> n_408 pixelConfigIntC<177> VDD 
+ VSS n_828 / AOI22D1
Xg22370 FE_OFN452_n_410 pixelConfigIntC<172> n_408 pixelConfigIntC<180> VDD 
+ VSS n_825 / AOI22D1
Xg22371 FE_OFN452_n_410 pixelConfigIntC<171> n_408 pixelConfigIntC<179> VDD 
+ VSS n_824 / AOI22D1
Xg22372 FE_OFN452_n_410 pixelConfigIntC<168> n_408 pixelConfigIntC<176> VDD 
+ VSS n_823 / AOI22D1
Xg22373 FE_OFN452_n_410 pixelConfigIntC<174> n_408 pixelConfigIntC<182> VDD 
+ VSS n_822 / AOI22D1
Xg22375 FE_OFN546_n_421 pixelConfigIntC<101> FE_PDN1698_n_422 
+ pixelConfigIntC<109> VDD VSS n_500 / AOI22D1
Xg22376 n_412 pixelConfigIntC<53> n_417 pixelConfigIntC<61> VDD VSS n_499 / 
+ AOI22D1
Xg22377 FE_OFN547_n_423 pixelConfigIntC<34> FE_OFN545_n_411 
+ pixelConfigIntC<42> VDD VSS n_498 / AOI22D1
Xg22378 FE_OFN546_n_421 pixelConfigIntC<98> FE_PDN1698_n_422 
+ pixelConfigIntC<106> VDD VSS n_497 / AOI22D1
Xg22379 n_412 pixelConfigIntC<50> n_417 pixelConfigIntC<58> VDD VSS n_496 / 
+ AOI22D1
Xg22381 FE_OFN547_n_423 pixelConfigIntC<35> FE_OFN545_n_411 
+ pixelConfigIntC<43> VDD VSS n_494 / AOI22D1
Xg22382 FE_OFN547_n_423 pixelConfigIntC<36> FE_OFN545_n_411 
+ pixelConfigIntC<44> VDD VSS n_493 / AOI22D1
Xg22383 FE_OFN546_n_421 pixelConfigIntC<100> FE_PDN1698_n_422 
+ pixelConfigIntC<108> VDD VSS n_492 / AOI22D1
Xg22384 n_412 pixelConfigIntC<52> n_417 pixelConfigIntC<60> VDD VSS n_491 / 
+ AOI22D1
Xg22385 n_412 pixelConfigIntC<51> n_417 pixelConfigIntC<59> VDD VSS n_490 / 
+ AOI22D1
Xg22386 FE_OFN546_n_421 pixelConfigIntC<99> FE_PDN1698_n_422 
+ pixelConfigIntC<107> VDD VSS n_489 / AOI22D1
Xg22388 n_412 pixelConfigIntC<49> n_417 pixelConfigIntC<57> VDD VSS n_487 / 
+ AOI22D1
Xg22389 FE_OFN547_n_423 pixelConfigIntC<32> FE_OFN545_n_411 
+ pixelConfigIntC<40> VDD VSS n_486 / AOI22D1
Xg22390 FE_OFN546_n_421 pixelConfigIntC<96> FE_PDN1698_n_422 
+ pixelConfigIntC<104> VDD VSS n_485 / AOI22D1
Xg22391 n_412 pixelConfigIntC<48> n_417 pixelConfigIntC<56> VDD VSS n_484 / 
+ AOI22D1
Xg22393 n_412 pixelConfigIntC<55> n_417 pixelConfigIntC<63> VDD VSS n_482 / 
+ AOI22D1
Xg22395 FE_OFN547_n_423 pixelConfigIntC<38> FE_OFN545_n_411 
+ pixelConfigIntC<46> VDD VSS n_480 / AOI22D1
Xg22396 FE_OFN546_n_421 pixelConfigIntC<102> FE_PDN1698_n_422 
+ pixelConfigIntC<110> VDD VSS n_479 / AOI22D1
Xg22397 n_412 pixelConfigIntC<54> n_417 pixelConfigIntC<62> VDD VSS n_478 / 
+ AOI22D1
Xg22398 n_416 pixelConfigIntC<237> n_414 pixelConfigIntC<245> VDD VSS n_477 / 
+ AOI22D1
Xg22399 n_416 pixelConfigIntC<234> n_414 pixelConfigIntC<242> VDD VSS n_476 / 
+ AOI22D1
Xg22400 n_416 pixelConfigIntC<235> n_414 pixelConfigIntC<243> VDD VSS n_475 / 
+ AOI22D1
Xg22401 n_416 pixelConfigIntC<236> n_414 pixelConfigIntC<244> VDD VSS n_474 / 
+ AOI22D1
Xg22402 n_416 pixelConfigIntC<232> n_414 pixelConfigIntC<240> VDD VSS n_473 / 
+ AOI22D1
Xg22403 n_416 pixelConfigIntC<233> n_414 pixelConfigIntC<241> VDD VSS n_472 / 
+ AOI22D1
Xg22404 n_416 pixelConfigIntC<238> n_414 pixelConfigIntC<246> VDD VSS n_471 / 
+ AOI22D1
Xg22405 n_416 pixelConfigIntC<239> n_414 pixelConfigIntC<247> VDD VSS n_470 / 
+ AOI22D1
Xg22406 FE_OFN452_n_410 pixelConfigIntC<170> n_408 pixelConfigIntC<178> VDD 
+ VSS n_469 / AOI22D1
Xg22449 n_389 pixelStatusBufC<34> n_384 pixelStatusBufC<42> VDD VSS n_459 / 
+ AOI22D1
Xg22450 n_389 pixelStatusBufC<35> n_384 pixelStatusBufC<43> VDD VSS n_458 / 
+ AOI22D1
Xg22451 n_389 pixelStatusBufC<32> n_384 pixelStatusBufC<40> VDD VSS n_457 / 
+ AOI22D1
Xg22457 n_389 pixelStatusBufC<39> n_384 pixelStatusBufC<47> VDD VSS n_447 / 
+ AOI22D1
Xg22458 n_389 pixelStatusBufC<33> n_384 pixelStatusBufC<41> VDD VSS n_446 / 
+ AOI22D1
Xg23090 n_73 pixelConfigIntB<249> n_71 busDataMisoInBufB<1> VDD VSS n_263 / 
+ AOI22D1
Xg23091 n_73 pixelConfigIntB<253> n_71 busDataMisoInBufB<5> VDD VSS n_262 / 
+ AOI22D1
Xg23092 n_73 pixelConfigIntB<251> n_71 busDataMisoInBufB<3> VDD VSS n_261 / 
+ AOI22D1
Xg23093 n_73 pixelConfigIntB<250> n_71 busDataMisoInBufB<2> VDD VSS n_260 / 
+ AOI22D1
Xg23094 n_80 pixelStatusBufB<38> n_71 busDataMisoInBufB<6> VDD VSS n_259 / 
+ AOI22D1
Xg23099 n_110 pixelConfigIntB<144> n_76 pixelConfigIntB<136> VDD VSS n_255 / 
+ AOI22D1
Xg23100 FE_OFN438_n_72 pixelConfigIntB<160> n_107 pixelConfigIntB<152> VDD VSS 
+ n_254 / AOI22D1
Xg23101 FE_OFN438_n_72 pixelConfigIntB<164> n_107 pixelConfigIntB<156> VDD VSS 
+ n_253 / AOI22D1
Xg22561 FE_OFN438_n_72 pixelConfigIntB<161> n_107 pixelConfigIntB<153> VDD VSS 
+ n_252 / AOI22D1
Xg23102 FE_OFN438_n_72 pixelConfigIntB<167> n_107 pixelConfigIntB<159> VDD VSS 
+ n_251 / AOI22D1
Xg23103 FE_OFN438_n_72 pixelConfigIntB<162> n_107 pixelConfigIntB<154> VDD VSS 
+ n_250 / AOI22D1
Xg23104 FE_OFN438_n_72 pixelConfigIntB<165> n_107 pixelConfigIntB<157> VDD VSS 
+ n_249 / AOI22D1
Xg23105 FE_OFN438_n_72 pixelConfigIntB<163> n_107 pixelConfigIntB<155> VDD VSS 
+ n_248 / AOI22D1
Xg23106 FE_OFN442_n_87 pixelConfigIntB<206> n_102 pixelConfigIntB<214> VDD VSS 
+ n_247 / AOI22D1
Xg23107 FE_OFN442_n_87 pixelConfigIntB<204> n_102 pixelConfigIntB<212> VDD VSS 
+ n_246 / AOI22D1
Xg23108 FE_OFN442_n_87 pixelConfigIntB<207> n_102 pixelConfigIntB<215> VDD VSS 
+ n_245 / AOI22D1
Xg23109 FE_OFN442_n_87 pixelConfigIntB<201> n_102 pixelConfigIntB<209> VDD VSS 
+ n_244 / AOI22D1
Xg23110 FE_OFN442_n_87 pixelConfigIntB<202> n_102 pixelConfigIntB<210> VDD VSS 
+ n_243 / AOI22D1
Xg23111 FE_OFN442_n_87 pixelConfigIntB<200> n_102 pixelConfigIntB<208> VDD VSS 
+ n_242 / AOI22D1
Xg23112 FE_OFN442_n_87 pixelConfigIntB<203> n_102 pixelConfigIntB<211> VDD VSS 
+ n_241 / AOI22D1
Xg23113 FE_OFN442_n_87 pixelConfigIntB<205> n_102 pixelConfigIntB<213> VDD VSS 
+ n_240 / AOI22D1
Xg23114 FE_OFN445_n_92 pixelConfigIntB<168> FE_OFN136_n_112 
+ pixelConfigIntB<176> VDD VSS n_239 / AOI22D1
Xg23115 FE_OFN445_n_92 pixelConfigIntB<174> FE_OFN136_n_112 
+ pixelConfigIntB<182> VDD VSS n_238 / AOI22D1
Xg22576 FE_OFN445_n_92 pixelConfigIntB<172> FE_OFN136_n_112 
+ pixelConfigIntB<180> VDD VSS n_237 / AOI22D1
Xg23116 FE_OFN445_n_92 pixelConfigIntB<169> FE_OFN136_n_112 
+ pixelConfigIntB<177> VDD VSS n_236 / AOI22D1
Xg23117 FE_OFN445_n_92 pixelConfigIntB<175> FE_OFN136_n_112 
+ pixelConfigIntB<183> VDD VSS n_235 / AOI22D1
Xg23118 FE_OFN445_n_92 pixelConfigIntB<170> FE_OFN136_n_112 
+ pixelConfigIntB<178> VDD VSS n_234 / AOI22D1
Xg23119 FE_OFN445_n_92 pixelConfigIntB<171> FE_OFN136_n_112 
+ pixelConfigIntB<179> VDD VSS n_233 / AOI22D1
Xg23120 n_92 pixelConfigIntB<173> n_112 pixelConfigIntB<181> VDD VSS n_232 / 
+ AOI22D1
Xg23121 n_98 pixelConfigIntB<67> n_99 pixelConfigIntB<75> VDD VSS n_231 / 
+ AOI22D1
Xg23122 n_106 pixelConfigIntB<99> n_94 pixelConfigIntB<107> VDD VSS n_230 / 
+ AOI22D1
Xg23123 n_106 pixelConfigIntB<102> n_94 pixelConfigIntB<110> VDD VSS n_229 / 
+ AOI22D1
Xg22585 n_98 pixelConfigIntB<70> n_99 pixelConfigIntB<78> VDD VSS n_228 / 
+ AOI22D1
Xg22586 n_106 pixelConfigIntB<100> n_94 pixelConfigIntB<108> VDD VSS n_227 / 
+ AOI22D1
Xg22587 n_98 pixelConfigIntB<68> n_99 pixelConfigIntB<76> VDD VSS n_226 / 
+ AOI22D1
Xg22588 n_106 pixelConfigIntB<103> n_94 pixelConfigIntB<111> VDD VSS n_225 / 
+ AOI22D1
Xg22589 n_98 pixelConfigIntB<65> n_99 pixelConfigIntB<73> VDD VSS n_224 / 
+ AOI22D1
Xg22590 n_98 pixelConfigIntB<71> n_99 pixelConfigIntB<79> VDD VSS n_223 / 
+ AOI22D1
Xg22591 n_106 pixelConfigIntB<97> n_94 pixelConfigIntB<105> VDD VSS n_222 / 
+ AOI22D1
Xg22592 n_98 pixelConfigIntB<64> n_99 pixelConfigIntB<72> VDD VSS n_221 / 
+ AOI22D1
Xg22593 n_98 pixelConfigIntB<66> n_99 pixelConfigIntB<74> VDD VSS n_220 / 
+ AOI22D1
Xg22594 n_106 pixelConfigIntB<98> n_94 pixelConfigIntB<106> VDD VSS n_219 / 
+ AOI22D1
Xg22595 n_106 pixelConfigIntB<96> n_94 pixelConfigIntB<104> VDD VSS n_218 / 
+ AOI22D1
Xg22596 n_106 pixelConfigIntB<101> n_94 pixelConfigIntB<109> VDD VSS n_217 / 
+ AOI22D1
Xg22597 n_98 pixelConfigIntB<69> n_99 pixelConfigIntB<77> VDD VSS n_216 / 
+ AOI22D1
Xg22598 FE_OFN882_n_95 pixelConfigIntB<83> n_96 pixelConfigIntB<91> VDD VSS 
+ n_215 / AOI22D1
Xg22599 FE_OFN441_n_85 pixelConfigIntB<238> n_86 pixelConfigIntB<246> VDD VSS 
+ n_214 / AOI22D1
Xg22600 FE_OFN447_n_111 pixelConfigIntB<128> n_100 pixelConfigIntB<120> VDD 
+ VSS n_213 / AOI22D1
Xg22601 n_105 pixelConfigIntB<0> n_73 pixelConfigIntB<248> VDD VSS n_212 / 
+ AOI22D1
Xg22602 n_105 pixelConfigIntB<6> n_101 pixelConfigIntB<118> VDD VSS n_211 / 
+ AOI22D1
Xg22603 FE_OFN879_n_74 pixelConfigIntB<228> n_75 pixelConfigIntB<220> VDD VSS 
+ n_210 / AOI22D1
Xg22604 FE_OFN441_n_85 pixelConfigIntB<236> n_86 pixelConfigIntB<244> VDD VSS 
+ n_209 / AOI22D1
Xg22605 FE_OFN447_n_111 pixelConfigIntB<132> n_100 pixelConfigIntB<124> VDD 
+ VSS n_208 / AOI22D1
Xg22606 n_95 pixelConfigIntB<84> n_96 pixelConfigIntB<92> VDD VSS n_207 / 
+ AOI22D1
Xg22607 FE_OFN882_n_95 pixelConfigIntB<87> n_96 pixelConfigIntB<95> VDD VSS 
+ n_206 / AOI22D1
Xg22608 n_105 pixelConfigIntB<1> n_101 pixelConfigIntB<113> VDD VSS n_205 / 
+ AOI22D1
Xg22609 FE_OFN882_n_95 pixelConfigIntB<81> n_96 pixelConfigIntB<89> VDD VSS 
+ n_204 / AOI22D1
Xg22610 FE_OFN882_n_95 pixelConfigIntB<86> n_96 pixelConfigIntB<94> VDD VSS 
+ n_203 / AOI22D1
Xg22611 FE_OFN441_n_85 pixelConfigIntB<233> n_86 pixelConfigIntB<241> VDD VSS 
+ n_202 / AOI22D1
Xg22612 n_74 pixelConfigIntB<225> n_75 pixelConfigIntB<217> VDD VSS n_201 / 
+ AOI22D1
Xg22613 FE_OFN441_n_85 pixelConfigIntB<239> n_86 pixelConfigIntB<247> VDD VSS 
+ n_200 / AOI22D1
Xg22614 FE_OFN447_n_111 pixelConfigIntB<129> n_100 pixelConfigIntB<121> VDD 
+ VSS n_199 / AOI22D1
Xg22615 FE_OFN879_n_74 pixelConfigIntB<231> n_75 pixelConfigIntB<223> VDD VSS 
+ n_198 / AOI22D1
Xg22616 n_93 pixelConfigIntB<10> n_101 pixelConfigIntB<114> VDD VSS n_197 / 
+ AOI22D1
Xg22617 FE_OFN447_n_111 pixelConfigIntB<135> n_100 pixelConfigIntB<127> VDD 
+ VSS n_196 / AOI22D1
Xg22618 FE_OFN882_n_95 pixelConfigIntB<80> n_96 pixelConfigIntB<88> VDD VSS 
+ n_195 / AOI22D1
Xg22619 FE_OFN882_n_95 pixelConfigIntB<82> n_96 pixelConfigIntB<90> VDD VSS 
+ n_194 / AOI22D1
Xg22620 FE_OFN879_n_74 pixelConfigIntB<226> n_75 pixelConfigIntB<218> VDD VSS 
+ n_193 / AOI22D1
Xg22621 FE_OFN441_n_85 pixelConfigIntB<234> n_86 pixelConfigIntB<242> VDD VSS 
+ n_192 / AOI22D1
Xg22622 FE_OFN447_n_111 pixelConfigIntB<130> n_100 pixelConfigIntB<122> VDD 
+ VSS n_191 / AOI22D1
Xg22623 FE_OFN879_n_74 pixelConfigIntB<227> n_75 pixelConfigIntB<219> VDD VSS 
+ n_190 / AOI22D1
Xg22624 n_93 pixelConfigIntB<13> n_101 pixelConfigIntB<117> VDD VSS n_189 / 
+ AOI22D1
Xg22625 FE_OFN441_n_85 pixelConfigIntB<235> n_86 pixelConfigIntB<243> VDD VSS 
+ n_188 / AOI22D1
Xg22626 FE_OFN441_n_85 pixelConfigIntB<232> n_86 pixelConfigIntB<240> VDD VSS 
+ n_187 / AOI22D1
Xg22627 FE_OFN882_n_95 pixelConfigIntB<85> n_96 pixelConfigIntB<93> VDD VSS 
+ n_186 / AOI22D1
Xg22628 FE_OFN879_n_74 pixelConfigIntB<229> n_75 pixelConfigIntB<221> VDD VSS 
+ n_185 / AOI22D1
Xg22629 FE_OFN441_n_85 pixelConfigIntB<237> n_86 pixelConfigIntB<245> VDD VSS 
+ n_184 / AOI22D1
Xg22631 FE_OFN447_n_111 pixelConfigIntB<131> n_100 pixelConfigIntB<123> VDD 
+ VSS n_182 / AOI22D1
Xg23124 FE_OFN447_n_111 pixelConfigIntB<133> n_100 pixelConfigIntB<125> VDD 
+ VSS n_181 / AOI22D1
Xg23125 n_108 pixelConfigIntB<51> n_97 pixelConfigIntB<59> VDD VSS n_180 / 
+ AOI22D1
Xg23126 n_88 pixelConfigIntB<198> FE_OFN444_n_89 pixelConfigIntB<190> VDD VSS 
+ n_179 / AOI22D1
Xg23127 n_110 pixelConfigIntB<150> FE_OFN440_n_76 pixelConfigIntB<142> VDD VSS 
+ n_178 / AOI22D1
Xg23128 FE_OFN438_n_72 pixelConfigIntB<166> n_107 pixelConfigIntB<158> VDD VSS 
+ n_177 / AOI22D1
Xg23129 n_108 pixelConfigIntB<54> n_97 pixelConfigIntB<62> VDD VSS n_176 / 
+ AOI22D1
Xg23130 n_113 pixelConfigIntB<36> n_103 pixelConfigIntB<44> VDD VSS n_175 / 
+ AOI22D1
Xg23131 n_88 pixelConfigIntB<196> FE_OFN444_n_89 pixelConfigIntB<188> VDD VSS 
+ n_174 / AOI22D1
Xg23132 n_110 pixelConfigIntB<148> n_76 pixelConfigIntB<140> VDD VSS n_173 / 
+ AOI22D1
Xg23133 n_109 pixelConfigIntB<23> n_104 pixelConfigIntB<31> VDD VSS n_172 / 
+ AOI22D1
Xg23134 n_108 pixelConfigIntB<52> n_97 pixelConfigIntB<60> VDD VSS n_171 / 
+ AOI22D1
Xg23135 n_113 pixelConfigIntB<39> n_103 pixelConfigIntB<47> VDD VSS n_170 / 
+ AOI22D1
Xg23137 n_109 pixelConfigIntB<17> n_104 pixelConfigIntB<25> VDD VSS n_168 / 
+ AOI22D1
Xg23138 n_108 pixelConfigIntB<55> n_97 pixelConfigIntB<63> VDD VSS n_167 / 
+ AOI22D1
Xg23139 n_108 pixelConfigIntB<49> n_97 pixelConfigIntB<57> VDD VSS n_166 / 
+ AOI22D1
Xg23140 n_88 pixelConfigIntB<193> n_89 pixelConfigIntB<185> VDD VSS n_165 / 
+ AOI22D1
Xg23141 n_108 pixelConfigIntB<48> n_97 pixelConfigIntB<56> VDD VSS n_164 / 
+ AOI22D1
Xg23142 n_110 pixelConfigIntB<145> FE_OFN440_n_76 pixelConfigIntB<137> VDD VSS 
+ n_163 / AOI22D1
Xg23143 n_88 pixelConfigIntB<199> FE_OFN444_n_89 pixelConfigIntB<191> VDD VSS 
+ n_162 / AOI22D1
Xg23144 n_110 pixelConfigIntB<151> FE_OFN440_n_76 pixelConfigIntB<143> VDD VSS 
+ n_161 / AOI22D1
Xg23145 n_109 pixelConfigIntB<20> n_104 pixelConfigIntB<28> VDD VSS n_160 / 
+ AOI22D1
Xg23146 n_109 pixelConfigIntB<18> n_104 pixelConfigIntB<26> VDD VSS n_159 / 
+ AOI22D1
Xg23147 n_108 pixelConfigIntB<50> n_97 pixelConfigIntB<58> VDD VSS n_158 / 
+ AOI22D1
Xg23148 n_88 pixelConfigIntB<194> FE_OFN444_n_89 pixelConfigIntB<186> VDD VSS 
+ n_157 / AOI22D1
Xg23149 n_110 pixelConfigIntB<146> FE_OFN440_n_76 pixelConfigIntB<138> VDD VSS 
+ n_156 / AOI22D1
Xg23150 n_109 pixelConfigIntB<19> n_104 pixelConfigIntB<27> VDD VSS n_155 / 
+ AOI22D1
Xg23151 n_113 pixelConfigIntB<35> n_103 pixelConfigIntB<43> VDD VSS n_154 / 
+ AOI22D1
Xg23152 n_88 pixelConfigIntB<192> FE_OFN444_n_89 pixelConfigIntB<184> VDD VSS 
+ n_153 / AOI22D1
Xg23154 n_108 pixelConfigIntB<53> n_97 pixelConfigIntB<61> VDD VSS n_151 / 
+ AOI22D1
Xg23155 n_88 pixelConfigIntB<195> FE_OFN444_n_89 pixelConfigIntB<187> VDD VSS 
+ n_150 / AOI22D1
Xg23156 n_88 pixelConfigIntB<197> FE_OFN444_n_89 pixelConfigIntB<189> VDD VSS 
+ n_149 / AOI22D1
Xg23157 n_110 pixelConfigIntB<147> FE_OFN440_n_76 pixelConfigIntB<139> VDD VSS 
+ n_148 / AOI22D1
Xg23158 n_110 pixelConfigIntB<149> FE_OFN440_n_76 pixelConfigIntB<141> VDD VSS 
+ n_147 / AOI22D1
Xg23159 n_79 pixelStatusBufB<6> n_83 pixelStatusBufB<30> VDD VSS n_146 / 
+ AOI22D1
Xg23160 n_81 pixelStatusBufB<46> n_84 pixelStatusBufB<62> VDD VSS n_145 / 
+ AOI22D1
Xg23161 n_78 pixelStatusBufB<52> n_84 pixelStatusBufB<60> VDD VSS n_144 / 
+ AOI22D1
Xg23163 n_80 pixelStatusBufB<36> n_81 pixelStatusBufB<44> VDD VSS n_142 / 
+ AOI22D1
Xg23164 n_77 pixelStatusBufB<16> n_83 pixelStatusBufB<24> VDD VSS n_141 / 
+ AOI22D1
Xg23166 n_80 pixelStatusBufB<39> n_81 pixelStatusBufB<47> VDD VSS n_139 / 
+ AOI22D1
Xg23168 n_78 pixelStatusBufB<49> n_84 pixelStatusBufB<57> VDD VSS n_137 / 
+ AOI22D1
Xg23170 n_78 pixelStatusBufB<50> n_84 pixelStatusBufB<58> VDD VSS n_135 / 
+ AOI22D1
Xg23172 n_80 pixelStatusBufB<35> n_81 pixelStatusBufB<43> VDD VSS n_133 / 
+ AOI22D1
Xg23174 n_78 pixelStatusBufB<53> n_84 pixelStatusBufB<61> VDD VSS n_131 / 
+ AOI22D1
Xg23175 n_80 pixelStatusBufB<32> n_81 pixelStatusBufB<40> VDD VSS n_130 / 
+ AOI22D1
Xg22749 n_1360 pixelConfigIntA<39> FE_OFN565_n_1351 pixelConfigIntA<47> VDD 
+ VSS n_1474 / AO22D1
Xg22791 n_1360 pixelConfigIntA<35> FE_OFN565_n_1351 pixelConfigIntA<43> VDD 
+ VSS n_1432 / AO22D1
Xg22829 n_1332 pixelStatusBufA<20> n_1328 pixelStatusBufA<12> VDD VSS n_1394 / 
+ AO22D1
Xg22831 n_1332 pixelStatusBufA<22> n_1328 pixelStatusBufA<14> VDD VSS n_1392 / 
+ AO22D1
Xg22832 n_1332 pixelStatusBufA<16> n_1328 pixelStatusBufA<8> VDD VSS n_1391 / 
+ AO22D1
Xg22833 n_1332 pixelStatusBufA<17> n_1328 pixelStatusBufA<9> VDD VSS n_1390 / 
+ AO22D1
Xg22834 n_1332 pixelStatusBufA<21> n_1328 pixelStatusBufA<13> VDD VSS n_1389 / 
+ AO22D1
Xg22836 n_1332 pixelStatusBufA<18> n_1328 pixelStatusBufA<10> VDD VSS n_1387 / 
+ AO22D1
Xg22369 n_427 pixelStatusBufC<1> n_428 pixelStatusBufC<25> VDD VSS n_826 / 
+ AO22D1
Xg22407 n_427 pixelStatusBufC<2> n_429 pixelStatusBufC<18> VDD VSS n_468 / 
+ AO22D1
Xg22408 n_426 pixelStatusBufC<11> n_428 pixelStatusBufC<27> VDD VSS n_467 / 
+ AO22D1
Xg22409 n_429 pixelStatusBufC<16> n_426 pixelStatusBufC<8> VDD VSS n_466 / 
+ AO22D1
Xg22410 n_427 pixelStatusBufC<7> n_428 pixelStatusBufC<31> VDD VSS n_465 / 
+ AO22D1
Xg23136 n_113 pixelConfigIntB<32> n_103 pixelConfigIntB<40> VDD VSS n_169 / 
+ AO22D1
Xg23162 n_77 pixelStatusBufB<20> n_82 pixelStatusBufB<12> VDD VSS n_143 / 
+ AO22D1
Xg23165 n_77 pixelStatusBufB<23> n_82 pixelStatusBufB<15> VDD VSS n_140 / 
+ AO22D1
Xg23167 n_77 pixelStatusBufB<17> n_82 pixelStatusBufB<9> VDD VSS n_138 / AO22D1
Xg23169 n_79 pixelStatusBufB<2> n_77 pixelStatusBufB<18> VDD VSS n_136 / AO22D1
Xg23171 n_79 pixelStatusBufB<3> n_83 pixelStatusBufB<27> VDD VSS n_134 / AO22D1
Xg23173 n_82 pixelStatusBufB<13> n_83 pixelStatusBufB<29> VDD VSS n_132 / 
+ AO22D1
Xg22726 n_1342 pixelConfigIntA<194> n_1343 pixelConfigIntA<186> VDD VSS n_1497 
+ / AOI22D2
Xg22742 n_1346 pixelConfigIntA<172> n_1339 pixelConfigIntA<180> VDD VSS n_1481 
+ / AOI22D2
Xg22748 n_1360 pixelConfigIntA<38> FE_OFN565_n_1351 pixelConfigIntA<46> VDD 
+ VSS n_1475 / AOI22D2
Xg22752 n_1338 pixelConfigIntA<54> n_1349 pixelConfigIntA<62> VDD VSS n_1471 / 
+ AOI22D2
Xg22787 n_1345 pixelConfigIntA<239> n_1336 pixelConfigIntA<247> VDD VSS n_1436 
+ / AOI22D2
Xg22790 n_1342 pixelConfigIntA<197> n_1343 pixelConfigIntA<189> VDD VSS n_1433 
+ / AOI22D2
Xg22793 n_1345 pixelConfigIntA<237> n_1336 pixelConfigIntA<245> VDD VSS n_1430 
+ / AOI22D2
Xg22796 n_1337 pixelConfigIntA<83> FE_PDN1707_n_1348 pixelConfigIntA<91> VDD 
+ VSS n_1427 / AOI22D2
Xg22806 n_1346 pixelConfigIntA<173> n_1339 pixelConfigIntA<181> VDD VSS n_1417 
+ / AOI22D2
Xg22300 FE_OFN465_n_443 pixelConfigIntC<195> n_415 pixelConfigIntC<187> VDD 
+ VSS n_895 / AOI22D2
Xg22301 FE_OFN465_n_443 pixelConfigIntC<196> n_415 pixelConfigIntC<188> VDD 
+ VSS n_894 / AOI22D2
Xg22309 FE_OFN464_n_440 pixelConfigIntC<134> FE_OFN454_n_419 
+ pixelConfigIntC<126> VDD VSS n_886 / AOI22D2
Xg22358 FE_OFN549_n_432 pixelConfigIntC<71> FE_OFN461_n_437 
+ pixelConfigIntC<79> VDD VSS n_837 / AOI22D2
Xg22368 FE_OFN452_n_410 pixelConfigIntC<173> n_408 pixelConfigIntC<181> VDD 
+ VSS n_827 / AOI22D2
Xg22374 FE_OFN547_n_423 pixelConfigIntC<37> FE_OFN545_n_411 
+ pixelConfigIntC<45> VDD VSS n_501 / AOI22D2
Xg22380 FE_OFN547_n_423 pixelConfigIntC<33> FE_OFN545_n_411 
+ pixelConfigIntC<41> VDD VSS n_495 / AOI22D2
Xg22387 FE_OFN546_n_421 pixelConfigIntC<97> FE_PDN1698_n_422 
+ pixelConfigIntC<105> VDD VSS n_488 / AOI22D2
Xg22392 FE_OFN547_n_423 pixelConfigIntC<39> FE_OFN545_n_411 
+ pixelConfigIntC<47> VDD VSS n_483 / AOI22D2
Xg22394 FE_OFN546_n_421 pixelConfigIntC<103> FE_PDN1698_n_422 
+ pixelConfigIntC<111> VDD VSS n_481 / AOI22D2
Xg23087 n_73 pixelConfigIntB<255> n_71 busDataMisoInBufB<7> VDD VSS n_266 / 
+ AOI22D2
Xg22630 FE_OFN879_n_74 pixelConfigIntB<224> n_75 pixelConfigIntB<216> VDD VSS 
+ n_183 / AOI22D2
Xg23153 n_113 pixelConfigIntB<37> n_103 pixelConfigIntB<45> VDD VSS n_152 / 
+ AOI22D2
Xg23097 n_109 pixelConfigIntB<22> n_104 pixelConfigIntB<30> n_73 
+ pixelConfigIntB<254> VDD VSS n_257 / AOI222D1
Xg22714 n_1321 busTmrErrorInBufA n_1372 VDD VSS busTmrErrorOutIntA / IOA21D1
Xg22215 n_428 pixelStatusBufC<30> n_971 VDD VSS n_979 / IOA21D1
Xg22216 n_427 pixelStatusBufC<5> FE_OFN562_n_975 VDD VSS n_978 / IOA21D1
Xg22217 n_427 pixelStatusBufC<4> FE_OFN561_n_969 VDD VSS n_977 / IOA21D1
Xg22226 n_428 pixelStatusBufC<29> n_965 VDD VSS n_968 / IOA21D1
Xg22227 n_428 pixelStatusBufC<28> n_963 VDD VSS n_967 / IOA21D1
Xg22228 n_426 pixelStatusBufC<14> n_964 VDD VSS n_966 / IOA21D1
Xg22293 n_407 busTmrErrorInBufC n_456 VDD VSS busTmrErrorOutIntC / IOA21D1
Xg23095 n_71 busTmrErrorInBufB FE_PDN1699_n_123 VDD VSS busTmrErrorOutIntB / 
+ IOA21D1
Xg23089 n_178 n_238 FE_OFN500_n_177 VDD VSS n_264 / ND3D2
Xg22634 n_1331 pixelStatusBufA<7> n_1328 pixelStatusBufA<15> n_1579 VDD VSS 
+ n_1582 / AOI221D1
Xg22635 n_1329 pixelStatusBufA<27> n_1332 pixelStatusBufA<19> n_1580 VDD VSS 
+ n_1581 / AOI221D1
Xg22645 n_1327 pixelStatusBufA<59> n_1333 pixelStatusBufA<51> FE_OFN838_n_1569 
+ VDD VSS n_1577 / AOI221D1
Xg22646 n_1330 pixelStatusBufA<47> FE_OFN1679_n_1334 pixelStatusBufA<39> 
+ FE_OFN868_n_1570 VDD VSS n_1576 / AOI221D1
Xg22654 n_1333 pixelStatusBufA<53> n_1327 pixelStatusBufA<61> FE_OFN866_n_1562 
+ VDD VSS n_1568 / AOI221D1
Xg22655 n_1334 pixelStatusBufA<34> n_1330 pixelStatusBufA<42> FE_OFN861_n_1559 
+ VDD VSS n_1567 / AOI221D1
Xg22656 n_1333 pixelStatusBufA<54> n_1327 pixelStatusBufA<62> FE_OFN859_n_1558 
+ VDD VSS n_1566 / AOI221D1
Xg22657 n_1333 pixelStatusBufA<52> n_1327 pixelStatusBufA<60> FE_OFN865_n_1561 
+ VDD VSS n_1565 / AOI221D1
Xg22658 FE_OFN1679_n_1334 pixelStatusBufA<32> n_1330 pixelStatusBufA<40> 
+ FE_OFN863_n_1560 VDD VSS n_1564 / AOI221D1
Xg22659 n_1334 pixelStatusBufA<33> n_1330 pixelStatusBufA<41> FE_OFN857_n_1557 
+ VDD VSS n_1563 / AOI221D1
Xg22666 n_1325 pixelConfigIntA<23> n_1354 pixelConfigIntA<31> n_1548 VDD VSS 
+ n_1556 / AOI221D1
Xg22667 n_1325 pixelConfigIntA<19> n_1354 pixelConfigIntA<27> n_1546 VDD VSS 
+ n_1555 / AOI221D1
Xg22678 n_1323 pixelConfigIntA<5> n_1359 pixelConfigIntA<117> FE_OFN811_n_1528 
+ VDD VSS n_1544 / AOI221D1
Xg22679 n_1360 pixelConfigIntA<36> FE_OFN565_n_1351 pixelConfigIntA<44> 
+ FE_OFN809_n_1527 VDD VSS n_1543 / AOI221D1
Xg22680 n_1360 pixelConfigIntA<32> FE_OFN565_n_1351 pixelConfigIntA<40> 
+ FE_OFN799_n_1520 VDD VSS n_1542 / AOI221D1
Xg22681 n_1363 pixelConfigIntA<10> n_1359 pixelConfigIntA<114> 
+ FE_OFN731_n_1525 VDD VSS n_1541 / AOI221D1
Xg22682 n_1323 pixelConfigIntA<6> n_1359 pixelConfigIntA<118> FE_OFN729_n_1524 
+ VDD VSS n_1540 / AOI221D1
Xg22683 n_1323 pixelConfigIntA<1> n_1359 pixelConfigIntA<113> FE_OFN805_n_1523 
+ VDD VSS n_1539 / AOI221D1
Xg22219 n_389 pixelStatusBufC<37> n_384 pixelStatusBufC<45> n_968 VDD VSS 
+ n_975 / AOI221D1
Xg22223 FE_PDN1696_n_380 pixelStatusBufC<54> n_381 pixelStatusBufC<62> n_966 
+ VDD VSS n_971 / AOI221D1
Xg22225 n_389 pixelStatusBufC<36> n_384 pixelStatusBufC<44> n_967 VDD VSS 
+ n_969 / AOI221D1
Xg22229 FE_OFN614_n_413 pixelConfigIntC<253> n_407 busDataMisoInBufC<5> n_956 
+ VDD VSS n_965 / AOI221D1
Xg22230 FE_OFN614_n_413 pixelConfigIntC<254> n_407 busDataMisoInBufC<6> n_959 
+ VDD VSS n_964 / AOI221D1
Xg22231 FE_OFN614_n_413 pixelConfigIntC<252> n_407 busDataMisoInBufC<4> n_958 
+ VDD VSS n_963 / AOI221D1
Xg22232 FE_PDN1696_n_380 pixelStatusBufC<55> n_381 pixelStatusBufC<63> 
+ FE_OFN849_n_951 VDD VSS n_962 / AOI221D1
Xg22233 FE_PDN1696_n_380 pixelStatusBufC<50> n_381 pixelStatusBufC<58> 
+ FE_OFN853_n_953 VDD VSS n_961 / AOI221D1
Xg22234 FE_PDN1696_n_380 pixelStatusBufC<48> n_381 pixelStatusBufC<56> 
+ FE_OFN851_n_952 VDD VSS n_960 / AOI221D1
Xg22237 FE_PDN1696_n_380 pixelStatusBufC<51> n_381 pixelStatusBufC<59> 
+ FE_OFN847_n_950 VDD VSS n_957 / AOI221D1
Xg22239 FE_PDN1696_n_380 pixelStatusBufC<49> n_381 pixelStatusBufC<57> 
+ FE_OFN855_n_954 VDD VSS n_955 / AOI221D1
Xg22256 n_441 pixelConfigIntC<18> FE_OFN459_n_434 pixelConfigIntC<26> 
+ FE_OFN698_n_917 VDD VSS n_938 / AOI221D1
Xg22259 n_430 pixelConfigIntC<3> n_418 pixelConfigIntC<115> FE_OFN767_n_916 
+ VDD VSS n_935 / AOI221D1
Xg22260 n_441 pixelConfigIntC<23> FE_OFN459_n_434 pixelConfigIntC<31> 
+ FE_OFN626_n_910 VDD VSS n_934 / AOI221D1
Xg22261 n_441 pixelConfigIntC<17> FE_OFN459_n_434 pixelConfigIntC<25> 
+ FE_OFN697_n_914 VDD VSS n_933 / AOI221D1
Xg22262 n_430 pixelConfigIntC<4> n_418 pixelConfigIntC<116> FE_OFN765_n_915 
+ VDD VSS n_932 / AOI221D1
Xg22263 n_441 pixelConfigIntC<22> FE_OFN459_n_434 pixelConfigIntC<30> 
+ FE_OFN692_n_909 VDD VSS n_931 / AOI221D1
Xg23020 n_79 pixelStatusBufB<0> n_82 pixelStatusBufB<8> n_330 VDD VSS n_331 / 
+ AOI221D1
Xg23028 n_82 pixelStatusBufB<14> n_78 pixelStatusBufB<54> n_321 VDD VSS n_329 
+ / AOI221D1
Xg23029 n_78 pixelStatusBufB<48> n_84 pixelStatusBufB<56> FE_OFN761_n_320 VDD 
+ VSS n_328 / AOI221D1
Xg23037 n_78 pixelStatusBufB<51> n_84 pixelStatusBufB<59> FE_OFN759_n_312 VDD 
+ VSS n_319 / AOI221D1
Xg23038 n_80 pixelStatusBufB<33> n_81 pixelStatusBufB<41> FE_OFN757_n_311 VDD 
+ VSS n_318 / AOI221D1
Xg23039 n_78 pixelStatusBufB<55> n_84 pixelStatusBufB<63> FE_OFN755_n_310 VDD 
+ VSS n_317 / AOI221D1
Xg23040 n_80 pixelStatusBufB<37> n_81 pixelStatusBufB<45> FE_OFN753_n_309 VDD 
+ VSS n_316 / AOI221D1
Xg23041 n_73 pixelConfigIntB<252> n_71 busDataMisoInBufB<4> FE_OFN750_n_307 
+ VDD VSS n_315 / AOI221D1
Xg23042 n_80 pixelStatusBufB<34> n_81 pixelStatusBufB<42> FE_OFN752_n_308 VDD 
+ VSS n_314 / AOI221D1
Xg23043 n_113 pixelConfigIntB<38> n_103 pixelConfigIntB<46> FE_OFN749_n_306 
+ VDD VSS n_313 / AOI221D1
Xg23051 n_109 pixelConfigIntB<16> n_104 pixelConfigIntB<24> n_297 VDD VSS 
+ n_305 / AOI221D1
Xg23059 n_105 pixelConfigIntB<3> n_101 pixelConfigIntB<115> FE_OFN606_n_283 
+ VDD VSS n_296 / AOI221D1
Xg23060 n_113 pixelConfigIntB<33> n_103 pixelConfigIntB<41> FE_OFN594_n_276 
+ VDD VSS n_295 / AOI221D1
Xg22518 n_105 pixelConfigIntB<7> n_101 pixelConfigIntB<119> FE_OFN591_n_274 
+ VDD VSS n_294 / AOI221D1
Xg23061 n_113 pixelConfigIntB<34> n_103 pixelConfigIntB<42> FE_OFN585_n_270 
+ VDD VSS n_293 / AOI221D1
Xg23062 n_105 pixelConfigIntB<4> n_101 pixelConfigIntB<116> FE_OFN598_n_278 
+ VDD VSS n_292 / AOI221D1
Xg23064 n_109 pixelConfigIntB<21> n_104 pixelConfigIntB<29> FE_OFN582_n_268 
+ VDD VSS n_290 / AOI221D1
Xg23072 FE_OFN447_n_111 pixelConfigIntB<134> n_100 pixelConfigIntB<126> n_264 
+ VDD VSS n_282 / AOI221D1
Xg23088 FE_OFN879_n_74 pixelConfigIntB<230> n_75 pixelConfigIntB<222> n_258 
+ VDD VSS n_265 / AOI221D1
Xg22644 n_1568 n_1511 n_1381 n_1373 VDD VSS n_1578 / ND4D1
Xg22647 n_1563 FE_OFN726_n_1510 n_1382 n_1374 VDD VSS n_1575 / ND4D1
Xg22648 n_1567 FE_OFN727_n_1514 n_1426 n_1378 VDD VSS n_1574 / ND4D1
Xg22649 n_1564 FE_OFN725_n_1509 n_1383 n_1375 VDD VSS n_1573 / ND4D1
Xg22650 n_1565 n_1513 n_1385 n_1377 VDD VSS n_1572 / ND4D1
Xg22652 n_1508 FE_OFN818_n_1556 n_1550 n_1498 VDD VSS n_1570 / ND4D1
Xg22653 n_1507 FE_OFN816_n_1555 n_1547 n_1434 VDD VSS n_1569 / ND4D1
Xg22660 FE_OFN830_n_1545 n_1544 FE_OFN706_n_1437 n_1439 VDD VSS n_1562 / ND4D1
Xg22661 FE_OFN834_n_1552 n_1543 FE_OFN718_n_1487 n_1412 VDD VSS n_1561 / ND4D1
Xg22662 FE_OFN835_n_1553 n_1542 FE_OFN714_n_1473 n_1411 VDD VSS n_1560 / ND4D1
Xg22663 FE_OFN836_n_1554 FE_OFN814_n_1541 FE_OFN723_n_1503 n_1502 VDD VSS 
+ n_1559 / ND4D1
Xg22664 FE_OFN833_n_1551 n_1540 FE_OFN715_n_1476 n_1475 VDD VSS n_1558 / ND4D1
Xg22665 FE_OFN831_n_1549 n_1539 FE_OFN709_n_1451 n_1450 VDD VSS n_1557 / ND4D1
Xg22684 FE_OFN646_n_1493 FE_OFN721_n_1495 n_1494 n_1497 VDD VSS n_1538 / ND4D1
Xg22685 n_1397 n_1438 FE_OFN631_n_1398 n_1440 VDD VSS n_1537 / ND4D1
Xg22686 n_1427 FE_OFN630_n_1395 n_1428 n_1396 VDD VSS n_1536 / ND4D1
Xg22687 n_1504 n_1409 FE_OFN911_n_1505 FE_OFN636_n_1410 VDD VSS n_1535 / ND4D1
Xg22688 FE_OFN634_n_1405 n_1406 FE_OFN644_n_1477 n_1478 VDD VSS n_1534 / ND4D1
Xg22689 FE_OFN632_n_1400 n_1401 n_1458 n_1459 VDD VSS n_1533 / ND4D1
Xg22690 n_1449 FE_OFN948_n_1399 FE_OFN641_n_1454 n_1402 VDD VSS n_1532 / ND4D1
Xg22691 FE_OFN642_n_1457 n_1463 n_1460 n_1465 VDD VSS n_1531 / ND4D1
Xg22692 n_1420 FE_OFN638_n_1431 n_1386 n_1436 VDD VSS n_1530 / ND4D1
Xg22693 FE_OFN637_n_1419 FE_OFN704_n_1423 n_1421 n_1424 VDD VSS n_1529 / ND4D1
Xg22694 n_1430 n_1433 n_1429 FE_OFN639_n_1435 VDD VSS n_1528 / ND4D1
Xg22695 FE_OFN645_n_1483 FE_OFN717_n_1484 n_1485 n_1486 VDD VSS n_1527 / ND4D1
Xg22696 FE_OFN701_n_1413 n_1417 n_1422 n_1425 VDD VSS n_1526 / ND4D1
Xg22697 n_1500 n_1499 FE_OFN635_n_1407 n_1408 VDD VSS n_1525 / ND4D1
Xg22698 n_1467 n_1471 n_1403 FE_OFN633_n_1404 VDD VSS n_1524 / ND4D1
Xg22699 FE_OFN640_n_1446 n_1445 FE_OFN708_n_1448 n_1447 VDD VSS n_1523 / ND4D1
Xg22700 n_1490 n_1496 FE_OFN722_n_1501 FE_OFN724_n_1506 VDD VSS n_1522 / ND4D1
Xg22701 n_1461 n_1462 FE_OFN712_n_1464 n_1466 VDD VSS n_1521 / ND4D1
Xg22702 FE_OFN713_n_1469 FE_OFN938_n_1468 FE_OFN643_n_1470 n_1472 VDD VSS 
+ n_1520 / ND4D1
Xg22703 FE_OFN702_n_1414 n_1415 FE_OFN703_n_1416 n_1418 VDD VSS n_1519 / ND4D1
Xg22704 n_1488 FE_OFN719_n_1489 FE_OFN720_n_1491 n_1492 VDD VSS n_1518 / ND4D1
Xg22705 n_1452 FE_OFN710_n_1453 FE_OFN711_n_1455 n_1456 VDD VSS n_1517 / ND4D1
Xg22706 n_1479 FE_OFN716_n_1480 n_1481 n_1482 VDD VSS n_1516 / ND4D1
Xg22707 n_1441 FE_OFN707_n_1442 n_1443 n_1444 VDD VSS n_1515 / ND4D1
Xg22218 n_961 FE_OFN691_n_906 n_459 n_463 VDD VSS n_976 / ND4D1
Xg22220 n_960 FE_OFN689_n_903 n_457 n_462 VDD VSS n_974 / ND4D1
Xg22221 n_962 n_902 n_447 n_461 VDD VSS n_973 / ND4D1
Xg22222 n_957 FE_OFN690_n_905 n_458 n_460 VDD VSS n_972 / ND4D1
Xg22224 n_955 n_904 n_446 n_464 VDD VSS n_970 / ND4D1
Xg22240 FE_OFN824_n_941 FE_OFN787_n_933 n_832 n_495 VDD VSS n_954 / ND4D1
Xg22241 FE_OFN828_n_945 FE_OFN788_n_938 n_833 FE_OFN618_n_498 VDD VSS n_953 / 
+ ND4D1
Xg22242 FE_OFN823_n_940 n_936 FE_OFN560_n_901 n_486 VDD VSS n_952 / ND4D1
Xg22243 FE_OFN822_n_939 FE_OFN700_n_934 n_831 n_483 VDD VSS n_951 / ND4D1
Xg22244 FE_OFN829_n_946 FE_OFN897_n_935 FE_OFN555_n_871 n_494 VDD VSS n_950 / 
+ ND4D1
Xg22245 FE_OFN827_n_944 n_937 FE_OFN556_n_876 n_501 VDD VSS n_949 / ND4D1
Xg22246 FE_OFN825_n_942 FE_OFN786_n_931 n_830 FE_OFN936_n_480 VDD VSS n_948 / 
+ ND4D1
Xg22247 FE_OFN826_n_943 n_932 FE_OFN554_n_868 n_493 VDD VSS n_947 / ND4D1
Xg22264 FE_OFN924_n_890 n_823 FE_OFN680_n_879 n_862 VDD VSS n_930 / ND4D1
Xg22265 n_864 n_829 FE_OFN686_n_885 n_877 VDD VSS n_929 / ND4D1
Xg22266 n_898 n_827 FE_OFN684_n_883 n_873 VDD VSS n_928 / ND4D1
Xg22267 FE_OFN558_n_896 n_469 FE_OFN683_n_882 n_870 VDD VSS n_927 / ND4D1
Xg22268 n_893 n_825 FE_OFN682_n_881 n_866 VDD VSS n_926 / ND4D1
Xg22269 FE_OFN557_n_892 n_824 FE_OFN681_n_880 n_865 VDD VSS n_925 / ND4D1
Xg22270 FE_OFN559_n_900 n_828 FE_OFN685_n_884 n_874 VDD VSS n_924 / ND4D1
Xg22271 n_886 n_822 FE_OFN679_n_878 n_858 VDD VSS n_923 / ND4D1
Xg22272 n_889 FE_OFN665_n_472 FE_OFN671_n_859 n_836 VDD VSS n_922 / ND4D1
Xg22273 n_899 n_477 FE_OFN678_n_875 n_855 VDD VSS n_921 / ND4D1
Xg22274 n_897 FE_OFN670_n_476 FE_OFN677_n_872 n_852 VDD VSS n_920 / ND4D1
Xg22275 FE_OFN687_n_891 FE_OFN667_n_473 FE_OFN674_n_863 n_845 VDD VSS n_919 / 
+ ND4D1
Xg22276 n_489 n_490 FE_OFN622_n_846 n_847 VDD VSS n_918 / ND4D1
Xg22277 n_496 n_497 FE_OFN624_n_853 n_854 VDD VSS n_917 / ND4D1
Xg22278 n_895 FE_OFN669_n_475 FE_OFN676_n_869 n_851 VDD VSS n_916 / ND4D1
Xg22279 n_894 FE_OFN668_n_474 FE_OFN675_n_867 n_850 VDD VSS n_915 / ND4D1
Xg22280 n_487 n_488 FE_OFN621_n_843 n_844 VDD VSS n_914 / ND4D1
Xg22281 FE_OFN552_n_491 n_492 n_848 n_849 VDD VSS n_913 / ND4D1
Xg22282 FE_OFN553_n_499 n_500 FE_OFN919_n_856 n_857 VDD VSS n_912 / ND4D1
Xg22283 n_484 n_485 FE_OFN620_n_841 n_842 VDD VSS n_911 / ND4D1
Xg22284 n_481 FE_OFN551_n_482 n_837 n_840 VDD VSS n_910 / ND4D1
Xg22285 FE_OFN550_n_478 FE_OFN617_n_479 FE_OFN619_n_838 n_839 VDD VSS n_909 / 
+ ND4D1
Xg22286 n_887 n_470 FE_OFN672_n_860 n_834 VDD VSS n_908 / ND4D1
Xg22287 n_888 n_471 FE_OFN673_n_861 n_835 VDD VSS n_907 / ND4D1
Xg23019 n_329 n_146 n_145 n_127 VDD VSS busDataMisoOutIntB<6> / ND4D1
Xg23030 FE_OFN821_n_315 n_142 n_144 n_126 VDD VSS n_327 / ND4D1
Xg23031 n_319 FE_OFN540_n_261 n_133 n_128 VDD VSS n_326 / ND4D1
Xg22487 n_314 FE_OFN539_n_260 n_135 n_129 VDD VSS n_325 / ND4D1
Xg23032 n_317 n_266 n_139 n_125 VDD VSS n_324 / ND4D1
Xg23034 n_316 n_262 n_131 n_114 VDD VSS n_322 / ND4D1
Xg23035 FE_OFN820_n_313 FE_OFN541_n_265 FE_OFN927_n_247 n_259 VDD VSS n_321 / 
+ ND4D1
Xg23036 n_256 FE_OFN664_n_305 FE_OFN659_n_302 n_212 VDD VSS n_320 / ND4D1
Xg23044 FE_OFN658_n_301 FE_OFN654_n_296 FE_OFN492_n_155 n_154 VDD VSS n_312 / 
+ ND4D1
Xg23045 FE_OFN661_n_303 FE_OFN653_n_295 FE_OFN496_n_168 n_205 VDD VSS n_311 / 
+ ND4D1
Xg23046 FE_OFN657_n_300 n_294 FE_OFN498_n_172 n_170 VDD VSS n_310 / ND4D1
Xg23047 FE_OFN656_n_299 FE_OFN650_n_290 n_189 n_152 VDD VSS n_309 / ND4D1
Xg23048 FE_OFN662_n_304 FE_OFN652_n_293 FE_OFN493_n_159 n_197 VDD VSS n_308 / 
+ ND4D1
Xg23049 FE_OFN655_n_298 FE_OFN651_n_292 FE_OFN494_n_160 n_175 VDD VSS n_307 / 
+ ND4D1
Xg23050 n_291 FE_OFN649_n_282 n_257 n_211 VDD VSS n_306 / ND4D1
Xg23065 FE_OFN508_n_192 n_193 FE_OFN528_n_243 FE_OFN942_n_157 VDD VSS n_289 / 
+ ND4D1
Xg23066 n_213 n_255 n_239 FE_OFN538_n_254 VDD VSS n_288 / ND4D1
Xg23067 n_180 n_215 FE_OFN523_n_231 n_230 VDD VSS n_287 / ND4D1
Xg23068 FE_OFN497_n_171 n_227 n_207 FE_OFN521_n_226 VDD VSS n_286 / ND4D1
Xg23069 n_201 FE_OFN511_n_202 FE_OFN529_n_244 n_165 VDD VSS n_285 / ND4D1
Xg23070 FE_OFN501_n_182 n_148 n_248 n_233 VDD VSS n_284 / ND4D1
Xg23071 FE_OFN505_n_188 n_190 FE_OFN525_n_241 FE_OFN909_n_150 VDD VSS n_283 / 
+ ND4D1
Xg23073 n_208 n_173 FE_OFN537_n_253 n_237 VDD VSS n_281 / ND4D1
Xg23074 FE_OFN510_n_199 n_163 FE_OFN536_n_252 n_236 VDD VSS n_280 / ND4D1
Xg22533 n_161 FE_OFN509_n_196 FE_OFN535_n_251 n_235 VDD VSS n_279 / ND4D1
Xg23075 n_210 FE_OFN531_n_246 FE_OFN512_n_209 n_174 VDD VSS n_278 / ND4D1
Xg23076 n_181 n_147 FE_OFN533_n_249 n_232 VDD VSS n_277 / ND4D1
Xg23077 n_166 FE_OFN519_n_224 n_222 n_204 VDD VSS n_276 / ND4D1
Xg23078 n_164 FE_OFN517_n_221 n_218 n_195 VDD VSS n_275 / ND4D1
Xg23079 FE_OFN495_n_167 n_206 FE_OFN518_n_223 FE_OFN520_n_225 VDD VSS n_274 / 
+ ND4D1
Xg23080 FE_OFN499_n_176 n_229 FE_OFN522_n_228 n_203 VDD VSS n_273 / ND4D1
Xg23081 n_156 FE_OFN506_n_191 FE_OFN534_n_250 n_234 VDD VSS n_272 / ND4D1
Xg23082 n_200 FE_OFN530_n_245 n_198 n_162 VDD VSS n_271 / ND4D1
Xg23083 n_158 n_219 FE_OFN516_n_220 n_194 VDD VSS n_270 / ND4D1
Xg23084 FE_OFN527_n_242 n_153 FE_OFN503_n_187 n_183 VDD VSS n_269 / ND4D1
Xg23085 FE_OFN491_n_151 FE_OFN515_n_217 FE_OFN514_n_216 n_186 VDD VSS n_268 / 
+ ND4D1
Xg23086 n_149 n_185 FE_OFN524_n_240 FE_OFN934_n_184 VDD VSS n_267 / ND4D1
Xg22637 n_1329 pixelStatusBufA<25> n_1575 n_1390 VDD VSS busDataMisoOutIntA<1> 
+ / AO211D1
Xg22674 n_1359 pixelConfigIntA<119> FE_OFN735_n_1532 n_1474 VDD VSS n_1548 / 
+ AO211D1
Xg22676 n_1359 pixelConfigIntA<115> FE_OFN741_n_1536 n_1432 VDD VSS n_1546 / 
+ AO211D1
Xg22207 n_426 pixelStatusBufC<9> n_970 n_826 VDD VSS busDataMisoOutIntC<1> / 
+ AO211D1
Xg22208 n_428 pixelStatusBufC<26> n_976 n_468 VDD VSS busDataMisoOutIntC<2> / 
+ AO211D1
Xg23024 n_79 pixelStatusBufB<7> FE_OFN953_n_324 n_140 VDD VSS 
+ busDataMisoOutIntB<7> / AO211D1
Xg23025 n_83 pixelStatusBufB<26> n_325 n_136 VDD VSS busDataMisoOutIntB<2> / 
+ AO211D1
Xg22515 n_101 pixelConfigIntB<112> FE_OFN593_n_275 n_169 VDD VSS n_297 / 
+ AO211D1
Xg22668 n_1323 pixelConfigIntA<2> FE_OFN813_n_1538 FE_OFN795_n_1518 VDD VSS 
+ n_1554 / AOI211D1
Xg22669 n_1363 pixelConfigIntA<8> FE_OFN801_n_1521 FE_OFN736_n_1533 VDD VSS 
+ n_1553 / AOI211D1
Xg22670 n_1363 pixelConfigIntA<12> FE_OFN792_n_1516 FE_OFN737_n_1534 VDD VSS 
+ n_1552 / AOI211D1
Xg22671 n_1363 pixelConfigIntA<14> FE_OFN733_n_1531 FE_OFN794_n_1517 VDD VSS 
+ n_1551 / AOI211D1
Xg22673 n_1363 pixelConfigIntA<9> FE_OFN742_n_1537 FE_OFN790_n_1515 VDD VSS 
+ n_1549 / AOI211D1
Xg22675 n_1323 pixelConfigIntA<3> FE_OFN812_n_1529 FE_OFN797_n_1519 VDD VSS 
+ n_1547 / AOI211D1
Xg22677 n_1363 pixelConfigIntA<13> FE_OFN739_n_1535 FE_OFN807_n_1526 VDD VSS 
+ n_1545 / AOI211D1
Xg22248 n_435 pixelConfigIntC<11> FE_OFN776_n_925 FE_OFN699_n_918 VDD VSS 
+ n_946 / AOI211D1
Xg22249 n_435 pixelConfigIntC<10> FE_OFN769_n_920 FE_OFN780_n_927 VDD VSS 
+ n_945 / AOI211D1
Xg22250 n_435 pixelConfigIntC<13> FE_OFN770_n_921 FE_OFN782_n_928 VDD VSS 
+ n_944 / AOI211D1
Xg22251 n_435 pixelConfigIntC<12> FE_OFN778_n_926 FE_OFN696_n_913 VDD VSS 
+ n_943 / AOI211D1
Xg22252 n_435 pixelConfigIntC<14> FE_OFN762_n_907 FE_OFN773_n_923 VDD VSS 
+ n_942 / AOI211D1
Xg22253 n_435 pixelConfigIntC<9> FE_OFN771_n_922 FE_OFN775_n_924 VDD VSS n_941 
+ / AOI211D1
Xg22254 n_435 pixelConfigIntC<8> FE_OFN785_n_930 FE_OFN693_n_911 VDD VSS n_940 
+ / AOI211D1
Xg22255 n_435 pixelConfigIntC<15> FE_OFN763_n_908 FE_OFN784_n_929 VDD VSS 
+ n_939 / AOI211D1
Xg23052 n_105 pixelConfigIntB<2> FE_OFN612_n_289 FE_OFN588_n_272 VDD VSS n_304 
+ / AOI211D1
Xg23053 n_93 pixelConfigIntB<9> FE_OFN608_n_285 FE_OFN602_n_280 VDD VSS n_303 
+ / AOI211D1
Xg23054 n_93 pixelConfigIntB<8> FE_OFN611_n_288 FE_OFN583_n_269 VDD VSS n_302 
+ / AOI211D1
Xg23055 n_93 pixelConfigIntB<11> FE_OFN610_n_287 FE_OFN607_n_284 VDD VSS n_301 
+ / AOI211D1
Xg23056 n_93 pixelConfigIntB<15> FE_OFN600_n_279 FE_OFN586_n_271 VDD VSS n_300 
+ / AOI211D1
Xg23057 n_105 pixelConfigIntB<5> FE_OFN581_n_267 FE_OFN596_n_277 VDD VSS n_299 
+ / AOI211D1
Xg23058 n_93 pixelConfigIntB<12> FE_OFN609_n_286 FE_OFN604_n_281 VDD VSS n_298 
+ / AOI211D1
Xg22651 n_1566 n_1512 n_1384 n_1376 VDD VSS n_1571 / ND4D2
Xg23033 n_318 FE_OFN933_n_263 n_137 n_124 VDD VSS n_323 / ND4D2
Xg22638 n_1331 pixelStatusBufA<4> FE_OFN869_n_1572 n_1394 VDD VSS 
+ busDataMisoOutIntA<4> / AO211D2
Xg22640 n_1331 pixelStatusBufA<6> n_1571 n_1392 VDD VSS busDataMisoOutIntA<6> 
+ / AO211D2
Xg22209 n_428 pixelStatusBufC<24> n_974 n_466 VDD VSS busDataMisoOutIntC<0> / 
+ AO211D2
Xg22210 n_429 pixelStatusBufC<23> n_973 n_465 VDD VSS busDataMisoOutIntC<7> / 
+ AO211D2
Xg22211 n_427 pixelStatusBufC<3> n_972 n_467 VDD VSS busDataMisoOutIntC<3> / 
+ AO211D2
Xg23021 n_79 pixelStatusBufB<4> FE_OFN952_n_327 n_143 VDD VSS 
+ busDataMisoOutIntB<4> / AO211D2
Xg23023 n_79 pixelStatusBufB<1> n_323 n_138 VDD VSS busDataMisoOutIntB<1> / 
+ AO211D2
Xg23026 n_79 pixelStatusBufB<5> n_322 n_132 VDD VSS busDataMisoOutIntB<5> / 
+ AO211D2
Xg22636 n_1331 pixelStatusBufA<5> FE_OFN870_n_1578 n_1389 VDD VSS 
+ busDataMisoOutIntA<5> / AO211D4
Xg22639 n_1329 pixelStatusBufA<24> n_1573 n_1391 VDD VSS busDataMisoOutIntA<0> 
+ / AO211D4
Xg22641 n_1329 pixelStatusBufA<26> n_1574 n_1387 VDD VSS busDataMisoOutIntA<2> 
+ / AO211D4
Xg23022 n_77 pixelStatusBufB<19> n_326 n_134 VDD VSS busDataMisoOutIntB<3> / 
+ AO211D4
Xg23018 n_331 n_141 VDD VSS busDataMisoOutIntB<0> / CKND2D3
Xg22526 n_370 n_367 n_338 VDD VSS n_389 / AN3D2
Xg22529 n_370 n_371 n_338 VDD VSS n_384 / AN3D2
Xg22531 n_370 n_371 n_341 VDD VSS n_381 / AN3D2
Xg22532 n_370 n_367 n_341 VDD VSS n_380 / AN3D2
Xg22949 n_1293 busAddrInBufA<0> VDD VSS n_1309 / CKND2D2
Xg22511 n_377 busAddrInBufC<3> VDD VSS n_401 / CKND2D2
Xg22479 n_400 n_383 VDD VSS n_430 / CKAN2D2
Xg22492 n_399 n_386 VDD VSS n_420 / CKAN2D2
Xg22258 n_430 pixelConfigIntC<0> n_418 pixelConfigIntC<112> FE_OFN768_n_919 
+ VDD VSS n_936 / AOI221D2
Xg22257 n_430 pixelConfigIntC<5> n_418 pixelConfigIntC<117> FE_OFN695_n_912 
+ VDD VSS n_937 / AOI221D4
Xg22235 n_389 pixelStatusBufC<38> n_384 pixelStatusBufC<46> FE_OFN843_n_948 
+ VDD VSS n_959 / AO221D1
Xg22236 FE_PDN1696_n_380 pixelStatusBufC<52> n_381 pixelStatusBufC<60> 
+ FE_OFN841_n_947 VDD VSS n_958 / AO221D1
Xg22238 FE_PDN1696_n_380 pixelStatusBufC<53> n_381 pixelStatusBufC<61> 
+ FE_OFN845_n_949 VDD VSS n_956 / AO221D1
Xg22212 n_429 pixelStatusBufC<21> n_426 pixelStatusBufC<13> n_978 VDD VSS 
+ busDataMisoOutIntC<5> / AO221D4
Xg22214 n_429 pixelStatusBufC<20> n_426 pixelStatusBufC<12> n_977 VDD VSS 
+ busDataMisoOutIntC<4> / AO221D4
Xg22213 n_427 pixelStatusBufC<6> n_429 pixelStatusBufC<22> n_979 VDD VSS 
+ busDataMisoOutIntC<6> / AO221D2
XFE_OFC1857_pixelConfig_143 FE_OFN1633_pixelConfig_143 VDD VSS 
+ pixelConfig<143> / INVD3
XFE_OFC1822_pixelConfig_9 FE_OFN1598_pixelConfig_9 VDD VSS pixelConfig<9> / 
+ INVD3
XFE_OFC1820_pixelConfig_15 FE_OFN1596_pixelConfig_15 VDD VSS pixelConfig<15> / 
+ INVD3
XFE_OFC1803_pixelConfig_58 FE_OFN1579_pixelConfig_58 VDD VSS pixelConfig<58> / 
+ INVD3
XFE_OFC1799_pixelConfig_61 FE_OFN1575_pixelConfig_61 VDD VSS pixelConfig<61> / 
+ INVD3
XFE_OFC1797_pixelConfig_62 FE_OFN1573_pixelConfig_62 VDD VSS pixelConfig<62> / 
+ INVD3
XFE_OFC1795_pixelConfig_64 FE_OFN1571_pixelConfig_64 VDD VSS pixelConfig<64> / 
+ INVD3
XFE_OFC1793_pixelConfig_66 FE_OFN1569_pixelConfig_66 VDD VSS pixelConfig<66> / 
+ INVD3
XFE_OFC1784_pixelConfig_72 FE_OFN1560_pixelConfig_72 VDD VSS pixelConfig<72> / 
+ INVD3
XFE_OFC1782_pixelConfig_73 FE_OFN1558_pixelConfig_73 VDD VSS pixelConfig<73> / 
+ INVD3
XFE_OFC1780_pixelConfig_74 FE_OFN1556_pixelConfig_74 VDD VSS pixelConfig<74> / 
+ INVD3
XFE_OFC1778_pixelConfig_75 FE_OFN1554_pixelConfig_75 VDD VSS pixelConfig<75> / 
+ INVD3
XFE_OFC1772_pixelConfig_80 FE_OFN1548_pixelConfig_80 VDD VSS pixelConfig<80> / 
+ INVD3
XFE_OFC1770_pixelConfig_81 FE_OFN1546_pixelConfig_81 VDD VSS pixelConfig<81> / 
+ INVD3
XFE_OFC1768_pixelConfig_82 FE_OFN1544_pixelConfig_82 VDD VSS pixelConfig<82> / 
+ INVD3
XFE_OFC1760_pixelConfig_88 FE_OFN1536_pixelConfig_88 VDD VSS pixelConfig<88> / 
+ INVD3
XFE_OFC1758_pixelConfig_89 FE_OFN1534_pixelConfig_89 VDD VSS pixelConfig<89> / 
+ INVD3
XFE_OFC1756_pixelConfig_90 FE_OFN1532_pixelConfig_90 VDD VSS pixelConfig<90> / 
+ INVD3
XFE_OFC1754_pixelConfig_91 FE_OFN1530_pixelConfig_91 VDD VSS pixelConfig<91> / 
+ INVD3
XFE_OFC1724_pixelConfig_113 FE_OFN1500_pixelConfig_113 VDD VSS 
+ pixelConfig<113> / INVD3
XFE_OFC1582_pixelConfig_223 FE_OFN1358_pixelConfig_223 VDD VSS 
+ pixelConfig<223> / INVD3
XFE_OFC1569_pixelConfig_236 FE_OFN1345_pixelConfig_236 VDD VSS 
+ pixelConfig<236> / INVD3
XFE_OFC1561_pixelConfig_249 FE_OFN1337_pixelConfig_249 VDD VSS 
+ pixelConfig<249> / INVD3
XFE_OFC23_busRstInBufB FE_OFN20_busRstInBufB VDD VSS FE_OFN23_busRstInBufB / 
+ INVD3
XFE_OFC12_busRstInBufA FE_OFN2_busRstInBufA VDD VSS FE_OFN12_busRstInBufA / 
+ INVD3
Xg23016 busAddrInBufA<2> VDD VSS n_981 / INVD3
Xg22978 n_1276 busAddrInBufA<1> VDD VSS n_1283 / INR2D2
Xg22672 n_1363 pixelConfigIntA<15> FE_OFN732_n_1530 FE_OFN803_n_1522 VDD VSS 
+ n_1550 / AOI211XD1
XLTIELO_2 VDD VSS LTIELO_2_NET / TIEL
XLTIELO_1 VDD VSS LTIELO_1_NET / TIEL
XLTIELO VDD VSS FE_OFN1601_LOW / TIEL
XTIELOW VDD VSS UNCONNECTED0 / TIEL
XLTIEHI VDD VSS FE_OFN1600_HIGH / TIEH
XTIEHIGH VDD VSS UNCONNECTED / TIEH
XOB_ADR_genblk1[0].B_preserveA busAddrInBufA<0> VDD VSS busAddrOutA<0> / CKBD8
XOB_ADR_genblk1[0].B_preserveB busAddrInBufB<0> VDD VSS busAddrOutB<0> / CKBD8
XOB_ADR_genblk1[0].B_preserveC busAddrInBufC<0> VDD VSS busAddrOutC<0> / CKBD8
XOB_ADR_genblk1[1].B_preserveA busAddrInBufA<1> VDD VSS busAddrOutA<1> / CKBD8
XOB_ADR_genblk1[1].B_preserveB busAddrInBufB<1> VDD VSS busAddrOutB<1> / CKBD8
XOB_ADR_genblk1[1].B_preserveC FE_OFN1603_busAddrInBufC_1 VDD VSS 
+ busAddrOutC<1> / CKBD8
XOB_ADR_genblk1[2].B_preserveA FE_OFN50_busAddrInBufA_2 VDD VSS busAddrOutA<2> 
+ / CKBD8
XOB_ADR_genblk1[2].B_preserveB FE_PDN1703_n VDD VSS busAddrOutB<2> / CKBD8
XOB_ADR_genblk1[2].B_preserveC busAddrInBufC<2> VDD VSS busAddrOutC<2> / CKBD8
XOB_ADR_genblk1[3].B_preserveA busAddrInBufA<3> VDD VSS busAddrOutA<3> / CKBD8
XOB_ADR_genblk1[3].B_preserveB busAddrInBufB<3> VDD VSS busAddrOutB<3> / CKBD8
XOB_ADR_genblk1[3].B_preserveC busAddrInBufC<3> VDD VSS busAddrOutC<3> / CKBD8
XOB_ADR_genblk1[4].B_preserveA busAddrInBufA<4> VDD VSS busAddrOutA<4> / CKBD8
XOB_ADR_genblk1[4].B_preserveB busAddrInBufB<4> VDD VSS busAddrOutB<4> / CKBD8
XOB_ADR_genblk1[4].B_preserveC busAddrInBufC<4> VDD VSS busAddrOutC<4> / CKBD8
XOB_ADR_genblk1[5].B_preserveA busAddrInBufA<5> VDD VSS busAddrOutA<5> / CKBD8
XOB_ADR_genblk1[5].B_preserveB busAddrInBufB<5> VDD VSS busAddrOutB<5> / CKBD8
XOB_ADR_genblk1[5].B_preserveC busAddrInBufC<5> VDD VSS busAddrOutC<5> / CKBD8
XOB_ADR_genblk1[6].B_preserveA busAddrInBufA<6> VDD VSS busAddrOutA<6> / CKBD8
XOB_ADR_genblk1[6].B_preserveB busAddrInBufB<6> VDD VSS busAddrOutB<6> / CKBD8
XOB_ADR_genblk1[6].B_preserveC busAddrInBufC<6> VDD VSS busAddrOutC<6> / CKBD8
XOB_ADR_genblk1[7].B_preserveA FE_PDN1702_busAddrInBufA_7 VDD VSS 
+ busAddrOutA<7> / CKBD8
XOB_ADR_genblk1[7].B_preserveB busAddrInBufB<7> VDD VSS busAddrOutB<7> / CKBD8
XOB_ADR_genblk1[7].B_preserveC busAddrInBufC<7> VDD VSS busAddrOutC<7> / CKBD8
XOB_ADR_genblk1[8].B_preserveA busAddrInBufA<8> VDD VSS busAddrOutA<8> / CKBD8
XOB_ADR_genblk1[8].B_preserveB busAddrInBufB<8> VDD VSS busAddrOutB<8> / CKBD8
XOB_ADR_genblk1[8].B_preserveC busAddrInBufC<8> VDD VSS busAddrOutC<8> / CKBD8
XOB_ADR_genblk1[9].B_preserveA busAddrInBufA<9> VDD VSS busAddrOutA<9> / CKBD8
XOB_ADR_genblk1[9].B_preserveB busAddrInBufB<9> VDD VSS busAddrOutB<9> / CKBD8
XOB_ADR_genblk1[9].B_preserveC busAddrInBufC<9> VDD VSS busAddrOutC<9> / CKBD8
XOB_ADR_genblk1[10].B_preserveA busAddrInBufA<10> VDD VSS busAddrOutA<10> / 
+ CKBD8
XOB_ADR_genblk1[10].B_preserveB busAddrInBufB<10> VDD VSS busAddrOutB<10> / 
+ CKBD8
XOB_ADR_genblk1[10].B_preserveC busAddrInBufC<10> VDD VSS busAddrOutC<10> / 
+ CKBD8
XOB_ADR_genblk1[11].B_preserveA busAddrInBufA<11> VDD VSS busAddrOutA<11> / 
+ CKBD8
XOB_ADR_genblk1[11].B_preserveB busAddrInBufB<11> VDD VSS busAddrOutB<11> / 
+ CKBD8
XOB_ADR_genblk1[11].B_preserveC busAddrInBufC<11> VDD VSS busAddrOutC<11> / 
+ CKBD8
XOB_ADR_genblk1[12].B_preserveA busAddrInBufA<12> VDD VSS busAddrOutA<12> / 
+ CKBD8
XOB_ADR_genblk1[12].B_preserveB busAddrInBufB<12> VDD VSS busAddrOutB<12> / 
+ CKBD8
XOB_ADR_genblk1[12].B_preserveC busAddrInBufC<12> VDD VSS busAddrOutC<12> / 
+ CKBD8
XOB_ADR_genblk1[13].B_preserveA busAddrInBufA<13> VDD VSS busAddrOutA<13> / 
+ CKBD8
XOB_ADR_genblk1[13].B_preserveB busAddrInBufB<13> VDD VSS busAddrOutB<13> / 
+ CKBD8
XOB_ADR_genblk1[13].B_preserveC busAddrInBufC<13> VDD VSS busAddrOutC<13> / 
+ CKBD8
XOB_ADR_genblk1[14].B_preserveA busAddrInBufA<14> VDD VSS busAddrOutA<14> / 
+ CKBD8
XOB_ADR_genblk1[14].B_preserveB busAddrInBufB<14> VDD VSS busAddrOutB<14> / 
+ CKBD8
XOB_ADR_genblk1[14].B_preserveC busAddrInBufC<14> VDD VSS busAddrOutC<14> / 
+ CKBD8
XOB_ADR_genblk1[15].B_preserveA busAddrInBufA<15> VDD VSS busAddrOutA<15> / 
+ CKBD8
XOB_ADR_genblk1[15].B_preserveB busAddrInBufB<15> VDD VSS busAddrOutB<15> / 
+ CKBD8
XOB_ADR_genblk1[15].B_preserveC busAddrInBufC<15> VDD VSS busAddrOutC<15> / 
+ CKBD8
XOB_BCLK_genblk1[0].B_preserveA busClkInBufA VDD VSS busClkOutA / CKBD8
XOB_BCLK_genblk1[0].B_preserveB busClkInBufB VDD VSS busClkOutB / CKBD8
XOB_BCLK_genblk1[0].B_preserveC busClkInBufC VDD VSS busClkOutC / CKBD8
XOB_BRE_genblk1[0].B_preserveA busReInBufA VDD VSS busReOutA / CKBD8
XOB_BRE_genblk1[0].B_preserveB busReInBufB VDD VSS busReOutB / CKBD8
XOB_BRE_genblk1[0].B_preserveC busReInBufC VDD VSS busReOutC / CKBD8
XOB_BRST_genblk1[0].B_preserveA FE_OFN9_busRstInBufA VDD VSS busRstOutA / CKBD8
XOB_BRST_genblk1[0].B_preserveB FE_OFN29_busRstInBufB VDD VSS busRstOutB / 
+ CKBD8
XOB_BRST_genblk1[0].B_preserveC FE_OFN45_busRstInBufC VDD VSS busRstOutC / 
+ CKBD8
XOB_BWE_genblk1[0].B_preserveA busWeInBufA VDD VSS busWeOutA / CKBD8
XOB_BWE_genblk1[0].B_preserveB busWeInBufB VDD VSS busWeOutB / CKBD8
XOB_BWE_genblk1[0].B_preserveC busWeInBufC VDD VSS busWeOutC / CKBD8
XOB_COLA_genblk1[0].B_preserveA colAddrInBufA<0> VDD VSS colAddrOutA<0> / CKBD8
XOB_COLA_genblk1[0].B_preserveB colAddrInBufB<0> VDD VSS colAddrOutB<0> / CKBD8
XOB_COLA_genblk1[0].B_preserveC colAddrInBufC<0> VDD VSS colAddrOutC<0> / CKBD8
XOB_COLA_genblk1[1].B_preserveA colAddrInBufA<1> VDD VSS colAddrOutA<1> / CKBD8
XOB_COLA_genblk1[1].B_preserveB colAddrInBufB<1> VDD VSS colAddrOutB<1> / CKBD8
XOB_COLA_genblk1[1].B_preserveC colAddrInBufC<1> VDD VSS colAddrOutC<1> / CKBD8
XOB_COLA_genblk1[2].B_preserveA colAddrInBufA<2> VDD VSS colAddrOutA<2> / CKBD8
XOB_COLA_genblk1[2].B_preserveB colAddrInBufB<2> VDD VSS colAddrOutB<2> / CKBD8
XOB_COLA_genblk1[2].B_preserveC colAddrInBufC<2> VDD VSS colAddrOutC<2> / CKBD8
XOB_COLA_genblk1[3].B_preserveA colAddrInBufA<3> VDD VSS colAddrOutA<3> / CKBD8
XOB_COLA_genblk1[3].B_preserveB colAddrInBufB<3> VDD VSS colAddrOutB<3> / CKBD8
XOB_COLA_genblk1[3].B_preserveC colAddrInBufC<3> VDD VSS colAddrOutC<3> / CKBD8
XOB_MISO_genblk1[0].B_preserveA FE_OFN745_busDataMisoOutIntA_0 VDD VSS 
+ busDataMisoOutA<0> / CKBD8
XOB_MISO_genblk1[0].B_preserveB busDataMisoOutIntB<0> VDD VSS 
+ busDataMisoOutB<0> / CKBD8
XOB_MISO_genblk1[0].B_preserveC FE_OFN748_busDataMisoOutIntC_0 VDD VSS 
+ busDataMisoOutC<0> / CKBD8
XOB_MISO_genblk1[1].B_preserveA FE_OFN744_busDataMisoOutIntA_1 VDD VSS 
+ busDataMisoOutA<1> / CKBD8
XOB_MISO_genblk1[1].B_preserveB FE_OFN479_busDataMisoOutIntB_1 VDD VSS 
+ busDataMisoOutB<1> / CKBD8
XOB_MISO_genblk1[1].B_preserveC FE_OFN954_busDataMisoOutIntC_1 VDD VSS 
+ busDataMisoOutC<1> / CKBD8
XOB_MISO_genblk1[2].B_preserveA FE_OFN743_busDataMisoOutIntA_2 VDD VSS 
+ busDataMisoOutA<2> / CKBD8
XOB_MISO_genblk1[2].B_preserveB FE_OFN922_busDataMisoOutIntB_2 VDD VSS 
+ busDataMisoOutB<2> / CKBD8
XOB_MISO_genblk1[2].B_preserveC FE_OFN926_busDataMisoOutIntC_2 VDD VSS 
+ busDataMisoOutC<2> / CKBD8
XOB_MISO_genblk1[3].B_preserveA FE_OFN123_busDataMisoOutIntA_3 VDD VSS 
+ busDataMisoOutA<3> / CKBD8
XOB_MISO_genblk1[3].B_preserveB busDataMisoOutIntB<3> VDD VSS 
+ busDataMisoOutB<3> / CKBD8
XOB_MISO_genblk1[3].B_preserveC FE_OFN1691_busDataMisoOutIntC_3 VDD VSS 
+ busDataMisoOutC<3> / CKBD8
XOB_MISO_genblk1[4].B_preserveA busDataMisoOutIntA<4> VDD VSS 
+ busDataMisoOutA<4> / CKBD8
XOB_MISO_genblk1[4].B_preserveB busDataMisoOutIntB<4> VDD VSS 
+ busDataMisoOutB<4> / CKBD8
XOB_MISO_genblk1[4].B_preserveC busDataMisoOutIntC<4> VDD VSS 
+ busDataMisoOutC<4> / CKBD8
XOB_MISO_genblk1[5].B_preserveA busDataMisoOutIntA<5> VDD VSS 
+ busDataMisoOutA<5> / CKBD8
XOB_MISO_genblk1[5].B_preserveB FE_OFN1692_busDataMisoOutIntB_5 VDD VSS 
+ busDataMisoOutB<5> / CKBD8
XOB_MISO_genblk1[5].B_preserveC busDataMisoOutIntC<5> VDD VSS 
+ busDataMisoOutC<5> / CKBD8
XOB_MISO_genblk1[6].B_preserveA FE_PDN2688_busDataMisoOutIntA_6 VDD VSS 
+ busDataMisoOutA<6> / CKBD8
XOB_MISO_genblk1[6].B_preserveB FE_OFN477_busDataMisoOutIntB_6 VDD VSS 
+ busDataMisoOutB<6> / CKBD8
XOB_MISO_genblk1[6].B_preserveC FE_OFN1635_busDataMisoOutIntC_6 VDD VSS 
+ busDataMisoOutC<6> / CKBD8
XOB_MISO_genblk1[7].B_preserveA busDataMisoOutIntA<7> VDD VSS 
+ busDataMisoOutA<7> / CKBD8
XOB_MISO_genblk1[7].B_preserveB FE_OFN1689_busDataMisoOutIntB_7 VDD VSS 
+ busDataMisoOutB<7> / CKBD8
XOB_MISO_genblk1[7].B_preserveC FE_OFN1687_busDataMisoOutIntC_7 VDD VSS 
+ busDataMisoOutC<7> / CKBD8
XOB_MOSI_genblk1[0].B_preserveA FE_OFN76_busDataMosiInBufA_0 VDD VSS 
+ busDataMosiOutA<0> / CKBD8
XOB_MOSI_genblk1[0].B_preserveB FE_OFN96_busDataMosiInBufB_0 VDD VSS 
+ busDataMosiOutB<0> / CKBD8
XOB_MOSI_genblk1[0].B_preserveC FE_OFN120_busDataMosiInBufC_0 VDD VSS 
+ busDataMosiOutC<0> / CKBD8
XOB_MOSI_genblk1[1].B_preserveA FE_OFN73_busDataMosiInBufA_1 VDD VSS 
+ busDataMosiOutA<1> / CKBD8
XOB_MOSI_genblk1[1].B_preserveB FE_OFN93_busDataMosiInBufB_1 VDD VSS 
+ busDataMosiOutB<1> / CKBD8
XOB_MOSI_genblk1[1].B_preserveC FE_OFN118_busDataMosiInBufC_1 VDD VSS 
+ busDataMosiOutC<1> / CKBD8
XOB_MOSI_genblk1[2].B_preserveA FE_OFN69_busDataMosiInBufA_2 VDD VSS 
+ busDataMosiOutA<2> / CKBD8
XOB_MOSI_genblk1[2].B_preserveB FE_OFN89_busDataMosiInBufB_2 VDD VSS 
+ busDataMosiOutB<2> / CKBD8
XOB_MOSI_genblk1[2].B_preserveC FE_OFN114_busDataMosiInBufC_2 VDD VSS 
+ busDataMosiOutC<2> / CKBD8
XOB_MOSI_genblk1[3].B_preserveA FE_OFN63_busDataMosiInBufA_3 VDD VSS 
+ busDataMosiOutA<3> / CKBD8
XOB_MOSI_genblk1[3].B_preserveB FE_OFN87_busDataMosiInBufB_3 VDD VSS 
+ busDataMosiOutB<3> / CKBD8
XOB_MOSI_genblk1[3].B_preserveC FE_OFN111_busDataMosiInBufC_3 VDD VSS 
+ busDataMosiOutC<3> / CKBD8
XOB_MOSI_genblk1[4].B_preserveA FE_OFN61_busDataMosiInBufA_4 VDD VSS 
+ busDataMosiOutA<4> / CKBD8
XOB_MOSI_genblk1[4].B_preserveB FE_OFN84_busDataMosiInBufB_4 VDD VSS 
+ busDataMosiOutB<4> / CKBD8
XOB_MOSI_genblk1[4].B_preserveC FE_OFN107_busDataMosiInBufC_4 VDD VSS 
+ busDataMosiOutC<4> / CKBD8
XOB_MOSI_genblk1[5].B_preserveA FE_OFN58_busDataMosiInBufA_5 VDD VSS 
+ busDataMosiOutA<5> / CKBD8
XOB_MOSI_genblk1[5].B_preserveB FE_OFN83_busDataMosiInBufB_5 VDD VSS 
+ busDataMosiOutB<5> / CKBD8
XOB_MOSI_genblk1[5].B_preserveC FE_OFN106_busDataMosiInBufC_5 VDD VSS 
+ busDataMosiOutC<5> / CKBD8
XOB_MOSI_genblk1[6].B_preserveA FE_OFN886_FE_OFN54_busDataMosiInBufA_6 VDD VSS 
+ busDataMosiOutA<6> / CKBD8
XOB_MOSI_genblk1[6].B_preserveB FE_OFN80_busDataMosiInBufB_6 VDD VSS 
+ busDataMosiOutB<6> / CKBD8
XOB_MOSI_genblk1[6].B_preserveC FE_OFN100_busDataMosiInBufC_6 VDD VSS 
+ busDataMosiOutC<6> / CKBD8
XOB_MOSI_genblk1[7].B_preserveA FE_OFN53_busDataMosiInBufA_7 VDD VSS 
+ busDataMosiOutA<7> / CKBD8
XOB_MOSI_genblk1[7].B_preserveB FE_OFN78_busDataMosiInBufB_7 VDD VSS 
+ busDataMosiOutB<7> / CKBD8
XOB_MOSI_genblk1[7].B_preserveC FE_OFN98_busDataMosiInBufC_7 VDD VSS 
+ busDataMosiOutC<7> / CKBD8
XOB_PA_genblk1[0].B_preserveA n_1583 VDD VSS pixelAddrNextOutA<0> / CKBD8
XOB_PA_genblk1[0].B_preserveB n_1585 VDD VSS pixelAddrNextOutB<0> / CKBD8
XOB_PA_genblk1[0].B_preserveC n_1584 VDD VSS pixelAddrNextOutC<0> / CKBD8
XOB_PA_genblk1[1].B_preserveA pixelAddrNextOutIntA<1> VDD VSS 
+ pixelAddrNextOutA<1> / CKBD8
XOB_PA_genblk1[1].B_preserveB pixelAddrNextOutIntB<1> VDD VSS 
+ pixelAddrNextOutB<1> / CKBD8
XOB_PA_genblk1[1].B_preserveC pixelAddrNextOutIntC<1> VDD VSS 
+ pixelAddrNextOutC<1> / CKBD8
XOB_PA_genblk1[2].B_preserveA pixelAddrNextOutIntA<2> VDD VSS 
+ pixelAddrNextOutA<2> / CKBD8
XOB_PA_genblk1[2].B_preserveB pixelAddrNextOutIntB<2> VDD VSS 
+ pixelAddrNextOutB<2> / CKBD8
XOB_PA_genblk1[2].B_preserveC pixelAddrNextOutIntC<2> VDD VSS 
+ pixelAddrNextOutC<2> / CKBD8
XOB_PA_genblk1[3].B_preserveA pixelAddrNextOutIntA<3> VDD VSS 
+ pixelAddrNextOutA<3> / CKBD8
XOB_PA_genblk1[3].B_preserveB pixelAddrNextOutIntB<3> VDD VSS 
+ pixelAddrNextOutB<3> / CKBD8
XOB_PA_genblk1[3].B_preserveC pixelAddrNextOutIntC<3> VDD VSS 
+ pixelAddrNextOutC<3> / CKBD8
XOB_TMRE_genblk1[0].B_preserveA FE_OFN647_busTmrErrorOutIntA VDD VSS 
+ busTmrErrorOutA / CKBD8
XOB_TMRE_genblk1[0].B_preserveB FE_OFN489_busTmrErrorOutIntB VDD VSS 
+ busTmrErrorOutB / CKBD8
XOB_TMRE_genblk1[0].B_preserveC FE_OFN490_busTmrErrorOutIntC VDD VSS 
+ busTmrErrorOutC / CKBD8
XIB_ADR_genblk1[0].B_preserveA busAddrInA<0> VDD VSS busAddrInBufA<0> / CKBD4
XIB_ADR_genblk1[0].B_preserveB busAddrInB<0> VDD VSS busAddrInBufB<0> / CKBD4
XIB_ADR_genblk1[0].B_preserveC busAddrInC<0> VDD VSS busAddrInBufC<0> / CKBD4
XIB_ADR_genblk1[1].B_preserveA busAddrInA<1> VDD VSS busAddrInBufA<1> / CKBD4
XIB_ADR_genblk1[1].B_preserveB busAddrInB<1> VDD VSS busAddrInBufB<1> / CKBD4
XIB_ADR_genblk1[1].B_preserveC busAddrInC<1> VDD VSS busAddrInBufC<1> / CKBD4
XIB_ADR_genblk1[2].B_preserveA busAddrInA<2> VDD VSS busAddrInBufA<2> / CKBD4
XIB_ADR_genblk1[2].B_preserveB busAddrInB<2> VDD VSS busAddrInBufB<2> / CKBD4
XIB_ADR_genblk1[2].B_preserveC busAddrInC<2> VDD VSS busAddrInBufC<2> / CKBD4
XIB_ADR_genblk1[3].B_preserveA busAddrInA<3> VDD VSS busAddrInBufA<3> / CKBD4
XIB_ADR_genblk1[3].B_preserveB busAddrInB<3> VDD VSS busAddrInBufB<3> / CKBD4
XIB_ADR_genblk1[3].B_preserveC busAddrInC<3> VDD VSS busAddrInBufC<3> / CKBD4
XIB_ADR_genblk1[4].B_preserveA busAddrInA<4> VDD VSS busAddrInBufA<4> / CKBD4
XIB_ADR_genblk1[4].B_preserveB busAddrInB<4> VDD VSS busAddrInBufB<4> / CKBD4
XIB_ADR_genblk1[4].B_preserveC busAddrInC<4> VDD VSS busAddrInBufC<4> / CKBD4
XIB_ADR_genblk1[5].B_preserveA busAddrInA<5> VDD VSS busAddrInBufA<5> / CKBD4
XIB_ADR_genblk1[5].B_preserveB busAddrInB<5> VDD VSS busAddrInBufB<5> / CKBD4
XIB_ADR_genblk1[5].B_preserveC busAddrInC<5> VDD VSS busAddrInBufC<5> / CKBD4
XIB_ADR_genblk1[6].B_preserveA busAddrInA<6> VDD VSS busAddrInBufA<6> / CKBD4
XIB_ADR_genblk1[6].B_preserveB busAddrInB<6> VDD VSS busAddrInBufB<6> / CKBD4
XIB_ADR_genblk1[6].B_preserveC busAddrInC<6> VDD VSS busAddrInBufC<6> / CKBD4
XIB_ADR_genblk1[7].B_preserveA busAddrInA<7> VDD VSS busAddrInBufA<7> / CKBD4
XIB_ADR_genblk1[7].B_preserveB busAddrInB<7> VDD VSS busAddrInBufB<7> / CKBD4
XIB_ADR_genblk1[7].B_preserveC busAddrInC<7> VDD VSS busAddrInBufC<7> / CKBD4
XIB_ADR_genblk1[8].B_preserveA busAddrInA<8> VDD VSS busAddrInBufA<8> / CKBD4
XIB_ADR_genblk1[8].B_preserveB busAddrInB<8> VDD VSS busAddrInBufB<8> / CKBD4
XIB_ADR_genblk1[8].B_preserveC busAddrInC<8> VDD VSS busAddrInBufC<8> / CKBD4
XIB_ADR_genblk1[9].B_preserveA busAddrInA<9> VDD VSS busAddrInBufA<9> / CKBD4
XIB_ADR_genblk1[9].B_preserveB busAddrInB<9> VDD VSS busAddrInBufB<9> / CKBD4
XIB_ADR_genblk1[9].B_preserveC busAddrInC<9> VDD VSS busAddrInBufC<9> / CKBD4
XIB_ADR_genblk1[10].B_preserveA busAddrInA<10> VDD VSS busAddrInBufA<10> / 
+ CKBD4
XIB_ADR_genblk1[10].B_preserveB busAddrInB<10> VDD VSS busAddrInBufB<10> / 
+ CKBD4
XIB_ADR_genblk1[10].B_preserveC busAddrInC<10> VDD VSS busAddrInBufC<10> / 
+ CKBD4
XIB_ADR_genblk1[11].B_preserveA busAddrInA<11> VDD VSS busAddrInBufA<11> / 
+ CKBD4
XIB_ADR_genblk1[11].B_preserveB busAddrInB<11> VDD VSS busAddrInBufB<11> / 
+ CKBD4
XIB_ADR_genblk1[11].B_preserveC busAddrInC<11> VDD VSS busAddrInBufC<11> / 
+ CKBD4
XIB_ADR_genblk1[12].B_preserveA busAddrInA<12> VDD VSS busAddrInBufA<12> / 
+ CKBD4
XIB_ADR_genblk1[12].B_preserveB busAddrInB<12> VDD VSS busAddrInBufB<12> / 
+ CKBD4
XIB_ADR_genblk1[12].B_preserveC busAddrInC<12> VDD VSS busAddrInBufC<12> / 
+ CKBD4
XIB_ADR_genblk1[13].B_preserveA busAddrInA<13> VDD VSS busAddrInBufA<13> / 
+ CKBD4
XIB_ADR_genblk1[13].B_preserveB busAddrInB<13> VDD VSS busAddrInBufB<13> / 
+ CKBD4
XIB_ADR_genblk1[13].B_preserveC busAddrInC<13> VDD VSS busAddrInBufC<13> / 
+ CKBD4
XIB_ADR_genblk1[14].B_preserveA busAddrInA<14> VDD VSS busAddrInBufA<14> / 
+ CKBD4
XIB_ADR_genblk1[14].B_preserveB busAddrInB<14> VDD VSS busAddrInBufB<14> / 
+ CKBD4
XIB_ADR_genblk1[14].B_preserveC busAddrInC<14> VDD VSS busAddrInBufC<14> / 
+ CKBD4
XIB_ADR_genblk1[15].B_preserveA busAddrInA<15> VDD VSS busAddrInBufA<15> / 
+ CKBD4
XIB_ADR_genblk1[15].B_preserveB busAddrInB<15> VDD VSS busAddrInBufB<15> / 
+ CKBD4
XIB_ADR_genblk1[15].B_preserveC busAddrInC<15> VDD VSS busAddrInBufC<15> / 
+ CKBD4
XIB_BCLK_genblk1[0].B_preserveA busClkInA VDD VSS busClkInBufA / CKBD4
XIB_BCLK_genblk1[0].B_preserveB busClkInB VDD VSS busClkInBufB / CKBD4
XIB_BCLK_genblk1[0].B_preserveC busClkInC VDD VSS busClkInBufC / CKBD4
XIB_BRE_genblk1[0].B_preserveA busReInA VDD VSS busReInBufA / CKBD4
XIB_BRE_genblk1[0].B_preserveB busReInB VDD VSS busReInBufB / CKBD4
XIB_BRE_genblk1[0].B_preserveC busReInC VDD VSS busReInBufC / CKBD4
XIB_BRST_genblk1[0].B_preserveA busRstInA VDD VSS busRstInBufA / CKBD4
XIB_BRST_genblk1[0].B_preserveB busRstInB VDD VSS busRstInBufB / CKBD4
XIB_BRST_genblk1[0].B_preserveC busRstInC VDD VSS busRstInBufC / CKBD4
XIB_BWE_genblk1[0].B_preserveA busWeInA VDD VSS busWeInBufA / CKBD4
XIB_BWE_genblk1[0].B_preserveB busWeInB VDD VSS busWeInBufB / CKBD4
XIB_BWE_genblk1[0].B_preserveC busWeInC VDD VSS busWeInBufC / CKBD4
XIB_COLA_genblk1[0].B_preserveA colAddrInA<0> VDD VSS colAddrInBufA<0> / CKBD4
XIB_COLA_genblk1[0].B_preserveB colAddrInB<0> VDD VSS colAddrInBufB<0> / CKBD4
XIB_COLA_genblk1[0].B_preserveC colAddrInC<0> VDD VSS colAddrInBufC<0> / CKBD4
XIB_COLA_genblk1[1].B_preserveA colAddrInA<1> VDD VSS colAddrInBufA<1> / CKBD4
XIB_COLA_genblk1[1].B_preserveB colAddrInB<1> VDD VSS colAddrInBufB<1> / CKBD4
XIB_COLA_genblk1[1].B_preserveC colAddrInC<1> VDD VSS colAddrInBufC<1> / CKBD4
XIB_COLA_genblk1[2].B_preserveA colAddrInA<2> VDD VSS colAddrInBufA<2> / CKBD4
XIB_COLA_genblk1[2].B_preserveB colAddrInB<2> VDD VSS colAddrInBufB<2> / CKBD4
XIB_COLA_genblk1[2].B_preserveC colAddrInC<2> VDD VSS colAddrInBufC<2> / CKBD4
XIB_COLA_genblk1[3].B_preserveA colAddrInA<3> VDD VSS colAddrInBufA<3> / CKBD4
XIB_COLA_genblk1[3].B_preserveB colAddrInB<3> VDD VSS colAddrInBufB<3> / CKBD4
XIB_COLA_genblk1[3].B_preserveC colAddrInC<3> VDD VSS colAddrInBufC<3> / CKBD4
XIB_MISO_genblk1[0].B_preserveA busDataMisoInA<0> VDD VSS busDataMisoInBufA<0> 
+ / CKBD4
XIB_MISO_genblk1[0].B_preserveB busDataMisoInB<0> VDD VSS busDataMisoInBufB<0> 
+ / CKBD4
XIB_MISO_genblk1[0].B_preserveC busDataMisoInC<0> VDD VSS busDataMisoInBufC<0> 
+ / CKBD4
XIB_MISO_genblk1[1].B_preserveA busDataMisoInA<1> VDD VSS busDataMisoInBufA<1> 
+ / CKBD4
XIB_MISO_genblk1[1].B_preserveB busDataMisoInB<1> VDD VSS busDataMisoInBufB<1> 
+ / CKBD4
XIB_MISO_genblk1[1].B_preserveC busDataMisoInC<1> VDD VSS busDataMisoInBufC<1> 
+ / CKBD4
XIB_MISO_genblk1[2].B_preserveA busDataMisoInA<2> VDD VSS busDataMisoInBufA<2> 
+ / CKBD4
XIB_MISO_genblk1[2].B_preserveB busDataMisoInB<2> VDD VSS busDataMisoInBufB<2> 
+ / CKBD4
XIB_MISO_genblk1[2].B_preserveC busDataMisoInC<2> VDD VSS busDataMisoInBufC<2> 
+ / CKBD4
XIB_MISO_genblk1[3].B_preserveA busDataMisoInA<3> VDD VSS busDataMisoInBufA<3> 
+ / CKBD4
XIB_MISO_genblk1[3].B_preserveB busDataMisoInB<3> VDD VSS busDataMisoInBufB<3> 
+ / CKBD4
XIB_MISO_genblk1[3].B_preserveC busDataMisoInC<3> VDD VSS busDataMisoInBufC<3> 
+ / CKBD4
XIB_MISO_genblk1[4].B_preserveA busDataMisoInA<4> VDD VSS busDataMisoInBufA<4> 
+ / CKBD4
XIB_MISO_genblk1[4].B_preserveB busDataMisoInB<4> VDD VSS busDataMisoInBufB<4> 
+ / CKBD4
XIB_MISO_genblk1[4].B_preserveC busDataMisoInC<4> VDD VSS busDataMisoInBufC<4> 
+ / CKBD4
XIB_MISO_genblk1[5].B_preserveA busDataMisoInA<5> VDD VSS busDataMisoInBufA<5> 
+ / CKBD4
XIB_MISO_genblk1[5].B_preserveB busDataMisoInB<5> VDD VSS busDataMisoInBufB<5> 
+ / CKBD4
XIB_MISO_genblk1[5].B_preserveC busDataMisoInC<5> VDD VSS busDataMisoInBufC<5> 
+ / CKBD4
XIB_MISO_genblk1[6].B_preserveA busDataMisoInA<6> VDD VSS busDataMisoInBufA<6> 
+ / CKBD4
XIB_MISO_genblk1[6].B_preserveB busDataMisoInB<6> VDD VSS busDataMisoInBufB<6> 
+ / CKBD4
XIB_MISO_genblk1[6].B_preserveC busDataMisoInC<6> VDD VSS busDataMisoInBufC<6> 
+ / CKBD4
XIB_MISO_genblk1[7].B_preserveA busDataMisoInA<7> VDD VSS busDataMisoInBufA<7> 
+ / CKBD4
XIB_MISO_genblk1[7].B_preserveB busDataMisoInB<7> VDD VSS busDataMisoInBufB<7> 
+ / CKBD4
XIB_MISO_genblk1[7].B_preserveC busDataMisoInC<7> VDD VSS busDataMisoInBufC<7> 
+ / CKBD4
XIB_MOSI_genblk1[0].B_preserveA busDataMosiInA<0> VDD VSS busDataMosiInBufA<0> 
+ / CKBD4
XIB_MOSI_genblk1[0].B_preserveB busDataMosiInB<0> VDD VSS busDataMosiInBufB<0> 
+ / CKBD4
XIB_MOSI_genblk1[0].B_preserveC busDataMosiInC<0> VDD VSS busDataMosiInBufC<0> 
+ / CKBD4
XIB_MOSI_genblk1[1].B_preserveA busDataMosiInA<1> VDD VSS busDataMosiInBufA<1> 
+ / CKBD4
XIB_MOSI_genblk1[1].B_preserveB busDataMosiInB<1> VDD VSS busDataMosiInBufB<1> 
+ / CKBD4
XIB_MOSI_genblk1[1].B_preserveC busDataMosiInC<1> VDD VSS busDataMosiInBufC<1> 
+ / CKBD4
XIB_MOSI_genblk1[2].B_preserveA busDataMosiInA<2> VDD VSS busDataMosiInBufA<2> 
+ / CKBD4
XIB_MOSI_genblk1[2].B_preserveB busDataMosiInB<2> VDD VSS busDataMosiInBufB<2> 
+ / CKBD4
XIB_MOSI_genblk1[2].B_preserveC busDataMosiInC<2> VDD VSS busDataMosiInBufC<2> 
+ / CKBD4
XIB_MOSI_genblk1[3].B_preserveA busDataMosiInA<3> VDD VSS busDataMosiInBufA<3> 
+ / CKBD4
XIB_MOSI_genblk1[3].B_preserveB busDataMosiInB<3> VDD VSS busDataMosiInBufB<3> 
+ / CKBD4
XIB_MOSI_genblk1[3].B_preserveC busDataMosiInC<3> VDD VSS busDataMosiInBufC<3> 
+ / CKBD4
XIB_MOSI_genblk1[4].B_preserveA busDataMosiInA<4> VDD VSS busDataMosiInBufA<4> 
+ / CKBD4
XIB_MOSI_genblk1[4].B_preserveB busDataMosiInB<4> VDD VSS busDataMosiInBufB<4> 
+ / CKBD4
XIB_MOSI_genblk1[4].B_preserveC busDataMosiInC<4> VDD VSS busDataMosiInBufC<4> 
+ / CKBD4
XIB_MOSI_genblk1[5].B_preserveA busDataMosiInA<5> VDD VSS busDataMosiInBufA<5> 
+ / CKBD4
XIB_MOSI_genblk1[5].B_preserveB busDataMosiInB<5> VDD VSS busDataMosiInBufB<5> 
+ / CKBD4
XIB_MOSI_genblk1[5].B_preserveC busDataMosiInC<5> VDD VSS busDataMosiInBufC<5> 
+ / CKBD4
XIB_MOSI_genblk1[6].B_preserveA busDataMosiInA<6> VDD VSS busDataMosiInBufA<6> 
+ / CKBD4
XIB_MOSI_genblk1[6].B_preserveB busDataMosiInB<6> VDD VSS busDataMosiInBufB<6> 
+ / CKBD4
XIB_MOSI_genblk1[6].B_preserveC busDataMosiInC<6> VDD VSS busDataMosiInBufC<6> 
+ / CKBD4
XIB_MOSI_genblk1[7].B_preserveA busDataMosiInA<7> VDD VSS busDataMosiInBufA<7> 
+ / CKBD4
XIB_MOSI_genblk1[7].B_preserveB busDataMosiInB<7> VDD VSS busDataMosiInBufB<7> 
+ / CKBD4
XIB_MOSI_genblk1[7].B_preserveC busDataMosiInC<7> VDD VSS busDataMosiInBufC<7> 
+ / CKBD4
XIB_PA_genblk1[0].B_preserveA pixelAddrInA<0> VDD VSS pixelAddrInBufA<0> / 
+ CKBD4
XIB_PA_genblk1[0].B_preserveB pixelAddrInB<0> VDD VSS pixelAddrInBufB<0> / 
+ CKBD4
XIB_PA_genblk1[0].B_preserveC pixelAddrInC<0> VDD VSS pixelAddrInBufC<0> / 
+ CKBD4
XIB_PA_genblk1[1].B_preserveA pixelAddrInA<1> VDD VSS pixelAddrInBufA<1> / 
+ CKBD4
XIB_PA_genblk1[1].B_preserveB pixelAddrInB<1> VDD VSS pixelAddrInBufB<1> / 
+ CKBD4
XIB_PA_genblk1[1].B_preserveC pixelAddrInC<1> VDD VSS pixelAddrInBufC<1> / 
+ CKBD4
XIB_PA_genblk1[2].B_preserveA pixelAddrInA<2> VDD VSS pixelAddrInBufA<2> / 
+ CKBD4
XIB_PA_genblk1[2].B_preserveB pixelAddrInB<2> VDD VSS pixelAddrInBufB<2> / 
+ CKBD4
XIB_PA_genblk1[2].B_preserveC pixelAddrInC<2> VDD VSS pixelAddrInBufC<2> / 
+ CKBD4
XIB_PA_genblk1[3].B_preserveA pixelAddrInA<3> VDD VSS pixelAddrInBufA<3> / 
+ CKBD4
XIB_PA_genblk1[3].B_preserveB pixelAddrInB<3> VDD VSS pixelAddrInBufB<3> / 
+ CKBD4
XIB_PA_genblk1[3].B_preserveC pixelAddrInC<3> VDD VSS pixelAddrInBufC<3> / 
+ CKBD4
XIB_TMRE_genblk1[0].B_preserveA busTmrErrorInA VDD VSS busTmrErrorInBufA / 
+ CKBD4
XIB_TMRE_genblk1[0].B_preserveB busTmrErrorInB VDD VSS busTmrErrorInBufB / 
+ CKBD4
XIB_TMRE_genblk1[0].B_preserveC busTmrErrorInC VDD VSS busTmrErrorInBufC / 
+ CKBD4
XCG_preserveA busClkInBufA clkEnableA clkGatedA LTIELO_1_NET VDD VSS / CKLNQD6
XCG_preserveB busClkInBufB clkEnableB clkGatedB LTIELO_2_NET VDD VSS / CKLNQD6
XCG_preserveC busClkInBufC clkEnableC clkGatedC LTIELO_1_NET VDD VSS / CKLNQD6
XpixelStatusFanout pixelStatus<63> pixelStatus<62> pixelStatus<61> 
+ pixelStatus<60> pixelStatus<59> pixelStatus<58> pixelStatus<57> 
+ pixelStatus<56> pixelStatus<55> pixelStatus<54> pixelStatus<53> 
+ pixelStatus<52> pixelStatus<51> pixelStatus<50> pixelStatus<49> 
+ pixelStatus<48> pixelStatus<47> pixelStatus<46> pixelStatus<45> 
+ pixelStatus<44> pixelStatus<43> pixelStatus<42> pixelStatus<41> 
+ pixelStatus<40> pixelStatus<39> pixelStatus<38> pixelStatus<37> 
+ pixelStatus<36> pixelStatus<35> pixelStatus<34> pixelStatus<33> 
+ pixelStatus<32> pixelStatus<31> pixelStatus<30> pixelStatus<29> 
+ pixelStatus<28> pixelStatus<27> pixelStatus<26> pixelStatus<25> 
+ pixelStatus<24> pixelStatus<23> pixelStatus<22> pixelStatus<21> 
+ pixelStatus<20> pixelStatus<19> pixelStatus<18> pixelStatus<17> 
+ pixelStatus<16> pixelStatus<15> pixelStatus<14> pixelStatus<13> 
+ pixelStatus<12> pixelStatus<11> pixelStatus<10> pixelStatus<9> 
+ pixelStatus<8> pixelStatus<7> pixelStatus<6> pixelStatus<5> pixelStatus<4> 
+ pixelStatus<3> pixelStatus<2> pixelStatus<1> pixelStatus<0> pixelStatusA<63> 
+ pixelStatusA<62> pixelStatusA<61> pixelStatusA<60> pixelStatusA<59> 
+ pixelStatusA<58> pixelStatusA<57> pixelStatusA<56> pixelStatusA<55> 
+ pixelStatusA<54> pixelStatusA<53> pixelStatusA<52> pixelStatusA<51> 
+ pixelStatusA<50> pixelStatusA<49> pixelStatusA<48> pixelStatusA<47> 
+ pixelStatusA<46> pixelStatusA<45> pixelStatusA<44> pixelStatusA<43> 
+ pixelStatusA<42> pixelStatusA<41> pixelStatusA<40> pixelStatusA<39> 
+ pixelStatusA<38> pixelStatusA<37> pixelStatusA<36> pixelStatusA<35> 
+ pixelStatusA<34> pixelStatusA<33> pixelStatusA<32> pixelStatusA<31> 
+ pixelStatusA<30> pixelStatusA<29> pixelStatusA<28> pixelStatusA<27> 
+ pixelStatusA<26> pixelStatusA<25> pixelStatusA<24> pixelStatusA<23> 
+ pixelStatusA<22> pixelStatusA<21> pixelStatusA<20> pixelStatusA<19> 
+ pixelStatusA<18> pixelStatusA<17> pixelStatusA<16> pixelStatusA<15> 
+ pixelStatusA<14> pixelStatusA<13> pixelStatusA<12> pixelStatusA<11> 
+ pixelStatusA<10> pixelStatusA<9> pixelStatusA<8> pixelStatusA<7> 
+ pixelStatusA<6> pixelStatusA<5> pixelStatusA<4> pixelStatusA<3> 
+ pixelStatusA<2> pixelStatusA<1> pixelStatusA<0> pixelStatusB<63> 
+ pixelStatusB<62> pixelStatusB<61> pixelStatusB<60> pixelStatusB<59> 
+ pixelStatusB<58> pixelStatusB<57> pixelStatusB<56> pixelStatusB<55> 
+ pixelStatusB<54> pixelStatusB<53> pixelStatusB<52> pixelStatusB<51> 
+ pixelStatusB<50> pixelStatusB<49> pixelStatusB<48> pixelStatusB<47> 
+ pixelStatusB<46> pixelStatusB<45> pixelStatusB<44> pixelStatusB<43> 
+ pixelStatusB<42> pixelStatusB<41> pixelStatusB<40> pixelStatusB<39> 
+ pixelStatusB<38> pixelStatusB<37> pixelStatusB<36> pixelStatusB<35> 
+ pixelStatusB<34> pixelStatusB<33> pixelStatusB<32> pixelStatusB<31> 
+ pixelStatusB<30> pixelStatusB<29> pixelStatusB<28> pixelStatusB<27> 
+ pixelStatusB<26> pixelStatusB<25> pixelStatusB<24> pixelStatusB<23> 
+ pixelStatusB<22> pixelStatusB<21> pixelStatusB<20> pixelStatusB<19> 
+ pixelStatusB<18> pixelStatusB<17> pixelStatusB<16> pixelStatusB<15> 
+ pixelStatusB<14> pixelStatusB<13> pixelStatusB<12> pixelStatusB<11> 
+ pixelStatusB<10> pixelStatusB<9> pixelStatusB<8> pixelStatusB<7> 
+ pixelStatusB<6> pixelStatusB<5> pixelStatusB<4> pixelStatusB<3> 
+ pixelStatusB<2> pixelStatusB<1> pixelStatusB<0> pixelStatusC<63> 
+ pixelStatusC<62> pixelStatusC<61> pixelStatusC<60> pixelStatusC<59> 
+ pixelStatusC<58> pixelStatusC<57> pixelStatusC<56> pixelStatusC<55> 
+ pixelStatusC<54> pixelStatusC<53> pixelStatusC<52> pixelStatusC<51> 
+ pixelStatusC<50> pixelStatusC<49> pixelStatusC<48> pixelStatusC<47> 
+ pixelStatusC<46> pixelStatusC<45> pixelStatusC<44> pixelStatusC<43> 
+ pixelStatusC<42> pixelStatusC<41> pixelStatusC<40> pixelStatusC<39> 
+ pixelStatusC<38> pixelStatusC<37> pixelStatusC<36> pixelStatusC<35> 
+ pixelStatusC<34> pixelStatusC<33> pixelStatusC<32> pixelStatusC<31> 
+ pixelStatusC<30> pixelStatusC<29> pixelStatusC<28> pixelStatusC<27> 
+ pixelStatusC<26> pixelStatusC<25> pixelStatusC<24> pixelStatusC<23> 
+ pixelStatusC<22> pixelStatusC<21> pixelStatusC<20> pixelStatusC<19> 
+ pixelStatusC<18> pixelStatusC<17> pixelStatusC<16> pixelStatusC<15> 
+ pixelStatusC<14> pixelStatusC<13> pixelStatusC<12> pixelStatusC<11> 
+ pixelStatusC<10> pixelStatusC<9> pixelStatusC<8> pixelStatusC<7> 
+ pixelStatusC<6> pixelStatusC<5> pixelStatusC<4> pixelStatusC<3> 
+ pixelStatusC<2> pixelStatusC<1> pixelStatusC<0> / fanout_WIDTH64
XpixelIDVoter VDD VSS pixelIDA<7> pixelIDA<6> pixelIDA<5> pixelIDA<4> 
+ pixelIDA<3> pixelIDA<2> pixelIDA<1> pixelIDA<0> pixelIDB<7> pixelIDB<6> 
+ pixelIDB<5> pixelIDB<4> pixelIDB<3> pixelIDB<2> pixelIDB<1> pixelIDB<0> 
+ pixelIDC<7> pixelIDC<6> pixelIDC<5> pixelIDC<4> pixelIDC<3> pixelIDC<2> 
+ pixelIDC<1> pixelIDC<0> pixelID<7> pixelID<6> pixelID<5> 
+ FE_OFN1599_pixelID_4 pixelID<3> pixelID<2> FE_OFN1031_n_1 pixelID<0> 
+ UNCONNECTED2 / majorityVoter_WIDTH8_275
XpixelConfigVoter VDD VSS pixelConfigA<255> pixelConfigA<254> 
+ pixelConfigA<253> pixelConfigA<252> pixelConfigA<251> pixelConfigA<250> 
+ pixelConfigA<249> pixelConfigA<248> pixelConfigA<247> pixelConfigA<246> 
+ pixelConfigA<245> pixelConfigA<244> pixelConfigA<243> pixelConfigA<242> 
+ pixelConfigA<241> pixelConfigA<240> pixelConfigA<239> pixelConfigA<238> 
+ pixelConfigA<237> pixelConfigA<236> pixelConfigA<235> pixelConfigA<234> 
+ pixelConfigA<233> pixelConfigA<232> pixelConfigA<231> pixelConfigA<230> 
+ pixelConfigA<229> pixelConfigA<228> pixelConfigA<227> pixelConfigA<226> 
+ pixelConfigA<225> pixelConfigA<224> pixelConfigA<223> pixelConfigA<222> 
+ pixelConfigA<221> pixelConfigA<220> pixelConfigA<219> pixelConfigA<218> 
+ pixelConfigA<217> pixelConfigA<216> pixelConfigA<215> pixelConfigA<214> 
+ pixelConfigA<213> pixelConfigA<212> pixelConfigA<211> pixelConfigA<210> 
+ pixelConfigA<209> pixelConfigA<208> pixelConfigA<207> pixelConfigA<206> 
+ pixelConfigA<205> pixelConfigA<204> pixelConfigA<203> pixelConfigA<202> 
+ pixelConfigA<201> pixelConfigA<200> pixelConfigA<199> pixelConfigA<198> 
+ pixelConfigA<197> pixelConfigA<196> pixelConfigA<195> pixelConfigA<194> 
+ pixelConfigA<193> pixelConfigA<192> pixelConfigA<191> pixelConfigA<190> 
+ pixelConfigA<189> pixelConfigA<188> pixelConfigA<187> pixelConfigA<186> 
+ pixelConfigA<185> pixelConfigA<184> pixelConfigA<183> pixelConfigA<182> 
+ pixelConfigA<181> pixelConfigA<180> pixelConfigA<179> pixelConfigA<178> 
+ pixelConfigA<177> pixelConfigA<176> pixelConfigA<175> pixelConfigA<174> 
+ pixelConfigA<173> pixelConfigA<172> pixelConfigA<171> pixelConfigA<170> 
+ pixelConfigA<169> pixelConfigA<168> pixelConfigA<167> pixelConfigA<166> 
+ pixelConfigA<165> pixelConfigA<164> pixelConfigA<163> pixelConfigA<162> 
+ pixelConfigA<161> pixelConfigA<160> pixelConfigA<159> pixelConfigA<158> 
+ pixelConfigA<157> pixelConfigA<156> pixelConfigA<155> pixelConfigA<154> 
+ pixelConfigA<153> pixelConfigA<152> pixelConfigA<151> pixelConfigA<150> 
+ pixelConfigA<149> pixelConfigA<148> pixelConfigA<147> pixelConfigA<146> 
+ pixelConfigA<145> pixelConfigA<144> pixelConfigA<143> pixelConfigA<142> 
+ pixelConfigA<141> pixelConfigA<140> pixelConfigA<139> pixelConfigA<138> 
+ pixelConfigA<137> pixelConfigA<136> pixelConfigA<135> pixelConfigA<134> 
+ pixelConfigA<133> pixelConfigA<132> pixelConfigA<131> pixelConfigA<130> 
+ pixelConfigA<129> pixelConfigA<128> pixelConfigA<127> pixelConfigA<126> 
+ pixelConfigA<125> pixelConfigA<124> pixelConfigA<123> pixelConfigA<122> 
+ pixelConfigA<121> pixelConfigA<120> pixelConfigA<119> pixelConfigA<118> 
+ pixelConfigA<117> pixelConfigA<116> pixelConfigA<115> pixelConfigA<114> 
+ pixelConfigA<113> pixelConfigA<112> pixelConfigA<111> pixelConfigA<110> 
+ pixelConfigA<109> pixelConfigA<108> pixelConfigA<107> pixelConfigA<106> 
+ pixelConfigA<105> pixelConfigA<104> pixelConfigA<103> pixelConfigA<102> 
+ pixelConfigA<101> pixelConfigA<100> pixelConfigA<99> pixelConfigA<98> 
+ pixelConfigA<97> pixelConfigA<96> pixelConfigA<95> pixelConfigA<94> 
+ pixelConfigA<93> pixelConfigA<92> pixelConfigA<91> pixelConfigA<90> 
+ pixelConfigA<89> pixelConfigA<88> pixelConfigA<87> pixelConfigA<86> 
+ pixelConfigA<85> pixelConfigA<84> pixelConfigA<83> pixelConfigA<82> 
+ pixelConfigA<81> pixelConfigA<80> pixelConfigA<79> pixelConfigA<78> 
+ pixelConfigA<77> pixelConfigA<76> pixelConfigA<75> pixelConfigA<74> 
+ pixelConfigA<73> pixelConfigA<72> pixelConfigA<71> pixelConfigA<70> 
+ pixelConfigA<69> pixelConfigA<68> pixelConfigA<67> pixelConfigA<66> 
+ pixelConfigA<65> pixelConfigA<64> pixelConfigA<63> pixelConfigA<62> 
+ pixelConfigA<61> pixelConfigA<60> pixelConfigA<59> pixelConfigA<58> 
+ pixelConfigA<57> pixelConfigA<56> pixelConfigA<55> pixelConfigA<54> 
+ pixelConfigA<53> pixelConfigA<52> pixelConfigA<51> pixelConfigA<50> 
+ pixelConfigA<49> pixelConfigA<48> pixelConfigA<47> pixelConfigA<46> 
+ pixelConfigA<45> pixelConfigA<44> pixelConfigA<43> pixelConfigA<42> 
+ pixelConfigA<41> pixelConfigA<40> pixelConfigA<39> pixelConfigA<38> 
+ pixelConfigA<37> pixelConfigA<36> pixelConfigA<35> pixelConfigA<34> 
+ pixelConfigA<33> pixelConfigA<32> pixelConfigA<31> pixelConfigA<30> 
+ pixelConfigA<29> pixelConfigA<28> pixelConfigA<27> pixelConfigA<26> 
+ pixelConfigA<25> pixelConfigA<24> pixelConfigA<23> pixelConfigA<22> 
+ pixelConfigA<21> pixelConfigA<20> pixelConfigA<19> pixelConfigA<18> 
+ pixelConfigA<17> pixelConfigA<16> pixelConfigA<15> pixelConfigA<14> 
+ pixelConfigA<13> pixelConfigA<12> pixelConfigA<11> pixelConfigA<10> 
+ pixelConfigA<9> pixelConfigA<8> pixelConfigA<7> pixelConfigA<6> 
+ pixelConfigA<5> pixelConfigA<4> pixelConfigA<3> pixelConfigA<2> 
+ pixelConfigA<1> pixelConfigA<0> pixelConfigB<255> pixelConfigB<254> 
+ pixelConfigB<253> pixelConfigB<252> pixelConfigB<251> pixelConfigB<250> 
+ pixelConfigB<249> pixelConfigB<248> pixelConfigB<247> pixelConfigB<246> 
+ pixelConfigB<245> pixelConfigB<244> pixelConfigB<243> pixelConfigB<242> 
+ pixelConfigB<241> pixelConfigB<240> pixelConfigB<239> pixelConfigB<238> 
+ pixelConfigB<237> pixelConfigB<236> pixelConfigB<235> pixelConfigB<234> 
+ pixelConfigB<233> pixelConfigB<232> pixelConfigB<231> pixelConfigB<230> 
+ pixelConfigB<229> pixelConfigB<228> pixelConfigB<227> pixelConfigB<226> 
+ pixelConfigB<225> pixelConfigB<224> pixelConfigB<223> pixelConfigB<222> 
+ pixelConfigB<221> pixelConfigB<220> pixelConfigB<219> pixelConfigB<218> 
+ pixelConfigB<217> pixelConfigB<216> pixelConfigB<215> pixelConfigB<214> 
+ pixelConfigB<213> pixelConfigB<212> pixelConfigB<211> pixelConfigB<210> 
+ pixelConfigB<209> pixelConfigB<208> pixelConfigB<207> pixelConfigB<206> 
+ pixelConfigB<205> pixelConfigB<204> pixelConfigB<203> pixelConfigB<202> 
+ pixelConfigB<201> pixelConfigB<200> pixelConfigB<199> pixelConfigB<198> 
+ pixelConfigB<197> pixelConfigB<196> pixelConfigB<195> pixelConfigB<194> 
+ pixelConfigB<193> pixelConfigB<192> pixelConfigB<191> pixelConfigB<190> 
+ pixelConfigB<189> pixelConfigB<188> pixelConfigB<187> pixelConfigB<186> 
+ pixelConfigB<185> pixelConfigB<184> pixelConfigB<183> pixelConfigB<182> 
+ pixelConfigB<181> pixelConfigB<180> pixelConfigB<179> pixelConfigB<178> 
+ pixelConfigB<177> pixelConfigB<176> pixelConfigB<175> pixelConfigB<174> 
+ pixelConfigB<173> pixelConfigB<172> pixelConfigB<171> pixelConfigB<170> 
+ pixelConfigB<169> pixelConfigB<168> pixelConfigB<167> pixelConfigB<166> 
+ pixelConfigB<165> pixelConfigB<164> pixelConfigB<163> pixelConfigB<162> 
+ pixelConfigB<161> pixelConfigB<160> pixelConfigB<159> pixelConfigB<158> 
+ pixelConfigB<157> pixelConfigB<156> pixelConfigB<155> pixelConfigB<154> 
+ pixelConfigB<153> pixelConfigB<152> pixelConfigB<151> pixelConfigB<150> 
+ pixelConfigB<149> pixelConfigB<148> pixelConfigB<147> pixelConfigB<146> 
+ pixelConfigB<145> pixelConfigB<144> pixelConfigB<143> pixelConfigB<142> 
+ pixelConfigB<141> pixelConfigB<140> pixelConfigB<139> pixelConfigB<138> 
+ pixelConfigB<137> pixelConfigB<136> pixelConfigB<135> pixelConfigB<134> 
+ pixelConfigB<133> pixelConfigB<132> pixelConfigB<131> pixelConfigB<130> 
+ pixelConfigB<129> pixelConfigB<128> pixelConfigB<127> pixelConfigB<126> 
+ pixelConfigB<125> pixelConfigB<124> pixelConfigB<123> pixelConfigB<122> 
+ pixelConfigB<121> pixelConfigB<120> pixelConfigB<119> pixelConfigB<118> 
+ pixelConfigB<117> pixelConfigB<116> pixelConfigB<115> pixelConfigB<114> 
+ pixelConfigB<113> pixelConfigB<112> pixelConfigB<111> pixelConfigB<110> 
+ pixelConfigB<109> pixelConfigB<108> pixelConfigB<107> pixelConfigB<106> 
+ pixelConfigB<105> pixelConfigB<104> pixelConfigB<103> pixelConfigB<102> 
+ pixelConfigB<101> pixelConfigB<100> pixelConfigB<99> pixelConfigB<98> 
+ pixelConfigB<97> pixelConfigB<96> pixelConfigB<95> pixelConfigB<94> 
+ pixelConfigB<93> pixelConfigB<92> pixelConfigB<91> pixelConfigB<90> 
+ pixelConfigB<89> pixelConfigB<88> pixelConfigB<87> pixelConfigB<86> 
+ pixelConfigB<85> pixelConfigB<84> pixelConfigB<83> pixelConfigB<82> 
+ pixelConfigB<81> pixelConfigB<80> pixelConfigB<79> pixelConfigB<78> 
+ pixelConfigB<77> pixelConfigB<76> pixelConfigB<75> pixelConfigB<74> 
+ pixelConfigB<73> pixelConfigB<72> pixelConfigB<71> pixelConfigB<70> 
+ pixelConfigB<69> pixelConfigB<68> pixelConfigB<67> pixelConfigB<66> 
+ pixelConfigB<65> pixelConfigB<64> pixelConfigB<63> pixelConfigB<62> 
+ pixelConfigB<61> pixelConfigB<60> pixelConfigB<59> pixelConfigB<58> 
+ pixelConfigB<57> pixelConfigB<56> pixelConfigB<55> pixelConfigB<54> 
+ pixelConfigB<53> pixelConfigB<52> pixelConfigB<51> pixelConfigB<50> 
+ pixelConfigB<49> pixelConfigB<48> pixelConfigB<47> pixelConfigB<46> 
+ pixelConfigB<45> pixelConfigB<44> pixelConfigB<43> pixelConfigB<42> 
+ pixelConfigB<41> pixelConfigB<40> pixelConfigB<39> pixelConfigB<38> 
+ pixelConfigB<37> pixelConfigB<36> pixelConfigB<35> pixelConfigB<34> 
+ pixelConfigB<33> pixelConfigB<32> pixelConfigB<31> pixelConfigB<30> 
+ pixelConfigB<29> pixelConfigB<28> pixelConfigB<27> pixelConfigB<26> 
+ pixelConfigB<25> pixelConfigB<24> pixelConfigB<23> pixelConfigB<22> 
+ pixelConfigB<21> pixelConfigB<20> pixelConfigB<19> pixelConfigB<18> 
+ pixelConfigB<17> pixelConfigB<16> pixelConfigB<15> pixelConfigB<14> 
+ pixelConfigB<13> pixelConfigB<12> pixelConfigB<11> pixelConfigB<10> 
+ pixelConfigB<9> pixelConfigB<8> pixelConfigB<7> pixelConfigB<6> 
+ pixelConfigB<5> pixelConfigB<4> pixelConfigB<3> pixelConfigB<2> 
+ pixelConfigB<1> pixelConfigB<0> pixelConfigC<255> pixelConfigC<254> 
+ pixelConfigC<253> pixelConfigC<252> pixelConfigC<251> pixelConfigC<250> 
+ pixelConfigC<249> pixelConfigC<248> pixelConfigC<247> pixelConfigC<246> 
+ pixelConfigC<245> pixelConfigC<244> pixelConfigC<243> pixelConfigC<242> 
+ pixelConfigC<241> pixelConfigC<240> pixelConfigC<239> pixelConfigC<238> 
+ pixelConfigC<237> pixelConfigC<236> pixelConfigC<235> pixelConfigC<234> 
+ pixelConfigC<233> pixelConfigC<232> pixelConfigC<231> pixelConfigC<230> 
+ pixelConfigC<229> pixelConfigC<228> pixelConfigC<227> pixelConfigC<226> 
+ pixelConfigC<225> pixelConfigC<224> pixelConfigC<223> pixelConfigC<222> 
+ pixelConfigC<221> pixelConfigC<220> pixelConfigC<219> pixelConfigC<218> 
+ pixelConfigC<217> pixelConfigC<216> pixelConfigC<215> pixelConfigC<214> 
+ pixelConfigC<213> pixelConfigC<212> pixelConfigC<211> pixelConfigC<210> 
+ pixelConfigC<209> pixelConfigC<208> pixelConfigC<207> pixelConfigC<206> 
+ pixelConfigC<205> pixelConfigC<204> pixelConfigC<203> pixelConfigC<202> 
+ pixelConfigC<201> pixelConfigC<200> pixelConfigC<199> pixelConfigC<198> 
+ pixelConfigC<197> pixelConfigC<196> pixelConfigC<195> pixelConfigC<194> 
+ pixelConfigC<193> pixelConfigC<192> pixelConfigC<191> pixelConfigC<190> 
+ pixelConfigC<189> pixelConfigC<188> pixelConfigC<187> pixelConfigC<186> 
+ pixelConfigC<185> pixelConfigC<184> pixelConfigC<183> pixelConfigC<182> 
+ pixelConfigC<181> pixelConfigC<180> pixelConfigC<179> pixelConfigC<178> 
+ pixelConfigC<177> pixelConfigC<176> pixelConfigC<175> pixelConfigC<174> 
+ pixelConfigC<173> pixelConfigC<172> pixelConfigC<171> pixelConfigC<170> 
+ pixelConfigC<169> pixelConfigC<168> pixelConfigC<167> pixelConfigC<166> 
+ pixelConfigC<165> pixelConfigC<164> pixelConfigC<163> pixelConfigC<162> 
+ pixelConfigC<161> pixelConfigC<160> pixelConfigC<159> pixelConfigC<158> 
+ pixelConfigC<157> pixelConfigC<156> pixelConfigC<155> pixelConfigC<154> 
+ pixelConfigC<153> pixelConfigC<152> pixelConfigC<151> pixelConfigC<150> 
+ pixelConfigC<149> pixelConfigC<148> pixelConfigC<147> pixelConfigC<146> 
+ pixelConfigC<145> pixelConfigC<144> pixelConfigC<143> pixelConfigC<142> 
+ pixelConfigC<141> pixelConfigC<140> pixelConfigC<139> pixelConfigC<138> 
+ pixelConfigC<137> pixelConfigC<136> pixelConfigC<135> pixelConfigC<134> 
+ pixelConfigC<133> pixelConfigC<132> pixelConfigC<131> pixelConfigC<130> 
+ pixelConfigC<129> pixelConfigC<128> pixelConfigC<127> pixelConfigC<126> 
+ pixelConfigC<125> pixelConfigC<124> pixelConfigC<123> pixelConfigC<122> 
+ pixelConfigC<121> pixelConfigC<120> pixelConfigC<119> pixelConfigC<118> 
+ pixelConfigC<117> pixelConfigC<116> pixelConfigC<115> pixelConfigC<114> 
+ pixelConfigC<113> pixelConfigC<112> pixelConfigC<111> pixelConfigC<110> 
+ pixelConfigC<109> pixelConfigC<108> pixelConfigC<107> pixelConfigC<106> 
+ pixelConfigC<105> pixelConfigC<104> pixelConfigC<103> pixelConfigC<102> 
+ pixelConfigC<101> pixelConfigC<100> pixelConfigC<99> pixelConfigC<98> 
+ pixelConfigC<97> pixelConfigC<96> pixelConfigC<95> pixelConfigC<94> 
+ pixelConfigC<93> pixelConfigC<92> pixelConfigC<91> pixelConfigC<90> 
+ pixelConfigC<89> pixelConfigC<88> pixelConfigC<87> pixelConfigC<86> 
+ pixelConfigC<85> pixelConfigC<84> pixelConfigC<83> pixelConfigC<82> 
+ pixelConfigC<81> pixelConfigC<80> pixelConfigC<79> pixelConfigC<78> 
+ pixelConfigC<77> pixelConfigC<76> pixelConfigC<75> pixelConfigC<74> 
+ pixelConfigC<73> pixelConfigC<72> pixelConfigC<71> pixelConfigC<70> 
+ pixelConfigC<69> pixelConfigC<68> pixelConfigC<67> pixelConfigC<66> 
+ pixelConfigC<65> pixelConfigC<64> pixelConfigC<63> pixelConfigC<62> 
+ pixelConfigC<61> pixelConfigC<60> pixelConfigC<59> pixelConfigC<58> 
+ pixelConfigC<57> pixelConfigC<56> pixelConfigC<55> pixelConfigC<54> 
+ pixelConfigC<53> pixelConfigC<52> pixelConfigC<51> pixelConfigC<50> 
+ pixelConfigC<49> pixelConfigC<48> pixelConfigC<47> pixelConfigC<46> 
+ pixelConfigC<45> pixelConfigC<44> pixelConfigC<43> pixelConfigC<42> 
+ pixelConfigC<41> pixelConfigC<40> pixelConfigC<39> pixelConfigC<38> 
+ pixelConfigC<37> pixelConfigC<36> pixelConfigC<35> pixelConfigC<34> 
+ pixelConfigC<33> pixelConfigC<32> pixelConfigC<31> pixelConfigC<30> 
+ pixelConfigC<29> pixelConfigC<28> pixelConfigC<27> pixelConfigC<26> 
+ pixelConfigC<25> pixelConfigC<24> pixelConfigC<23> pixelConfigC<22> 
+ pixelConfigC<21> pixelConfigC<20> pixelConfigC<19> pixelConfigC<18> 
+ pixelConfigC<17> pixelConfigC<16> pixelConfigC<15> pixelConfigC<14> 
+ pixelConfigC<13> pixelConfigC<12> pixelConfigC<11> pixelConfigC<10> 
+ pixelConfigC<9> pixelConfigC<8> pixelConfigC<7> pixelConfigC<6> 
+ pixelConfigC<5> pixelConfigC<4> pixelConfigC<3> pixelConfigC<2> 
+ pixelConfigC<1> pixelConfigC<0> FE_OFN1334_pixelConfig_255 pixelConfig<254> 
+ FE_OFN1335_pixelConfig_253 pixelConfig<252> pixelConfig<251> FE_OFN989_n 
+ FE_OFN1336_pixelConfig_249 pixelConfig<248> FE_OFN1338_pixelConfig_247 
+ pixelConfig<246> FE_OFN1339_pixelConfig_245 FE_OFN1340_pixelConfig_244 
+ pixelConfig<243> FE_OFN1015_n_272 pixelConfig<241> pixelConfig<240> 
+ FE_OFN1341_pixelConfig_239 FE_OFN1342_pixelConfig_238 
+ FE_OFN1343_pixelConfig_237 FE_OFN1344_pixelConfig_236 
+ FE_OFN1346_pixelConfig_235 FE_OFN993_n_343 pixelConfig<233> pixelConfig<232> 
+ FE_OFN1349_pixelConfig_231 FE_OFN958_n_271 FE_OFN1352_pixelConfig_229 
+ pixelConfig<228> pixelConfig<227> FE_OFN1354_pixelConfig_226 
+ FE_OFN1355_pixelConfig_225 FE_OFN1356_pixelConfig_224 
+ FE_OFN1357_pixelConfig_223 FE_OFN1359_pixelConfig_222 
+ FE_OFN1360_pixelConfig_221 pixelConfig<220> FE_OFN1361_pixelConfig_219 
+ FE_OFN1362_pixelConfig_218 FE_OFN1363_pixelConfig_217 
+ FE_OFN1364_pixelConfig_216 FE_OFN1365_pixelConfig_215 
+ FE_OFN1366_pixelConfig_214 pixelConfig<213> FE_OFN1367_pixelConfig_212 
+ FE_OFN1368_pixelConfig_211 FE_OFN1369_pixelConfig_210 
+ FE_OFN1370_pixelConfig_209 FE_OFN1371_pixelConfig_208 
+ FE_OFN1372_pixelConfig_207 pixelConfig<206> pixelConfig<205> 
+ pixelConfig<204> pixelConfig<203> FE_OFN1373_pixelConfig_202 
+ FE_OFN1374_pixelConfig_201 FE_OFN1375_pixelConfig_200 FE_OFN1018_n_97 
+ FE_OFN1378_pixelConfig_198 FE_OFN982_n_83 FE_OFN1381_pixelConfig_196 
+ FE_OFN1019_n_69 FE_OFN1384_pixelConfig_194 FE_OFN1385_pixelConfig_193 
+ FE_OFN984_n_44 FE_OFN1024_n_33 pixelConfig<190> pixelConfig<189> 
+ FE_OFN1390_pixelConfig_188 FE_OFN1026_n_19 FE_OFN1027_n_15 FE_OFN985_n_11 
+ FE_OFN986_n_7 FE_OFN1028_n_3 FE_OFN999_n_377 FE_OFN972_n_375 FE_OFN973_n_373 
+ FE_OFN1407_pixelConfig_179 FE_OFN1409_pixelConfig_178 FE_OFN962_n_360 
+ FE_OFN963_n_357 FE_OFN1003_n_352 FE_OFN1005_n_348 FE_OFN1007_n_346 
+ FE_OFN956_n_341 FE_OFN977_n_336 FE_OFN1009_n_333 FE_OFN979_n_329 
+ FE_OFN1427_pixelConfig_168 pixelConfig<167> FE_OFN1428_pixelConfig_166 
+ FE_OFN1010_n_314 FE_OFN1431_pixelConfig_164 FE_OFN1432_pixelConfig_163 
+ FE_OFN1433_pixelConfig_162 FE_OFN1434_pixelConfig_161 
+ FE_OFN1435_pixelConfig_160 FE_OFN1436_pixelConfig_159 pixelConfig<158> 
+ FE_OFN1437_pixelConfig_157 FE_OFN1438_pixelConfig_156 
+ FE_OFN1439_pixelConfig_155 FE_OFN1440_pixelConfig_154 
+ FE_OFN1441_pixelConfig_153 FE_OFN1442_pixelConfig_152 
+ FE_OFN1443_pixelConfig_151 FE_OFN1445_pixelConfig_150 FE_OFN967_n_121 
+ FE_OFN1017_n_119 FE_OFN1451_pixelConfig_147 FE_OFN1452_pixelConfig_146 
+ FE_OFN1453_pixelConfig_145 FE_OFN1455_pixelConfig_144 
+ FE_OFN1632_pixelConfig_143 FE_OFN1457_pixelConfig_142 
+ FE_OFN1459_pixelConfig_141 FE_OFN968_n_86 FE_OFN1463_pixelConfig_139 
+ FE_OFN1464_pixelConfig_138 FE_OFN1465_pixelConfig_137 FE_OFN970_n_68 
+ FE_OFN1469_pixelConfig_135 FE_OFN1470_pixelConfig_134 
+ FE_OFN1471_pixelConfig_133 FE_OFN983_n_56 FE_OFN1474_pixelConfig_131 
+ FE_OFN1476_pixelConfig_130 FE_OFN990_n FE_OFN1023_n_40 
+ FE_OFN1482_pixelConfig_127 FE_OFN1483_pixelConfig_126 
+ FE_OFN1484_pixelConfig_125 FE_OFN1025_n_28 FE_OFN1487_pixelConfig_123 
+ FE_OFN991_n FE_OFN1491_pixelConfig_121 FE_OFN1493_pixelConfig_120 
+ FE_OFN1495_pixelConfig_119 FE_OFN1496_pixelConfig_118 
+ FE_OFN1497_pixelConfig_117 FE_OFN1498_pixelConfig_116 
+ FE_OFN1634_pixelConfig_115 pixelConfig<114> FE_OFN1499_pixelConfig_113 
+ FE_OFN1501_pixelConfig_112 FE_OFN987_n_2 FE_OFN988_n_1 FE_OFN981_n_127 
+ FE_OFN971_n_376 pixelConfig<107> FE_OFN1000_n_372 FE_OFN1512_pixelConfig_105 
+ FE_OFN1001_n_368 FE_OFN974_n_367 FE_OFN1002_n_365 pixelConfig<101> 
+ FE_OFN975_n_363 pixelConfig<99> FE_OFN976_n_358 FE_OFN955_n_356 
+ pixelConfig<96> pixelConfig<95> FE_OFN1004_n_350 FE_OFN1526_pixelConfig_93 
+ FE_OFN1006_n_347 FE_OFN964_n_345 FE_OFN965_n_340 FE_OFN994_n_339 
+ FE_OFN995_n_337 FE_OFN1008_n_335 FE_OFN1539_pixelConfig_86 
+ FE_OFN1540_pixelConfig_85 FE_OFN978_n_330 pixelConfig<83> FE_OFN996_n_327 
+ FE_OFN997_n_323 FE_OFN966_n_322 FE_OFN1549_pixelConfig_79 
+ FE_OFN1551_pixelConfig_78 pixelConfig<77> pixelConfig<76> FE_OFN1029_n_313 
+ FE_OFN1011_n_311 FE_OFN1012_n_310 FE_OFN1559_pixelConfig_72 
+ FE_OFN1561_pixelConfig_71 FE_OFN980_n_301 pixelConfig<69> 
+ FE_OFN1564_pixelConfig_68 FE_OFN1566_pixelConfig_67 FE_OFN1030_n_295 
+ pixelConfig<65> FE_OFN1013_n_292 pixelConfig<63> FE_OFN1572_pixelConfig_62 
+ FE_OFN1574_pixelConfig_61 FE_OFN957_n_283 pixelConfig<59> FE_OFN1014_n_278 
+ pixelConfig<57> pixelConfig<56> FE_OFN1580_pixelConfig_55 pixelConfig<54> 
+ pixelConfig<53> FE_OFN1581_pixelConfig_52 pixelConfig<51> FE_OFN998_n_263 
+ FE_OFN1016_n_260 pixelConfig<48> FE_OFN1583_pixelConfig_47 pixelConfig<46> 
+ pixelConfig<45> pixelConfig<44> pixelConfig<43> FE_OFN1585_pixelConfig_42 
+ pixelConfig<41> FE_OFN1587_pixelConfig_40 FE_OFN1589_pixelConfig_39 
+ pixelConfig<38> pixelConfig<37> pixelConfig<36> pixelConfig<35> 
+ FE_OFN1591_pixelConfig_34 pixelConfig<33> pixelConfig<32> pixelConfig<31> 
+ pixelConfig<30> pixelConfig<29> pixelConfig<28> FE_OFN1592_pixelConfig_27 
+ FE_OFN1593_pixelConfig_26 FE_OFN1594_pixelConfig_25 pixelConfig<24> 
+ pixelConfig<23> pixelConfig<22> pixelConfig<21> pixelConfig<20> 
+ FE_OFN969_n_73 pixelConfig<18> pixelConfig<17> pixelConfig<16> 
+ FE_OFN1020_n_64 pixelConfig<14> FE_OFN1021_n_62 FE_OFN959_n_59 
+ FE_OFN960_n_57 FE_OFN961_n_55 FE_OFN1022_n_54 pixelConfig<8> pixelConfig<7> 
+ pixelConfig<6> pixelConfig<5> pixelConfig<4> pixelConfig<3> FE_OFN992_n_41 
+ pixelConfig<1> pixelConfig<0> UNCONNECTED1 / majorityVoter_WIDTH256
XdefaultPixelConfigFanout defaultPixelConfig<255> defaultPixelConfig<254> 
+ defaultPixelConfig<253> defaultPixelConfig<252> defaultPixelConfig<251> 
+ defaultPixelConfig<250> defaultPixelConfig<249> defaultPixelConfig<248> 
+ defaultPixelConfig<247> defaultPixelConfig<246> defaultPixelConfig<245> 
+ defaultPixelConfig<244> defaultPixelConfig<243> defaultPixelConfig<242> 
+ defaultPixelConfig<241> defaultPixelConfig<240> defaultPixelConfig<239> 
+ defaultPixelConfig<238> defaultPixelConfig<237> defaultPixelConfig<236> 
+ defaultPixelConfig<235> defaultPixelConfig<234> defaultPixelConfig<233> 
+ defaultPixelConfig<232> defaultPixelConfig<231> defaultPixelConfig<230> 
+ defaultPixelConfig<229> defaultPixelConfig<228> defaultPixelConfig<227> 
+ defaultPixelConfig<226> defaultPixelConfig<225> defaultPixelConfig<224> 
+ defaultPixelConfig<223> defaultPixelConfig<222> defaultPixelConfig<221> 
+ defaultPixelConfig<220> defaultPixelConfig<219> defaultPixelConfig<218> 
+ defaultPixelConfig<217> defaultPixelConfig<216> defaultPixelConfig<215> 
+ defaultPixelConfig<214> defaultPixelConfig<213> defaultPixelConfig<212> 
+ defaultPixelConfig<211> defaultPixelConfig<210> defaultPixelConfig<209> 
+ defaultPixelConfig<208> defaultPixelConfig<207> defaultPixelConfig<206> 
+ defaultPixelConfig<205> defaultPixelConfig<204> defaultPixelConfig<203> 
+ defaultPixelConfig<202> defaultPixelConfig<201> defaultPixelConfig<200> 
+ defaultPixelConfig<199> defaultPixelConfig<198> defaultPixelConfig<197> 
+ defaultPixelConfig<196> defaultPixelConfig<195> defaultPixelConfig<194> 
+ defaultPixelConfig<193> defaultPixelConfig<192> defaultPixelConfig<191> 
+ defaultPixelConfig<190> defaultPixelConfig<189> defaultPixelConfig<188> 
+ defaultPixelConfig<187> defaultPixelConfig<186> defaultPixelConfig<185> 
+ defaultPixelConfig<184> defaultPixelConfig<183> defaultPixelConfig<182> 
+ defaultPixelConfig<181> defaultPixelConfig<180> defaultPixelConfig<179> 
+ defaultPixelConfig<178> defaultPixelConfig<177> defaultPixelConfig<176> 
+ defaultPixelConfig<175> defaultPixelConfig<174> defaultPixelConfig<173> 
+ defaultPixelConfig<172> defaultPixelConfig<171> defaultPixelConfig<170> 
+ defaultPixelConfig<169> defaultPixelConfig<168> defaultPixelConfig<167> 
+ defaultPixelConfig<166> defaultPixelConfig<165> defaultPixelConfig<164> 
+ defaultPixelConfig<163> defaultPixelConfig<162> defaultPixelConfig<161> 
+ defaultPixelConfig<160> defaultPixelConfig<159> defaultPixelConfig<158> 
+ defaultPixelConfig<157> defaultPixelConfig<156> defaultPixelConfig<155> 
+ defaultPixelConfig<154> defaultPixelConfig<153> defaultPixelConfig<152> 
+ defaultPixelConfig<151> defaultPixelConfig<150> defaultPixelConfig<149> 
+ defaultPixelConfig<148> defaultPixelConfig<147> defaultPixelConfig<146> 
+ defaultPixelConfig<145> defaultPixelConfig<144> defaultPixelConfig<143> 
+ defaultPixelConfig<142> defaultPixelConfig<141> defaultPixelConfig<140> 
+ defaultPixelConfig<139> defaultPixelConfig<138> defaultPixelConfig<137> 
+ defaultPixelConfig<136> defaultPixelConfig<135> defaultPixelConfig<134> 
+ defaultPixelConfig<133> defaultPixelConfig<132> defaultPixelConfig<131> 
+ defaultPixelConfig<130> defaultPixelConfig<129> defaultPixelConfig<128> 
+ defaultPixelConfig<127> defaultPixelConfig<126> defaultPixelConfig<125> 
+ defaultPixelConfig<124> defaultPixelConfig<123> defaultPixelConfig<122> 
+ defaultPixelConfig<121> defaultPixelConfig<120> defaultPixelConfig<119> 
+ defaultPixelConfig<118> defaultPixelConfig<117> defaultPixelConfig<116> 
+ defaultPixelConfig<115> defaultPixelConfig<114> defaultPixelConfig<113> 
+ defaultPixelConfig<112> defaultPixelConfig<111> defaultPixelConfig<110> 
+ defaultPixelConfig<109> defaultPixelConfig<108> defaultPixelConfig<107> 
+ defaultPixelConfig<106> defaultPixelConfig<105> defaultPixelConfig<104> 
+ defaultPixelConfig<103> defaultPixelConfig<102> defaultPixelConfig<101> 
+ defaultPixelConfig<100> defaultPixelConfig<99> defaultPixelConfig<98> 
+ defaultPixelConfig<97> defaultPixelConfig<96> defaultPixelConfig<95> 
+ defaultPixelConfig<94> defaultPixelConfig<93> defaultPixelConfig<92> 
+ defaultPixelConfig<91> defaultPixelConfig<90> defaultPixelConfig<89> 
+ defaultPixelConfig<88> defaultPixelConfig<87> defaultPixelConfig<86> 
+ defaultPixelConfig<85> defaultPixelConfig<84> defaultPixelConfig<83> 
+ defaultPixelConfig<82> defaultPixelConfig<81> defaultPixelConfig<80> 
+ defaultPixelConfig<79> defaultPixelConfig<78> defaultPixelConfig<77> 
+ defaultPixelConfig<76> defaultPixelConfig<75> defaultPixelConfig<74> 
+ defaultPixelConfig<73> defaultPixelConfig<72> defaultPixelConfig<71> 
+ defaultPixelConfig<70> defaultPixelConfig<69> defaultPixelConfig<68> 
+ defaultPixelConfig<67> defaultPixelConfig<66> defaultPixelConfig<65> 
+ defaultPixelConfig<64> defaultPixelConfig<63> defaultPixelConfig<62> 
+ defaultPixelConfig<61> defaultPixelConfig<60> defaultPixelConfig<59> 
+ defaultPixelConfig<58> defaultPixelConfig<57> defaultPixelConfig<56> 
+ defaultPixelConfig<55> defaultPixelConfig<54> defaultPixelConfig<53> 
+ defaultPixelConfig<52> defaultPixelConfig<51> defaultPixelConfig<50> 
+ defaultPixelConfig<49> defaultPixelConfig<48> defaultPixelConfig<47> 
+ defaultPixelConfig<46> defaultPixelConfig<45> defaultPixelConfig<44> 
+ defaultPixelConfig<43> defaultPixelConfig<42> defaultPixelConfig<41> 
+ defaultPixelConfig<40> defaultPixelConfig<39> defaultPixelConfig<38> 
+ defaultPixelConfig<37> defaultPixelConfig<36> defaultPixelConfig<35> 
+ defaultPixelConfig<34> defaultPixelConfig<33> defaultPixelConfig<32> 
+ defaultPixelConfig<31> defaultPixelConfig<30> defaultPixelConfig<29> 
+ defaultPixelConfig<28> defaultPixelConfig<27> defaultPixelConfig<26> 
+ defaultPixelConfig<25> defaultPixelConfig<24> defaultPixelConfig<23> 
+ defaultPixelConfig<22> defaultPixelConfig<21> defaultPixelConfig<20> 
+ defaultPixelConfig<19> defaultPixelConfig<18> defaultPixelConfig<17> 
+ defaultPixelConfig<16> defaultPixelConfig<15> defaultPixelConfig<14> 
+ defaultPixelConfig<13> defaultPixelConfig<12> defaultPixelConfig<11> 
+ defaultPixelConfig<10> defaultPixelConfig<9> defaultPixelConfig<8> 
+ defaultPixelConfig<7> defaultPixelConfig<6> defaultPixelConfig<5> 
+ defaultPixelConfig<4> defaultPixelConfig<3> defaultPixelConfig<2> 
+ defaultPixelConfig<1> defaultPixelConfig<0> defaultPixelConfigA<255> 
+ defaultPixelConfigA<254> defaultPixelConfigA<253> defaultPixelConfigA<252> 
+ defaultPixelConfigA<251> defaultPixelConfigA<250> defaultPixelConfigA<249> 
+ defaultPixelConfigA<248> defaultPixelConfigA<247> defaultPixelConfigA<246> 
+ defaultPixelConfigA<245> defaultPixelConfigA<244> defaultPixelConfigA<243> 
+ defaultPixelConfigA<242> defaultPixelConfigA<241> defaultPixelConfigA<240> 
+ defaultPixelConfigA<239> defaultPixelConfigA<238> defaultPixelConfigA<237> 
+ defaultPixelConfigA<236> defaultPixelConfigA<235> defaultPixelConfigA<234> 
+ defaultPixelConfigA<233> defaultPixelConfigA<232> defaultPixelConfigA<231> 
+ defaultPixelConfigA<230> defaultPixelConfigA<229> defaultPixelConfigA<228> 
+ defaultPixelConfigA<227> defaultPixelConfigA<226> defaultPixelConfigA<225> 
+ defaultPixelConfigA<224> defaultPixelConfigA<223> defaultPixelConfigA<222> 
+ defaultPixelConfigA<221> defaultPixelConfigA<220> defaultPixelConfigA<219> 
+ defaultPixelConfigA<218> defaultPixelConfigA<217> defaultPixelConfigA<216> 
+ defaultPixelConfigA<215> defaultPixelConfigA<214> defaultPixelConfigA<213> 
+ defaultPixelConfigA<212> defaultPixelConfigA<211> defaultPixelConfigA<210> 
+ defaultPixelConfigA<209> defaultPixelConfigA<208> defaultPixelConfigA<207> 
+ defaultPixelConfigA<206> defaultPixelConfigA<205> defaultPixelConfigA<204> 
+ defaultPixelConfigA<203> defaultPixelConfigA<202> defaultPixelConfigA<201> 
+ defaultPixelConfigA<200> defaultPixelConfigA<199> defaultPixelConfigA<198> 
+ defaultPixelConfigA<197> defaultPixelConfigA<196> defaultPixelConfigA<195> 
+ defaultPixelConfigA<194> defaultPixelConfigA<193> defaultPixelConfigA<192> 
+ defaultPixelConfigA<191> defaultPixelConfigA<190> defaultPixelConfigA<189> 
+ defaultPixelConfigA<188> defaultPixelConfigA<187> defaultPixelConfigA<186> 
+ defaultPixelConfigA<185> defaultPixelConfigA<184> defaultPixelConfigA<183> 
+ defaultPixelConfigA<182> defaultPixelConfigA<181> defaultPixelConfigA<180> 
+ defaultPixelConfigA<179> defaultPixelConfigA<178> defaultPixelConfigA<177> 
+ defaultPixelConfigA<176> defaultPixelConfigA<175> defaultPixelConfigA<174> 
+ defaultPixelConfigA<173> defaultPixelConfigA<172> defaultPixelConfigA<171> 
+ defaultPixelConfigA<170> defaultPixelConfigA<169> defaultPixelConfigA<168> 
+ defaultPixelConfigA<167> defaultPixelConfigA<166> defaultPixelConfigA<165> 
+ defaultPixelConfigA<164> defaultPixelConfigA<163> defaultPixelConfigA<162> 
+ defaultPixelConfigA<161> defaultPixelConfigA<160> defaultPixelConfigA<159> 
+ defaultPixelConfigA<158> defaultPixelConfigA<157> defaultPixelConfigA<156> 
+ defaultPixelConfigA<155> defaultPixelConfigA<154> defaultPixelConfigA<153> 
+ defaultPixelConfigA<152> defaultPixelConfigA<151> defaultPixelConfigA<150> 
+ defaultPixelConfigA<149> defaultPixelConfigA<148> defaultPixelConfigA<147> 
+ defaultPixelConfigA<146> defaultPixelConfigA<145> defaultPixelConfigA<144> 
+ defaultPixelConfigA<143> defaultPixelConfigA<142> defaultPixelConfigA<141> 
+ defaultPixelConfigA<140> defaultPixelConfigA<139> defaultPixelConfigA<138> 
+ defaultPixelConfigA<137> defaultPixelConfigA<136> defaultPixelConfigA<135> 
+ defaultPixelConfigA<134> defaultPixelConfigA<133> defaultPixelConfigA<132> 
+ defaultPixelConfigA<131> defaultPixelConfigA<130> defaultPixelConfigA<129> 
+ defaultPixelConfigA<128> defaultPixelConfigA<127> defaultPixelConfigA<126> 
+ defaultPixelConfigA<125> defaultPixelConfigA<124> defaultPixelConfigA<123> 
+ defaultPixelConfigA<122> defaultPixelConfigA<121> defaultPixelConfigA<120> 
+ defaultPixelConfigA<119> defaultPixelConfigA<118> defaultPixelConfigA<117> 
+ defaultPixelConfigA<116> defaultPixelConfigA<115> defaultPixelConfigA<114> 
+ defaultPixelConfigA<113> defaultPixelConfigA<112> defaultPixelConfigA<111> 
+ defaultPixelConfigA<110> defaultPixelConfigA<109> defaultPixelConfigA<108> 
+ defaultPixelConfigA<107> defaultPixelConfigA<106> defaultPixelConfigA<105> 
+ defaultPixelConfigA<104> defaultPixelConfigA<103> defaultPixelConfigA<102> 
+ defaultPixelConfigA<101> defaultPixelConfigA<100> defaultPixelConfigA<99> 
+ defaultPixelConfigA<98> defaultPixelConfigA<97> defaultPixelConfigA<96> 
+ defaultPixelConfigA<95> defaultPixelConfigA<94> defaultPixelConfigA<93> 
+ defaultPixelConfigA<92> defaultPixelConfigA<91> defaultPixelConfigA<90> 
+ defaultPixelConfigA<89> defaultPixelConfigA<88> defaultPixelConfigA<87> 
+ defaultPixelConfigA<86> defaultPixelConfigA<85> defaultPixelConfigA<84> 
+ defaultPixelConfigA<83> defaultPixelConfigA<82> defaultPixelConfigA<81> 
+ defaultPixelConfigA<80> defaultPixelConfigA<79> defaultPixelConfigA<78> 
+ defaultPixelConfigA<77> defaultPixelConfigA<76> defaultPixelConfigA<75> 
+ defaultPixelConfigA<74> defaultPixelConfigA<73> defaultPixelConfigA<72> 
+ defaultPixelConfigA<71> defaultPixelConfigA<70> defaultPixelConfigA<69> 
+ defaultPixelConfigA<68> defaultPixelConfigA<67> defaultPixelConfigA<66> 
+ defaultPixelConfigA<65> defaultPixelConfigA<64> defaultPixelConfigA<63> 
+ defaultPixelConfigA<62> defaultPixelConfigA<61> defaultPixelConfigA<60> 
+ defaultPixelConfigA<59> defaultPixelConfigA<58> defaultPixelConfigA<57> 
+ defaultPixelConfigA<56> defaultPixelConfigA<55> defaultPixelConfigA<54> 
+ defaultPixelConfigA<53> defaultPixelConfigA<52> defaultPixelConfigA<51> 
+ defaultPixelConfigA<50> defaultPixelConfigA<49> defaultPixelConfigA<48> 
+ defaultPixelConfigA<47> defaultPixelConfigA<46> defaultPixelConfigA<45> 
+ defaultPixelConfigA<44> defaultPixelConfigA<43> defaultPixelConfigA<42> 
+ defaultPixelConfigA<41> defaultPixelConfigA<40> defaultPixelConfigA<39> 
+ defaultPixelConfigA<38> defaultPixelConfigA<37> defaultPixelConfigA<36> 
+ defaultPixelConfigA<35> defaultPixelConfigA<34> defaultPixelConfigA<33> 
+ defaultPixelConfigA<32> defaultPixelConfigA<31> defaultPixelConfigA<30> 
+ defaultPixelConfigA<29> defaultPixelConfigA<28> defaultPixelConfigA<27> 
+ defaultPixelConfigA<26> defaultPixelConfigA<25> defaultPixelConfigA<24> 
+ defaultPixelConfigA<23> defaultPixelConfigA<22> defaultPixelConfigA<21> 
+ defaultPixelConfigA<20> defaultPixelConfigA<19> defaultPixelConfigA<18> 
+ defaultPixelConfigA<17> defaultPixelConfigA<16> defaultPixelConfigA<15> 
+ defaultPixelConfigA<14> defaultPixelConfigA<13> defaultPixelConfigA<12> 
+ defaultPixelConfigA<11> defaultPixelConfigA<10> defaultPixelConfigA<9> 
+ defaultPixelConfigA<8> defaultPixelConfigA<7> defaultPixelConfigA<6> 
+ defaultPixelConfigA<5> defaultPixelConfigA<4> defaultPixelConfigA<3> 
+ defaultPixelConfigA<2> defaultPixelConfigA<1> defaultPixelConfigA<0> 
+ defaultPixelConfigB<255> defaultPixelConfigB<254> defaultPixelConfigB<253> 
+ defaultPixelConfigB<252> defaultPixelConfigB<251> defaultPixelConfigB<250> 
+ defaultPixelConfigB<249> defaultPixelConfigB<248> defaultPixelConfigB<247> 
+ defaultPixelConfigB<246> defaultPixelConfigB<245> defaultPixelConfigB<244> 
+ defaultPixelConfigB<243> defaultPixelConfigB<242> defaultPixelConfigB<241> 
+ defaultPixelConfigB<240> defaultPixelConfigB<239> defaultPixelConfigB<238> 
+ defaultPixelConfigB<237> defaultPixelConfigB<236> defaultPixelConfigB<235> 
+ defaultPixelConfigB<234> defaultPixelConfigB<233> defaultPixelConfigB<232> 
+ defaultPixelConfigB<231> defaultPixelConfigB<230> defaultPixelConfigB<229> 
+ defaultPixelConfigB<228> defaultPixelConfigB<227> defaultPixelConfigB<226> 
+ defaultPixelConfigB<225> defaultPixelConfigB<224> defaultPixelConfigB<223> 
+ defaultPixelConfigB<222> defaultPixelConfigB<221> defaultPixelConfigB<220> 
+ defaultPixelConfigB<219> defaultPixelConfigB<218> defaultPixelConfigB<217> 
+ defaultPixelConfigB<216> defaultPixelConfigB<215> defaultPixelConfigB<214> 
+ defaultPixelConfigB<213> defaultPixelConfigB<212> defaultPixelConfigB<211> 
+ defaultPixelConfigB<210> defaultPixelConfigB<209> defaultPixelConfigB<208> 
+ defaultPixelConfigB<207> defaultPixelConfigB<206> defaultPixelConfigB<205> 
+ defaultPixelConfigB<204> defaultPixelConfigB<203> defaultPixelConfigB<202> 
+ defaultPixelConfigB<201> defaultPixelConfigB<200> defaultPixelConfigB<199> 
+ defaultPixelConfigB<198> defaultPixelConfigB<197> defaultPixelConfigB<196> 
+ defaultPixelConfigB<195> defaultPixelConfigB<194> defaultPixelConfigB<193> 
+ defaultPixelConfigB<192> defaultPixelConfigB<191> defaultPixelConfigB<190> 
+ defaultPixelConfigB<189> defaultPixelConfigB<188> defaultPixelConfigB<187> 
+ defaultPixelConfigB<186> defaultPixelConfigB<185> defaultPixelConfigB<184> 
+ defaultPixelConfigB<183> defaultPixelConfigB<182> defaultPixelConfigB<181> 
+ defaultPixelConfigB<180> defaultPixelConfigB<179> defaultPixelConfigB<178> 
+ defaultPixelConfigB<177> defaultPixelConfigB<176> defaultPixelConfigB<175> 
+ defaultPixelConfigB<174> defaultPixelConfigB<173> defaultPixelConfigB<172> 
+ defaultPixelConfigB<171> defaultPixelConfigB<170> defaultPixelConfigB<169> 
+ defaultPixelConfigB<168> defaultPixelConfigB<167> defaultPixelConfigB<166> 
+ defaultPixelConfigB<165> defaultPixelConfigB<164> defaultPixelConfigB<163> 
+ defaultPixelConfigB<162> defaultPixelConfigB<161> defaultPixelConfigB<160> 
+ defaultPixelConfigB<159> defaultPixelConfigB<158> defaultPixelConfigB<157> 
+ defaultPixelConfigB<156> defaultPixelConfigB<155> defaultPixelConfigB<154> 
+ defaultPixelConfigB<153> defaultPixelConfigB<152> defaultPixelConfigB<151> 
+ defaultPixelConfigB<150> defaultPixelConfigB<149> defaultPixelConfigB<148> 
+ defaultPixelConfigB<147> defaultPixelConfigB<146> defaultPixelConfigB<145> 
+ defaultPixelConfigB<144> defaultPixelConfigB<143> defaultPixelConfigB<142> 
+ defaultPixelConfigB<141> defaultPixelConfigB<140> defaultPixelConfigB<139> 
+ defaultPixelConfigB<138> defaultPixelConfigB<137> defaultPixelConfigB<136> 
+ defaultPixelConfigB<135> defaultPixelConfigB<134> defaultPixelConfigB<133> 
+ defaultPixelConfigB<132> defaultPixelConfigB<131> defaultPixelConfigB<130> 
+ defaultPixelConfigB<129> defaultPixelConfigB<128> defaultPixelConfigB<127> 
+ defaultPixelConfigB<126> defaultPixelConfigB<125> defaultPixelConfigB<124> 
+ defaultPixelConfigB<123> defaultPixelConfigB<122> defaultPixelConfigB<121> 
+ defaultPixelConfigB<120> defaultPixelConfigB<119> defaultPixelConfigB<118> 
+ defaultPixelConfigB<117> defaultPixelConfigB<116> defaultPixelConfigB<115> 
+ defaultPixelConfigB<114> defaultPixelConfigB<113> defaultPixelConfigB<112> 
+ defaultPixelConfigB<111> defaultPixelConfigB<110> defaultPixelConfigB<109> 
+ defaultPixelConfigB<108> defaultPixelConfigB<107> defaultPixelConfigB<106> 
+ defaultPixelConfigB<105> defaultPixelConfigB<104> defaultPixelConfigB<103> 
+ defaultPixelConfigB<102> defaultPixelConfigB<101> defaultPixelConfigB<100> 
+ defaultPixelConfigB<99> defaultPixelConfigB<98> defaultPixelConfigB<97> 
+ defaultPixelConfigB<96> defaultPixelConfigB<95> defaultPixelConfigB<94> 
+ defaultPixelConfigB<93> defaultPixelConfigB<92> defaultPixelConfigB<91> 
+ defaultPixelConfigB<90> defaultPixelConfigB<89> defaultPixelConfigB<88> 
+ defaultPixelConfigB<87> defaultPixelConfigB<86> defaultPixelConfigB<85> 
+ defaultPixelConfigB<84> defaultPixelConfigB<83> defaultPixelConfigB<82> 
+ defaultPixelConfigB<81> defaultPixelConfigB<80> defaultPixelConfigB<79> 
+ defaultPixelConfigB<78> defaultPixelConfigB<77> defaultPixelConfigB<76> 
+ defaultPixelConfigB<75> defaultPixelConfigB<74> defaultPixelConfigB<73> 
+ defaultPixelConfigB<72> defaultPixelConfigB<71> defaultPixelConfigB<70> 
+ defaultPixelConfigB<69> defaultPixelConfigB<68> defaultPixelConfigB<67> 
+ defaultPixelConfigB<66> defaultPixelConfigB<65> defaultPixelConfigB<64> 
+ defaultPixelConfigB<63> defaultPixelConfigB<62> defaultPixelConfigB<61> 
+ defaultPixelConfigB<60> defaultPixelConfigB<59> defaultPixelConfigB<58> 
+ defaultPixelConfigB<57> defaultPixelConfigB<56> defaultPixelConfigB<55> 
+ defaultPixelConfigB<54> defaultPixelConfigB<53> defaultPixelConfigB<52> 
+ defaultPixelConfigB<51> defaultPixelConfigB<50> defaultPixelConfigB<49> 
+ defaultPixelConfigB<48> defaultPixelConfigB<47> defaultPixelConfigB<46> 
+ defaultPixelConfigB<45> defaultPixelConfigB<44> defaultPixelConfigB<43> 
+ defaultPixelConfigB<42> defaultPixelConfigB<41> defaultPixelConfigB<40> 
+ defaultPixelConfigB<39> defaultPixelConfigB<38> defaultPixelConfigB<37> 
+ defaultPixelConfigB<36> defaultPixelConfigB<35> defaultPixelConfigB<34> 
+ defaultPixelConfigB<33> defaultPixelConfigB<32> defaultPixelConfigB<31> 
+ defaultPixelConfigB<30> defaultPixelConfigB<29> defaultPixelConfigB<28> 
+ defaultPixelConfigB<27> defaultPixelConfigB<26> defaultPixelConfigB<25> 
+ defaultPixelConfigB<24> defaultPixelConfigB<23> defaultPixelConfigB<22> 
+ defaultPixelConfigB<21> defaultPixelConfigB<20> defaultPixelConfigB<19> 
+ defaultPixelConfigB<18> defaultPixelConfigB<17> defaultPixelConfigB<16> 
+ defaultPixelConfigB<15> defaultPixelConfigB<14> defaultPixelConfigB<13> 
+ defaultPixelConfigB<12> defaultPixelConfigB<11> defaultPixelConfigB<10> 
+ defaultPixelConfigB<9> defaultPixelConfigB<8> defaultPixelConfigB<7> 
+ defaultPixelConfigB<6> defaultPixelConfigB<5> defaultPixelConfigB<4> 
+ defaultPixelConfigB<3> defaultPixelConfigB<2> defaultPixelConfigB<1> 
+ defaultPixelConfigB<0> defaultPixelConfigC<255> defaultPixelConfigC<254> 
+ defaultPixelConfigC<253> defaultPixelConfigC<252> defaultPixelConfigC<251> 
+ defaultPixelConfigC<250> defaultPixelConfigC<249> defaultPixelConfigC<248> 
+ defaultPixelConfigC<247> defaultPixelConfigC<246> defaultPixelConfigC<245> 
+ defaultPixelConfigC<244> defaultPixelConfigC<243> defaultPixelConfigC<242> 
+ defaultPixelConfigC<241> defaultPixelConfigC<240> defaultPixelConfigC<239> 
+ defaultPixelConfigC<238> defaultPixelConfigC<237> defaultPixelConfigC<236> 
+ defaultPixelConfigC<235> defaultPixelConfigC<234> defaultPixelConfigC<233> 
+ defaultPixelConfigC<232> defaultPixelConfigC<231> defaultPixelConfigC<230> 
+ defaultPixelConfigC<229> defaultPixelConfigC<228> defaultPixelConfigC<227> 
+ defaultPixelConfigC<226> defaultPixelConfigC<225> defaultPixelConfigC<224> 
+ defaultPixelConfigC<223> defaultPixelConfigC<222> defaultPixelConfigC<221> 
+ defaultPixelConfigC<220> defaultPixelConfigC<219> defaultPixelConfigC<218> 
+ defaultPixelConfigC<217> defaultPixelConfigC<216> defaultPixelConfigC<215> 
+ defaultPixelConfigC<214> defaultPixelConfigC<213> defaultPixelConfigC<212> 
+ defaultPixelConfigC<211> defaultPixelConfigC<210> defaultPixelConfigC<209> 
+ defaultPixelConfigC<208> defaultPixelConfigC<207> defaultPixelConfigC<206> 
+ defaultPixelConfigC<205> defaultPixelConfigC<204> defaultPixelConfigC<203> 
+ defaultPixelConfigC<202> defaultPixelConfigC<201> defaultPixelConfigC<200> 
+ defaultPixelConfigC<199> defaultPixelConfigC<198> defaultPixelConfigC<197> 
+ defaultPixelConfigC<196> defaultPixelConfigC<195> defaultPixelConfigC<194> 
+ defaultPixelConfigC<193> defaultPixelConfigC<192> defaultPixelConfigC<191> 
+ defaultPixelConfigC<190> defaultPixelConfigC<189> defaultPixelConfigC<188> 
+ defaultPixelConfigC<187> defaultPixelConfigC<186> defaultPixelConfigC<185> 
+ defaultPixelConfigC<184> defaultPixelConfigC<183> defaultPixelConfigC<182> 
+ defaultPixelConfigC<181> defaultPixelConfigC<180> defaultPixelConfigC<179> 
+ defaultPixelConfigC<178> defaultPixelConfigC<177> defaultPixelConfigC<176> 
+ defaultPixelConfigC<175> defaultPixelConfigC<174> defaultPixelConfigC<173> 
+ defaultPixelConfigC<172> defaultPixelConfigC<171> defaultPixelConfigC<170> 
+ defaultPixelConfigC<169> defaultPixelConfigC<168> defaultPixelConfigC<167> 
+ defaultPixelConfigC<166> defaultPixelConfigC<165> defaultPixelConfigC<164> 
+ defaultPixelConfigC<163> defaultPixelConfigC<162> defaultPixelConfigC<161> 
+ defaultPixelConfigC<160> defaultPixelConfigC<159> defaultPixelConfigC<158> 
+ defaultPixelConfigC<157> defaultPixelConfigC<156> defaultPixelConfigC<155> 
+ defaultPixelConfigC<154> defaultPixelConfigC<153> defaultPixelConfigC<152> 
+ defaultPixelConfigC<151> defaultPixelConfigC<150> defaultPixelConfigC<149> 
+ defaultPixelConfigC<148> defaultPixelConfigC<147> defaultPixelConfigC<146> 
+ defaultPixelConfigC<145> defaultPixelConfigC<144> defaultPixelConfigC<143> 
+ defaultPixelConfigC<142> defaultPixelConfigC<141> defaultPixelConfigC<140> 
+ defaultPixelConfigC<139> defaultPixelConfigC<138> defaultPixelConfigC<137> 
+ defaultPixelConfigC<136> defaultPixelConfigC<135> defaultPixelConfigC<134> 
+ defaultPixelConfigC<133> defaultPixelConfigC<132> defaultPixelConfigC<131> 
+ defaultPixelConfigC<130> defaultPixelConfigC<129> defaultPixelConfigC<128> 
+ defaultPixelConfigC<127> defaultPixelConfigC<126> defaultPixelConfigC<125> 
+ defaultPixelConfigC<124> defaultPixelConfigC<123> defaultPixelConfigC<122> 
+ defaultPixelConfigC<121> defaultPixelConfigC<120> defaultPixelConfigC<119> 
+ defaultPixelConfigC<118> defaultPixelConfigC<117> defaultPixelConfigC<116> 
+ defaultPixelConfigC<115> defaultPixelConfigC<114> defaultPixelConfigC<113> 
+ defaultPixelConfigC<112> defaultPixelConfigC<111> defaultPixelConfigC<110> 
+ defaultPixelConfigC<109> defaultPixelConfigC<108> defaultPixelConfigC<107> 
+ defaultPixelConfigC<106> defaultPixelConfigC<105> defaultPixelConfigC<104> 
+ defaultPixelConfigC<103> defaultPixelConfigC<102> defaultPixelConfigC<101> 
+ defaultPixelConfigC<100> defaultPixelConfigC<99> defaultPixelConfigC<98> 
+ defaultPixelConfigC<97> defaultPixelConfigC<96> defaultPixelConfigC<95> 
+ defaultPixelConfigC<94> defaultPixelConfigC<93> defaultPixelConfigC<92> 
+ defaultPixelConfigC<91> defaultPixelConfigC<90> defaultPixelConfigC<89> 
+ defaultPixelConfigC<88> defaultPixelConfigC<87> defaultPixelConfigC<86> 
+ defaultPixelConfigC<85> defaultPixelConfigC<84> defaultPixelConfigC<83> 
+ defaultPixelConfigC<82> defaultPixelConfigC<81> defaultPixelConfigC<80> 
+ defaultPixelConfigC<79> defaultPixelConfigC<78> defaultPixelConfigC<77> 
+ defaultPixelConfigC<76> defaultPixelConfigC<75> defaultPixelConfigC<74> 
+ defaultPixelConfigC<73> defaultPixelConfigC<72> defaultPixelConfigC<71> 
+ defaultPixelConfigC<70> defaultPixelConfigC<69> defaultPixelConfigC<68> 
+ defaultPixelConfigC<67> defaultPixelConfigC<66> defaultPixelConfigC<65> 
+ defaultPixelConfigC<64> defaultPixelConfigC<63> defaultPixelConfigC<62> 
+ defaultPixelConfigC<61> defaultPixelConfigC<60> defaultPixelConfigC<59> 
+ defaultPixelConfigC<58> defaultPixelConfigC<57> defaultPixelConfigC<56> 
+ defaultPixelConfigC<55> defaultPixelConfigC<54> defaultPixelConfigC<53> 
+ defaultPixelConfigC<52> defaultPixelConfigC<51> defaultPixelConfigC<50> 
+ defaultPixelConfigC<49> defaultPixelConfigC<48> defaultPixelConfigC<47> 
+ defaultPixelConfigC<46> defaultPixelConfigC<45> defaultPixelConfigC<44> 
+ defaultPixelConfigC<43> defaultPixelConfigC<42> defaultPixelConfigC<41> 
+ defaultPixelConfigC<40> defaultPixelConfigC<39> defaultPixelConfigC<38> 
+ defaultPixelConfigC<37> defaultPixelConfigC<36> defaultPixelConfigC<35> 
+ defaultPixelConfigC<34> defaultPixelConfigC<33> defaultPixelConfigC<32> 
+ defaultPixelConfigC<31> defaultPixelConfigC<30> defaultPixelConfigC<29> 
+ defaultPixelConfigC<28> defaultPixelConfigC<27> defaultPixelConfigC<26> 
+ defaultPixelConfigC<25> defaultPixelConfigC<24> defaultPixelConfigC<23> 
+ defaultPixelConfigC<22> defaultPixelConfigC<21> defaultPixelConfigC<20> 
+ defaultPixelConfigC<19> defaultPixelConfigC<18> defaultPixelConfigC<17> 
+ defaultPixelConfigC<16> defaultPixelConfigC<15> defaultPixelConfigC<14> 
+ defaultPixelConfigC<13> defaultPixelConfigC<12> defaultPixelConfigC<11> 
+ defaultPixelConfigC<10> defaultPixelConfigC<9> defaultPixelConfigC<8> 
+ defaultPixelConfigC<7> defaultPixelConfigC<6> defaultPixelConfigC<5> 
+ defaultPixelConfigC<4> defaultPixelConfigC<3> defaultPixelConfigC<2> 
+ defaultPixelConfigC<1> defaultPixelConfigC<0> / fanout_WIDTH256
XREG[31].MC VDD VSS CTS_9 CTS_2 CTS_5 FE_OFN53_busDataMosiInBufA_7 
+ FE_OFN886_FE_OFN54_busDataMosiInBufA_6 FE_OFN59_busDataMosiInBufA_5 
+ FE_OFN61_busDataMosiInBufA_4 FE_OFN64_busDataMosiInBufA_3 
+ FE_OFN68_busDataMosiInBufA_2 FE_OFN71_busDataMosiInBufA_1 
+ FE_OFN76_busDataMosiInBufA_0 FE_OFN78_busDataMosiInBufB_7 
+ FE_OFN80_busDataMosiInBufB_6 FE_OFN82_busDataMosiInBufB_5 
+ FE_OFN84_busDataMosiInBufB_4 FE_OFN86_busDataMosiInBufB_3 
+ FE_OFN89_busDataMosiInBufB_2 FE_OFN91_busDataMosiInBufB_1 
+ FE_OFN94_busDataMosiInBufB_0 FE_OFN98_busDataMosiInBufC_7 
+ FE_OFN100_busDataMosiInBufC_6 FE_OFN104_busDataMosiInBufC_5 
+ FE_OFN107_busDataMosiInBufC_4 FE_OFN111_busDataMosiInBufC_3 
+ FE_OFN114_busDataMosiInBufC_2 FE_OFN118_busDataMosiInBufC_1 
+ FE_OFN120_busDataMosiInBufC_0 pixelConfigIntA<255> pixelConfigIntA<254> 
+ pixelConfigIntA<253> pixelConfigIntA<252> pixelConfigIntA<251> 
+ pixelConfigIntA<250> pixelConfigIntA<249> pixelConfigIntA<248> 
+ pixelConfigIntB<255> pixelConfigIntB<254> pixelConfigIntB<253> 
+ pixelConfigIntB<252> pixelConfigIntB<251> pixelConfigIntB<250> 
+ pixelConfigIntB<249> pixelConfigIntB<248> pixelConfigIntC<255> 
+ pixelConfigIntC<254> pixelConfigIntC<253> pixelConfigIntC<252> 
+ pixelConfigIntC<251> pixelConfigIntC<250> pixelConfigIntC<249> 
+ pixelConfigIntC<248> defaultPixelConfigA<255> defaultPixelConfigA<254> 
+ defaultPixelConfigA<253> defaultPixelConfigA<252> defaultPixelConfigA<251> 
+ defaultPixelConfigA<250> defaultPixelConfigA<249> defaultPixelConfigA<248> 
+ defaultPixelConfigB<255> defaultPixelConfigB<254> defaultPixelConfigB<253> 
+ defaultPixelConfigB<252> defaultPixelConfigB<251> defaultPixelConfigB<250> 
+ defaultPixelConfigB<249> defaultPixelConfigB<248> defaultPixelConfigC<255> 
+ defaultPixelConfigC<254> defaultPixelConfigC<253> defaultPixelConfigC<252> 
+ defaultPixelConfigC<251> defaultPixelConfigC<250> defaultPixelConfigC<249> 
+ defaultPixelConfigC<248> regWeA<31> regWeB<31> regWeC<31> 
+ FE_OFN10_busRstInBufA FE_OFN33_busRstInBufB FE_OFN41_busRstInBufC n_1875 
+ n_1906 n_1937 / memoryCellTMR_371
XREG[30].MC FE_OFN9_busRstInBufA FE_OFN33_busRstInBufB FE_OFN45_busRstInBufC 
+ VDD VSS CTS_9 CTS_2 CTS_6 CTS_5 FE_OFN53_busDataMosiInBufA_7 
+ FE_OFN886_FE_OFN54_busDataMosiInBufA_6 FE_OFN59_busDataMosiInBufA_5 
+ FE_OFN61_busDataMosiInBufA_4 FE_OFN63_busDataMosiInBufA_3 
+ FE_OFN69_busDataMosiInBufA_2 FE_OFN73_busDataMosiInBufA_1 
+ FE_OFN76_busDataMosiInBufA_0 FE_OFN78_busDataMosiInBufB_7 
+ FE_OFN80_busDataMosiInBufB_6 FE_OFN83_busDataMosiInBufB_5 
+ FE_OFN84_busDataMosiInBufB_4 FE_OFN87_busDataMosiInBufB_3 
+ FE_OFN89_busDataMosiInBufB_2 FE_OFN93_busDataMosiInBufB_1 
+ FE_OFN96_busDataMosiInBufB_0 FE_OFN98_busDataMosiInBufC_7 
+ FE_OFN100_busDataMosiInBufC_6 FE_OFN104_busDataMosiInBufC_5 
+ FE_OFN107_busDataMosiInBufC_4 FE_OFN111_busDataMosiInBufC_3 
+ FE_OFN114_busDataMosiInBufC_2 FE_OFN118_busDataMosiInBufC_1 
+ FE_OFN120_busDataMosiInBufC_0 pixelConfigIntA<247> pixelConfigIntA<246> 
+ pixelConfigIntA<245> pixelConfigIntA<244> pixelConfigIntA<243> 
+ pixelConfigIntA<242> pixelConfigIntA<241> pixelConfigIntA<240> 
+ pixelConfigIntB<247> pixelConfigIntB<246> pixelConfigIntB<245> 
+ pixelConfigIntB<244> pixelConfigIntB<243> pixelConfigIntB<242> 
+ pixelConfigIntB<241> pixelConfigIntB<240> pixelConfigIntC<247> 
+ pixelConfigIntC<246> pixelConfigIntC<245> pixelConfigIntC<244> 
+ pixelConfigIntC<243> pixelConfigIntC<242> pixelConfigIntC<241> 
+ pixelConfigIntC<240> defaultPixelConfigA<247> defaultPixelConfigA<246> 
+ defaultPixelConfigA<245> defaultPixelConfigA<244> defaultPixelConfigA<243> 
+ defaultPixelConfigA<242> defaultPixelConfigA<241> defaultPixelConfigA<240> 
+ defaultPixelConfigB<247> defaultPixelConfigB<246> defaultPixelConfigB<245> 
+ defaultPixelConfigB<244> defaultPixelConfigB<243> defaultPixelConfigB<242> 
+ defaultPixelConfigB<241> defaultPixelConfigB<240> defaultPixelConfigC<247> 
+ defaultPixelConfigC<246> defaultPixelConfigC<245> defaultPixelConfigC<244> 
+ defaultPixelConfigC<243> defaultPixelConfigC<242> defaultPixelConfigC<241> 
+ defaultPixelConfigC<240> regWeA<30> regWeB<30> regWeC<30> 
+ FE_OFN10_busRstInBufA FE_OFN29_busRstInBufB FE_OFN41_busRstInBufC n_1876 
+ n_1907 n_1938 / memoryCellTMR_372
XREG[29].MC FE_OFN9_busRstInBufA FE_OFN29_busRstInBufB VDD VSS CTS_9 CTS_2 
+ CTS_6 FE_OFN52_busDataMosiInBufA_7 FE_OFN55_busDataMosiInBufA_6 
+ FE_OFN58_busDataMosiInBufA_5 FE_OFN62_busDataMosiInBufA_4 
+ FE_OFN63_busDataMosiInBufA_3 FE_OFN69_busDataMosiInBufA_2 
+ FE_OFN73_busDataMosiInBufA_1 FE_OFN75_busDataMosiInBufA_0 
+ FE_OFN77_busDataMosiInBufB_7 FE_OFN79_busDataMosiInBufB_6 
+ FE_OFN83_busDataMosiInBufB_5 FE_OFN85_busDataMosiInBufB_4 
+ FE_OFN87_busDataMosiInBufB_3 FE_OFN89_busDataMosiInBufB_2 
+ FE_OFN93_busDataMosiInBufB_1 FE_OFN96_busDataMosiInBufB_0 
+ FE_OFN99_busDataMosiInBufC_7 FE_OFN101_busDataMosiInBufC_6 
+ FE_OFN106_busDataMosiInBufC_5 FE_OFN107_busDataMosiInBufC_4 
+ FE_OFN111_busDataMosiInBufC_3 FE_OFN114_busDataMosiInBufC_2 
+ FE_OFN118_busDataMosiInBufC_1 FE_OFN120_busDataMosiInBufC_0 
+ pixelConfigIntA<239> pixelConfigIntA<238> pixelConfigIntA<237> 
+ pixelConfigIntA<236> pixelConfigIntA<235> pixelConfigIntA<234> 
+ pixelConfigIntA<233> pixelConfigIntA<232> pixelConfigIntB<239> 
+ pixelConfigIntB<238> pixelConfigIntB<237> pixelConfigIntB<236> 
+ pixelConfigIntB<235> pixelConfigIntB<234> pixelConfigIntB<233> 
+ pixelConfigIntB<232> pixelConfigIntC<239> pixelConfigIntC<238> 
+ pixelConfigIntC<237> pixelConfigIntC<236> pixelConfigIntC<235> 
+ pixelConfigIntC<234> pixelConfigIntC<233> pixelConfigIntC<232> 
+ defaultPixelConfigA<239> defaultPixelConfigA<238> defaultPixelConfigA<237> 
+ defaultPixelConfigA<236> defaultPixelConfigA<235> defaultPixelConfigA<234> 
+ defaultPixelConfigA<233> defaultPixelConfigA<232> defaultPixelConfigB<239> 
+ defaultPixelConfigB<238> defaultPixelConfigB<237> defaultPixelConfigB<236> 
+ defaultPixelConfigB<235> defaultPixelConfigB<234> defaultPixelConfigB<233> 
+ defaultPixelConfigB<232> defaultPixelConfigC<239> defaultPixelConfigC<238> 
+ defaultPixelConfigC<237> defaultPixelConfigC<236> defaultPixelConfigC<235> 
+ defaultPixelConfigC<234> defaultPixelConfigC<233> defaultPixelConfigC<232> 
+ regWeA<29> regWeB<29> regWeC<29> FE_OFN13_busRstInBufA FE_OFN32_busRstInBufB 
+ FE_OFN45_busRstInBufC n_1877 n_1908 n_1939 / memoryCellTMR_373
XREG[28].MC VDD VSS CTS_9 CTS_2 CTS_6 CTS_5 FE_OFN53_busDataMosiInBufA_7 
+ FE_OFN886_FE_OFN54_busDataMosiInBufA_6 FE_OFN59_busDataMosiInBufA_5 
+ FE_OFN61_busDataMosiInBufA_4 FE_OFN64_busDataMosiInBufA_3 
+ FE_OFN68_busDataMosiInBufA_2 FE_OFN71_busDataMosiInBufA_1 
+ FE_OFN76_busDataMosiInBufA_0 FE_OFN78_busDataMosiInBufB_7 
+ FE_OFN80_busDataMosiInBufB_6 FE_OFN82_busDataMosiInBufB_5 
+ FE_OFN84_busDataMosiInBufB_4 FE_OFN86_busDataMosiInBufB_3 
+ FE_OFN89_busDataMosiInBufB_2 FE_OFN93_busDataMosiInBufB_1 
+ FE_OFN94_busDataMosiInBufB_0 FE_OFN98_busDataMosiInBufC_7 
+ FE_OFN100_busDataMosiInBufC_6 FE_OFN104_busDataMosiInBufC_5 
+ FE_OFN107_busDataMosiInBufC_4 FE_OFN111_busDataMosiInBufC_3 
+ FE_OFN114_busDataMosiInBufC_2 FE_OFN118_busDataMosiInBufC_1 
+ FE_OFN120_busDataMosiInBufC_0 pixelConfigIntA<231> pixelConfigIntA<230> 
+ pixelConfigIntA<229> pixelConfigIntA<228> pixelConfigIntA<227> 
+ pixelConfigIntA<226> pixelConfigIntA<225> pixelConfigIntA<224> 
+ pixelConfigIntB<231> pixelConfigIntB<230> pixelConfigIntB<229> 
+ pixelConfigIntB<228> pixelConfigIntB<227> pixelConfigIntB<226> 
+ pixelConfigIntB<225> pixelConfigIntB<224> pixelConfigIntC<231> 
+ pixelConfigIntC<230> pixelConfigIntC<229> pixelConfigIntC<228> 
+ pixelConfigIntC<227> pixelConfigIntC<226> pixelConfigIntC<225> 
+ pixelConfigIntC<224> defaultPixelConfigA<231> defaultPixelConfigA<230> 
+ defaultPixelConfigA<229> defaultPixelConfigA<228> defaultPixelConfigA<227> 
+ defaultPixelConfigA<226> defaultPixelConfigA<225> defaultPixelConfigA<224> 
+ defaultPixelConfigB<231> defaultPixelConfigB<230> defaultPixelConfigB<229> 
+ defaultPixelConfigB<228> defaultPixelConfigB<227> defaultPixelConfigB<226> 
+ defaultPixelConfigB<225> defaultPixelConfigB<224> defaultPixelConfigC<231> 
+ defaultPixelConfigC<230> defaultPixelConfigC<229> defaultPixelConfigC<228> 
+ defaultPixelConfigC<227> defaultPixelConfigC<226> defaultPixelConfigC<225> 
+ defaultPixelConfigC<224> regWeA<28> regWeB<28> regWeC<28> 
+ FE_OFN10_busRstInBufA FE_OFN33_busRstInBufB FE_OFN41_busRstInBufC n_1878 
+ n_1909 n_1940 / memoryCellTMR_374
XREG[27].MC FE_OFN10_busRstInBufA FE_OFN33_busRstInBufB FE_OFN48_busRstInBufC 
+ FE_OFN1325_FE_OFN39_busRstInBufC VDD VSS CTS_9 CTS_3 CTS_2 CTS_6 CTS_5 
+ FE_OFN53_busDataMosiInBufA_7 FE_OFN886_FE_OFN54_busDataMosiInBufA_6 
+ FE_OFN59_busDataMosiInBufA_5 FE_OFN61_busDataMosiInBufA_4 
+ FE_OFN64_busDataMosiInBufA_3 FE_OFN68_busDataMosiInBufA_2 
+ FE_OFN71_busDataMosiInBufA_1 FE_OFN76_busDataMosiInBufA_0 
+ FE_OFN78_busDataMosiInBufB_7 FE_OFN80_busDataMosiInBufB_6 
+ FE_OFN82_busDataMosiInBufB_5 FE_OFN84_busDataMosiInBufB_4 
+ FE_OFN86_busDataMosiInBufB_3 FE_OFN88_busDataMosiInBufB_2 
+ FE_OFN93_busDataMosiInBufB_1 FE_OFN94_busDataMosiInBufB_0 
+ FE_OFN98_busDataMosiInBufC_7 FE_OFN100_busDataMosiInBufC_6 
+ FE_OFN104_busDataMosiInBufC_5 FE_OFN107_busDataMosiInBufC_4 
+ FE_OFN111_busDataMosiInBufC_3 FE_OFN114_busDataMosiInBufC_2 
+ busDataMosiInBufC<1> FE_OFN120_busDataMosiInBufC_0 pixelConfigIntA<223> 
+ pixelConfigIntA<222> pixelConfigIntA<221> pixelConfigIntA<220> 
+ pixelConfigIntA<219> pixelConfigIntA<218> pixelConfigIntA<217> 
+ pixelConfigIntA<216> pixelConfigIntB<223> pixelConfigIntB<222> 
+ pixelConfigIntB<221> pixelConfigIntB<220> pixelConfigIntB<219> 
+ pixelConfigIntB<218> pixelConfigIntB<217> pixelConfigIntB<216> 
+ pixelConfigIntC<223> pixelConfigIntC<222> pixelConfigIntC<221> 
+ pixelConfigIntC<220> pixelConfigIntC<219> pixelConfigIntC<218> 
+ pixelConfigIntC<217> pixelConfigIntC<216> defaultPixelConfigA<223> 
+ defaultPixelConfigA<222> defaultPixelConfigA<221> defaultPixelConfigA<220> 
+ defaultPixelConfigA<219> defaultPixelConfigA<218> defaultPixelConfigA<217> 
+ defaultPixelConfigA<216> defaultPixelConfigB<223> defaultPixelConfigB<222> 
+ defaultPixelConfigB<221> defaultPixelConfigB<220> defaultPixelConfigB<219> 
+ defaultPixelConfigB<218> defaultPixelConfigB<217> defaultPixelConfigB<216> 
+ defaultPixelConfigC<223> defaultPixelConfigC<222> defaultPixelConfigC<221> 
+ defaultPixelConfigC<220> defaultPixelConfigC<219> defaultPixelConfigC<218> 
+ defaultPixelConfigC<217> defaultPixelConfigC<216> regWeA<27> regWeB<27> 
+ regWeC<27> FE_OFN7_busRstInBufA FE_OFN25_busRstInBufB FE_OFN41_busRstInBufC 
+ n_1879 n_1910 n_1941 / memoryCellTMR_375
XREG[26].MC FE_OFN33_busRstInBufB FE_OFN1325_FE_OFN39_busRstInBufC VDD VSS 
+ CTS_10 CTS_9 CTS_3 CTS_2 CTS_5 FE_OFN53_busDataMosiInBufA_7 
+ FE_OFN886_FE_OFN54_busDataMosiInBufA_6 FE_OFN59_busDataMosiInBufA_5 
+ FE_OFN61_busDataMosiInBufA_4 FE_OFN64_busDataMosiInBufA_3 
+ FE_OFN68_busDataMosiInBufA_2 FE_OFN72_busDataMosiInBufA_1 
+ FE_OFN76_busDataMosiInBufA_0 FE_OFN78_busDataMosiInBufB_7 
+ FE_OFN80_busDataMosiInBufB_6 FE_OFN82_busDataMosiInBufB_5 
+ FE_OFN84_busDataMosiInBufB_4 FE_OFN86_busDataMosiInBufB_3 
+ FE_OFN88_busDataMosiInBufB_2 FE_OFN91_busDataMosiInBufB_1 
+ FE_OFN94_busDataMosiInBufB_0 FE_OFN98_busDataMosiInBufC_7 
+ FE_OFN100_busDataMosiInBufC_6 FE_OFN104_busDataMosiInBufC_5 
+ FE_OFN107_busDataMosiInBufC_4 busDataMosiInBufC<3> 
+ FE_OFN114_busDataMosiInBufC_2 FE_OFN116_busDataMosiInBufC_1 
+ FE_OFN120_busDataMosiInBufC_0 pixelConfigIntA<215> pixelConfigIntA<214> 
+ pixelConfigIntA<213> pixelConfigIntA<212> pixelConfigIntA<211> 
+ pixelConfigIntA<210> pixelConfigIntA<209> pixelConfigIntA<208> 
+ pixelConfigIntB<215> pixelConfigIntB<214> pixelConfigIntB<213> 
+ pixelConfigIntB<212> pixelConfigIntB<211> pixelConfigIntB<210> 
+ pixelConfigIntB<209> pixelConfigIntB<208> pixelConfigIntC<215> 
+ pixelConfigIntC<214> pixelConfigIntC<213> pixelConfigIntC<212> 
+ pixelConfigIntC<211> pixelConfigIntC<210> pixelConfigIntC<209> 
+ pixelConfigIntC<208> defaultPixelConfigA<215> defaultPixelConfigA<214> 
+ defaultPixelConfigA<213> defaultPixelConfigA<212> defaultPixelConfigA<211> 
+ defaultPixelConfigA<210> defaultPixelConfigA<209> defaultPixelConfigA<208> 
+ defaultPixelConfigB<215> defaultPixelConfigB<214> defaultPixelConfigB<213> 
+ defaultPixelConfigB<212> defaultPixelConfigB<211> defaultPixelConfigB<210> 
+ defaultPixelConfigB<209> defaultPixelConfigB<208> defaultPixelConfigC<215> 
+ defaultPixelConfigC<214> defaultPixelConfigC<213> defaultPixelConfigC<212> 
+ defaultPixelConfigC<211> defaultPixelConfigC<210> defaultPixelConfigC<209> 
+ defaultPixelConfigC<208> regWeA<26> regWeB<26> regWeC<26> 
+ FE_OFN7_busRstInBufA FE_OFN25_busRstInBufB FE_OFN41_busRstInBufC n_1880 
+ n_1911 n_1942 / memoryCellTMR_376
XREG[25].MC FE_OFN1327_FE_OFN39_busRstInBufC VDD VSS CTS_10 CTS_3 CTS_5 
+ FE_OFN53_busDataMosiInBufA_7 FE_OFN886_FE_OFN54_busDataMosiInBufA_6 
+ FE_OFN59_busDataMosiInBufA_5 busDataMosiInBufA<4> 
+ FE_OFN64_busDataMosiInBufA_3 FE_OFN68_busDataMosiInBufA_2 
+ FE_OFN72_busDataMosiInBufA_1 FE_OFN76_busDataMosiInBufA_0 
+ FE_OFN78_busDataMosiInBufB_7 FE_OFN80_busDataMosiInBufB_6 
+ FE_OFN82_busDataMosiInBufB_5 FE_OFN84_busDataMosiInBufB_4 
+ FE_OFN86_busDataMosiInBufB_3 FE_OFN88_busDataMosiInBufB_2 
+ FE_OFN91_busDataMosiInBufB_1 FE_OFN94_busDataMosiInBufB_0 
+ FE_OFN98_busDataMosiInBufC_7 FE_OFN100_busDataMosiInBufC_6 
+ FE_OFN104_busDataMosiInBufC_5 FE_OFN107_busDataMosiInBufC_4 
+ busDataMosiInBufC<3> FE_OFN114_busDataMosiInBufC_2 
+ FE_OFN116_busDataMosiInBufC_1 FE_OFN120_busDataMosiInBufC_0 
+ pixelConfigIntA<207> pixelConfigIntA<206> pixelConfigIntA<205> 
+ pixelConfigIntA<204> pixelConfigIntA<203> pixelConfigIntA<202> 
+ pixelConfigIntA<201> pixelConfigIntA<200> pixelConfigIntB<207> 
+ pixelConfigIntB<206> pixelConfigIntB<205> pixelConfigIntB<204> 
+ pixelConfigIntB<203> pixelConfigIntB<202> pixelConfigIntB<201> 
+ pixelConfigIntB<200> pixelConfigIntC<207> pixelConfigIntC<206> 
+ pixelConfigIntC<205> pixelConfigIntC<204> pixelConfigIntC<203> 
+ pixelConfigIntC<202> pixelConfigIntC<201> pixelConfigIntC<200> 
+ defaultPixelConfigA<207> defaultPixelConfigA<206> defaultPixelConfigA<205> 
+ defaultPixelConfigA<204> defaultPixelConfigA<203> defaultPixelConfigA<202> 
+ defaultPixelConfigA<201> defaultPixelConfigA<200> defaultPixelConfigB<207> 
+ defaultPixelConfigB<206> defaultPixelConfigB<205> defaultPixelConfigB<204> 
+ defaultPixelConfigB<203> defaultPixelConfigB<202> defaultPixelConfigB<201> 
+ defaultPixelConfigB<200> defaultPixelConfigC<207> defaultPixelConfigC<206> 
+ defaultPixelConfigC<205> defaultPixelConfigC<204> defaultPixelConfigC<203> 
+ defaultPixelConfigC<202> defaultPixelConfigC<201> defaultPixelConfigC<200> 
+ regWeA<25> regWeB<25> regWeC<25> FE_OFN7_busRstInBufA FE_OFN25_busRstInBufB 
+ FE_OFN1325_FE_OFN39_busRstInBufC n_1881 n_1912 n_1943 / memoryCellTMR_377
XREG[24].MC FE_OFN9_busRstInBufA FE_OFN29_busRstInBufB FE_OFN45_busRstInBufC 
+ FE_OFN48_busRstInBufC FE_OFN47_busRstInBufC FE_OFN39_busRstInBufC 
+ FE_OFN1325_FE_OFN39_busRstInBufC VDD VSS CTS_9 CTS_2 CTS_6 
+ FE_OFN52_busDataMosiInBufA_7 FE_OFN55_busDataMosiInBufA_6 
+ FE_OFN58_busDataMosiInBufA_5 FE_OFN62_busDataMosiInBufA_4 
+ FE_OFN63_busDataMosiInBufA_3 FE_OFN69_busDataMosiInBufA_2 
+ FE_OFN71_busDataMosiInBufA_1 FE_OFN75_busDataMosiInBufA_0 
+ FE_OFN77_busDataMosiInBufB_7 FE_OFN79_busDataMosiInBufB_6 
+ FE_OFN83_busDataMosiInBufB_5 FE_OFN85_busDataMosiInBufB_4 
+ FE_OFN87_busDataMosiInBufB_3 FE_OFN89_busDataMosiInBufB_2 
+ FE_OFN93_busDataMosiInBufB_1 FE_OFN96_busDataMosiInBufB_0 
+ FE_OFN99_busDataMosiInBufC_7 FE_OFN101_busDataMosiInBufC_6 
+ FE_OFN106_busDataMosiInBufC_5 FE_OFN107_busDataMosiInBufC_4 
+ FE_OFN111_busDataMosiInBufC_3 FE_OFN114_busDataMosiInBufC_2 
+ FE_OFN118_busDataMosiInBufC_1 FE_OFN120_busDataMosiInBufC_0 
+ pixelConfigIntA<199> pixelConfigIntA<198> pixelConfigIntA<197> 
+ pixelConfigIntA<196> pixelConfigIntA<195> pixelConfigIntA<194> 
+ pixelConfigIntA<193> pixelConfigIntA<192> pixelConfigIntB<199> 
+ pixelConfigIntB<198> pixelConfigIntB<197> pixelConfigIntB<196> 
+ pixelConfigIntB<195> pixelConfigIntB<194> pixelConfigIntB<193> 
+ pixelConfigIntB<192> pixelConfigIntC<199> pixelConfigIntC<198> 
+ pixelConfigIntC<197> pixelConfigIntC<196> pixelConfigIntC<195> 
+ pixelConfigIntC<194> pixelConfigIntC<193> pixelConfigIntC<192> 
+ defaultPixelConfigA<199> defaultPixelConfigA<198> defaultPixelConfigA<197> 
+ defaultPixelConfigA<196> defaultPixelConfigA<195> defaultPixelConfigA<194> 
+ defaultPixelConfigA<193> defaultPixelConfigA<192> defaultPixelConfigB<199> 
+ defaultPixelConfigB<198> defaultPixelConfigB<197> defaultPixelConfigB<196> 
+ defaultPixelConfigB<195> defaultPixelConfigB<194> defaultPixelConfigB<193> 
+ defaultPixelConfigB<192> defaultPixelConfigC<199> defaultPixelConfigC<198> 
+ defaultPixelConfigC<197> defaultPixelConfigC<196> defaultPixelConfigC<195> 
+ defaultPixelConfigC<194> defaultPixelConfigC<193> defaultPixelConfigC<192> 
+ regWeA<24> regWeB<24> regWeC<24> FE_OFN14_busRstInBufA FE_OFN32_busRstInBufB 
+ FE_OFN41_busRstInBufC n_1882 n_1913 n_1944 / memoryCellTMR_378
XREG[23].MC FE_OFN9_busRstInBufA FE_OFN48_busRstInBufC FE_OFN39_busRstInBufC 
+ VDD VSS CTS_9 CTS_4 CTS_2 CTS_6 FE_OFN52_busDataMosiInBufA_7 
+ FE_OFN55_busDataMosiInBufA_6 FE_OFN58_busDataMosiInBufA_5 
+ FE_OFN62_busDataMosiInBufA_4 FE_OFN63_busDataMosiInBufA_3 
+ FE_OFN69_busDataMosiInBufA_2 FE_OFN71_busDataMosiInBufA_1 
+ FE_OFN75_busDataMosiInBufA_0 FE_OFN77_busDataMosiInBufB_7 
+ FE_OFN79_busDataMosiInBufB_6 FE_OFN83_busDataMosiInBufB_5 
+ FE_OFN85_busDataMosiInBufB_4 FE_OFN87_busDataMosiInBufB_3 
+ FE_OFN89_busDataMosiInBufB_2 FE_OFN93_busDataMosiInBufB_1 
+ FE_OFN96_busDataMosiInBufB_0 FE_OFN99_busDataMosiInBufC_7 
+ FE_OFN101_busDataMosiInBufC_6 FE_OFN105_busDataMosiInBufC_5 
+ FE_OFN108_busDataMosiInBufC_4 FE_OFN111_busDataMosiInBufC_3 
+ FE_OFN114_busDataMosiInBufC_2 busDataMosiInBufC<1> 
+ FE_OFN120_busDataMosiInBufC_0 pixelConfigIntA<191> pixelConfigIntA<190> 
+ pixelConfigIntA<189> pixelConfigIntA<188> pixelConfigIntA<187> 
+ pixelConfigIntA<186> pixelConfigIntA<185> pixelConfigIntA<184> 
+ pixelConfigIntB<191> pixelConfigIntB<190> pixelConfigIntB<189> 
+ pixelConfigIntB<188> pixelConfigIntB<187> pixelConfigIntB<186> 
+ pixelConfigIntB<185> pixelConfigIntB<184> pixelConfigIntC<191> 
+ pixelConfigIntC<190> pixelConfigIntC<189> pixelConfigIntC<188> 
+ pixelConfigIntC<187> pixelConfigIntC<186> pixelConfigIntC<185> 
+ pixelConfigIntC<184> defaultPixelConfigA<191> defaultPixelConfigA<190> 
+ defaultPixelConfigA<189> defaultPixelConfigA<188> defaultPixelConfigA<187> 
+ defaultPixelConfigA<186> defaultPixelConfigA<185> defaultPixelConfigA<184> 
+ defaultPixelConfigB<191> defaultPixelConfigB<190> defaultPixelConfigB<189> 
+ defaultPixelConfigB<188> defaultPixelConfigB<187> defaultPixelConfigB<186> 
+ defaultPixelConfigB<185> defaultPixelConfigB<184> defaultPixelConfigC<191> 
+ defaultPixelConfigC<190> defaultPixelConfigC<189> defaultPixelConfigC<188> 
+ defaultPixelConfigC<187> defaultPixelConfigC<186> defaultPixelConfigC<185> 
+ defaultPixelConfigC<184> regWeA<23> regWeB<23> regWeC<23> 
+ FE_OFN14_busRstInBufA FE_OFN32_busRstInBufB FE_OFN45_busRstInBufC n_1883 
+ n_1914 n_1945 / memoryCellTMR_379
XREG[22].MC FE_OFN31_busRstInBufB FE_OFN28_busRstInBufB FE_OFN39_busRstInBufC 
+ FE_OFN48_busRstInBufC VDD VSS CTS_9 CTS_4 CTS_2 CTS_6 
+ FE_OFN52_busDataMosiInBufA_7 FE_OFN55_busDataMosiInBufA_6 
+ FE_OFN58_busDataMosiInBufA_5 FE_OFN62_busDataMosiInBufA_4 
+ FE_OFN63_busDataMosiInBufA_3 FE_OFN69_busDataMosiInBufA_2 
+ FE_OFN71_busDataMosiInBufA_1 FE_OFN75_busDataMosiInBufA_0 
+ FE_OFN77_busDataMosiInBufB_7 FE_OFN79_busDataMosiInBufB_6 
+ FE_OFN83_busDataMosiInBufB_5 FE_OFN85_busDataMosiInBufB_4 
+ FE_OFN87_busDataMosiInBufB_3 FE_OFN89_busDataMosiInBufB_2 
+ FE_OFN93_busDataMosiInBufB_1 FE_OFN96_busDataMosiInBufB_0 
+ FE_OFN99_busDataMosiInBufC_7 FE_OFN101_busDataMosiInBufC_6 
+ FE_OFN105_busDataMosiInBufC_5 FE_OFN108_busDataMosiInBufC_4 
+ FE_OFN110_busDataMosiInBufC_3 FE_OFN115_busDataMosiInBufC_2 
+ FE_OFN118_busDataMosiInBufC_1 FE_OFN119_busDataMosiInBufC_0 
+ pixelConfigIntA<183> pixelConfigIntA<182> pixelConfigIntA<181> 
+ pixelConfigIntA<180> pixelConfigIntA<179> pixelConfigIntA<178> 
+ pixelConfigIntA<177> pixelConfigIntA<176> pixelConfigIntB<183> 
+ pixelConfigIntB<182> pixelConfigIntB<181> pixelConfigIntB<180> 
+ pixelConfigIntB<179> pixelConfigIntB<178> pixelConfigIntB<177> 
+ pixelConfigIntB<176> pixelConfigIntC<183> pixelConfigIntC<182> 
+ pixelConfigIntC<181> pixelConfigIntC<180> pixelConfigIntC<179> 
+ pixelConfigIntC<178> pixelConfigIntC<177> pixelConfigIntC<176> 
+ defaultPixelConfigA<183> defaultPixelConfigA<182> defaultPixelConfigA<181> 
+ defaultPixelConfigA<180> defaultPixelConfigA<179> defaultPixelConfigA<178> 
+ defaultPixelConfigA<177> defaultPixelConfigA<176> defaultPixelConfigB<183> 
+ defaultPixelConfigB<182> defaultPixelConfigB<181> defaultPixelConfigB<180> 
+ defaultPixelConfigB<179> defaultPixelConfigB<178> defaultPixelConfigB<177> 
+ defaultPixelConfigB<176> defaultPixelConfigC<183> defaultPixelConfigC<182> 
+ defaultPixelConfigC<181> defaultPixelConfigC<180> defaultPixelConfigC<179> 
+ defaultPixelConfigC<178> defaultPixelConfigC<177> defaultPixelConfigC<176> 
+ regWeA<22> regWeB<22> regWeC<22> FE_OFN14_busRstInBufA FE_OFN32_busRstInBufB 
+ FE_OFN43_busRstInBufC n_1884 n_1915 n_1946 / memoryCellTMR_380
XREG[21].MC FE_OFN16_busRstInBufA FE_OFN14_busRstInBufA VDD VSS CTS_1 CTS_4 
+ CTS_2 CTS_7 CTS_6 FE_OFN52_busDataMosiInBufA_7 FE_OFN55_busDataMosiInBufA_6 
+ FE_OFN58_busDataMosiInBufA_5 FE_OFN62_busDataMosiInBufA_4 
+ FE_OFN63_busDataMosiInBufA_3 FE_OFN69_busDataMosiInBufA_2 
+ FE_OFN71_busDataMosiInBufA_1 FE_OFN75_busDataMosiInBufA_0 
+ FE_OFN77_busDataMosiInBufB_7 FE_OFN79_busDataMosiInBufB_6 
+ FE_OFN81_busDataMosiInBufB_5 FE_OFN85_busDataMosiInBufB_4 
+ FE_OFN87_busDataMosiInBufB_3 FE_OFN89_busDataMosiInBufB_2 
+ FE_OFN93_busDataMosiInBufB_1 FE_OFN96_busDataMosiInBufB_0 
+ FE_OFN99_busDataMosiInBufC_7 busDataMosiInBufC<6> 
+ FE_OFN105_busDataMosiInBufC_5 FE_OFN108_busDataMosiInBufC_4 
+ FE_OFN110_busDataMosiInBufC_3 FE_OFN115_busDataMosiInBufC_2 
+ FE_OFN117_busDataMosiInBufC_1 FE_OFN119_busDataMosiInBufC_0 
+ pixelConfigIntA<175> pixelConfigIntA<174> pixelConfigIntA<173> 
+ pixelConfigIntA<172> pixelConfigIntA<171> pixelConfigIntA<170> 
+ pixelConfigIntA<169> pixelConfigIntA<168> pixelConfigIntB<175> 
+ pixelConfigIntB<174> pixelConfigIntB<173> pixelConfigIntB<172> 
+ pixelConfigIntB<171> pixelConfigIntB<170> pixelConfigIntB<169> 
+ pixelConfigIntB<168> pixelConfigIntC<175> pixelConfigIntC<174> 
+ pixelConfigIntC<173> pixelConfigIntC<172> pixelConfigIntC<171> 
+ pixelConfigIntC<170> pixelConfigIntC<169> pixelConfigIntC<168> 
+ defaultPixelConfigA<175> defaultPixelConfigA<174> defaultPixelConfigA<173> 
+ defaultPixelConfigA<172> defaultPixelConfigA<171> defaultPixelConfigA<170> 
+ defaultPixelConfigA<169> defaultPixelConfigA<168> defaultPixelConfigB<175> 
+ defaultPixelConfigB<174> defaultPixelConfigB<173> defaultPixelConfigB<172> 
+ defaultPixelConfigB<171> defaultPixelConfigB<170> defaultPixelConfigB<169> 
+ defaultPixelConfigB<168> defaultPixelConfigC<175> defaultPixelConfigC<174> 
+ defaultPixelConfigC<173> defaultPixelConfigC<172> defaultPixelConfigC<171> 
+ defaultPixelConfigC<170> defaultPixelConfigC<169> defaultPixelConfigC<168> 
+ regWeA<21> regWeB<21> regWeC<21> FE_OFN15_busRstInBufA FE_OFN28_busRstInBufB 
+ FE_OFN39_busRstInBufC n_1885 n_1916 n_1947 / memoryCellTMR_381
XREG[20].MC FE_OFN31_busRstInBufB VDD VSS CTS_9 CTS_2 CTS_6 
+ FE_OFN52_busDataMosiInBufA_7 FE_OFN55_busDataMosiInBufA_6 
+ FE_OFN58_busDataMosiInBufA_5 FE_OFN62_busDataMosiInBufA_4 
+ FE_OFN63_busDataMosiInBufA_3 FE_OFN69_busDataMosiInBufA_2 
+ FE_OFN73_busDataMosiInBufA_1 FE_OFN75_busDataMosiInBufA_0 
+ FE_OFN77_busDataMosiInBufB_7 FE_OFN79_busDataMosiInBufB_6 
+ FE_OFN83_busDataMosiInBufB_5 FE_OFN85_busDataMosiInBufB_4 
+ FE_OFN87_busDataMosiInBufB_3 FE_OFN89_busDataMosiInBufB_2 
+ FE_OFN92_busDataMosiInBufB_1 FE_OFN96_busDataMosiInBufB_0 
+ FE_OFN99_busDataMosiInBufC_7 FE_OFN101_busDataMosiInBufC_6 
+ FE_OFN106_busDataMosiInBufC_5 FE_OFN108_busDataMosiInBufC_4 
+ FE_OFN110_busDataMosiInBufC_3 FE_OFN115_busDataMosiInBufC_2 
+ FE_OFN118_busDataMosiInBufC_1 FE_OFN120_busDataMosiInBufC_0 
+ pixelConfigIntA<167> pixelConfigIntA<166> pixelConfigIntA<165> 
+ pixelConfigIntA<164> pixelConfigIntA<163> pixelConfigIntA<162> 
+ pixelConfigIntA<161> pixelConfigIntA<160> pixelConfigIntB<167> 
+ pixelConfigIntB<166> pixelConfigIntB<165> pixelConfigIntB<164> 
+ pixelConfigIntB<163> pixelConfigIntB<162> pixelConfigIntB<161> 
+ pixelConfigIntB<160> pixelConfigIntC<167> pixelConfigIntC<166> 
+ pixelConfigIntC<165> pixelConfigIntC<164> pixelConfigIntC<163> 
+ pixelConfigIntC<162> pixelConfigIntC<161> pixelConfigIntC<160> 
+ defaultPixelConfigA<167> defaultPixelConfigA<166> defaultPixelConfigA<165> 
+ defaultPixelConfigA<164> defaultPixelConfigA<163> defaultPixelConfigA<162> 
+ defaultPixelConfigA<161> defaultPixelConfigA<160> defaultPixelConfigB<167> 
+ defaultPixelConfigB<166> defaultPixelConfigB<165> defaultPixelConfigB<164> 
+ defaultPixelConfigB<163> defaultPixelConfigB<162> defaultPixelConfigB<161> 
+ defaultPixelConfigB<160> defaultPixelConfigC<167> defaultPixelConfigC<166> 
+ defaultPixelConfigC<165> defaultPixelConfigC<164> defaultPixelConfigC<163> 
+ defaultPixelConfigC<162> defaultPixelConfigC<161> defaultPixelConfigC<160> 
+ regWeA<20> regWeB<20> regWeC<20> FE_OFN13_busRstInBufA FE_OFN32_busRstInBufB 
+ FE_OFN45_busRstInBufC n_1886 n_1917 n_1948 / memoryCellTMR_382
XREG[19].MC VDD VSS CTS_9 CTS_2 CTS_6 FE_OFN52_busDataMosiInBufA_7 
+ FE_OFN55_busDataMosiInBufA_6 FE_OFN58_busDataMosiInBufA_5 
+ FE_OFN62_busDataMosiInBufA_4 FE_OFN63_busDataMosiInBufA_3 
+ FE_OFN69_busDataMosiInBufA_2 FE_OFN73_busDataMosiInBufA_1 
+ FE_OFN75_busDataMosiInBufA_0 FE_OFN77_busDataMosiInBufB_7 
+ FE_OFN79_busDataMosiInBufB_6 FE_OFN83_busDataMosiInBufB_5 
+ FE_OFN85_busDataMosiInBufB_4 FE_OFN87_busDataMosiInBufB_3 
+ FE_OFN89_busDataMosiInBufB_2 FE_OFN92_busDataMosiInBufB_1 
+ FE_OFN96_busDataMosiInBufB_0 FE_OFN99_busDataMosiInBufC_7 
+ FE_OFN101_busDataMosiInBufC_6 FE_OFN106_busDataMosiInBufC_5 
+ FE_OFN108_busDataMosiInBufC_4 FE_OFN110_busDataMosiInBufC_3 
+ FE_OFN115_busDataMosiInBufC_2 FE_OFN118_busDataMosiInBufC_1 
+ FE_OFN120_busDataMosiInBufC_0 pixelConfigIntA<159> pixelConfigIntA<158> 
+ pixelConfigIntA<157> pixelConfigIntA<156> pixelConfigIntA<155> 
+ pixelConfigIntA<154> pixelConfigIntA<153> pixelConfigIntA<152> 
+ pixelConfigIntB<159> pixelConfigIntB<158> pixelConfigIntB<157> 
+ pixelConfigIntB<156> pixelConfigIntB<155> pixelConfigIntB<154> 
+ pixelConfigIntB<153> pixelConfigIntB<152> pixelConfigIntC<159> 
+ pixelConfigIntC<158> pixelConfigIntC<157> pixelConfigIntC<156> 
+ pixelConfigIntC<155> pixelConfigIntC<154> pixelConfigIntC<153> 
+ pixelConfigIntC<152> defaultPixelConfigA<159> defaultPixelConfigA<158> 
+ defaultPixelConfigA<157> defaultPixelConfigA<156> defaultPixelConfigA<155> 
+ defaultPixelConfigA<154> defaultPixelConfigA<153> defaultPixelConfigA<152> 
+ defaultPixelConfigB<159> defaultPixelConfigB<158> defaultPixelConfigB<157> 
+ defaultPixelConfigB<156> defaultPixelConfigB<155> defaultPixelConfigB<154> 
+ defaultPixelConfigB<153> defaultPixelConfigB<152> defaultPixelConfigC<159> 
+ defaultPixelConfigC<158> defaultPixelConfigC<157> defaultPixelConfigC<156> 
+ defaultPixelConfigC<155> defaultPixelConfigC<154> defaultPixelConfigC<153> 
+ defaultPixelConfigC<152> regWeA<19> regWeB<19> regWeC<19> 
+ FE_OFN13_busRstInBufA FE_OFN31_busRstInBufB FE_OFN48_busRstInBufC n_1887 
+ n_1918 n_1949 / memoryCellTMR_383
XREG[18].MC FE_OFN14_busRstInBufA FE_OFN28_busRstInBufB FE_OFN39_busRstInBufC 
+ FE_OFN48_busRstInBufC VDD VSS CTS_1 CTS_4 CTS_2 CTS_7 CTS_6 
+ FE_OFN52_busDataMosiInBufA_7 FE_OFN55_busDataMosiInBufA_6 
+ busDataMosiInBufA<5> FE_OFN60_busDataMosiInBufA_4 
+ FE_OFN63_busDataMosiInBufA_3 FE_OFN69_busDataMosiInBufA_2 
+ busDataMosiInBufA<1> busDataMosiInBufA<0> FE_OFN77_busDataMosiInBufB_7 
+ FE_OFN79_busDataMosiInBufB_6 FE_OFN81_busDataMosiInBufB_5 
+ FE_OFN85_busDataMosiInBufB_4 FE_OFN87_busDataMosiInBufB_3 
+ FE_OFN89_busDataMosiInBufB_2 FE_OFN92_busDataMosiInBufB_1 
+ FE_OFN96_busDataMosiInBufB_0 FE_OFN99_busDataMosiInBufC_7 
+ FE_OFN101_busDataMosiInBufC_6 FE_OFN105_busDataMosiInBufC_5 
+ FE_OFN108_busDataMosiInBufC_4 FE_OFN110_busDataMosiInBufC_3 
+ FE_OFN115_busDataMosiInBufC_2 FE_OFN117_busDataMosiInBufC_1 
+ FE_OFN119_busDataMosiInBufC_0 pixelConfigIntA<151> pixelConfigIntA<150> 
+ pixelConfigIntA<149> pixelConfigIntA<148> pixelConfigIntA<147> 
+ pixelConfigIntA<146> pixelConfigIntA<145> pixelConfigIntA<144> 
+ pixelConfigIntB<151> pixelConfigIntB<150> pixelConfigIntB<149> 
+ pixelConfigIntB<148> pixelConfigIntB<147> pixelConfigIntB<146> 
+ pixelConfigIntB<145> pixelConfigIntB<144> pixelConfigIntC<151> 
+ pixelConfigIntC<150> pixelConfigIntC<149> pixelConfigIntC<148> 
+ pixelConfigIntC<147> pixelConfigIntC<146> pixelConfigIntC<145> 
+ pixelConfigIntC<144> defaultPixelConfigA<151> defaultPixelConfigA<150> 
+ defaultPixelConfigA<149> defaultPixelConfigA<148> defaultPixelConfigA<147> 
+ defaultPixelConfigA<146> defaultPixelConfigA<145> defaultPixelConfigA<144> 
+ defaultPixelConfigB<151> defaultPixelConfigB<150> defaultPixelConfigB<149> 
+ defaultPixelConfigB<148> defaultPixelConfigB<147> defaultPixelConfigB<146> 
+ defaultPixelConfigB<145> defaultPixelConfigB<144> defaultPixelConfigC<151> 
+ defaultPixelConfigC<150> defaultPixelConfigC<149> defaultPixelConfigC<148> 
+ defaultPixelConfigC<147> defaultPixelConfigC<146> defaultPixelConfigC<145> 
+ defaultPixelConfigC<144> regWeA<18> regWeB<18> regWeC<18> 
+ FE_OFN16_busRstInBufA FE_OFN31_busRstInBufB FE_OFN43_busRstInBufC n_1888 
+ n_1919 n_1950 / memoryCellTMR_384
XREG[17].MC FE_OFN13_busRstInBufA FE_OFN28_busRstInBufB FE_OFN43_busRstInBufC 
+ VDD VSS CTS_9 CTS_2 CTS_6 FE_OFN52_busDataMosiInBufA_7 
+ FE_OFN55_busDataMosiInBufA_6 FE_OFN58_busDataMosiInBufA_5 
+ FE_OFN62_busDataMosiInBufA_4 FE_OFN63_busDataMosiInBufA_3 
+ FE_OFN69_busDataMosiInBufA_2 FE_OFN73_busDataMosiInBufA_1 
+ FE_OFN75_busDataMosiInBufA_0 FE_OFN77_busDataMosiInBufB_7 
+ FE_OFN79_busDataMosiInBufB_6 FE_OFN83_busDataMosiInBufB_5 
+ FE_OFN85_busDataMosiInBufB_4 FE_OFN87_busDataMosiInBufB_3 
+ FE_OFN89_busDataMosiInBufB_2 FE_OFN92_busDataMosiInBufB_1 
+ FE_OFN96_busDataMosiInBufB_0 FE_OFN99_busDataMosiInBufC_7 
+ FE_OFN101_busDataMosiInBufC_6 FE_OFN105_busDataMosiInBufC_5 
+ FE_OFN108_busDataMosiInBufC_4 FE_OFN110_busDataMosiInBufC_3 
+ FE_OFN115_busDataMosiInBufC_2 FE_OFN117_busDataMosiInBufC_1 
+ FE_OFN119_busDataMosiInBufC_0 pixelConfigIntA<143> pixelConfigIntA<142> 
+ pixelConfigIntA<141> pixelConfigIntA<140> pixelConfigIntA<139> 
+ pixelConfigIntA<138> pixelConfigIntA<137> pixelConfigIntA<136> 
+ pixelConfigIntB<143> pixelConfigIntB<142> pixelConfigIntB<141> 
+ pixelConfigIntB<140> pixelConfigIntB<139> pixelConfigIntB<138> 
+ pixelConfigIntB<137> pixelConfigIntB<136> pixelConfigIntC<143> 
+ pixelConfigIntC<142> pixelConfigIntC<141> pixelConfigIntC<140> 
+ pixelConfigIntC<139> pixelConfigIntC<138> pixelConfigIntC<137> 
+ pixelConfigIntC<136> defaultPixelConfigA<143> defaultPixelConfigA<142> 
+ defaultPixelConfigA<141> defaultPixelConfigA<140> defaultPixelConfigA<139> 
+ defaultPixelConfigA<138> defaultPixelConfigA<137> defaultPixelConfigA<136> 
+ defaultPixelConfigB<143> defaultPixelConfigB<142> defaultPixelConfigB<141> 
+ defaultPixelConfigB<140> defaultPixelConfigB<139> defaultPixelConfigB<138> 
+ defaultPixelConfigB<137> defaultPixelConfigB<136> defaultPixelConfigC<143> 
+ defaultPixelConfigC<142> defaultPixelConfigC<141> defaultPixelConfigC<140> 
+ defaultPixelConfigC<139> defaultPixelConfigC<138> defaultPixelConfigC<137> 
+ defaultPixelConfigC<136> regWeA<17> regWeB<17> regWeC<17> 
+ FE_OFN14_busRstInBufA FE_OFN31_busRstInBufB FE_OFN48_busRstInBufC n_1889 
+ n_1920 n_1951 / memoryCellTMR_385
XREG[16].MC FE_OFN28_busRstInBufB FE_OFN39_busRstInBufC VDD VSS CTS_1 CTS_4 
+ CTS_7 CTS_6 FE_OFN52_busDataMosiInBufA_7 busDataMosiInBufA<6> 
+ busDataMosiInBufA<5> FE_OFN60_busDataMosiInBufA_4 busDataMosiInBufA<3> 
+ FE_OFN1604_busDataMosiInBufA_2 busDataMosiInBufA<1> busDataMosiInBufA<0> 
+ FE_OFN77_busDataMosiInBufB_7 FE_OFN79_busDataMosiInBufB_6 
+ FE_OFN81_busDataMosiInBufB_5 FE_OFN85_busDataMosiInBufB_4 
+ busDataMosiInBufB<3> busDataMosiInBufB<2> FE_OFN92_busDataMosiInBufB_1 
+ FE_OFN96_busDataMosiInBufB_0 FE_OFN99_busDataMosiInBufC_7 
+ FE_OFN101_busDataMosiInBufC_6 FE_OFN105_busDataMosiInBufC_5 
+ FE_OFN108_busDataMosiInBufC_4 FE_OFN109_busDataMosiInBufC_3 
+ FE_OFN115_busDataMosiInBufC_2 FE_OFN117_busDataMosiInBufC_1 
+ FE_OFN119_busDataMosiInBufC_0 pixelConfigIntA<135> pixelConfigIntA<134> 
+ pixelConfigIntA<133> pixelConfigIntA<132> pixelConfigIntA<131> 
+ pixelConfigIntA<130> pixelConfigIntA<129> pixelConfigIntA<128> 
+ pixelConfigIntB<135> pixelConfigIntB<134> pixelConfigIntB<133> 
+ pixelConfigIntB<132> pixelConfigIntB<131> pixelConfigIntB<130> 
+ pixelConfigIntB<129> pixelConfigIntB<128> pixelConfigIntC<135> 
+ pixelConfigIntC<134> pixelConfigIntC<133> pixelConfigIntC<132> 
+ pixelConfigIntC<131> pixelConfigIntC<130> pixelConfigIntC<129> 
+ pixelConfigIntC<128> defaultPixelConfigA<135> defaultPixelConfigA<134> 
+ defaultPixelConfigA<133> defaultPixelConfigA<132> defaultPixelConfigA<131> 
+ defaultPixelConfigA<130> defaultPixelConfigA<129> defaultPixelConfigA<128> 
+ defaultPixelConfigB<135> defaultPixelConfigB<134> defaultPixelConfigB<133> 
+ defaultPixelConfigB<132> defaultPixelConfigB<131> defaultPixelConfigB<130> 
+ defaultPixelConfigB<129> defaultPixelConfigB<128> defaultPixelConfigC<135> 
+ defaultPixelConfigC<134> defaultPixelConfigC<133> defaultPixelConfigC<132> 
+ defaultPixelConfigC<131> defaultPixelConfigC<130> defaultPixelConfigC<129> 
+ defaultPixelConfigC<128> regWeA<16> regWeB<16> regWeC<16> 
+ FE_OFN16_busRstInBufA FE_OFN22_busRstInBufB FE_OFN38_busRstInBufC n_1890 
+ n_1921 n_1952 / memoryCellTMR_386
XREG[15].MC FE_OFN30_busRstInBufB FE_OFN28_busRstInBufB VDD VSS CTS_1 CTS_4 
+ CTS_7 FE_OFN52_busDataMosiInBufA_7 busDataMosiInBufA<6> busDataMosiInBufA<5> 
+ FE_OFN60_busDataMosiInBufA_4 busDataMosiInBufA<3> 
+ FE_OFN1604_busDataMosiInBufA_2 busDataMosiInBufA<1> busDataMosiInBufA<0> 
+ FE_OFN77_busDataMosiInBufB_7 busDataMosiInBufB<6> 
+ FE_OFN81_busDataMosiInBufB_5 FE_OFN85_busDataMosiInBufB_4 
+ busDataMosiInBufB<3> busDataMosiInBufB<2> FE_OFN92_busDataMosiInBufB_1 
+ busDataMosiInBufB<0> FE_OFN99_busDataMosiInBufC_7 busDataMosiInBufC<6> 
+ FE_OFN105_busDataMosiInBufC_5 FE_OFN108_busDataMosiInBufC_4 
+ FE_OFN109_busDataMosiInBufC_3 FE_OFN115_busDataMosiInBufC_2 
+ FE_OFN117_busDataMosiInBufC_1 FE_OFN119_busDataMosiInBufC_0 
+ pixelConfigIntA<127> pixelConfigIntA<126> pixelConfigIntA<125> 
+ pixelConfigIntA<124> pixelConfigIntA<123> pixelConfigIntA<122> 
+ pixelConfigIntA<121> pixelConfigIntA<120> pixelConfigIntB<127> 
+ pixelConfigIntB<126> pixelConfigIntB<125> pixelConfigIntB<124> 
+ pixelConfigIntB<123> pixelConfigIntB<122> pixelConfigIntB<121> 
+ pixelConfigIntB<120> pixelConfigIntC<127> pixelConfigIntC<126> 
+ pixelConfigIntC<125> pixelConfigIntC<124> pixelConfigIntC<123> 
+ pixelConfigIntC<122> pixelConfigIntC<121> pixelConfigIntC<120> 
+ defaultPixelConfigA<127> defaultPixelConfigA<126> defaultPixelConfigA<125> 
+ defaultPixelConfigA<124> defaultPixelConfigA<123> defaultPixelConfigA<122> 
+ defaultPixelConfigA<121> defaultPixelConfigA<120> defaultPixelConfigB<127> 
+ defaultPixelConfigB<126> defaultPixelConfigB<125> defaultPixelConfigB<124> 
+ defaultPixelConfigB<123> defaultPixelConfigB<122> defaultPixelConfigB<121> 
+ defaultPixelConfigB<120> defaultPixelConfigC<127> defaultPixelConfigC<126> 
+ defaultPixelConfigC<125> defaultPixelConfigC<124> defaultPixelConfigC<123> 
+ defaultPixelConfigC<122> defaultPixelConfigC<121> defaultPixelConfigC<120> 
+ regWeA<15> regWeB<15> regWeC<15> FE_OFN16_busRstInBufA FE_OFN22_busRstInBufB 
+ FE_OFN38_busRstInBufC n_1891 n_1922 n_1953 / memoryCellTMR_387
XREG[14].MC FE_OFN8_busRstInBufA FE_OFN25_busRstInBufB FE_OFN26_busRstInBufB 
+ FE_OFN1325_FE_OFN39_busRstInBufC FE_OFN1326_FE_OFN39_busRstInBufC 
+ FE_OFN1327_FE_OFN39_busRstInBufC VDD VSS CTS_10 CTS_3 CTS_5 
+ FE_OFN53_busDataMosiInBufA_7 FE_OFN886_FE_OFN54_busDataMosiInBufA_6 
+ FE_OFN59_busDataMosiInBufA_5 busDataMosiInBufA<4> 
+ FE_OFN64_busDataMosiInBufA_3 FE_OFN68_busDataMosiInBufA_2 
+ FE_OFN72_busDataMosiInBufA_1 FE_OFN76_busDataMosiInBufA_0 
+ FE_OFN78_busDataMosiInBufB_7 FE_OFN80_busDataMosiInBufB_6 
+ FE_OFN82_busDataMosiInBufB_5 FE_OFN84_busDataMosiInBufB_4 
+ FE_OFN86_busDataMosiInBufB_3 FE_OFN88_busDataMosiInBufB_2 
+ FE_OFN91_busDataMosiInBufB_1 FE_OFN94_busDataMosiInBufB_0 
+ FE_OFN98_busDataMosiInBufC_7 FE_OFN100_busDataMosiInBufC_6 
+ FE_OFN104_busDataMosiInBufC_5 FE_OFN107_busDataMosiInBufC_4 
+ busDataMosiInBufC<3> FE_OFN114_busDataMosiInBufC_2 
+ FE_OFN116_busDataMosiInBufC_1 busDataMosiInBufC<0> pixelConfigIntA<119> 
+ pixelConfigIntA<118> pixelConfigIntA<117> pixelConfigIntA<116> 
+ pixelConfigIntA<115> pixelConfigIntA<114> pixelConfigIntA<113> 
+ pixelConfigIntA<112> pixelConfigIntB<119> pixelConfigIntB<118> 
+ pixelConfigIntB<117> pixelConfigIntB<116> pixelConfigIntB<115> 
+ pixelConfigIntB<114> pixelConfigIntB<113> pixelConfigIntB<112> 
+ pixelConfigIntC<119> pixelConfigIntC<118> pixelConfigIntC<117> 
+ pixelConfigIntC<116> pixelConfigIntC<115> pixelConfigIntC<114> 
+ pixelConfigIntC<113> pixelConfigIntC<112> defaultPixelConfig<119> 
+ defaultPixelConfigA<118> defaultPixelConfigA<117> defaultPixelConfigA<116> 
+ defaultPixelConfig<115> defaultPixelConfigA<114> defaultPixelConfig<113> 
+ defaultPixelConfig<112> defaultPixelConfigB<119> defaultPixelConfigB<118> 
+ defaultPixelConfigB<117> defaultPixelConfig<116> defaultPixelConfigB<115> 
+ defaultPixelConfigB<114> defaultPixelConfigB<113> defaultPixelConfigB<112> 
+ defaultPixelConfigC<119> defaultPixelConfigC<118> defaultPixelConfigC<117> 
+ defaultPixelConfigC<116> defaultPixelConfigC<115> defaultPixelConfigC<114> 
+ defaultPixelConfigC<113> defaultPixelConfigC<112> regWeA<14> regWeB<14> 
+ regWeC<14> FE_OFN7_busRstInBufA FE_OFN23_busRstInBufB FE_OFN48_busRstInBufC 
+ n_1892 n_1923 n_1954 / memoryCellTMR_388
XREG[13].MC FE_OFN12_busRstInBufA FE_OFN22_busRstInBufB FE_OFN22_busRstInBufB 
+ FE_OFN38_busRstInBufC VDD VSS CTS_1 CTS_4 CTS_7 FE_OFN52_busDataMosiInBufA_7 
+ busDataMosiInBufA<6> busDataMosiInBufA<5> FE_OFN60_busDataMosiInBufA_4 
+ FE_OFN63_busDataMosiInBufA_3 busDataMosiInBufA<2> busDataMosiInBufA<1> 
+ busDataMosiInBufA<0> FE_OFN77_busDataMosiInBufB_7 
+ FE_OFN79_busDataMosiInBufB_6 FE_OFN81_busDataMosiInBufB_5 
+ FE_OFN85_busDataMosiInBufB_4 FE_OFN87_busDataMosiInBufB_3 
+ FE_OFN89_busDataMosiInBufB_2 FE_OFN92_busDataMosiInBufB_1 
+ busDataMosiInBufB<0> FE_OFN99_busDataMosiInBufC_7 busDataMosiInBufC<6> 
+ FE_OFN105_busDataMosiInBufC_5 busDataMosiInBufC<4> 
+ FE_OFN109_busDataMosiInBufC_3 busDataMosiInBufC<2> 
+ FE_OFN117_busDataMosiInBufC_1 FE_OFN119_busDataMosiInBufC_0 
+ pixelConfigIntA<111> pixelConfigIntA<110> pixelConfigIntA<109> 
+ pixelConfigIntA<108> pixelConfigIntA<107> pixelConfigIntA<106> 
+ pixelConfigIntA<105> pixelConfigIntA<104> pixelConfigIntB<111> 
+ pixelConfigIntB<110> pixelConfigIntB<109> pixelConfigIntB<108> 
+ pixelConfigIntB<107> pixelConfigIntB<106> pixelConfigIntB<105> 
+ pixelConfigIntB<104> pixelConfigIntC<111> pixelConfigIntC<110> 
+ pixelConfigIntC<109> pixelConfigIntC<108> pixelConfigIntC<107> 
+ pixelConfigIntC<106> pixelConfigIntC<105> pixelConfigIntC<104> 
+ defaultPixelConfigA<111> defaultPixelConfigA<110> defaultPixelConfigA<109> 
+ defaultPixelConfigA<108> defaultPixelConfigA<107> defaultPixelConfigA<106> 
+ defaultPixelConfigA<105> defaultPixelConfigA<104> defaultPixelConfigB<111> 
+ defaultPixelConfigB<110> defaultPixelConfigB<109> defaultPixelConfigB<108> 
+ defaultPixelConfigB<107> defaultPixelConfigB<106> defaultPixelConfigB<105> 
+ defaultPixelConfigB<104> defaultPixelConfigC<111> defaultPixelConfigC<110> 
+ defaultPixelConfigC<109> defaultPixelConfigC<108> defaultPixelConfigC<107> 
+ defaultPixelConfigC<106> defaultPixelConfigC<105> defaultPixelConfigC<104> 
+ regWeA<13> regWeB<13> regWeC<13> FE_OFN16_busRstInBufA FE_OFN21_busRstInBufB 
+ FE_OFN37_busRstInBufC n_1893 n_1924 n_1955 / memoryCellTMR_389
XREG[12].MC FE_OFN15_busRstInBufA FE_OFN11_busRstInBufA FE_OFN12_busRstInBufA 
+ FE_OFN40_busRstInBufC FE_OFN1326_FE_OFN39_busRstInBufC FE_OFN30_busRstInBufB 
+ VDD VSS CTS_1 CTS_4 CTS_7 FE_OFN52_busDataMosiInBufA_7 busDataMosiInBufA<6> 
+ FE_OFN58_busDataMosiInBufA_5 FE_OFN60_busDataMosiInBufA_4 
+ FE_OFN63_busDataMosiInBufA_3 busDataMosiInBufA<2> 
+ FE_OFN71_busDataMosiInBufA_1 busDataMosiInBufA<0> 
+ FE_OFN77_busDataMosiInBufB_7 FE_OFN79_busDataMosiInBufB_6 
+ FE_OFN81_busDataMosiInBufB_5 FE_OFN85_busDataMosiInBufB_4 
+ FE_OFN87_busDataMosiInBufB_3 busDataMosiInBufB<2> 
+ FE_OFN93_busDataMosiInBufB_1 busDataMosiInBufB<0> 
+ FE_OFN99_busDataMosiInBufC_7 busDataMosiInBufC<6> 
+ FE_OFN105_busDataMosiInBufC_5 FE_OFN108_busDataMosiInBufC_4 
+ FE_OFN109_busDataMosiInBufC_3 busDataMosiInBufC<2> busDataMosiInBufC<1> 
+ FE_OFN119_busDataMosiInBufC_0 pixelConfigIntA<103> pixelConfigIntA<102> 
+ pixelConfigIntA<101> pixelConfigIntA<100> pixelConfigIntA<99> 
+ pixelConfigIntA<98> pixelConfigIntA<97> pixelConfigIntA<96> 
+ pixelConfigIntB<103> pixelConfigIntB<102> pixelConfigIntB<101> 
+ pixelConfigIntB<100> pixelConfigIntB<99> pixelConfigIntB<98> 
+ pixelConfigIntB<97> pixelConfigIntB<96> pixelConfigIntC<103> 
+ pixelConfigIntC<102> pixelConfigIntC<101> pixelConfigIntC<100> 
+ pixelConfigIntC<99> pixelConfigIntC<98> pixelConfigIntC<97> 
+ pixelConfigIntC<96> defaultPixelConfigA<103> defaultPixelConfigA<102> 
+ defaultPixelConfigA<101> defaultPixelConfigA<100> defaultPixelConfigA<99> 
+ defaultPixelConfigA<98> defaultPixelConfigA<97> defaultPixelConfigA<96> 
+ defaultPixelConfigB<103> defaultPixelConfigB<102> defaultPixelConfigB<101> 
+ defaultPixelConfigB<100> defaultPixelConfigB<99> defaultPixelConfigB<98> 
+ defaultPixelConfigB<97> defaultPixelConfigB<96> defaultPixelConfigC<103> 
+ defaultPixelConfigC<102> defaultPixelConfigC<101> defaultPixelConfigC<100> 
+ defaultPixelConfigC<99> defaultPixelConfigC<98> defaultPixelConfigC<97> 
+ defaultPixelConfigC<96> regWeA<12> regWeB<12> regWeC<12> 
+ FE_OFN16_busRstInBufA FE_OFN22_busRstInBufB FE_OFN38_busRstInBufC n_1894 
+ n_1925 n_1956 / memoryCellTMR_390
XREG[11].MC FE_OFN12_busRstInBufA FE_OFN17_busRstInBufA FE_OFN30_busRstInBufB 
+ FE_OFN40_busRstInBufC VDD VSS CTS_1 CTS_4 CTS_7 busDataMosiInBufA<7> 
+ busDataMosiInBufA<6> busDataMosiInBufA<5> FE_OFN60_busDataMosiInBufA_4 
+ busDataMosiInBufA<3> busDataMosiInBufA<2> busDataMosiInBufA<1> 
+ busDataMosiInBufA<0> busDataMosiInBufB<7> busDataMosiInBufB<6> 
+ busDataMosiInBufB<5> busDataMosiInBufB<4> busDataMosiInBufB<3> 
+ busDataMosiInBufB<2> busDataMosiInBufB<1> busDataMosiInBufB<0> 
+ busDataMosiInBufC<7> busDataMosiInBufC<6> busDataMosiInBufC<5> 
+ busDataMosiInBufC<4> FE_OFN109_busDataMosiInBufC_3 
+ FE_OFN115_busDataMosiInBufC_2 FE_OFN117_busDataMosiInBufC_1 
+ FE_OFN119_busDataMosiInBufC_0 pixelConfigIntA<95> pixelConfigIntA<94> 
+ pixelConfigIntA<93> pixelConfigIntA<92> pixelConfigIntA<91> 
+ pixelConfigIntA<90> pixelConfigIntA<89> pixelConfigIntA<88> 
+ pixelConfigIntB<95> pixelConfigIntB<94> pixelConfigIntB<93> 
+ pixelConfigIntB<92> pixelConfigIntB<91> pixelConfigIntB<90> 
+ pixelConfigIntB<89> pixelConfigIntB<88> pixelConfigIntC<95> 
+ pixelConfigIntC<94> pixelConfigIntC<93> pixelConfigIntC<92> 
+ pixelConfigIntC<91> pixelConfigIntC<90> pixelConfigIntC<89> 
+ pixelConfigIntC<88> defaultPixelConfigA<95> defaultPixelConfigA<94> 
+ defaultPixelConfigA<93> defaultPixelConfigA<92> defaultPixelConfigA<91> 
+ defaultPixelConfigA<90> defaultPixelConfigA<89> defaultPixelConfigA<88> 
+ defaultPixelConfigB<95> defaultPixelConfigB<94> defaultPixelConfigB<93> 
+ defaultPixelConfigB<92> defaultPixelConfigB<91> defaultPixelConfigB<90> 
+ defaultPixelConfigB<89> defaultPixelConfigB<88> defaultPixelConfigC<95> 
+ defaultPixelConfigC<94> defaultPixelConfigC<93> defaultPixelConfigC<92> 
+ defaultPixelConfigC<91> defaultPixelConfigC<90> defaultPixelConfigC<89> 
+ defaultPixelConfigC<88> regWeA<11> regWeB<11> regWeC<11> busRstInBufA 
+ FE_OFN21_busRstInBufB FE_OFN37_busRstInBufC n_1895 n_1926 n_1957 / 
+ memoryCellTMR_391
XREG[10].MC FE_OFN5_busRstInBufA FE_OFN12_busRstInBufA FE_OFN18_busRstInBufA 
+ VDD VSS CTS_1 CTS_4 CTS_7 busDataMosiInBufA<7> busDataMosiInBufA<6> 
+ busDataMosiInBufA<5> FE_OFN60_busDataMosiInBufA_4 busDataMosiInBufA<3> 
+ FE_OFN1604_busDataMosiInBufA_2 busDataMosiInBufA<1> busDataMosiInBufA<0> 
+ busDataMosiInBufB<7> busDataMosiInBufB<6> busDataMosiInBufB<5> 
+ busDataMosiInBufB<4> busDataMosiInBufB<3> busDataMosiInBufB<2> 
+ busDataMosiInBufB<1> busDataMosiInBufB<0> busDataMosiInBufC<7> 
+ busDataMosiInBufC<6> FE_OFN105_busDataMosiInBufC_5 busDataMosiInBufC<4> 
+ FE_OFN109_busDataMosiInBufC_3 FE_OFN115_busDataMosiInBufC_2 
+ FE_OFN117_busDataMosiInBufC_1 FE_OFN119_busDataMosiInBufC_0 
+ pixelConfigIntA<87> pixelConfigIntA<86> pixelConfigIntA<85> 
+ pixelConfigIntA<84> pixelConfigIntA<83> pixelConfigIntA<82> 
+ pixelConfigIntA<81> pixelConfigIntA<80> pixelConfigIntB<87> 
+ pixelConfigIntB<86> pixelConfigIntB<85> pixelConfigIntB<84> 
+ pixelConfigIntB<83> pixelConfigIntB<82> pixelConfigIntB<81> 
+ pixelConfigIntB<80> pixelConfigIntC<87> pixelConfigIntC<86> 
+ pixelConfigIntC<85> pixelConfigIntC<84> pixelConfigIntC<83> 
+ pixelConfigIntC<82> pixelConfigIntC<81> pixelConfigIntC<80> 
+ defaultPixelConfigA<87> defaultPixelConfigA<86> defaultPixelConfigA<85> 
+ defaultPixelConfigA<84> defaultPixelConfigA<83> defaultPixelConfigA<82> 
+ defaultPixelConfigA<81> defaultPixelConfigA<80> defaultPixelConfigB<87> 
+ defaultPixelConfigB<86> defaultPixelConfigB<85> defaultPixelConfigB<84> 
+ defaultPixelConfigB<83> defaultPixelConfigB<82> defaultPixelConfigB<81> 
+ defaultPixelConfigB<80> defaultPixelConfigC<87> defaultPixelConfigC<86> 
+ defaultPixelConfigC<85> defaultPixelConfigC<84> defaultPixelConfigC<83> 
+ defaultPixelConfigC<82> defaultPixelConfigC<81> defaultPixelConfigC<80> 
+ regWeA<10> regWeB<10> regWeC<10> busRstInBufA FE_OFN21_busRstInBufB 
+ FE_OFN37_busRstInBufC n_1896 n_1927 n_1958 / memoryCellTMR_392
XREG[9].MC FE_OFN18_busRstInBufA FE_OFN38_busRstInBufC VDD VSS CTS_1 CTS_4 
+ CTS_7 busDataMosiInBufA<7> busDataMosiInBufA<6> busDataMosiInBufA<5> 
+ FE_OFN60_busDataMosiInBufA_4 busDataMosiInBufA<3> 
+ FE_OFN1604_busDataMosiInBufA_2 busDataMosiInBufA<1> busDataMosiInBufA<0> 
+ busDataMosiInBufB<7> busDataMosiInBufB<6> busDataMosiInBufB<5> 
+ busDataMosiInBufB<4> busDataMosiInBufB<3> busDataMosiInBufB<2> 
+ busDataMosiInBufB<1> busDataMosiInBufB<0> busDataMosiInBufC<7> 
+ busDataMosiInBufC<6> FE_OFN105_busDataMosiInBufC_5 busDataMosiInBufC<4> 
+ FE_OFN109_busDataMosiInBufC_3 FE_OFN115_busDataMosiInBufC_2 
+ FE_OFN117_busDataMosiInBufC_1 FE_OFN119_busDataMosiInBufC_0 
+ pixelConfigIntA<79> pixelConfigIntA<78> pixelConfigIntA<77> 
+ pixelConfigIntA<76> pixelConfigIntA<75> pixelConfigIntA<74> 
+ pixelConfigIntA<73> pixelConfigIntA<72> pixelConfigIntB<79> 
+ pixelConfigIntB<78> pixelConfigIntB<77> pixelConfigIntB<76> 
+ pixelConfigIntB<75> pixelConfigIntB<74> pixelConfigIntB<73> 
+ pixelConfigIntB<72> pixelConfigIntC<79> pixelConfigIntC<78> 
+ pixelConfigIntC<77> pixelConfigIntC<76> pixelConfigIntC<75> 
+ pixelConfigIntC<74> pixelConfigIntC<73> pixelConfigIntC<72> 
+ defaultPixelConfigA<79> defaultPixelConfigA<78> defaultPixelConfigA<77> 
+ defaultPixelConfigA<76> defaultPixelConfigA<75> defaultPixelConfigA<74> 
+ defaultPixelConfigA<73> defaultPixelConfigA<72> defaultPixelConfigB<79> 
+ defaultPixelConfigB<78> defaultPixelConfigB<77> defaultPixelConfigB<76> 
+ defaultPixelConfigB<75> defaultPixelConfigB<74> defaultPixelConfigB<73> 
+ defaultPixelConfigB<72> defaultPixelConfigC<79> defaultPixelConfigC<78> 
+ defaultPixelConfigC<77> defaultPixelConfigC<76> defaultPixelConfigC<75> 
+ defaultPixelConfigC<74> defaultPixelConfigC<73> defaultPixelConfigC<72> 
+ regWeA<9> regWeB<9> regWeC<9> FE_OFN16_busRstInBufA FE_OFN22_busRstInBufB 
+ FE_OFN37_busRstInBufC n_1897 n_1928 n_1959 / memoryCellTMR_393
XREG[8].MC FE_OFN18_busRstInBufA FE_OFN22_busRstInBufB FE_OFN38_busRstInBufC 
+ VDD VSS CTS_1 CTS_4 CTS_7 busDataMosiInBufA<7> busDataMosiInBufA<6> 
+ busDataMosiInBufA<5> FE_OFN60_busDataMosiInBufA_4 busDataMosiInBufA<3> 
+ FE_OFN1604_busDataMosiInBufA_2 busDataMosiInBufA<1> busDataMosiInBufA<0> 
+ busDataMosiInBufB<7> busDataMosiInBufB<6> busDataMosiInBufB<5> 
+ busDataMosiInBufB<4> busDataMosiInBufB<3> busDataMosiInBufB<2> 
+ busDataMosiInBufB<1> busDataMosiInBufB<0> busDataMosiInBufC<7> 
+ busDataMosiInBufC<6> FE_OFN105_busDataMosiInBufC_5 
+ FE_OFN108_busDataMosiInBufC_4 FE_OFN109_busDataMosiInBufC_3 
+ FE_OFN115_busDataMosiInBufC_2 FE_OFN117_busDataMosiInBufC_1 
+ FE_OFN119_busDataMosiInBufC_0 pixelConfigIntA<71> pixelConfigIntA<70> 
+ pixelConfigIntA<69> pixelConfigIntA<68> pixelConfigIntA<67> 
+ pixelConfigIntA<66> pixelConfigIntA<65> pixelConfigIntA<64> 
+ pixelConfigIntB<71> pixelConfigIntB<70> pixelConfigIntB<69> 
+ pixelConfigIntB<68> pixelConfigIntB<67> pixelConfigIntB<66> 
+ pixelConfigIntB<65> pixelConfigIntB<64> pixelConfigIntC<71> 
+ pixelConfigIntC<70> pixelConfigIntC<69> pixelConfigIntC<68> 
+ pixelConfigIntC<67> pixelConfigIntC<66> pixelConfigIntC<65> 
+ pixelConfigIntC<64> defaultPixelConfigA<71> defaultPixelConfigA<70> 
+ defaultPixelConfigA<69> defaultPixelConfigA<68> defaultPixelConfigA<67> 
+ defaultPixelConfigA<66> defaultPixelConfigA<65> defaultPixelConfigA<64> 
+ defaultPixelConfigB<71> defaultPixelConfigB<70> defaultPixelConfigB<69> 
+ defaultPixelConfigB<68> defaultPixelConfigB<67> defaultPixelConfigB<66> 
+ defaultPixelConfigB<65> defaultPixelConfigB<64> defaultPixelConfigC<71> 
+ defaultPixelConfigC<70> defaultPixelConfigC<69> defaultPixelConfigC<68> 
+ defaultPixelConfigC<67> defaultPixelConfigC<66> defaultPixelConfigC<65> 
+ defaultPixelConfigC<64> regWeA<8> regWeB<8> regWeC<8> FE_OFN16_busRstInBufA 
+ FE_OFN21_busRstInBufB FE_OFN37_busRstInBufC n_1898 n_1929 n_1960 / 
+ memoryCellTMR_394
XREG[7].MC FE_OFN17_busRstInBufA FE_OFN30_busRstInBufB VDD VSS CTS_10 CTS_4 
+ CTS_3 CTS_7 busDataMosiInBufA<7> FE_OFN54_busDataMosiInBufA_6 
+ FE_OFN57_busDataMosiInBufA_5 busDataMosiInBufA<4> 
+ FE_OFN63_busDataMosiInBufA_3 busDataMosiInBufA<2> 
+ FE_OFN71_busDataMosiInBufA_1 FE_OFN74_busDataMosiInBufA_0 
+ busDataMosiInBufB<7> busDataMosiInBufB<6> busDataMosiInBufB<5> 
+ FE_OFN84_busDataMosiInBufB_4 busDataMosiInBufB<3> busDataMosiInBufB<2> 
+ busDataMosiInBufB<1> busDataMosiInBufB<0> busDataMosiInBufC<7> 
+ FE_OFN100_busDataMosiInBufC_6 busDataMosiInBufC<5> 
+ FE_OFN107_busDataMosiInBufC_4 FE_OFN109_busDataMosiInBufC_3 
+ busDataMosiInBufC<2> FE_OFN116_busDataMosiInBufC_1 
+ FE_OFN120_busDataMosiInBufC_0 pixelConfigIntA<63> pixelConfigIntA<62> 
+ pixelConfigIntA<61> pixelConfigIntA<60> pixelConfigIntA<59> 
+ pixelConfigIntA<58> pixelConfigIntA<57> pixelConfigIntA<56> 
+ pixelConfigIntB<63> pixelConfigIntB<62> pixelConfigIntB<61> 
+ pixelConfigIntB<60> pixelConfigIntB<59> pixelConfigIntB<58> 
+ pixelConfigIntB<57> pixelConfigIntB<56> pixelConfigIntC<63> 
+ pixelConfigIntC<62> pixelConfigIntC<61> pixelConfigIntC<60> 
+ pixelConfigIntC<59> pixelConfigIntC<58> pixelConfigIntC<57> 
+ pixelConfigIntC<56> defaultPixelConfigA<63> defaultPixelConfigA<62> 
+ defaultPixelConfigA<61> defaultPixelConfigA<60> defaultPixelConfigA<59> 
+ defaultPixelConfigA<58> defaultPixelConfigA<57> defaultPixelConfigA<56> 
+ defaultPixelConfigB<63> defaultPixelConfigB<62> defaultPixelConfigB<61> 
+ defaultPixelConfigB<60> defaultPixelConfigB<59> defaultPixelConfigB<58> 
+ defaultPixelConfigB<57> defaultPixelConfigB<56> defaultPixelConfigC<63> 
+ defaultPixelConfigC<62> defaultPixelConfigC<61> defaultPixelConfigC<60> 
+ defaultPixelConfigC<59> defaultPixelConfigC<58> defaultPixelConfigC<57> 
+ defaultPixelConfigC<56> regWeA<7> regWeB<7> regWeC<7> FE_OFN11_busRstInBufA 
+ FE_OFN24_busRstInBufB FE_OFN40_busRstInBufC n_1899 n_1930 n_1961 / 
+ memoryCellTMR_395
XREG[6].MC FE_OFN24_busRstInBufB VDD VSS CTS_10 CTS_3 CTS_7 CTS_5 
+ busDataMosiInBufA<7> busDataMosiInBufA<6> FE_OFN57_busDataMosiInBufA_5 
+ busDataMosiInBufA<4> FE_OFN63_busDataMosiInBufA_3 busDataMosiInBufA<2> 
+ FE_OFN72_busDataMosiInBufA_1 FE_OFN74_busDataMosiInBufA_0 
+ busDataMosiInBufB<7> busDataMosiInBufB<6> busDataMosiInBufB<5> 
+ busDataMosiInBufB<4> busDataMosiInBufB<3> busDataMosiInBufB<2> 
+ busDataMosiInBufB<1> busDataMosiInBufB<0> busDataMosiInBufC<7> 
+ FE_OFN100_busDataMosiInBufC_6 busDataMosiInBufC<5> busDataMosiInBufC<4> 
+ busDataMosiInBufC<3> busDataMosiInBufC<2> FE_OFN116_busDataMosiInBufC_1 
+ busDataMosiInBufC<0> pixelConfigIntA<55> pixelConfigIntA<54> 
+ pixelConfigIntA<53> pixelConfigIntA<52> pixelConfigIntA<51> 
+ pixelConfigIntA<50> pixelConfigIntA<49> pixelConfigIntA<48> 
+ pixelConfigIntB<55> pixelConfigIntB<54> pixelConfigIntB<53> 
+ pixelConfigIntB<52> pixelConfigIntB<51> pixelConfigIntB<50> 
+ pixelConfigIntB<49> pixelConfigIntB<48> pixelConfigIntC<55> 
+ pixelConfigIntC<54> pixelConfigIntC<53> pixelConfigIntC<52> 
+ pixelConfigIntC<51> pixelConfigIntC<50> pixelConfigIntC<49> 
+ pixelConfigIntC<48> defaultPixelConfigA<55> defaultPixelConfigA<54> 
+ defaultPixelConfigA<53> defaultPixelConfigA<52> defaultPixelConfigA<51> 
+ defaultPixelConfigA<50> defaultPixelConfigA<49> defaultPixelConfigA<48> 
+ defaultPixelConfigB<55> defaultPixelConfigB<54> defaultPixelConfigB<53> 
+ defaultPixelConfigB<52> defaultPixelConfigB<51> defaultPixelConfigB<50> 
+ defaultPixelConfigB<49> defaultPixelConfigB<48> defaultPixelConfigC<55> 
+ defaultPixelConfigC<54> defaultPixelConfigC<53> defaultPixelConfigC<52> 
+ defaultPixelConfigC<51> defaultPixelConfigC<50> defaultPixelConfigC<49> 
+ defaultPixelConfigC<48> regWeA<6> regWeB<6> regWeC<6> FE_OFN17_busRstInBufA 
+ FE_OFN21_busRstInBufB FE_OFN40_busRstInBufC n_1900 n_1931 n_1962 / 
+ memoryCellTMR_396
XREG[5].MC VDD VSS CTS_10 CTS_3 CTS_5 FE_OFN53_busDataMosiInBufA_7 
+ FE_OFN886_FE_OFN54_busDataMosiInBufA_6 FE_OFN57_busDataMosiInBufA_5 
+ busDataMosiInBufA<4> FE_OFN64_busDataMosiInBufA_3 
+ FE_OFN68_busDataMosiInBufA_2 FE_OFN72_busDataMosiInBufA_1 
+ FE_OFN74_busDataMosiInBufA_0 FE_OFN78_busDataMosiInBufB_7 
+ FE_OFN80_busDataMosiInBufB_6 FE_OFN82_busDataMosiInBufB_5 
+ FE_OFN84_busDataMosiInBufB_4 FE_OFN86_busDataMosiInBufB_3 
+ FE_OFN88_busDataMosiInBufB_2 FE_OFN91_busDataMosiInBufB_1 
+ FE_OFN94_busDataMosiInBufB_0 FE_OFN98_busDataMosiInBufC_7 
+ FE_OFN100_busDataMosiInBufC_6 busDataMosiInBufC<5> 
+ FE_OFN107_busDataMosiInBufC_4 busDataMosiInBufC<3> busDataMosiInBufC<2> 
+ FE_OFN116_busDataMosiInBufC_1 busDataMosiInBufC<0> pixelConfigIntA<47> 
+ pixelConfigIntA<46> pixelConfigIntA<45> pixelConfigIntA<44> 
+ pixelConfigIntA<43> pixelConfigIntA<42> pixelConfigIntA<41> 
+ pixelConfigIntA<40> pixelConfigIntB<47> pixelConfigIntB<46> 
+ pixelConfigIntB<45> pixelConfigIntB<44> pixelConfigIntB<43> 
+ pixelConfigIntB<42> pixelConfigIntB<41> pixelConfigIntB<40> 
+ pixelConfigIntC<47> pixelConfigIntC<46> pixelConfigIntC<45> 
+ pixelConfigIntC<44> pixelConfigIntC<43> pixelConfigIntC<42> 
+ pixelConfigIntC<41> pixelConfigIntC<40> defaultPixelConfigA<47> 
+ defaultPixelConfigA<46> defaultPixelConfigA<45> defaultPixelConfigA<44> 
+ defaultPixelConfigA<43> defaultPixelConfigA<42> defaultPixelConfigA<41> 
+ defaultPixelConfigA<40> defaultPixelConfigB<47> defaultPixelConfigB<46> 
+ defaultPixelConfigB<45> defaultPixelConfigB<44> defaultPixelConfigB<43> 
+ defaultPixelConfigB<42> defaultPixelConfigB<41> defaultPixelConfigB<40> 
+ defaultPixelConfigC<47> defaultPixelConfigC<46> defaultPixelConfigC<45> 
+ defaultPixelConfigC<44> defaultPixelConfigC<43> defaultPixelConfigC<42> 
+ defaultPixelConfigC<41> defaultPixelConfigC<40> regWeA<5> regWeB<5> 
+ regWeC<5> FE_OFN8_busRstInBufA FE_OFN26_busRstInBufB FE_OFN42_busRstInBufC 
+ n_1901 n_1932 n_1963 / memoryCellTMR_397
XREG[4].MC FE_OFN8_busRstInBufA VDD VSS CTS_10 CTS_3 CTS_5 
+ FE_OFN53_busDataMosiInBufA_7 FE_OFN886_FE_OFN54_busDataMosiInBufA_6 
+ FE_OFN57_busDataMosiInBufA_5 busDataMosiInBufA<4> 
+ FE_OFN64_busDataMosiInBufA_3 FE_OFN68_busDataMosiInBufA_2 
+ FE_OFN72_busDataMosiInBufA_1 FE_OFN74_busDataMosiInBufA_0 
+ FE_OFN78_busDataMosiInBufB_7 FE_OFN80_busDataMosiInBufB_6 
+ FE_OFN82_busDataMosiInBufB_5 busDataMosiInBufB<4> 
+ FE_OFN86_busDataMosiInBufB_3 FE_OFN88_busDataMosiInBufB_2 
+ FE_OFN91_busDataMosiInBufB_1 FE_OFN94_busDataMosiInBufB_0 
+ FE_OFN98_busDataMosiInBufC_7 FE_OFN100_busDataMosiInBufC_6 
+ busDataMosiInBufC<5> FE_OFN107_busDataMosiInBufC_4 busDataMosiInBufC<3> 
+ busDataMosiInBufC<2> FE_OFN116_busDataMosiInBufC_1 busDataMosiInBufC<0> 
+ pixelConfigIntA<39> pixelConfigIntA<38> pixelConfigIntA<37> 
+ pixelConfigIntA<36> pixelConfigIntA<35> pixelConfigIntA<34> 
+ pixelConfigIntA<33> pixelConfigIntA<32> pixelConfigIntB<39> 
+ pixelConfigIntB<38> pixelConfigIntB<37> pixelConfigIntB<36> 
+ pixelConfigIntB<35> pixelConfigIntB<34> pixelConfigIntB<33> 
+ pixelConfigIntB<32> pixelConfigIntC<39> pixelConfigIntC<38> 
+ pixelConfigIntC<37> pixelConfigIntC<36> pixelConfigIntC<35> 
+ pixelConfigIntC<34> pixelConfigIntC<33> pixelConfigIntC<32> 
+ defaultPixelConfigA<39> defaultPixelConfigA<38> defaultPixelConfigA<37> 
+ defaultPixelConfigA<36> defaultPixelConfigA<35> defaultPixelConfigA<34> 
+ defaultPixelConfigA<33> defaultPixelConfigA<32> defaultPixelConfigB<39> 
+ defaultPixelConfigB<38> defaultPixelConfigB<37> defaultPixelConfigB<36> 
+ defaultPixelConfigB<35> defaultPixelConfigB<34> defaultPixelConfigB<33> 
+ defaultPixelConfigB<32> defaultPixelConfigC<39> defaultPixelConfigC<38> 
+ defaultPixelConfigC<37> defaultPixelConfigC<36> defaultPixelConfigC<35> 
+ defaultPixelConfigC<34> defaultPixelConfigC<33> defaultPixelConfigC<32> 
+ regWeA<4> regWeB<4> regWeC<4> FE_OFN6_busRstInBufA FE_OFN26_busRstInBufB 
+ FE_OFN42_busRstInBufC n_1902 n_1933 n_1964 / memoryCellTMR_398
XREG[3].MC FE_OFN26_busRstInBufB FE_OFN42_busRstInBufC VDD VSS CTS_10 CTS_3 
+ CTS_5 FE_OFN53_busDataMosiInBufA_7 FE_OFN54_busDataMosiInBufA_6 
+ FE_OFN57_busDataMosiInBufA_5 busDataMosiInBufA<4> busDataMosiInBufA<3> 
+ FE_OFN68_busDataMosiInBufA_2 FE_OFN72_busDataMosiInBufA_1 
+ FE_OFN74_busDataMosiInBufA_0 busDataMosiInBufB<7> busDataMosiInBufB<6> 
+ busDataMosiInBufB<5> busDataMosiInBufB<4> FE_OFN86_busDataMosiInBufB_3 
+ FE_OFN88_busDataMosiInBufB_2 FE_OFN91_busDataMosiInBufB_1 
+ FE_OFN94_busDataMosiInBufB_0 FE_OFN98_busDataMosiInBufC_7 
+ FE_OFN100_busDataMosiInBufC_6 busDataMosiInBufC<5> busDataMosiInBufC<4> 
+ busDataMosiInBufC<3> busDataMosiInBufC<2> FE_OFN116_busDataMosiInBufC_1 
+ busDataMosiInBufC<0> pixelConfigIntA<31> pixelConfigIntA<30> 
+ pixelConfigIntA<29> pixelConfigIntA<28> pixelConfigIntA<27> 
+ pixelConfigIntA<26> pixelConfigIntA<25> pixelConfigIntA<24> 
+ pixelConfigIntB<31> pixelConfigIntB<30> pixelConfigIntB<29> 
+ pixelConfigIntB<28> pixelConfigIntB<27> pixelConfigIntB<26> 
+ pixelConfigIntB<25> pixelConfigIntB<24> pixelConfigIntC<31> 
+ pixelConfigIntC<30> pixelConfigIntC<29> pixelConfigIntC<28> 
+ pixelConfigIntC<27> pixelConfigIntC<26> pixelConfigIntC<25> 
+ pixelConfigIntC<24> defaultPixelConfigA<31> defaultPixelConfigA<30> 
+ defaultPixelConfigA<29> defaultPixelConfigA<28> defaultPixelConfigA<27> 
+ defaultPixelConfigA<26> defaultPixelConfigA<25> defaultPixelConfigA<24> 
+ defaultPixelConfigB<31> defaultPixelConfigB<30> defaultPixelConfigB<29> 
+ defaultPixelConfigB<28> defaultPixelConfigB<27> defaultPixelConfigB<26> 
+ defaultPixelConfigB<25> defaultPixelConfigB<24> defaultPixelConfigC<31> 
+ defaultPixelConfigC<30> defaultPixelConfigC<29> defaultPixelConfigC<28> 
+ defaultPixelConfigC<27> defaultPixelConfigC<26> defaultPixelConfigC<25> 
+ defaultPixelConfigC<24> regWeA<3> regWeB<3> regWeC<3> FE_OFN6_busRstInBufA 
+ FE_OFN24_busRstInBufB FE_OFN40_busRstInBufC n_1903 n_1934 n_1965 / 
+ memoryCellTMR_399
XREG[2].MC VDD VSS CTS_10 CTS_3 CTS_5 busDataMosiInBufA<7> 
+ busDataMosiInBufA<6> FE_OFN57_busDataMosiInBufA_5 busDataMosiInBufA<4> 
+ busDataMosiInBufA<3> busDataMosiInBufA<2> FE_OFN72_busDataMosiInBufA_1 
+ FE_OFN74_busDataMosiInBufA_0 busDataMosiInBufB<7> busDataMosiInBufB<6> 
+ busDataMosiInBufB<5> busDataMosiInBufB<4> FE_OFN86_busDataMosiInBufB_3 
+ busDataMosiInBufB<2> FE_OFN91_busDataMosiInBufB_1 busDataMosiInBufB<0> 
+ FE_OFN98_busDataMosiInBufC_7 FE_OFN100_busDataMosiInBufC_6 
+ busDataMosiInBufC<5> busDataMosiInBufC<4> busDataMosiInBufC<3> 
+ busDataMosiInBufC<2> FE_OFN116_busDataMosiInBufC_1 busDataMosiInBufC<0> 
+ pixelConfigIntA<23> pixelConfigIntA<22> pixelConfigIntA<21> 
+ pixelConfigIntA<20> pixelConfigIntA<19> pixelConfigIntA<18> 
+ pixelConfigIntA<17> pixelConfigIntA<16> pixelConfigIntB<23> 
+ pixelConfigIntB<22> pixelConfigIntB<21> pixelConfigIntB<20> 
+ pixelConfigIntB<19> pixelConfigIntB<18> pixelConfigIntB<17> 
+ pixelConfigIntB<16> pixelConfigIntC<23> pixelConfigIntC<22> 
+ pixelConfigIntC<21> pixelConfigIntC<20> pixelConfigIntC<19> 
+ pixelConfigIntC<18> pixelConfigIntC<17> pixelConfigIntC<16> 
+ defaultPixelConfigA<23> defaultPixelConfigA<22> defaultPixelConfigA<21> 
+ defaultPixelConfigA<20> defaultPixelConfigA<19> defaultPixelConfigA<18> 
+ defaultPixelConfigA<17> defaultPixelConfigA<16> defaultPixelConfigB<23> 
+ defaultPixelConfigB<22> defaultPixelConfigB<21> defaultPixelConfigB<20> 
+ defaultPixelConfigB<19> defaultPixelConfigB<18> defaultPixelConfigB<17> 
+ defaultPixelConfigB<16> defaultPixelConfigC<23> defaultPixelConfigC<22> 
+ defaultPixelConfigC<21> defaultPixelConfigC<20> defaultPixelConfigC<19> 
+ defaultPixelConfigC<18> defaultPixelConfigC<17> defaultPixelConfigC<16> 
+ regWeA<2> regWeB<2> regWeC<2> FE_OFN6_busRstInBufA FE_OFN24_busRstInBufB 
+ FE_OFN40_busRstInBufC n_1904 n_1935 n_1966 / memoryCellTMR_400
XREG[1].MC FE_OFN8_busRstInBufA FE_OFN15_busRstInBufA FE_OFN11_busRstInBufA 
+ FE_OFN24_busRstInBufB FE_OFN26_busRstInBufB FE_OFN30_busRstInBufB 
+ FE_OFN1325_FE_OFN39_busRstInBufC FE_OFN1326_FE_OFN39_busRstInBufC VDD VSS 
+ CTS_1 CTS_10 CTS_3 CTS_7 CTS_6 FE_OFN53_busDataMosiInBufA_7 
+ FE_OFN886_FE_OFN54_busDataMosiInBufA_6 FE_OFN57_busDataMosiInBufA_5 
+ busDataMosiInBufA<4> FE_OFN63_busDataMosiInBufA_3 
+ FE_OFN68_busDataMosiInBufA_2 FE_OFN71_busDataMosiInBufA_1 
+ FE_OFN74_busDataMosiInBufA_0 FE_OFN78_busDataMosiInBufB_7 
+ FE_OFN80_busDataMosiInBufB_6 FE_OFN82_busDataMosiInBufB_5 
+ FE_OFN84_busDataMosiInBufB_4 busDataMosiInBufB<3> 
+ FE_OFN88_busDataMosiInBufB_2 busDataMosiInBufB<1> busDataMosiInBufB<0> 
+ busDataMosiInBufC<7> FE_OFN100_busDataMosiInBufC_6 
+ FE_OFN104_busDataMosiInBufC_5 busDataMosiInBufC<4> 
+ FE_OFN109_busDataMosiInBufC_3 busDataMosiInBufC<2> busDataMosiInBufC<1> 
+ FE_OFN120_busDataMosiInBufC_0 pixelConfigIntA<15> pixelConfigIntA<14> 
+ pixelConfigIntA<13> pixelConfigIntA<12> pixelConfigIntA<11> 
+ pixelConfigIntA<10> pixelConfigIntA<9> pixelConfigIntA<8> 
+ pixelConfigIntB<15> pixelConfigIntB<14> pixelConfigIntB<13> 
+ pixelConfigIntB<12> pixelConfigIntB<11> pixelConfigIntB<10> 
+ pixelConfigIntB<9> pixelConfigIntB<8> pixelConfigIntC<15> 
+ pixelConfigIntC<14> pixelConfigIntC<13> pixelConfigIntC<12> 
+ pixelConfigIntC<11> pixelConfigIntC<10> pixelConfigIntC<9> 
+ pixelConfigIntC<8> defaultPixelConfigA<15> defaultPixelConfigA<14> 
+ defaultPixelConfigA<13> defaultPixelConfigA<12> defaultPixelConfigA<11> 
+ defaultPixelConfigA<10> defaultPixelConfigA<9> defaultPixelConfigA<8> 
+ defaultPixelConfigB<15> defaultPixelConfigB<14> defaultPixelConfigB<13> 
+ defaultPixelConfigB<12> defaultPixelConfigB<11> defaultPixelConfigB<10> 
+ defaultPixelConfigB<9> defaultPixelConfigB<8> defaultPixelConfigC<15> 
+ defaultPixelConfigC<14> defaultPixelConfigC<13> defaultPixelConfigC<12> 
+ defaultPixelConfigC<11> defaultPixelConfigC<10> defaultPixelConfigC<9> 
+ defaultPixelConfigC<8> regWeA<1> regWeB<1> regWeC<1> FE_OFN7_busRstInBufA 
+ FE_OFN23_busRstInBufB FE_OFN40_busRstInBufC n_1905 n_1936 n_1967 / 
+ memoryCellTMR_401
XREG[0].MC FE_OFN8_busRstInBufA FE_OFN11_busRstInBufA FE_OFN17_busRstInBufA 
+ FE_OFN24_busRstInBufB FE_OFN26_busRstInBufB FE_OFN42_busRstInBufC VDD VSS 
+ CTS_10 CTS_3 CTS_7 CTS_5 FE_OFN53_busDataMosiInBufA_7 
+ FE_OFN54_busDataMosiInBufA_6 FE_OFN57_busDataMosiInBufA_5 
+ busDataMosiInBufA<4> FE_OFN63_busDataMosiInBufA_3 
+ FE_OFN68_busDataMosiInBufA_2 FE_OFN72_busDataMosiInBufA_1 
+ FE_OFN74_busDataMosiInBufA_0 busDataMosiInBufB<7> busDataMosiInBufB<6> 
+ FE_OFN82_busDataMosiInBufB_5 busDataMosiInBufB<4> busDataMosiInBufB<3> 
+ FE_OFN88_busDataMosiInBufB_2 FE_OFN91_busDataMosiInBufB_1 
+ FE_OFN94_busDataMosiInBufB_0 FE_OFN98_busDataMosiInBufC_7 
+ FE_OFN100_busDataMosiInBufC_6 busDataMosiInBufC<5> 
+ FE_OFN107_busDataMosiInBufC_4 FE_OFN109_busDataMosiInBufC_3 
+ busDataMosiInBufC<2> FE_OFN116_busDataMosiInBufC_1 busDataMosiInBufC<0> 
+ pixelConfigIntA<7> pixelConfigIntA<6> pixelConfigIntA<5> pixelConfigIntA<4> 
+ pixelConfigIntA<3> pixelConfigIntA<2> pixelConfigIntA<1> pixelConfigIntA<0> 
+ pixelConfigIntB<7> pixelConfigIntB<6> pixelConfigIntB<5> pixelConfigIntB<4> 
+ pixelConfigIntB<3> pixelConfigIntB<2> pixelConfigIntB<1> pixelConfigIntB<0> 
+ pixelConfigIntC<7> pixelConfigIntC<6> pixelConfigIntC<5> pixelConfigIntC<4> 
+ pixelConfigIntC<3> pixelConfigIntC<2> pixelConfigIntC<1> pixelConfigIntC<0> 
+ defaultPixelConfigA<7> defaultPixelConfigA<6> defaultPixelConfigA<5> 
+ defaultPixelConfigA<4> defaultPixelConfigA<3> defaultPixelConfigA<2> 
+ defaultPixelConfigA<1> defaultPixelConfigA<0> defaultPixelConfigB<7> 
+ defaultPixelConfigB<6> defaultPixelConfigB<5> defaultPixelConfigB<4> 
+ defaultPixelConfigB<3> defaultPixelConfigB<2> defaultPixelConfigB<1> 
+ defaultPixelConfigB<0> defaultPixelConfigC<7> defaultPixelConfigC<6> 
+ defaultPixelConfigC<5> defaultPixelConfigC<4> defaultPixelConfigC<3> 
+ defaultPixelConfigC<2> defaultPixelConfigC<1> defaultPixelConfigC<0> 
+ regWeA<0> regWeB<0> regWeC<0> FE_OFN6_busRstInBufA FE_OFN23_busRstInBufB 
+ FE_OFN40_busRstInBufC MCtmrErrorA MCtmrErrorB MCtmrErrorC / memoryCellTMR
XOB_PID colAddrInBufA<3> colAddrInBufA<2> colAddrInBufA<1> colAddrInBufA<0> 
+ pixelAddrInBufA<3> pixelAddrInBufA<2> pixelAddrInBufA<1> pixelAddrInBufA<0> 
+ colAddrInBufB<3> colAddrInBufB<2> colAddrInBufB<1> colAddrInBufB<0> 
+ pixelAddrInBufB<3> pixelAddrInBufB<2> pixelAddrInBufB<1> pixelAddrInBufB<0> 
+ colAddrInBufC<3> colAddrInBufC<2> colAddrInBufC<1> colAddrInBufC<0> 
+ FE_PDN2689_pixelAddrInBufC_3 pixelAddrInBufC<2> pixelAddrInBufC<1> 
+ pixelAddrInBufC<0> VDD VSS pixelIDA<7> pixelIDA<6> pixelIDA<5> pixelIDA<4> 
+ pixelIDA<3> pixelIDA<2> pixelIDA<1> pixelIDA<0> pixelIDB<7> pixelIDB<6> 
+ pixelIDB<5> pixelIDB<4> pixelIDB<3> pixelIDB<2> pixelIDB<1> pixelIDB<0> 
+ pixelIDC<7> pixelIDC<6> pixelIDC<5> pixelIDC<4> pixelIDC<3> pixelIDC<2> 
+ pixelIDC<1> pixelIDC<0> / pixelDigitalOutBufTMR_WIDTH8
XOB_PC pixelConfigIntA<255> pixelConfigIntA<254> pixelConfigIntA<253> 
+ pixelConfigIntA<252> pixelConfigIntA<251> pixelConfigIntA<250> 
+ pixelConfigIntA<249> pixelConfigIntA<248> pixelConfigIntA<247> 
+ pixelConfigIntA<246> pixelConfigIntA<245> pixelConfigIntA<244> 
+ pixelConfigIntA<243> pixelConfigIntA<242> pixelConfigIntA<241> 
+ pixelConfigIntA<240> pixelConfigIntA<239> pixelConfigIntA<238> 
+ pixelConfigIntA<237> pixelConfigIntA<236> pixelConfigIntA<235> 
+ pixelConfigIntA<234> pixelConfigIntA<233> pixelConfigIntA<232> 
+ pixelConfigIntA<231> pixelConfigIntA<230> pixelConfigIntA<229> 
+ pixelConfigIntA<228> pixelConfigIntA<227> pixelConfigIntA<226> 
+ pixelConfigIntA<225> pixelConfigIntA<224> pixelConfigIntA<223> 
+ pixelConfigIntA<222> pixelConfigIntA<221> pixelConfigIntA<220> 
+ pixelConfigIntA<219> pixelConfigIntA<218> pixelConfigIntA<217> 
+ pixelConfigIntA<216> pixelConfigIntA<215> pixelConfigIntA<214> 
+ pixelConfigIntA<213> pixelConfigIntA<212> pixelConfigIntA<211> 
+ pixelConfigIntA<210> pixelConfigIntA<209> pixelConfigIntA<208> 
+ pixelConfigIntA<207> pixelConfigIntA<206> pixelConfigIntA<205> 
+ pixelConfigIntA<204> pixelConfigIntA<203> pixelConfigIntA<202> 
+ pixelConfigIntA<201> pixelConfigIntA<200> pixelConfigIntA<199> 
+ pixelConfigIntA<198> pixelConfigIntA<197> pixelConfigIntA<196> 
+ pixelConfigIntA<195> pixelConfigIntA<194> pixelConfigIntA<193> 
+ pixelConfigIntA<192> pixelConfigIntA<191> pixelConfigIntA<190> 
+ pixelConfigIntA<189> pixelConfigIntA<188> pixelConfigIntA<187> 
+ pixelConfigIntA<186> pixelConfigIntA<185> pixelConfigIntA<184> 
+ pixelConfigIntA<183> pixelConfigIntA<182> pixelConfigIntA<181> 
+ pixelConfigIntA<180> pixelConfigIntA<179> pixelConfigIntA<178> 
+ pixelConfigIntA<177> pixelConfigIntA<176> pixelConfigIntA<175> 
+ pixelConfigIntA<174> pixelConfigIntA<173> pixelConfigIntA<172> 
+ pixelConfigIntA<171> pixelConfigIntA<170> pixelConfigIntA<169> 
+ pixelConfigIntA<168> pixelConfigIntA<167> pixelConfigIntA<166> 
+ pixelConfigIntA<165> pixelConfigIntA<164> pixelConfigIntA<163> 
+ pixelConfigIntA<162> pixelConfigIntA<161> pixelConfigIntA<160> 
+ pixelConfigIntA<159> pixelConfigIntA<158> pixelConfigIntA<157> 
+ pixelConfigIntA<156> pixelConfigIntA<155> pixelConfigIntA<154> 
+ pixelConfigIntA<153> pixelConfigIntA<152> pixelConfigIntA<151> 
+ pixelConfigIntA<150> pixelConfigIntA<149> pixelConfigIntA<148> 
+ pixelConfigIntA<147> pixelConfigIntA<146> pixelConfigIntA<145> 
+ pixelConfigIntA<144> pixelConfigIntA<143> pixelConfigIntA<142> 
+ pixelConfigIntA<141> pixelConfigIntA<140> pixelConfigIntA<139> 
+ pixelConfigIntA<138> pixelConfigIntA<137> pixelConfigIntA<136> 
+ pixelConfigIntA<135> pixelConfigIntA<134> pixelConfigIntA<133> 
+ pixelConfigIntA<132> pixelConfigIntA<131> pixelConfigIntA<130> 
+ pixelConfigIntA<129> pixelConfigIntA<128> pixelConfigIntA<127> 
+ pixelConfigIntA<126> pixelConfigIntA<125> pixelConfigIntA<124> 
+ pixelConfigIntA<123> pixelConfigIntA<122> pixelConfigIntA<121> 
+ pixelConfigIntA<120> pixelConfigIntA<119> pixelConfigIntA<118> 
+ pixelConfigIntA<117> pixelConfigIntA<116> pixelConfigIntA<115> 
+ pixelConfigIntA<114> pixelConfigIntA<113> pixelConfigIntA<112> 
+ pixelConfigIntA<111> pixelConfigIntA<110> pixelConfigIntA<109> 
+ pixelConfigIntA<108> pixelConfigIntA<107> pixelConfigIntA<106> 
+ pixelConfigIntA<105> pixelConfigIntA<104> pixelConfigIntA<103> 
+ pixelConfigIntA<102> pixelConfigIntA<101> pixelConfigIntA<100> 
+ pixelConfigIntA<99> pixelConfigIntA<98> pixelConfigIntA<97> 
+ pixelConfigIntA<96> pixelConfigIntA<95> pixelConfigIntA<94> 
+ pixelConfigIntA<93> pixelConfigIntA<92> pixelConfigIntA<91> 
+ pixelConfigIntA<90> pixelConfigIntA<89> pixelConfigIntA<88> 
+ pixelConfigIntA<87> pixelConfigIntA<86> pixelConfigIntA<85> 
+ pixelConfigIntA<84> pixelConfigIntA<83> pixelConfigIntA<82> 
+ pixelConfigIntA<81> pixelConfigIntA<80> pixelConfigIntA<79> 
+ pixelConfigIntA<78> pixelConfigIntA<77> pixelConfigIntA<76> 
+ pixelConfigIntA<75> pixelConfigIntA<74> pixelConfigIntA<73> 
+ pixelConfigIntA<72> pixelConfigIntA<71> pixelConfigIntA<70> 
+ pixelConfigIntA<69> pixelConfigIntA<68> pixelConfigIntA<67> 
+ pixelConfigIntA<66> pixelConfigIntA<65> pixelConfigIntA<64> 
+ pixelConfigIntA<63> pixelConfigIntA<62> pixelConfigIntA<61> 
+ pixelConfigIntA<60> pixelConfigIntA<59> pixelConfigIntA<58> 
+ pixelConfigIntA<57> pixelConfigIntA<56> pixelConfigIntA<55> 
+ pixelConfigIntA<54> pixelConfigIntA<53> pixelConfigIntA<52> 
+ pixelConfigIntA<51> pixelConfigIntA<50> pixelConfigIntA<49> 
+ pixelConfigIntA<48> pixelConfigIntA<47> pixelConfigIntA<46> 
+ pixelConfigIntA<45> pixelConfigIntA<44> pixelConfigIntA<43> 
+ pixelConfigIntA<42> pixelConfigIntA<41> pixelConfigIntA<40> 
+ pixelConfigIntA<39> pixelConfigIntA<38> pixelConfigIntA<37> 
+ pixelConfigIntA<36> pixelConfigIntA<35> pixelConfigIntA<34> 
+ pixelConfigIntA<33> pixelConfigIntA<32> pixelConfigIntA<31> 
+ pixelConfigIntA<30> pixelConfigIntA<29> pixelConfigIntA<28> 
+ pixelConfigIntA<27> pixelConfigIntA<26> pixelConfigIntA<25> 
+ pixelConfigIntA<24> pixelConfigIntA<23> pixelConfigIntA<22> 
+ pixelConfigIntA<21> pixelConfigIntA<20> pixelConfigIntA<19> 
+ pixelConfigIntA<18> pixelConfigIntA<17> pixelConfigIntA<16> 
+ pixelConfigIntA<15> pixelConfigIntA<14> pixelConfigIntA<13> 
+ pixelConfigIntA<12> pixelConfigIntA<11> pixelConfigIntA<10> 
+ pixelConfigIntA<9> pixelConfigIntA<8> pixelConfigIntA<7> pixelConfigIntA<6> 
+ pixelConfigIntA<5> pixelConfigIntA<4> pixelConfigIntA<3> pixelConfigIntA<2> 
+ pixelConfigIntA<1> pixelConfigIntA<0> pixelConfigIntB<255> 
+ pixelConfigIntB<254> pixelConfigIntB<253> pixelConfigIntB<252> 
+ pixelConfigIntB<251> pixelConfigIntB<250> pixelConfigIntB<249> 
+ pixelConfigIntB<248> pixelConfigIntB<247> pixelConfigIntB<246> 
+ pixelConfigIntB<245> pixelConfigIntB<244> pixelConfigIntB<243> 
+ pixelConfigIntB<242> pixelConfigIntB<241> pixelConfigIntB<240> 
+ pixelConfigIntB<239> pixelConfigIntB<238> pixelConfigIntB<237> 
+ pixelConfigIntB<236> pixelConfigIntB<235> pixelConfigIntB<234> 
+ pixelConfigIntB<233> pixelConfigIntB<232> pixelConfigIntB<231> 
+ pixelConfigIntB<230> pixelConfigIntB<229> pixelConfigIntB<228> 
+ pixelConfigIntB<227> pixelConfigIntB<226> pixelConfigIntB<225> 
+ pixelConfigIntB<224> pixelConfigIntB<223> pixelConfigIntB<222> 
+ pixelConfigIntB<221> pixelConfigIntB<220> pixelConfigIntB<219> 
+ pixelConfigIntB<218> pixelConfigIntB<217> pixelConfigIntB<216> 
+ pixelConfigIntB<215> pixelConfigIntB<214> pixelConfigIntB<213> 
+ pixelConfigIntB<212> pixelConfigIntB<211> pixelConfigIntB<210> 
+ pixelConfigIntB<209> pixelConfigIntB<208> pixelConfigIntB<207> 
+ pixelConfigIntB<206> pixelConfigIntB<205> pixelConfigIntB<204> 
+ pixelConfigIntB<203> pixelConfigIntB<202> pixelConfigIntB<201> 
+ pixelConfigIntB<200> pixelConfigIntB<199> pixelConfigIntB<198> 
+ pixelConfigIntB<197> pixelConfigIntB<196> pixelConfigIntB<195> 
+ pixelConfigIntB<194> pixelConfigIntB<193> pixelConfigIntB<192> 
+ pixelConfigIntB<191> pixelConfigIntB<190> pixelConfigIntB<189> 
+ pixelConfigIntB<188> pixelConfigIntB<187> pixelConfigIntB<186> 
+ pixelConfigIntB<185> pixelConfigIntB<184> pixelConfigIntB<183> 
+ pixelConfigIntB<182> pixelConfigIntB<181> pixelConfigIntB<180> 
+ pixelConfigIntB<179> pixelConfigIntB<178> pixelConfigIntB<177> 
+ pixelConfigIntB<176> pixelConfigIntB<175> pixelConfigIntB<174> 
+ pixelConfigIntB<173> pixelConfigIntB<172> pixelConfigIntB<171> 
+ pixelConfigIntB<170> pixelConfigIntB<169> pixelConfigIntB<168> 
+ pixelConfigIntB<167> pixelConfigIntB<166> pixelConfigIntB<165> 
+ pixelConfigIntB<164> pixelConfigIntB<163> pixelConfigIntB<162> 
+ pixelConfigIntB<161> pixelConfigIntB<160> pixelConfigIntB<159> 
+ pixelConfigIntB<158> pixelConfigIntB<157> pixelConfigIntB<156> 
+ pixelConfigIntB<155> pixelConfigIntB<154> pixelConfigIntB<153> 
+ pixelConfigIntB<152> pixelConfigIntB<151> pixelConfigIntB<150> 
+ pixelConfigIntB<149> pixelConfigIntB<148> pixelConfigIntB<147> 
+ pixelConfigIntB<146> pixelConfigIntB<145> pixelConfigIntB<144> 
+ pixelConfigIntB<143> pixelConfigIntB<142> pixelConfigIntB<141> 
+ pixelConfigIntB<140> pixelConfigIntB<139> pixelConfigIntB<138> 
+ pixelConfigIntB<137> pixelConfigIntB<136> pixelConfigIntB<135> 
+ pixelConfigIntB<134> pixelConfigIntB<133> pixelConfigIntB<132> 
+ pixelConfigIntB<131> pixelConfigIntB<130> pixelConfigIntB<129> 
+ pixelConfigIntB<128> pixelConfigIntB<127> pixelConfigIntB<126> 
+ pixelConfigIntB<125> pixelConfigIntB<124> pixelConfigIntB<123> 
+ pixelConfigIntB<122> pixelConfigIntB<121> pixelConfigIntB<120> 
+ pixelConfigIntB<119> pixelConfigIntB<118> pixelConfigIntB<117> 
+ pixelConfigIntB<116> pixelConfigIntB<115> pixelConfigIntB<114> 
+ pixelConfigIntB<113> pixelConfigIntB<112> pixelConfigIntB<111> 
+ pixelConfigIntB<110> pixelConfigIntB<109> pixelConfigIntB<108> 
+ pixelConfigIntB<107> pixelConfigIntB<106> pixelConfigIntB<105> 
+ pixelConfigIntB<104> pixelConfigIntB<103> pixelConfigIntB<102> 
+ pixelConfigIntB<101> pixelConfigIntB<100> pixelConfigIntB<99> 
+ pixelConfigIntB<98> pixelConfigIntB<97> pixelConfigIntB<96> 
+ pixelConfigIntB<95> pixelConfigIntB<94> pixelConfigIntB<93> 
+ pixelConfigIntB<92> pixelConfigIntB<91> pixelConfigIntB<90> 
+ pixelConfigIntB<89> pixelConfigIntB<88> pixelConfigIntB<87> 
+ pixelConfigIntB<86> pixelConfigIntB<85> pixelConfigIntB<84> 
+ pixelConfigIntB<83> pixelConfigIntB<82> pixelConfigIntB<81> 
+ pixelConfigIntB<80> pixelConfigIntB<79> pixelConfigIntB<78> 
+ pixelConfigIntB<77> pixelConfigIntB<76> pixelConfigIntB<75> 
+ pixelConfigIntB<74> pixelConfigIntB<73> pixelConfigIntB<72> 
+ pixelConfigIntB<71> pixelConfigIntB<70> pixelConfigIntB<69> 
+ pixelConfigIntB<68> pixelConfigIntB<67> pixelConfigIntB<66> 
+ pixelConfigIntB<65> pixelConfigIntB<64> pixelConfigIntB<63> 
+ pixelConfigIntB<62> pixelConfigIntB<61> pixelConfigIntB<60> 
+ pixelConfigIntB<59> pixelConfigIntB<58> pixelConfigIntB<57> 
+ pixelConfigIntB<56> pixelConfigIntB<55> pixelConfigIntB<54> 
+ pixelConfigIntB<53> pixelConfigIntB<52> pixelConfigIntB<51> 
+ pixelConfigIntB<50> pixelConfigIntB<49> pixelConfigIntB<48> 
+ pixelConfigIntB<47> pixelConfigIntB<46> pixelConfigIntB<45> 
+ pixelConfigIntB<44> pixelConfigIntB<43> pixelConfigIntB<42> 
+ pixelConfigIntB<41> pixelConfigIntB<40> pixelConfigIntB<39> 
+ pixelConfigIntB<38> pixelConfigIntB<37> pixelConfigIntB<36> 
+ pixelConfigIntB<35> pixelConfigIntB<34> pixelConfigIntB<33> 
+ pixelConfigIntB<32> pixelConfigIntB<31> pixelConfigIntB<30> 
+ pixelConfigIntB<29> pixelConfigIntB<28> pixelConfigIntB<27> 
+ pixelConfigIntB<26> pixelConfigIntB<25> pixelConfigIntB<24> 
+ pixelConfigIntB<23> pixelConfigIntB<22> pixelConfigIntB<21> 
+ pixelConfigIntB<20> pixelConfigIntB<19> pixelConfigIntB<18> 
+ pixelConfigIntB<17> pixelConfigIntB<16> pixelConfigIntB<15> 
+ pixelConfigIntB<14> pixelConfigIntB<13> pixelConfigIntB<12> 
+ pixelConfigIntB<11> pixelConfigIntB<10> pixelConfigIntB<9> 
+ pixelConfigIntB<8> pixelConfigIntB<7> pixelConfigIntB<6> pixelConfigIntB<5> 
+ pixelConfigIntB<4> pixelConfigIntB<3> pixelConfigIntB<2> pixelConfigIntB<1> 
+ pixelConfigIntB<0> pixelConfigIntC<255> pixelConfigIntC<254> 
+ pixelConfigIntC<253> pixelConfigIntC<252> pixelConfigIntC<251> 
+ pixelConfigIntC<250> pixelConfigIntC<249> pixelConfigIntC<248> 
+ pixelConfigIntC<247> pixelConfigIntC<246> pixelConfigIntC<245> 
+ pixelConfigIntC<244> pixelConfigIntC<243> pixelConfigIntC<242> 
+ pixelConfigIntC<241> pixelConfigIntC<240> pixelConfigIntC<239> 
+ pixelConfigIntC<238> pixelConfigIntC<237> pixelConfigIntC<236> 
+ pixelConfigIntC<235> pixelConfigIntC<234> pixelConfigIntC<233> 
+ pixelConfigIntC<232> pixelConfigIntC<231> pixelConfigIntC<230> 
+ pixelConfigIntC<229> pixelConfigIntC<228> pixelConfigIntC<227> 
+ pixelConfigIntC<226> pixelConfigIntC<225> pixelConfigIntC<224> 
+ pixelConfigIntC<223> pixelConfigIntC<222> pixelConfigIntC<221> 
+ pixelConfigIntC<220> pixelConfigIntC<219> pixelConfigIntC<218> 
+ pixelConfigIntC<217> pixelConfigIntC<216> pixelConfigIntC<215> 
+ pixelConfigIntC<214> pixelConfigIntC<213> pixelConfigIntC<212> 
+ pixelConfigIntC<211> pixelConfigIntC<210> pixelConfigIntC<209> 
+ pixelConfigIntC<208> pixelConfigIntC<207> pixelConfigIntC<206> 
+ pixelConfigIntC<205> pixelConfigIntC<204> pixelConfigIntC<203> 
+ pixelConfigIntC<202> pixelConfigIntC<201> pixelConfigIntC<200> 
+ pixelConfigIntC<199> pixelConfigIntC<198> pixelConfigIntC<197> 
+ pixelConfigIntC<196> pixelConfigIntC<195> pixelConfigIntC<194> 
+ pixelConfigIntC<193> pixelConfigIntC<192> pixelConfigIntC<191> 
+ pixelConfigIntC<190> pixelConfigIntC<189> pixelConfigIntC<188> 
+ pixelConfigIntC<187> pixelConfigIntC<186> pixelConfigIntC<185> 
+ pixelConfigIntC<184> pixelConfigIntC<183> pixelConfigIntC<182> 
+ pixelConfigIntC<181> pixelConfigIntC<180> pixelConfigIntC<179> 
+ pixelConfigIntC<178> pixelConfigIntC<177> pixelConfigIntC<176> 
+ pixelConfigIntC<175> pixelConfigIntC<174> pixelConfigIntC<173> 
+ pixelConfigIntC<172> pixelConfigIntC<171> pixelConfigIntC<170> 
+ pixelConfigIntC<169> pixelConfigIntC<168> pixelConfigIntC<167> 
+ pixelConfigIntC<166> pixelConfigIntC<165> pixelConfigIntC<164> 
+ pixelConfigIntC<163> pixelConfigIntC<162> pixelConfigIntC<161> 
+ pixelConfigIntC<160> pixelConfigIntC<159> pixelConfigIntC<158> 
+ pixelConfigIntC<157> pixelConfigIntC<156> pixelConfigIntC<155> 
+ pixelConfigIntC<154> pixelConfigIntC<153> pixelConfigIntC<152> 
+ pixelConfigIntC<151> pixelConfigIntC<150> pixelConfigIntC<149> 
+ pixelConfigIntC<148> pixelConfigIntC<147> pixelConfigIntC<146> 
+ pixelConfigIntC<145> pixelConfigIntC<144> pixelConfigIntC<143> 
+ pixelConfigIntC<142> pixelConfigIntC<141> pixelConfigIntC<140> 
+ pixelConfigIntC<139> pixelConfigIntC<138> pixelConfigIntC<137> 
+ pixelConfigIntC<136> pixelConfigIntC<135> pixelConfigIntC<134> 
+ pixelConfigIntC<133> pixelConfigIntC<132> pixelConfigIntC<131> 
+ pixelConfigIntC<130> pixelConfigIntC<129> pixelConfigIntC<128> 
+ pixelConfigIntC<127> pixelConfigIntC<126> pixelConfigIntC<125> 
+ pixelConfigIntC<124> pixelConfigIntC<123> pixelConfigIntC<122> 
+ pixelConfigIntC<121> pixelConfigIntC<120> pixelConfigIntC<119> 
+ pixelConfigIntC<118> pixelConfigIntC<117> pixelConfigIntC<116> 
+ pixelConfigIntC<115> pixelConfigIntC<114> pixelConfigIntC<113> 
+ pixelConfigIntC<112> pixelConfigIntC<111> pixelConfigIntC<110> 
+ pixelConfigIntC<109> pixelConfigIntC<108> pixelConfigIntC<107> 
+ pixelConfigIntC<106> pixelConfigIntC<105> pixelConfigIntC<104> 
+ pixelConfigIntC<103> pixelConfigIntC<102> pixelConfigIntC<101> 
+ pixelConfigIntC<100> pixelConfigIntC<99> pixelConfigIntC<98> 
+ pixelConfigIntC<97> pixelConfigIntC<96> pixelConfigIntC<95> 
+ pixelConfigIntC<94> pixelConfigIntC<93> pixelConfigIntC<92> 
+ pixelConfigIntC<91> pixelConfigIntC<90> pixelConfigIntC<89> 
+ pixelConfigIntC<88> pixelConfigIntC<87> pixelConfigIntC<86> 
+ pixelConfigIntC<85> pixelConfigIntC<84> pixelConfigIntC<83> 
+ pixelConfigIntC<82> pixelConfigIntC<81> pixelConfigIntC<80> 
+ pixelConfigIntC<79> pixelConfigIntC<78> pixelConfigIntC<77> 
+ pixelConfigIntC<76> pixelConfigIntC<75> pixelConfigIntC<74> 
+ pixelConfigIntC<73> pixelConfigIntC<72> pixelConfigIntC<71> 
+ pixelConfigIntC<70> pixelConfigIntC<69> pixelConfigIntC<68> 
+ pixelConfigIntC<67> pixelConfigIntC<66> pixelConfigIntC<65> 
+ pixelConfigIntC<64> pixelConfigIntC<63> pixelConfigIntC<62> 
+ pixelConfigIntC<61> pixelConfigIntC<60> pixelConfigIntC<59> 
+ pixelConfigIntC<58> pixelConfigIntC<57> pixelConfigIntC<56> 
+ pixelConfigIntC<55> pixelConfigIntC<54> pixelConfigIntC<53> 
+ pixelConfigIntC<52> pixelConfigIntC<51> pixelConfigIntC<50> 
+ pixelConfigIntC<49> pixelConfigIntC<48> pixelConfigIntC<47> 
+ pixelConfigIntC<46> pixelConfigIntC<45> pixelConfigIntC<44> 
+ pixelConfigIntC<43> pixelConfigIntC<42> pixelConfigIntC<41> 
+ pixelConfigIntC<40> pixelConfigIntC<39> pixelConfigIntC<38> 
+ pixelConfigIntC<37> pixelConfigIntC<36> pixelConfigIntC<35> 
+ pixelConfigIntC<34> pixelConfigIntC<33> pixelConfigIntC<32> 
+ pixelConfigIntC<31> pixelConfigIntC<30> pixelConfigIntC<29> 
+ pixelConfigIntC<28> pixelConfigIntC<27> pixelConfigIntC<26> 
+ pixelConfigIntC<25> pixelConfigIntC<24> pixelConfigIntC<23> 
+ pixelConfigIntC<22> pixelConfigIntC<21> pixelConfigIntC<20> 
+ pixelConfigIntC<19> pixelConfigIntC<18> pixelConfigIntC<17> 
+ pixelConfigIntC<16> pixelConfigIntC<15> pixelConfigIntC<14> 
+ pixelConfigIntC<13> pixelConfigIntC<12> pixelConfigIntC<11> 
+ pixelConfigIntC<10> pixelConfigIntC<9> pixelConfigIntC<8> pixelConfigIntC<7> 
+ pixelConfigIntC<6> pixelConfigIntC<5> pixelConfigIntC<4> pixelConfigIntC<3> 
+ pixelConfigIntC<2> pixelConfigIntC<1> pixelConfigIntC<0> VDD VSS 
+ pixelConfigA<255> pixelConfigA<254> pixelConfigA<253> pixelConfigA<252> 
+ pixelConfigA<251> pixelConfigA<250> pixelConfigA<249> pixelConfigA<248> 
+ pixelConfigA<247> pixelConfigA<246> pixelConfigA<245> pixelConfigA<244> 
+ pixelConfigA<243> pixelConfigA<242> pixelConfigA<241> pixelConfigA<240> 
+ pixelConfigA<239> pixelConfigA<238> pixelConfigA<237> pixelConfigA<236> 
+ pixelConfigA<235> pixelConfigA<234> pixelConfigA<233> pixelConfigA<232> 
+ pixelConfigA<231> pixelConfigA<230> pixelConfigA<229> pixelConfigA<228> 
+ pixelConfigA<227> pixelConfigA<226> pixelConfigA<225> pixelConfigA<224> 
+ pixelConfigA<223> pixelConfigA<222> pixelConfigA<221> pixelConfigA<220> 
+ pixelConfigA<219> pixelConfigA<218> pixelConfigA<217> pixelConfigA<216> 
+ pixelConfigA<215> pixelConfigA<214> pixelConfigA<213> pixelConfigA<212> 
+ pixelConfigA<211> pixelConfigA<210> pixelConfigA<209> pixelConfigA<208> 
+ pixelConfigA<207> pixelConfigA<206> pixelConfigA<205> pixelConfigA<204> 
+ pixelConfigA<203> pixelConfigA<202> pixelConfigA<201> pixelConfigA<200> 
+ pixelConfigA<199> pixelConfigA<198> pixelConfigA<197> pixelConfigA<196> 
+ pixelConfigA<195> pixelConfigA<194> pixelConfigA<193> pixelConfigA<192> 
+ pixelConfigA<191> pixelConfigA<190> pixelConfigA<189> pixelConfigA<188> 
+ pixelConfigA<187> pixelConfigA<186> pixelConfigA<185> pixelConfigA<184> 
+ pixelConfigA<183> pixelConfigA<182> pixelConfigA<181> pixelConfigA<180> 
+ pixelConfigA<179> pixelConfigA<178> pixelConfigA<177> pixelConfigA<176> 
+ pixelConfigA<175> pixelConfigA<174> pixelConfigA<173> pixelConfigA<172> 
+ pixelConfigA<171> pixelConfigA<170> pixelConfigA<169> pixelConfigA<168> 
+ pixelConfigA<167> pixelConfigA<166> pixelConfigA<165> pixelConfigA<164> 
+ pixelConfigA<163> pixelConfigA<162> pixelConfigA<161> pixelConfigA<160> 
+ pixelConfigA<159> pixelConfigA<158> pixelConfigA<157> pixelConfigA<156> 
+ pixelConfigA<155> pixelConfigA<154> pixelConfigA<153> pixelConfigA<152> 
+ pixelConfigA<151> pixelConfigA<150> pixelConfigA<149> pixelConfigA<148> 
+ pixelConfigA<147> pixelConfigA<146> pixelConfigA<145> pixelConfigA<144> 
+ pixelConfigA<143> pixelConfigA<142> pixelConfigA<141> pixelConfigA<140> 
+ pixelConfigA<139> pixelConfigA<138> pixelConfigA<137> pixelConfigA<136> 
+ pixelConfigA<135> pixelConfigA<134> pixelConfigA<133> pixelConfigA<132> 
+ pixelConfigA<131> pixelConfigA<130> pixelConfigA<129> pixelConfigA<128> 
+ pixelConfigA<127> pixelConfigA<126> pixelConfigA<125> pixelConfigA<124> 
+ pixelConfigA<123> pixelConfigA<122> pixelConfigA<121> pixelConfigA<120> 
+ pixelConfigA<119> pixelConfigA<118> pixelConfigA<117> pixelConfigA<116> 
+ pixelConfigA<115> pixelConfigA<114> pixelConfigA<113> pixelConfigA<112> 
+ pixelConfigA<111> pixelConfigA<110> pixelConfigA<109> pixelConfigA<108> 
+ pixelConfigA<107> pixelConfigA<106> pixelConfigA<105> pixelConfigA<104> 
+ pixelConfigA<103> pixelConfigA<102> pixelConfigA<101> pixelConfigA<100> 
+ pixelConfigA<99> pixelConfigA<98> pixelConfigA<97> pixelConfigA<96> 
+ pixelConfigA<95> pixelConfigA<94> pixelConfigA<93> pixelConfigA<92> 
+ pixelConfigA<91> pixelConfigA<90> pixelConfigA<89> pixelConfigA<88> 
+ pixelConfigA<87> pixelConfigA<86> pixelConfigA<85> pixelConfigA<84> 
+ pixelConfigA<83> pixelConfigA<82> pixelConfigA<81> pixelConfigA<80> 
+ pixelConfigA<79> pixelConfigA<78> pixelConfigA<77> pixelConfigA<76> 
+ pixelConfigA<75> pixelConfigA<74> pixelConfigA<73> pixelConfigA<72> 
+ pixelConfigA<71> pixelConfigA<70> pixelConfigA<69> pixelConfigA<68> 
+ pixelConfigA<67> pixelConfigA<66> pixelConfigA<65> pixelConfigA<64> 
+ pixelConfigA<63> pixelConfigA<62> pixelConfigA<61> pixelConfigA<60> 
+ pixelConfigA<59> pixelConfigA<58> pixelConfigA<57> pixelConfigA<56> 
+ pixelConfigA<55> pixelConfigA<54> pixelConfigA<53> pixelConfigA<52> 
+ pixelConfigA<51> pixelConfigA<50> pixelConfigA<49> pixelConfigA<48> 
+ pixelConfigA<47> pixelConfigA<46> pixelConfigA<45> pixelConfigA<44> 
+ pixelConfigA<43> pixelConfigA<42> pixelConfigA<41> pixelConfigA<40> 
+ pixelConfigA<39> pixelConfigA<38> pixelConfigA<37> pixelConfigA<36> 
+ pixelConfigA<35> pixelConfigA<34> pixelConfigA<33> pixelConfigA<32> 
+ pixelConfigA<31> pixelConfigA<30> pixelConfigA<29> pixelConfigA<28> 
+ pixelConfigA<27> pixelConfigA<26> pixelConfigA<25> pixelConfigA<24> 
+ pixelConfigA<23> pixelConfigA<22> pixelConfigA<21> pixelConfigA<20> 
+ pixelConfigA<19> pixelConfigA<18> pixelConfigA<17> pixelConfigA<16> 
+ pixelConfigA<15> pixelConfigA<14> pixelConfigA<13> pixelConfigA<12> 
+ pixelConfigA<11> pixelConfigA<10> pixelConfigA<9> pixelConfigA<8> 
+ pixelConfigA<7> pixelConfigA<6> pixelConfigA<5> pixelConfigA<4> 
+ pixelConfigA<3> pixelConfigA<2> pixelConfigA<1> pixelConfigA<0> 
+ pixelConfigB<255> pixelConfigB<254> pixelConfigB<253> pixelConfigB<252> 
+ pixelConfigB<251> pixelConfigB<250> pixelConfigB<249> pixelConfigB<248> 
+ pixelConfigB<247> pixelConfigB<246> pixelConfigB<245> pixelConfigB<244> 
+ pixelConfigB<243> pixelConfigB<242> pixelConfigB<241> pixelConfigB<240> 
+ pixelConfigB<239> pixelConfigB<238> pixelConfigB<237> pixelConfigB<236> 
+ pixelConfigB<235> pixelConfigB<234> pixelConfigB<233> pixelConfigB<232> 
+ pixelConfigB<231> pixelConfigB<230> pixelConfigB<229> pixelConfigB<228> 
+ pixelConfigB<227> pixelConfigB<226> pixelConfigB<225> pixelConfigB<224> 
+ pixelConfigB<223> pixelConfigB<222> pixelConfigB<221> pixelConfigB<220> 
+ pixelConfigB<219> pixelConfigB<218> pixelConfigB<217> pixelConfigB<216> 
+ pixelConfigB<215> pixelConfigB<214> pixelConfigB<213> pixelConfigB<212> 
+ pixelConfigB<211> pixelConfigB<210> pixelConfigB<209> pixelConfigB<208> 
+ pixelConfigB<207> pixelConfigB<206> pixelConfigB<205> pixelConfigB<204> 
+ pixelConfigB<203> pixelConfigB<202> pixelConfigB<201> pixelConfigB<200> 
+ pixelConfigB<199> pixelConfigB<198> pixelConfigB<197> pixelConfigB<196> 
+ pixelConfigB<195> pixelConfigB<194> pixelConfigB<193> pixelConfigB<192> 
+ pixelConfigB<191> pixelConfigB<190> pixelConfigB<189> pixelConfigB<188> 
+ pixelConfigB<187> pixelConfigB<186> pixelConfigB<185> pixelConfigB<184> 
+ pixelConfigB<183> pixelConfigB<182> pixelConfigB<181> pixelConfigB<180> 
+ pixelConfigB<179> pixelConfigB<178> pixelConfigB<177> pixelConfigB<176> 
+ pixelConfigB<175> pixelConfigB<174> pixelConfigB<173> pixelConfigB<172> 
+ pixelConfigB<171> pixelConfigB<170> pixelConfigB<169> pixelConfigB<168> 
+ pixelConfigB<167> pixelConfigB<166> pixelConfigB<165> pixelConfigB<164> 
+ pixelConfigB<163> pixelConfigB<162> pixelConfigB<161> pixelConfigB<160> 
+ pixelConfigB<159> pixelConfigB<158> pixelConfigB<157> pixelConfigB<156> 
+ pixelConfigB<155> pixelConfigB<154> pixelConfigB<153> pixelConfigB<152> 
+ pixelConfigB<151> pixelConfigB<150> pixelConfigB<149> pixelConfigB<148> 
+ pixelConfigB<147> pixelConfigB<146> pixelConfigB<145> pixelConfigB<144> 
+ pixelConfigB<143> pixelConfigB<142> pixelConfigB<141> pixelConfigB<140> 
+ pixelConfigB<139> pixelConfigB<138> pixelConfigB<137> pixelConfigB<136> 
+ pixelConfigB<135> pixelConfigB<134> pixelConfigB<133> pixelConfigB<132> 
+ pixelConfigB<131> pixelConfigB<130> pixelConfigB<129> pixelConfigB<128> 
+ pixelConfigB<127> pixelConfigB<126> pixelConfigB<125> pixelConfigB<124> 
+ pixelConfigB<123> pixelConfigB<122> pixelConfigB<121> pixelConfigB<120> 
+ pixelConfigB<119> pixelConfigB<118> pixelConfigB<117> pixelConfigB<116> 
+ pixelConfigB<115> pixelConfigB<114> pixelConfigB<113> pixelConfigB<112> 
+ pixelConfigB<111> pixelConfigB<110> pixelConfigB<109> pixelConfigB<108> 
+ pixelConfigB<107> pixelConfigB<106> pixelConfigB<105> pixelConfigB<104> 
+ pixelConfigB<103> pixelConfigB<102> pixelConfigB<101> pixelConfigB<100> 
+ pixelConfigB<99> pixelConfigB<98> pixelConfigB<97> pixelConfigB<96> 
+ pixelConfigB<95> pixelConfigB<94> pixelConfigB<93> pixelConfigB<92> 
+ pixelConfigB<91> pixelConfigB<90> pixelConfigB<89> pixelConfigB<88> 
+ pixelConfigB<87> pixelConfigB<86> pixelConfigB<85> pixelConfigB<84> 
+ pixelConfigB<83> pixelConfigB<82> pixelConfigB<81> pixelConfigB<80> 
+ pixelConfigB<79> pixelConfigB<78> pixelConfigB<77> pixelConfigB<76> 
+ pixelConfigB<75> pixelConfigB<74> pixelConfigB<73> pixelConfigB<72> 
+ pixelConfigB<71> pixelConfigB<70> pixelConfigB<69> pixelConfigB<68> 
+ pixelConfigB<67> pixelConfigB<66> pixelConfigB<65> pixelConfigB<64> 
+ pixelConfigB<63> pixelConfigB<62> pixelConfigB<61> pixelConfigB<60> 
+ pixelConfigB<59> pixelConfigB<58> pixelConfigB<57> pixelConfigB<56> 
+ pixelConfigB<55> pixelConfigB<54> pixelConfigB<53> pixelConfigB<52> 
+ pixelConfigB<51> pixelConfigB<50> pixelConfigB<49> pixelConfigB<48> 
+ pixelConfigB<47> pixelConfigB<46> pixelConfigB<45> pixelConfigB<44> 
+ pixelConfigB<43> pixelConfigB<42> pixelConfigB<41> pixelConfigB<40> 
+ pixelConfigB<39> pixelConfigB<38> pixelConfigB<37> pixelConfigB<36> 
+ pixelConfigB<35> pixelConfigB<34> pixelConfigB<33> pixelConfigB<32> 
+ pixelConfigB<31> pixelConfigB<30> pixelConfigB<29> pixelConfigB<28> 
+ pixelConfigB<27> pixelConfigB<26> pixelConfigB<25> pixelConfigB<24> 
+ pixelConfigB<23> pixelConfigB<22> pixelConfigB<21> pixelConfigB<20> 
+ pixelConfigB<19> pixelConfigB<18> pixelConfigB<17> pixelConfigB<16> 
+ pixelConfigB<15> pixelConfigB<14> pixelConfigB<13> pixelConfigB<12> 
+ pixelConfigB<11> pixelConfigB<10> pixelConfigB<9> pixelConfigB<8> 
+ pixelConfigB<7> pixelConfigB<6> pixelConfigB<5> pixelConfigB<4> 
+ pixelConfigB<3> pixelConfigB<2> pixelConfigB<1> pixelConfigB<0> 
+ pixelConfigC<255> pixelConfigC<254> pixelConfigC<253> pixelConfigC<252> 
+ pixelConfigC<251> pixelConfigC<250> pixelConfigC<249> pixelConfigC<248> 
+ pixelConfigC<247> pixelConfigC<246> pixelConfigC<245> pixelConfigC<244> 
+ pixelConfigC<243> pixelConfigC<242> pixelConfigC<241> pixelConfigC<240> 
+ pixelConfigC<239> pixelConfigC<238> pixelConfigC<237> pixelConfigC<236> 
+ pixelConfigC<235> pixelConfigC<234> pixelConfigC<233> pixelConfigC<232> 
+ pixelConfigC<231> pixelConfigC<230> pixelConfigC<229> pixelConfigC<228> 
+ pixelConfigC<227> pixelConfigC<226> pixelConfigC<225> pixelConfigC<224> 
+ pixelConfigC<223> pixelConfigC<222> pixelConfigC<221> pixelConfigC<220> 
+ pixelConfigC<219> pixelConfigC<218> pixelConfigC<217> pixelConfigC<216> 
+ pixelConfigC<215> pixelConfigC<214> pixelConfigC<213> pixelConfigC<212> 
+ pixelConfigC<211> pixelConfigC<210> pixelConfigC<209> pixelConfigC<208> 
+ pixelConfigC<207> pixelConfigC<206> pixelConfigC<205> pixelConfigC<204> 
+ pixelConfigC<203> pixelConfigC<202> pixelConfigC<201> pixelConfigC<200> 
+ pixelConfigC<199> pixelConfigC<198> pixelConfigC<197> pixelConfigC<196> 
+ pixelConfigC<195> pixelConfigC<194> pixelConfigC<193> pixelConfigC<192> 
+ pixelConfigC<191> pixelConfigC<190> pixelConfigC<189> pixelConfigC<188> 
+ pixelConfigC<187> pixelConfigC<186> pixelConfigC<185> pixelConfigC<184> 
+ pixelConfigC<183> pixelConfigC<182> pixelConfigC<181> pixelConfigC<180> 
+ pixelConfigC<179> pixelConfigC<178> pixelConfigC<177> pixelConfigC<176> 
+ pixelConfigC<175> pixelConfigC<174> pixelConfigC<173> pixelConfigC<172> 
+ pixelConfigC<171> pixelConfigC<170> pixelConfigC<169> pixelConfigC<168> 
+ pixelConfigC<167> pixelConfigC<166> pixelConfigC<165> pixelConfigC<164> 
+ pixelConfigC<163> pixelConfigC<162> pixelConfigC<161> pixelConfigC<160> 
+ pixelConfigC<159> pixelConfigC<158> pixelConfigC<157> pixelConfigC<156> 
+ pixelConfigC<155> pixelConfigC<154> pixelConfigC<153> pixelConfigC<152> 
+ pixelConfigC<151> pixelConfigC<150> pixelConfigC<149> pixelConfigC<148> 
+ pixelConfigC<147> pixelConfigC<146> pixelConfigC<145> pixelConfigC<144> 
+ pixelConfigC<143> pixelConfigC<142> pixelConfigC<141> pixelConfigC<140> 
+ pixelConfigC<139> pixelConfigC<138> pixelConfigC<137> pixelConfigC<136> 
+ pixelConfigC<135> pixelConfigC<134> pixelConfigC<133> pixelConfigC<132> 
+ pixelConfigC<131> pixelConfigC<130> pixelConfigC<129> pixelConfigC<128> 
+ pixelConfigC<127> pixelConfigC<126> pixelConfigC<125> pixelConfigC<124> 
+ pixelConfigC<123> pixelConfigC<122> pixelConfigC<121> pixelConfigC<120> 
+ pixelConfigC<119> pixelConfigC<118> pixelConfigC<117> pixelConfigC<116> 
+ pixelConfigC<115> pixelConfigC<114> pixelConfigC<113> pixelConfigC<112> 
+ pixelConfigC<111> pixelConfigC<110> pixelConfigC<109> pixelConfigC<108> 
+ pixelConfigC<107> pixelConfigC<106> pixelConfigC<105> pixelConfigC<104> 
+ pixelConfigC<103> pixelConfigC<102> pixelConfigC<101> pixelConfigC<100> 
+ pixelConfigC<99> pixelConfigC<98> pixelConfigC<97> pixelConfigC<96> 
+ pixelConfigC<95> pixelConfigC<94> pixelConfigC<93> pixelConfigC<92> 
+ pixelConfigC<91> pixelConfigC<90> pixelConfigC<89> pixelConfigC<88> 
+ pixelConfigC<87> pixelConfigC<86> pixelConfigC<85> pixelConfigC<84> 
+ pixelConfigC<83> pixelConfigC<82> pixelConfigC<81> pixelConfigC<80> 
+ pixelConfigC<79> pixelConfigC<78> pixelConfigC<77> pixelConfigC<76> 
+ pixelConfigC<75> pixelConfigC<74> pixelConfigC<73> pixelConfigC<72> 
+ pixelConfigC<71> pixelConfigC<70> pixelConfigC<69> pixelConfigC<68> 
+ pixelConfigC<67> pixelConfigC<66> pixelConfigC<65> pixelConfigC<64> 
+ pixelConfigC<63> pixelConfigC<62> pixelConfigC<61> pixelConfigC<60> 
+ pixelConfigC<59> pixelConfigC<58> pixelConfigC<57> pixelConfigC<56> 
+ pixelConfigC<55> pixelConfigC<54> pixelConfigC<53> pixelConfigC<52> 
+ pixelConfigC<51> pixelConfigC<50> pixelConfigC<49> pixelConfigC<48> 
+ pixelConfigC<47> pixelConfigC<46> pixelConfigC<45> pixelConfigC<44> 
+ pixelConfigC<43> pixelConfigC<42> pixelConfigC<41> pixelConfigC<40> 
+ pixelConfigC<39> pixelConfigC<38> pixelConfigC<37> pixelConfigC<36> 
+ pixelConfigC<35> pixelConfigC<34> pixelConfigC<33> pixelConfigC<32> 
+ pixelConfigC<31> pixelConfigC<30> pixelConfigC<29> pixelConfigC<28> 
+ pixelConfigC<27> pixelConfigC<26> pixelConfigC<25> pixelConfigC<24> 
+ pixelConfigC<23> pixelConfigC<22> pixelConfigC<21> pixelConfigC<20> 
+ pixelConfigC<19> pixelConfigC<18> pixelConfigC<17> pixelConfigC<16> 
+ pixelConfigC<15> pixelConfigC<14> pixelConfigC<13> pixelConfigC<12> 
+ pixelConfigC<11> pixelConfigC<10> pixelConfigC<9> pixelConfigC<8> 
+ pixelConfigC<7> pixelConfigC<6> pixelConfigC<5> pixelConfigC<4> 
+ pixelConfigC<3> pixelConfigC<2> pixelConfigC<1> pixelConfigC<0> / 
+ pixelDigitalOutBufTMR_WIDTH256
XIB_PS pixelStatusA<63> pixelStatusA<62> pixelStatusA<61> pixelStatusA<60> 
+ pixelStatusA<59> pixelStatusA<58> pixelStatusA<57> pixelStatusA<56> 
+ pixelStatusA<55> pixelStatusA<54> pixelStatusA<53> pixelStatusA<52> 
+ pixelStatusA<51> pixelStatusA<50> pixelStatusA<49> pixelStatusA<48> 
+ pixelStatusA<47> pixelStatusA<46> pixelStatusA<45> pixelStatusA<44> 
+ pixelStatusA<43> pixelStatusA<42> pixelStatusA<41> pixelStatusA<40> 
+ pixelStatusA<39> pixelStatusA<38> pixelStatusA<37> pixelStatusA<36> 
+ pixelStatusA<35> pixelStatusA<34> pixelStatusA<33> pixelStatusA<32> 
+ pixelStatusA<31> pixelStatusA<30> pixelStatusA<29> pixelStatusA<28> 
+ pixelStatusA<27> pixelStatusA<26> pixelStatusA<25> pixelStatusA<24> 
+ pixelStatusA<23> pixelStatusA<22> pixelStatusA<21> pixelStatusA<20> 
+ pixelStatusA<19> pixelStatusA<18> pixelStatusA<17> pixelStatusA<16> 
+ pixelStatusA<15> pixelStatusA<14> pixelStatusA<13> pixelStatusA<12> 
+ pixelStatusA<11> pixelStatusA<10> pixelStatusA<9> pixelStatusA<8> 
+ pixelStatusA<7> pixelStatusA<6> pixelStatusA<5> pixelStatusA<4> 
+ pixelStatusA<3> pixelStatusA<2> pixelStatusA<1> pixelStatusA<0> 
+ pixelStatusB<63> pixelStatusB<62> pixelStatusB<61> pixelStatusB<60> 
+ pixelStatusB<59> pixelStatusB<58> pixelStatusB<57> pixelStatusB<56> 
+ pixelStatusB<55> pixelStatusB<54> pixelStatusB<53> pixelStatusB<52> 
+ pixelStatusB<51> pixelStatusB<50> pixelStatusB<49> pixelStatusB<48> 
+ pixelStatusB<47> pixelStatusB<46> pixelStatusB<45> pixelStatusB<44> 
+ pixelStatusB<43> pixelStatusB<42> pixelStatusB<41> pixelStatusB<40> 
+ pixelStatusB<39> pixelStatusB<38> pixelStatusB<37> pixelStatusB<36> 
+ pixelStatusB<35> pixelStatusB<34> pixelStatusB<33> pixelStatusB<32> 
+ pixelStatusB<31> pixelStatusB<30> pixelStatusB<29> pixelStatusB<28> 
+ pixelStatusB<27> pixelStatusB<26> pixelStatusB<25> pixelStatusB<24> 
+ pixelStatusB<23> pixelStatusB<22> pixelStatusB<21> pixelStatusB<20> 
+ pixelStatusB<19> pixelStatusB<18> pixelStatusB<17> pixelStatusB<16> 
+ pixelStatusB<15> pixelStatusB<14> pixelStatusB<13> pixelStatusB<12> 
+ pixelStatusB<11> pixelStatusB<10> pixelStatusB<9> pixelStatusB<8> 
+ pixelStatusB<7> pixelStatusB<6> pixelStatusB<5> pixelStatusB<4> 
+ pixelStatusB<3> pixelStatusB<2> pixelStatusB<1> pixelStatusB<0> 
+ pixelStatusC<63> pixelStatusC<62> pixelStatusC<61> pixelStatusC<60> 
+ pixelStatusC<59> pixelStatusC<58> pixelStatusC<57> pixelStatusC<56> 
+ pixelStatusC<55> pixelStatusC<54> pixelStatusC<53> pixelStatusC<52> 
+ pixelStatusC<51> pixelStatusC<50> pixelStatusC<49> pixelStatusC<48> 
+ pixelStatusC<47> pixelStatusC<46> pixelStatusC<45> pixelStatusC<44> 
+ pixelStatusC<43> pixelStatusC<42> pixelStatusC<41> pixelStatusC<40> 
+ pixelStatusC<39> pixelStatusC<38> pixelStatusC<37> pixelStatusC<36> 
+ pixelStatusC<35> pixelStatusC<34> pixelStatusC<33> pixelStatusC<32> 
+ pixelStatusC<31> pixelStatusC<30> pixelStatusC<29> pixelStatusC<28> 
+ pixelStatusC<27> pixelStatusC<26> pixelStatusC<25> pixelStatusC<24> 
+ pixelStatusC<23> pixelStatusC<22> pixelStatusC<21> pixelStatusC<20> 
+ pixelStatusC<19> pixelStatusC<18> pixelStatusC<17> pixelStatusC<16> 
+ pixelStatusC<15> pixelStatusC<14> pixelStatusC<13> pixelStatusC<12> 
+ pixelStatusC<11> pixelStatusC<10> pixelStatusC<9> pixelStatusC<8> 
+ pixelStatusC<7> pixelStatusC<6> pixelStatusC<5> pixelStatusC<4> 
+ pixelStatusC<3> pixelStatusC<2> pixelStatusC<1> pixelStatusC<0> VDD VSS 
+ pixelStatusBufA<63> pixelStatusBufA<62> pixelStatusBufA<61> 
+ pixelStatusBufA<60> pixelStatusBufA<59> pixelStatusBufA<58> 
+ pixelStatusBufA<57> pixelStatusBufA<56> pixelStatusBufA<55> 
+ pixelStatusBufA<54> pixelStatusBufA<53> pixelStatusBufA<52> 
+ pixelStatusBufA<51> pixelStatusBufA<50> pixelStatusBufA<49> 
+ pixelStatusBufA<48> pixelStatusBufA<47> pixelStatusBufA<46> 
+ pixelStatusBufA<45> pixelStatusBufA<44> pixelStatusBufA<43> 
+ pixelStatusBufA<42> pixelStatusBufA<41> pixelStatusBufA<40> 
+ pixelStatusBufA<39> pixelStatusBufA<38> pixelStatusBufA<37> 
+ pixelStatusBufA<36> pixelStatusBufA<35> pixelStatusBufA<34> 
+ pixelStatusBufA<33> pixelStatusBufA<32> pixelStatusBufA<31> 
+ pixelStatusBufA<30> pixelStatusBufA<29> pixelStatusBufA<28> 
+ pixelStatusBufA<27> pixelStatusBufA<26> pixelStatusBufA<25> 
+ pixelStatusBufA<24> pixelStatusBufA<23> pixelStatusBufA<22> 
+ pixelStatusBufA<21> pixelStatusBufA<20> pixelStatusBufA<19> 
+ pixelStatusBufA<18> pixelStatusBufA<17> pixelStatusBufA<16> 
+ pixelStatusBufA<15> pixelStatusBufA<14> pixelStatusBufA<13> 
+ pixelStatusBufA<12> pixelStatusBufA<11> pixelStatusBufA<10> 
+ pixelStatusBufA<9> pixelStatusBufA<8> pixelStatusBufA<7> pixelStatusBufA<6> 
+ pixelStatusBufA<5> pixelStatusBufA<4> pixelStatusBufA<3> pixelStatusBufA<2> 
+ pixelStatusBufA<1> pixelStatusBufA<0> pixelStatusBufB<63> 
+ pixelStatusBufB<62> pixelStatusBufB<61> pixelStatusBufB<60> 
+ pixelStatusBufB<59> pixelStatusBufB<58> pixelStatusBufB<57> 
+ pixelStatusBufB<56> pixelStatusBufB<55> pixelStatusBufB<54> 
+ pixelStatusBufB<53> pixelStatusBufB<52> pixelStatusBufB<51> 
+ pixelStatusBufB<50> pixelStatusBufB<49> pixelStatusBufB<48> 
+ pixelStatusBufB<47> pixelStatusBufB<46> pixelStatusBufB<45> 
+ pixelStatusBufB<44> pixelStatusBufB<43> pixelStatusBufB<42> 
+ pixelStatusBufB<41> pixelStatusBufB<40> pixelStatusBufB<39> 
+ pixelStatusBufB<38> pixelStatusBufB<37> pixelStatusBufB<36> 
+ pixelStatusBufB<35> pixelStatusBufB<34> pixelStatusBufB<33> 
+ pixelStatusBufB<32> pixelStatusBufB<31> pixelStatusBufB<30> 
+ pixelStatusBufB<29> pixelStatusBufB<28> pixelStatusBufB<27> 
+ pixelStatusBufB<26> pixelStatusBufB<25> pixelStatusBufB<24> 
+ pixelStatusBufB<23> pixelStatusBufB<22> pixelStatusBufB<21> 
+ pixelStatusBufB<20> pixelStatusBufB<19> pixelStatusBufB<18> 
+ pixelStatusBufB<17> pixelStatusBufB<16> pixelStatusBufB<15> 
+ pixelStatusBufB<14> pixelStatusBufB<13> pixelStatusBufB<12> 
+ pixelStatusBufB<11> pixelStatusBufB<10> pixelStatusBufB<9> 
+ pixelStatusBufB<8> pixelStatusBufB<7> pixelStatusBufB<6> pixelStatusBufB<5> 
+ pixelStatusBufB<4> pixelStatusBufB<3> pixelStatusBufB<2> pixelStatusBufB<1> 
+ pixelStatusBufB<0> pixelStatusBufC<63> pixelStatusBufC<62> 
+ pixelStatusBufC<61> pixelStatusBufC<60> pixelStatusBufC<59> 
+ pixelStatusBufC<58> pixelStatusBufC<57> pixelStatusBufC<56> 
+ pixelStatusBufC<55> pixelStatusBufC<54> pixelStatusBufC<53> 
+ pixelStatusBufC<52> pixelStatusBufC<51> pixelStatusBufC<50> 
+ pixelStatusBufC<49> pixelStatusBufC<48> pixelStatusBufC<47> 
+ pixelStatusBufC<46> pixelStatusBufC<45> pixelStatusBufC<44> 
+ pixelStatusBufC<43> pixelStatusBufC<42> pixelStatusBufC<41> 
+ pixelStatusBufC<40> pixelStatusBufC<39> pixelStatusBufC<38> 
+ pixelStatusBufC<37> pixelStatusBufC<36> pixelStatusBufC<35> 
+ pixelStatusBufC<34> pixelStatusBufC<33> pixelStatusBufC<32> 
+ pixelStatusBufC<31> pixelStatusBufC<30> pixelStatusBufC<29> 
+ pixelStatusBufC<28> pixelStatusBufC<27> pixelStatusBufC<26> 
+ pixelStatusBufC<25> pixelStatusBufC<24> pixelStatusBufC<23> 
+ pixelStatusBufC<22> pixelStatusBufC<21> pixelStatusBufC<20> 
+ pixelStatusBufC<19> pixelStatusBufC<18> pixelStatusBufC<17> 
+ pixelStatusBufC<16> pixelStatusBufC<15> pixelStatusBufC<14> 
+ pixelStatusBufC<13> pixelStatusBufC<12> pixelStatusBufC<11> 
+ pixelStatusBufC<10> pixelStatusBufC<9> pixelStatusBufC<8> pixelStatusBufC<7> 
+ pixelStatusBufC<6> pixelStatusBufC<5> pixelStatusBufC<4> pixelStatusBufC<3> 
+ pixelStatusBufC<2> pixelStatusBufC<1> pixelStatusBufC<0> / 
+ pixelDigitalInBufTMR_WIDTH64
XFE_OFC1749_pixelConfig_94 FE_OFN1525_pixelConfig_94 VDD VSS pixelConfig<94> / 
+ CKND3
XFE_OFC1681_pixelConfig_142 FE_OFN1457_pixelConfig_142 VDD VSS 
+ FE_OFN1458_pixelConfig_142 / CKND3
XFE_OFC1572_pixelConfig_234 FE_OFN1348_pixelConfig_234 VDD VSS 
+ pixelConfig<234> / CKND3
XFE_OFC1074_busRstInBufA FE_OFN1_busRstInBufA VDD VSS FE_OFN15_busRstInBufA / 
+ CKND3
XFE_OFC1072_busRstInBufA FE_OFN1_busRstInBufA VDD VSS FE_OFN11_busRstInBufA / 
+ CKND3
XFE_OFC1066_busRstInBufB FE_OFN23_busRstInBufB VDD VSS FE_OFN34_busRstInBufB / 
+ CKND3
XFE_OFC72_busDataMosiInBufA_1 FE_OFN70_busDataMosiInBufA_1 VDD VSS 
+ FE_OFN72_busDataMosiInBufA_1 / CKND3
XFE_OFC1_busRstInBufA busRstInBufA VDD VSS FE_OFN1_busRstInBufA / CKND3
XFE_OFC1637_pixelConfig_176 FE_OFN1413_pixelConfig_176 VDD VSS 
+ FE_OFN1670_pixelConfig_176 / INVD1
XFE_OFC1635_pixelConfig_177 FE_OFN1411_pixelConfig_177 VDD VSS 
+ FE_OFN1675_pixelConfig_177 / INVD1
XFE_OFC1632_pixelConfig_179 FE_OFN1408_pixelConfig_179 VDD VSS 
+ FE_OFN1673_pixelConfig_179 / INVD1
XFE_OFC1630_pixelConfig_180 FE_OFN1406_pixelConfig_180 VDD VSS 
+ FE_OFN1668_pixelConfig_180 / INVD1
XFE_OFC1628_pixelConfig_181 FE_OFN1404_pixelConfig_181 VDD VSS 
+ FE_OFN1674_pixelConfig_181 / INVD1
XFE_OFC1626_pixelConfig_182 FE_OFN1402_pixelConfig_182 VDD VSS 
+ FE_OFN1669_pixelConfig_182 / INVD1
XFE_OFC1624_pixelConfig_183 FE_OFN1400_pixelConfig_183 VDD VSS 
+ FE_OFN1671_pixelConfig_183 / INVD1
XFE_OFC1620_pixelConfig_185 FE_OFN1396_pixelConfig_185 VDD VSS 
+ FE_OFN1672_pixelConfig_185 / INVD1
XFE_OFC1611_pixelConfig_192 FE_OFN1387_pixelConfig_192 VDD VSS 
+ FE_OFN1676_pixelConfig_192 / INVD1
XFE_OFC1056_n_1273 n_1273 VDD VSS n_1274 / INVD1
XFE_OFC1055_n_295 FE_OFN1030_n_295 VDD VSS FE_OFN1568_pixelConfig_66 / INVD1
XFE_OFC1054_n_313 FE_OFN1029_n_313 VDD VSS FE_OFN1553_pixelConfig_75 / INVD1
XFE_OFC1049_n_3 FE_OFN1028_n_3 VDD VSS FE_OFN1399_pixelConfig_183 / INVD1
XFE_OFC1048_n_15 FE_OFN1027_n_15 VDD VSS FE_OFN1393_pixelConfig_186 / INVD1
XFE_OFC1047_n_19 FE_OFN1026_n_19 VDD VSS FE_OFN1391_pixelConfig_187 / INVD1
XFE_OFC1045_n_28 FE_OFN1025_n_28 VDD VSS FE_OFN1485_pixelConfig_124 / INVD1
XFE_OFC1044_n_33 FE_OFN1024_n_33 VDD VSS FE_OFN1388_pixelConfig_191 / INVD1
XFE_OFC1043_n_40 FE_OFN1023_n_40 VDD VSS FE_OFN1480_pixelConfig_128 / INVD1
XFE_OFC1042_n_43 FE_OFN990_n VDD VSS FE_OFN1478_pixelConfig_129 / INVD1
XFE_OFC1041_n_54 FE_OFN1022_n_54 VDD VSS FE_OFN1597_pixelConfig_9 / INVD1
XFE_OFC1039_n_64 FE_OFN1020_n_64 VDD VSS FE_OFN1595_pixelConfig_15 / INVD1
XFE_OFC1038_n_69 FE_OFN1019_n_69 VDD VSS FE_OFN1382_pixelConfig_195 / INVD1
XFE_OFC1037_n_97 FE_OFN1018_n_97 VDD VSS FE_OFN1376_pixelConfig_199 / INVD1
XFE_OFC1033_n_278 FE_OFN1014_n_278 VDD VSS FE_OFN1578_pixelConfig_58 / INVD1
XFE_OFC1032_n_292 FE_OFN1013_n_292 VDD VSS FE_OFN1570_pixelConfig_64 / INVD1
XFE_OFC1031_n_310 FE_OFN1012_n_310 VDD VSS FE_OFN1557_pixelConfig_73 / INVD1
XFE_OFC1030_n_311 FE_OFN1011_n_311 VDD VSS FE_OFN1555_pixelConfig_74 / INVD1
XFE_OFC1029_n_314 FE_OFN1010_n_314 VDD VSS FE_OFN1429_pixelConfig_165 / INVD1
XFE_OFC1028_n_333 FE_OFN1009_n_333 VDD VSS FE_OFN1424_pixelConfig_170 / INVD1
XFE_OFC1027_n_335 FE_OFN1008_n_335 VDD VSS FE_OFN1537_pixelConfig_87 / INVD1
XFE_OFC1025_n_347 FE_OFN1006_n_347 VDD VSS FE_OFN1527_pixelConfig_92 / INVD1
XFE_OFC1023_n_350 FE_OFN1004_n_350 VDD VSS FE_OFN1524_pixelConfig_94 / INVD1
XFE_OFC1022_n_352 FE_OFN1003_n_352 VDD VSS FE_OFN1414_pixelConfig_175 / INVD1
XFE_OFC1021_n_365 FE_OFN1002_n_365 VDD VSS FE_OFN1517_pixelConfig_102 / INVD1
XFE_OFC1020_n_368 FE_OFN1001_n_368 VDD VSS FE_OFN1513_pixelConfig_104 / INVD1
XFE_OFC1019_n_372 FE_OFN1000_n_372 VDD VSS FE_OFN1510_pixelConfig_106 / INVD1
XFE_OFC1018_n_377 FE_OFN999_n_377 VDD VSS FE_OFN1401_pixelConfig_182 / INVD1
XFE_OFC1016_n_323 FE_OFN997_n_323 VDD VSS FE_OFN1545_pixelConfig_81 / INVD1
XFE_OFC1015_n_327 FE_OFN996_n_327 VDD VSS FE_OFN1543_pixelConfig_82 / INVD1
XFE_OFC1013_n_339 FE_OFN994_n_339 VDD VSS FE_OFN1533_pixelConfig_89 / INVD1
XFE_OFC1012_n_343 FE_OFN993_n_343 VDD VSS FE_OFN1347_pixelConfig_234 / INVD1
XFE_OFC1004_n_1 FE_OFN988_n_1 VDD VSS FE_OFN1504_pixelConfig_110 / INVD1
XFE_OFC1003_n_2 FE_OFN987_n_2 VDD VSS FE_OFN1502_pixelConfig_111 / INVD1
XFE_OFC1002_n_7 FE_OFN986_n_7 VDD VSS FE_OFN1397_pixelConfig_184 / INVD1
XFE_OFC1001_n_11 FE_OFN985_n_11 VDD VSS FE_OFN1395_pixelConfig_185 / INVD1
XFE_OFC1000_n_44 FE_OFN984_n_44 VDD VSS FE_OFN1386_pixelConfig_192 / INVD1
XFE_OFC998_n_83 FE_OFN982_n_83 VDD VSS FE_OFN1379_pixelConfig_197 / INVD1
XFE_OFC997_n_127 FE_OFN981_n_127 VDD VSS FE_OFN1506_pixelConfig_109 / INVD1
XFE_OFC995_n_329 FE_OFN979_n_329 VDD VSS FE_OFN1425_pixelConfig_169 / INVD1
XFE_OFC994_n_330 FE_OFN978_n_330 VDD VSS FE_OFN1541_pixelConfig_84 / INVD1
XFE_OFC992_n_358 FE_OFN976_n_358 VDD VSS FE_OFN1521_pixelConfig_98 / INVD1
XFE_OFC991_n_363 FE_OFN975_n_363 VDD VSS FE_OFN1519_pixelConfig_100 / INVD1
XFE_OFC990_n_367 FE_OFN974_n_367 VDD VSS FE_OFN1515_pixelConfig_103 / INVD1
XFE_OFC989_n_373 FE_OFN973_n_373 VDD VSS FE_OFN1405_pixelConfig_180 / INVD1
XFE_OFC988_n_375 FE_OFN972_n_375 VDD VSS FE_OFN1403_pixelConfig_181 / INVD1
XFE_OFC987_n_376 FE_OFN971_n_376 VDD VSS FE_OFN1508_pixelConfig_108 / INVD1
XFE_OFC983_n_121 FE_OFN967_n_121 VDD VSS FE_OFN1447_pixelConfig_149 / INVD1
XFE_OFC982_n_322 FE_OFN966_n_322 VDD VSS FE_OFN1547_pixelConfig_80 / INVD1
XFE_OFC981_n_340 FE_OFN965_n_340 VDD VSS FE_OFN1531_pixelConfig_90 / INVD1
XFE_OFC980_n_345 FE_OFN964_n_345 VDD VSS FE_OFN1529_pixelConfig_91 / INVD1
XFE_OFC979_n_357 FE_OFN963_n_357 VDD VSS FE_OFN1412_pixelConfig_176 / INVD1
XFE_OFC978_n_360 FE_OFN962_n_360 VDD VSS FE_OFN1410_pixelConfig_177 / INVD1
XFE_OFC974_n_271 FE_OFN958_n_271 VDD VSS FE_OFN1350_pixelConfig_230 / INVD1
XFE_OFC973_n_283 FE_OFN957_n_283 VDD VSS FE_OFN1576_pixelConfig_60 / INVD1
XFE_OFC112_busDataMosiInBufC_2 busDataMosiInBufC<2> VDD VSS 
+ FE_OFN112_busDataMosiInBufC_2 / INVD1
XFE_OFC5_busRstInBufA busRstInBufA VDD VSS FE_OFN5_busRstInBufA / INVD1
XFE_OFC4_busRstInBufA busRstInBufA VDD VSS FE_OFN4_busRstInBufA / INVD1
XFE_OFC2_busRstInBufA busRstInBufA VDD VSS FE_OFN2_busRstInBufA / INVD1
XFE_OFC1718_pixelConfig_120 FE_OFN1494_pixelConfig_120 VDD VSS 
+ pixelConfig<120> / INVD6
XFE_OFC1716_pixelConfig_121 FE_OFN1492_pixelConfig_121 VDD VSS 
+ pixelConfig<121> / INVD6
XFE_OFC1705_pixelConfig_128 FE_OFN1481_pixelConfig_128 VDD VSS 
+ pixelConfig<128> / INVD6
XFE_OFC1703_pixelConfig_129 FE_OFN1479_pixelConfig_129 VDD VSS 
+ pixelConfig<129> / INVD6
XFE_OFC1701_pixelConfig_130 FE_OFN1477_pixelConfig_130 VDD VSS 
+ pixelConfig<130> / INVD6
XFE_OFC1690_pixelConfig_137 FE_OFN1466_pixelConfig_137 VDD VSS 
+ pixelConfig<137> / INVD6
XFE_OFC1622_pixelConfig_184 FE_OFN1398_pixelConfig_184 VDD VSS 
+ pixelConfig<184> / INVD6
XFE_OFC1618_pixelConfig_186 FE_OFN1394_pixelConfig_186 VDD VSS 
+ pixelConfig<186> / INVD6
XFE_OFC71_busDataMosiInBufA_1 FE_OFN70_busDataMosiInBufA_1 VDD VSS 
+ FE_OFN71_busDataMosiInBufA_1 / INVD6
XFE_OFC42_busRstInBufC FE_OFN36_busRstInBufC VDD VSS FE_OFN42_busRstInBufC / 
+ INVD6
XFE_OFC41_busRstInBufC FE_OFN36_busRstInBufC VDD VSS FE_OFN41_busRstInBufC / 
+ INVD6
XFE_OFC40_busRstInBufC FE_OFN36_busRstInBufC VDD VSS FE_OFN40_busRstInBufC / 
+ INVD6
XFE_OFC39_busRstInBufC FE_OFN36_busRstInBufC VDD VSS FE_OFN39_busRstInBufC / 
+ INVD6
XFE_OFC38_busRstInBufC FE_OFN36_busRstInBufC VDD VSS FE_OFN38_busRstInBufC / 
+ INVD6
XFE_OFC37_busRstInBufC FE_OFN36_busRstInBufC VDD VSS FE_OFN37_busRstInBufC / 
+ INVD6
XFE_OFC36_busRstInBufC busRstInBufC VDD VSS FE_OFN36_busRstInBufC / INVD6
XFE_OFC26_busRstInBufB FE_OFN20_busRstInBufB VDD VSS FE_OFN26_busRstInBufB / 
+ INVD6
XFE_OFC24_busRstInBufB FE_OFN20_busRstInBufB VDD VSS FE_OFN24_busRstInBufB / 
+ INVD6
XFE_OFC21_busRstInBufB FE_OFN20_busRstInBufB VDD VSS FE_OFN21_busRstInBufB / 
+ INVD6
XFE_OFC20_busRstInBufB busRstInBufB VDD VSS FE_OFN20_busRstInBufB / INVD6
XFE_OFC7_busRstInBufA FE_OFN0_busRstInBufA VDD VSS FE_OFN7_busRstInBufA / INVD6
XFE_OFC6_busRstInBufA FE_OFN0_busRstInBufA VDD VSS FE_OFN6_busRstInBufA / INVD6
XFE_OFC1801_pixelConfig_60 FE_OFN1577_pixelConfig_60 VDD VSS pixelConfig<60> / 
+ INVD4
XFE_OFC1789_pixelConfig_68 FE_OFN1565_pixelConfig_68 VDD VSS pixelConfig<68> / 
+ INVD4
XFE_OFC1787_pixelConfig_70 FE_OFN1563_pixelConfig_70 VDD VSS pixelConfig<70> / 
+ INVD4
XFE_OFC1766_pixelConfig_84 FE_OFN1542_pixelConfig_84 VDD VSS pixelConfig<84> / 
+ INVD4
XFE_OFC1762_pixelConfig_87 FE_OFN1538_pixelConfig_87 VDD VSS pixelConfig<87> / 
+ INVD4
XFE_OFC1752_pixelConfig_92 FE_OFN1528_pixelConfig_92 VDD VSS pixelConfig<92> / 
+ INVD4
XFE_OFC1746_pixelConfig_98 FE_OFN1522_pixelConfig_98 VDD VSS pixelConfig<98> / 
+ INVD4
XFE_OFC1738_pixelConfig_104 FE_OFN1514_pixelConfig_104 VDD VSS 
+ pixelConfig<104> / INVD4
XFE_OFC1735_pixelConfig_106 FE_OFN1511_pixelConfig_106 VDD VSS 
+ pixelConfig<106> / INVD4
XFE_OFC1729_pixelConfig_110 FE_OFN1505_pixelConfig_110 VDD VSS 
+ pixelConfig<110> / INVD4
XFE_OFC1654_pixelConfig_165 FE_OFN1430_pixelConfig_165 VDD VSS 
+ pixelConfig<165> / INVD4
XFE_OFC1616_pixelConfig_187 FE_OFN1392_pixelConfig_187 VDD VSS 
+ pixelConfig<187> / INVD4
XFE_OFC1607_pixelConfig_195 FE_OFN1383_pixelConfig_195 VDD VSS 
+ pixelConfig<195> / INVD4
XFE_OFC1604_pixelConfig_197 FE_OFN1380_pixelConfig_197 VDD VSS 
+ pixelConfig<197> / INVD4
XFE_OFC1577_pixelConfig_229 FE_OFN1353_pixelConfig_229 VDD VSS 
+ pixelConfig<229> / INVD4
XFE_OFC1575_pixelConfig_230 FE_OFN1351_pixelConfig_230 VDD VSS 
+ pixelConfig<230> / INVD4
XFE_OFC1040_n_62 FE_OFN1021_n_62 VDD VSS pixelConfig<13> / INVD4
XFE_OFC1011_n_41 FE_OFN992_n_41 VDD VSS pixelConfig<2> / INVD4
XFE_OFC1005_n_381 FE_OFN989_n VDD VSS pixelConfig<250> / INVD4
XFE_OFC977_n_55 FE_OFN961_n_55 VDD VSS pixelConfig<10> / INVD4
XFE_OFC976_n_57 FE_OFN960_n_57 VDD VSS pixelConfig<11> / INVD4
XFE_OFC975_n_59 FE_OFN959_n_59 VDD VSS pixelConfig<12> / INVD4
XFE_OFC886_FE_OFN54_busDataMosiInBufA_6 FE_OFN885_FE_OFN54_busDataMosiInBufA_6 
+ VDD VSS FE_OFN886_FE_OFN54_busDataMosiInBufA_6 / INVD4
XFE_OFC105_busDataMosiInBufC_5 FE_OFN103_busDataMosiInBufC_5 VDD VSS 
+ FE_OFN105_busDataMosiInBufC_5 / INVD4
XFE_OFC99_busDataMosiInBufC_7 FE_OFN97_busDataMosiInBufC_7 VDD VSS 
+ FE_OFN99_busDataMosiInBufC_7 / INVD4
XFE_OFC69_busDataMosiInBufA_2 FE_OFN67_busDataMosiInBufA_2 VDD VSS 
+ FE_OFN69_busDataMosiInBufA_2 / INVD4
XFE_OFC25_busRstInBufB FE_OFN20_busRstInBufB VDD VSS FE_OFN25_busRstInBufB / 
+ INVD4
XFE_OFC17_busRstInBufA FE_OFN4_busRstInBufA VDD VSS FE_OFN17_busRstInBufA / 
+ INVD4
XFE_OFC8_busRstInBufA FE_OFN0_busRstInBufA VDD VSS FE_OFN8_busRstInBufA / INVD4
XFE_OFC22_busRstInBufB FE_OFN20_busRstInBufB VDD VSS FE_OFN22_busRstInBufB / 
+ INVD8
XFE_OFC1858_pixelConfig_115 FE_OFN1634_pixelConfig_115 VDD VSS 
+ pixelConfig<115> / BUFFD3
XFE_OFC1828_busDataMosiInBufA_2 busDataMosiInBufA<2> VDD VSS 
+ FE_OFN1604_busDataMosiInBufA_2 / BUFFD3
XFE_OFC1817_pixelConfig_26 FE_OFN1593_pixelConfig_26 VDD VSS pixelConfig<26> / 
+ BUFFD3
XFE_OFC1815_pixelConfig_34 FE_OFN1591_pixelConfig_34 VDD VSS pixelConfig<34> / 
+ BUFFD3
XFE_OFC1804_pixelConfig_55 FE_OFN1580_pixelConfig_55 VDD VSS pixelConfig<55> / 
+ BUFFD3
XFE_OFC1785_pixelConfig_71 FE_OFN1561_pixelConfig_71 VDD VSS pixelConfig<71> / 
+ BUFFD3
XFE_OFC1584_pixelConfig_221 FE_OFN1360_pixelConfig_221 VDD VSS 
+ pixelConfig<221> / BUFFD3
XFE_OFC1567_pixelConfig_237 FE_OFN1343_pixelConfig_237 VDD VSS 
+ pixelConfig<237> / BUFFD3
XFE_OFC1559_pixelConfig_253 FE_OFN1335_pixelConfig_253 VDD VSS 
+ pixelConfig<253> / BUFFD3
XFE_OFC1558_pixelConfig_255 FE_OFN1334_pixelConfig_255 VDD VSS 
+ pixelConfig<255> / BUFFD3
XFE_OFC1550_FE_OFN39_busRstInBufC FE_OFN1325_FE_OFN39_busRstInBufC VDD VSS 
+ FE_OFN1326_FE_OFN39_busRstInBufC / BUFFD3
XFE_OFC954_busDataMisoOutIntC_1 busDataMisoOutIntC<1> VDD VSS 
+ FE_OFN954_busDataMisoOutIntC_1 / BUFFD3
XFE_OFC926_busDataMisoOutIntC_2 busDataMisoOutIntC<2> VDD VSS 
+ FE_OFN926_busDataMisoOutIntC_2 / BUFFD3
XFE_OFC647_busTmrErrorOutIntA busTmrErrorOutIntA VDD VSS 
+ FE_OFN647_busTmrErrorOutIntA / BUFFD3
XFE_OFC490_busTmrErrorOutIntC busTmrErrorOutIntC VDD VSS 
+ FE_OFN490_busTmrErrorOutIntC / BUFFD3
XFE_OFC149_n_1367 n_1367 VDD VSS FE_OFN149_n_1367 / BUFFD3
XFE_OFC137_n_122 n_122 VDD VSS FE_OFN137_n_122 / BUFFD3
XFE_OFC117_busDataMosiInBufC_1 busDataMosiInBufC<1> VDD VSS 
+ FE_OFN117_busDataMosiInBufC_1 / BUFFD3
XFE_OFC111_busDataMosiInBufC_3 FE_OFN110_busDataMosiInBufC_3 VDD VSS 
+ FE_OFN111_busDataMosiInBufC_3 / BUFFD3
XFE_OFC110_busDataMosiInBufC_3 FE_OFN109_busDataMosiInBufC_3 VDD VSS 
+ FE_OFN110_busDataMosiInBufC_3 / BUFFD3
XFE_OFC104_busDataMosiInBufC_5 busDataMosiInBufC<5> VDD VSS 
+ FE_OFN104_busDataMosiInBufC_5 / BUFFD3
XFE_OFC101_busDataMosiInBufC_6 busDataMosiInBufC<6> VDD VSS 
+ FE_OFN101_busDataMosiInBufC_6 / BUFFD3
XFE_OFC94_busDataMosiInBufB_0 busDataMosiInBufB<0> VDD VSS 
+ FE_OFN94_busDataMosiInBufB_0 / BUFFD3
XFE_OFC92_busDataMosiInBufB_1 busDataMosiInBufB<1> VDD VSS 
+ FE_OFN92_busDataMosiInBufB_1 / BUFFD3
XFE_OFC91_busDataMosiInBufB_1 busDataMosiInBufB<1> VDD VSS 
+ FE_OFN91_busDataMosiInBufB_1 / BUFFD3
XFE_OFC88_busDataMosiInBufB_2 busDataMosiInBufB<2> VDD VSS 
+ FE_OFN88_busDataMosiInBufB_2 / BUFFD3
XFE_OFC83_busDataMosiInBufB_5 FE_OFN81_busDataMosiInBufB_5 VDD VSS 
+ FE_OFN83_busDataMosiInBufB_5 / BUFFD3
XFE_OFC81_busDataMosiInBufB_5 busDataMosiInBufB<5> VDD VSS 
+ FE_OFN81_busDataMosiInBufB_5 / BUFFD3
XFE_OFC76_busDataMosiInBufA_0 FE_OFN74_busDataMosiInBufA_0 VDD VSS 
+ FE_OFN76_busDataMosiInBufA_0 / BUFFD3
XFE_OFC75_busDataMosiInBufA_0 busDataMosiInBufA<0> VDD VSS 
+ FE_OFN75_busDataMosiInBufA_0 / BUFFD3
XFE_OFC74_busDataMosiInBufA_0 busDataMosiInBufA<0> VDD VSS 
+ FE_OFN74_busDataMosiInBufA_0 / BUFFD3
XFE_OFC64_busDataMosiInBufA_3 busDataMosiInBufA<3> VDD VSS 
+ FE_OFN64_busDataMosiInBufA_3 / BUFFD3
XFE_OFC62_busDataMosiInBufA_4 FE_OFN60_busDataMosiInBufA_4 VDD VSS 
+ FE_OFN62_busDataMosiInBufA_4 / BUFFD3
XFE_OFC60_busDataMosiInBufA_4 busDataMosiInBufA<4> VDD VSS 
+ FE_OFN60_busDataMosiInBufA_4 / BUFFD3
XFE_OFC59_busDataMosiInBufA_5 FE_OFN57_busDataMosiInBufA_5 VDD VSS 
+ FE_OFN59_busDataMosiInBufA_5 / BUFFD3
XFE_OFC57_busDataMosiInBufA_5 busDataMosiInBufA<5> VDD VSS 
+ FE_OFN57_busDataMosiInBufA_5 / BUFFD3
XFE_OFC55_busDataMosiInBufA_6 busDataMosiInBufA<6> VDD VSS 
+ FE_OFN55_busDataMosiInBufA_6 / BUFFD3
XFE_OFC50_busAddrInBufA_2 busAddrInBufA<2> VDD VSS FE_OFN50_busAddrInBufA_2 / 
+ BUFFD3
XFE_OFC1908_pixelConfig_162 FE_OFN1684_pixelConfig_162 VDD VSS 
+ pixelConfig<162> / BUFFD4
XFE_OFC1891_pixelConfig_188 FE_OFN1667_pixelConfig_188 VDD VSS 
+ pixelConfig<188> / BUFFD4
XFE_OFC1888_pixelConfig_79 FE_OFN1664_pixelConfig_79 VDD VSS pixelConfig<79> / 
+ BUFFD4
XFE_OFC1764_pixelConfig_85 FE_OFN1540_pixelConfig_85 VDD VSS pixelConfig<85> / 
+ BUFFD4
XFE_OFC1750_pixelConfig_93 FE_OFN1526_pixelConfig_93 VDD VSS pixelConfig<93> / 
+ BUFFD4
XFE_OFC1725_pixelConfig_112 FE_OFN1501_pixelConfig_112 VDD VSS 
+ pixelConfig<112> / BUFFD4
XFE_OFC1722_pixelConfig_116 FE_OFN1498_pixelConfig_116 VDD VSS 
+ pixelConfig<116> / BUFFD4
XFE_OFC1721_pixelConfig_117 FE_OFN1497_pixelConfig_117 VDD VSS 
+ pixelConfig<117> / BUFFD4
XFE_OFC1720_pixelConfig_118 FE_OFN1496_pixelConfig_118 VDD VSS 
+ pixelConfig<118> / BUFFD4
XFE_OFC1719_pixelConfig_119 FE_OFN1495_pixelConfig_119 VDD VSS 
+ pixelConfig<119> / BUFFD4
XFE_OFC1708_pixelConfig_125 FE_OFN1484_pixelConfig_125 VDD VSS 
+ pixelConfig<125> / BUFFD4
XFE_OFC1707_pixelConfig_126 FE_OFN1483_pixelConfig_126 VDD VSS 
+ pixelConfig<126> / BUFFD4
XFE_OFC1706_pixelConfig_127 FE_OFN1482_pixelConfig_127 VDD VSS 
+ pixelConfig<127> / BUFFD4
XFE_OFC1695_pixelConfig_133 FE_OFN1471_pixelConfig_133 VDD VSS 
+ pixelConfig<133> / BUFFD4
XFE_OFC1694_pixelConfig_134 FE_OFN1470_pixelConfig_134 VDD VSS 
+ pixelConfig<134> / BUFFD4
XFE_OFC1693_pixelConfig_135 FE_OFN1469_pixelConfig_135 VDD VSS 
+ pixelConfig<135> / BUFFD4
XFE_OFC1676_pixelConfig_146 FE_OFN1452_pixelConfig_146 VDD VSS 
+ pixelConfig<146> / BUFFD4
XFE_OFC1666_pixelConfig_152 FE_OFN1442_pixelConfig_152 VDD VSS 
+ pixelConfig<152> / BUFFD4
XFE_OFC1664_pixelConfig_154 FE_OFN1440_pixelConfig_154 VDD VSS 
+ pixelConfig<154> / BUFFD4
XFE_OFC1662_pixelConfig_156 FE_OFN1438_pixelConfig_156 VDD VSS 
+ pixelConfig<156> / BUFFD4
XFE_OFC1660_pixelConfig_159 FE_OFN1436_pixelConfig_159 VDD VSS 
+ pixelConfig<159> / BUFFD4
XFE_OFC1659_pixelConfig_160 FE_OFN1435_pixelConfig_160 VDD VSS 
+ pixelConfig<160> / BUFFD4
XFE_OFC1658_pixelConfig_161 FE_OFN1434_pixelConfig_161 VDD VSS 
+ pixelConfig<161> / BUFFD4
XFE_OFC1633_pixelConfig_178 FE_OFN1409_pixelConfig_178 VDD VSS 
+ pixelConfig<178> / BUFFD4
XFE_OFC1599_pixelConfig_200 FE_OFN1375_pixelConfig_200 VDD VSS 
+ pixelConfig<200> / BUFFD4
XFE_OFC1596_pixelConfig_207 FE_OFN1372_pixelConfig_207 VDD VSS 
+ pixelConfig<207> / BUFFD4
XFE_OFC1593_pixelConfig_210 FE_OFN1369_pixelConfig_210 VDD VSS 
+ pixelConfig<210> / BUFFD4
XFE_OFC1590_pixelConfig_214 FE_OFN1366_pixelConfig_214 VDD VSS 
+ pixelConfig<214> / BUFFD4
XFE_OFC1589_pixelConfig_215 FE_OFN1365_pixelConfig_215 VDD VSS 
+ pixelConfig<215> / BUFFD4
XFE_OFC1587_pixelConfig_217 FE_OFN1363_pixelConfig_217 VDD VSS 
+ pixelConfig<217> / BUFFD4
XFE_OFC1583_pixelConfig_222 FE_OFN1359_pixelConfig_222 VDD VSS 
+ pixelConfig<222> / BUFFD4
XFE_OFC1580_pixelConfig_224 FE_OFN1356_pixelConfig_224 VDD VSS 
+ pixelConfig<224> / BUFFD4
XFE_OFC1570_pixelConfig_235 FE_OFN1346_pixelConfig_235 VDD VSS 
+ pixelConfig<235> / BUFFD4
XFE_OFC1566_pixelConfig_238 FE_OFN1342_pixelConfig_238 VDD VSS 
+ pixelConfig<238> / BUFFD4
XFE_OFC1565_pixelConfig_239 FE_OFN1341_pixelConfig_239 VDD VSS 
+ pixelConfig<239> / BUFFD4
XFE_OFC1564_pixelConfig_244 FE_OFN1340_pixelConfig_244 VDD VSS 
+ pixelConfig<244> / BUFFD4
XFE_OFC1562_pixelConfig_247 FE_OFN1338_pixelConfig_247 VDD VSS 
+ pixelConfig<247> / BUFFD4
XFE_OFC119_busDataMosiInBufC_0 busDataMosiInBufC<0> VDD VSS 
+ FE_OFN119_busDataMosiInBufC_0 / BUFFD4
XFE_OFC118_busDataMosiInBufC_1 busDataMosiInBufC<1> VDD VSS 
+ FE_OFN118_busDataMosiInBufC_1 / BUFFD4
XFE_OFC116_busDataMosiInBufC_1 busDataMosiInBufC<1> VDD VSS 
+ FE_OFN116_busDataMosiInBufC_1 / BUFFD4
XFE_OFC109_busDataMosiInBufC_3 busDataMosiInBufC<3> VDD VSS 
+ FE_OFN109_busDataMosiInBufC_3 / BUFFD4
XFE_OFC108_busDataMosiInBufC_4 busDataMosiInBufC<4> VDD VSS 
+ FE_OFN108_busDataMosiInBufC_4 / BUFFD4
XFE_OFC96_busDataMosiInBufB_0 busDataMosiInBufB<0> VDD VSS 
+ FE_OFN96_busDataMosiInBufB_0 / BUFFD4
XFE_OFC93_busDataMosiInBufB_1 busDataMosiInBufB<1> VDD VSS 
+ FE_OFN93_busDataMosiInBufB_1 / BUFFD4
XFE_OFC86_busDataMosiInBufB_3 busDataMosiInBufB<3> VDD VSS 
+ FE_OFN86_busDataMosiInBufB_3 / BUFFD4
XFE_OFC85_busDataMosiInBufB_4 busDataMosiInBufB<4> VDD VSS 
+ FE_OFN85_busDataMosiInBufB_4 / BUFFD4
XFE_OFC84_busDataMosiInBufB_4 busDataMosiInBufB<4> VDD VSS 
+ FE_OFN84_busDataMosiInBufB_4 / BUFFD4
XFE_OFC82_busDataMosiInBufB_5 busDataMosiInBufB<5> VDD VSS 
+ FE_OFN82_busDataMosiInBufB_5 / BUFFD4
XFE_OFC80_busDataMosiInBufB_6 busDataMosiInBufB<6> VDD VSS 
+ FE_OFN80_busDataMosiInBufB_6 / BUFFD4
XFE_OFC79_busDataMosiInBufB_6 busDataMosiInBufB<6> VDD VSS 
+ FE_OFN79_busDataMosiInBufB_6 / BUFFD4
XFE_OFC78_busDataMosiInBufB_7 busDataMosiInBufB<7> VDD VSS 
+ FE_OFN78_busDataMosiInBufB_7 / BUFFD4
XFE_OFC77_busDataMosiInBufB_7 busDataMosiInBufB<7> VDD VSS 
+ FE_OFN77_busDataMosiInBufB_7 / BUFFD4
XFE_OFC68_busDataMosiInBufA_2 busDataMosiInBufA<2> VDD VSS 
+ FE_OFN68_busDataMosiInBufA_2 / BUFFD4
XFE_OFC58_busDataMosiInBufA_5 busDataMosiInBufA<5> VDD VSS 
+ FE_OFN58_busDataMosiInBufA_5 / BUFFD4
XFE_OFC52_busDataMosiInBufA_7 busDataMosiInBufA<7> VDD VSS 
+ FE_OFN52_busDataMosiInBufA_7 / BUFFD4
XFE_OFC1889_pixelConfig_166 FE_OFN1665_pixelConfig_166 VDD VSS 
+ pixelConfig<166> / BUFFD6
XFE_OFC1887_pixelConfig_78 FE_OFN1663_pixelConfig_78 VDD VSS pixelConfig<78> / 
+ BUFFD6
XFE_OFC1886_pixelConfig_109 FE_OFN1662_pixelConfig_109 VDD VSS 
+ pixelConfig<109> / BUFFD6
XFE_OFC1885_pixelConfig_102 FE_OFN1661_pixelConfig_102 VDD VSS 
+ pixelConfig<102> / BUFFD6
XFE_OFC1884_pixelConfig_111 FE_OFN1660_pixelConfig_111 VDD VSS 
+ pixelConfig<111> / BUFFD6
XFE_OFC1883_pixelConfig_100 FE_OFN1659_pixelConfig_100 VDD VSS 
+ pixelConfig<100> / BUFFD6
XFE_OFC1882_pixelConfig_124 FE_OFN1658_pixelConfig_124 VDD VSS 
+ pixelConfig<124> / BUFFD6
XFE_OFC1881_pixelConfig_108 FE_OFN1657_pixelConfig_108 VDD VSS 
+ pixelConfig<108> / BUFFD6
XFE_OFC1880_pixelConfig_122 FE_OFN1656_pixelConfig_122 VDD VSS 
+ pixelConfig<122> / BUFFD6
XFE_OFC1879_pixelConfig_103 FE_OFN1655_pixelConfig_103 VDD VSS 
+ pixelConfig<103> / BUFFD6
XFE_OFC1871_pixelConfig_172 FE_OFN1647_pixelConfig_172 VDD VSS 
+ pixelConfig<172> / BUFFD6
XFE_OFC1869_pixelConfig_150 FE_OFN1645_pixelConfig_150 VDD VSS 
+ pixelConfig<150> / BUFFD6
XFE_OFC1865_pixelConfig_175 FE_OFN1641_pixelConfig_175 VDD VSS 
+ pixelConfig<175> / BUFFD6
XFE_OFC1863_pixelConfig_174 FE_OFN1639_pixelConfig_174 VDD VSS 
+ pixelConfig<174> / BUFFD6
XFE_OFC1763_pixelConfig_86 FE_OFN1539_pixelConfig_86 VDD VSS pixelConfig<86> / 
+ BUFFD6
XFE_OFC1736_pixelConfig_105 FE_OFN1512_pixelConfig_105 VDD VSS 
+ pixelConfig<105> / BUFFD6
XFE_OFC1688_pixelConfig_138 FE_OFN1464_pixelConfig_138 VDD VSS 
+ pixelConfig<138> / BUFFD6
XFE_OFC1687_pixelConfig_139 FE_OFN1463_pixelConfig_139 VDD VSS 
+ pixelConfig<139> / BUFFD6
XFE_OFC1675_pixelConfig_147 FE_OFN1451_pixelConfig_147 VDD VSS 
+ pixelConfig<147> / BUFFD6
XFE_OFC1665_pixelConfig_153 FE_OFN1441_pixelConfig_153 VDD VSS 
+ pixelConfig<153> / BUFFD6
XFE_OFC1661_pixelConfig_157 FE_OFN1437_pixelConfig_157 VDD VSS 
+ pixelConfig<157> / BUFFD6
XFE_OFC1656_pixelConfig_163 FE_OFN1432_pixelConfig_163 VDD VSS 
+ pixelConfig<163> / BUFFD6
XFE_OFC1648_pixelConfig_170 FE_OFN1424_pixelConfig_170 VDD VSS 
+ pixelConfig<170> / BUFFD6
XFE_OFC1609_pixelConfig_193 FE_OFN1385_pixelConfig_193 VDD VSS 
+ pixelConfig<193> / BUFFD6
XFE_OFC1608_pixelConfig_194 FE_OFN1384_pixelConfig_194 VDD VSS 
+ pixelConfig<194> / BUFFD6
XFE_OFC1605_pixelConfig_196 FE_OFN1381_pixelConfig_196 VDD VSS 
+ pixelConfig<196> / BUFFD6
XFE_OFC1602_pixelConfig_198 FE_OFN1378_pixelConfig_198 VDD VSS 
+ pixelConfig<198> / BUFFD6
XFE_OFC1598_pixelConfig_201 FE_OFN1374_pixelConfig_201 VDD VSS 
+ pixelConfig<201> / BUFFD6
XFE_OFC1597_pixelConfig_202 FE_OFN1373_pixelConfig_202 VDD VSS 
+ pixelConfig<202> / BUFFD6
XFE_OFC1595_pixelConfig_208 FE_OFN1371_pixelConfig_208 VDD VSS 
+ pixelConfig<208> / BUFFD6
XFE_OFC1594_pixelConfig_209 FE_OFN1370_pixelConfig_209 VDD VSS 
+ pixelConfig<209> / BUFFD6
XFE_OFC1592_pixelConfig_211 FE_OFN1368_pixelConfig_211 VDD VSS 
+ pixelConfig<211> / BUFFD6
XFE_OFC1591_pixelConfig_212 FE_OFN1367_pixelConfig_212 VDD VSS 
+ pixelConfig<212> / BUFFD6
XFE_OFC1588_pixelConfig_216 FE_OFN1364_pixelConfig_216 VDD VSS 
+ pixelConfig<216> / BUFFD6
XFE_OFC1586_pixelConfig_218 FE_OFN1362_pixelConfig_218 VDD VSS 
+ pixelConfig<218> / BUFFD6
XFE_OFC1585_pixelConfig_219 FE_OFN1361_pixelConfig_219 VDD VSS 
+ pixelConfig<219> / BUFFD6
XFE_OFC1579_pixelConfig_225 FE_OFN1355_pixelConfig_225 VDD VSS 
+ pixelConfig<225> / BUFFD6
XFE_OFC1578_pixelConfig_226 FE_OFN1354_pixelConfig_226 VDD VSS 
+ pixelConfig<226> / BUFFD6
XFE_OFC1573_pixelConfig_231 FE_OFN1349_pixelConfig_231 VDD VSS 
+ pixelConfig<231> / BUFFD6
XFE_OFC1563_pixelConfig_245 FE_OFN1339_pixelConfig_245 VDD VSS 
+ pixelConfig<245> / BUFFD6
XFE_OFC1549_FE_OFN39_busRstInBufC FE_OFN39_busRstInBufC VDD VSS 
+ FE_OFN1325_FE_OFN39_busRstInBufC / BUFFD6
XFE_OFC120_busDataMosiInBufC_0 busDataMosiInBufC<0> VDD VSS 
+ FE_OFN120_busDataMosiInBufC_0 / BUFFD6
XFE_OFC107_busDataMosiInBufC_4 busDataMosiInBufC<4> VDD VSS 
+ FE_OFN107_busDataMosiInBufC_4 / BUFFD6
XFE_OFC100_busDataMosiInBufC_6 busDataMosiInBufC<6> VDD VSS 
+ FE_OFN100_busDataMosiInBufC_6 / BUFFD6
XFE_OFC98_busDataMosiInBufC_7 busDataMosiInBufC<7> VDD VSS 
+ FE_OFN98_busDataMosiInBufC_7 / BUFFD6
XFE_OFC89_busDataMosiInBufB_2 busDataMosiInBufB<2> VDD VSS 
+ FE_OFN89_busDataMosiInBufB_2 / BUFFD6
XFE_OFC87_busDataMosiInBufB_3 busDataMosiInBufB<3> VDD VSS 
+ FE_OFN87_busDataMosiInBufB_3 / BUFFD6
XFE_OFC63_busDataMosiInBufA_3 busDataMosiInBufA<3> VDD VSS 
+ FE_OFN63_busDataMosiInBufA_3 / BUFFD6
XFE_OFC53_busDataMosiInBufA_7 busDataMosiInBufA<7> VDD VSS 
+ FE_OFN53_busDataMosiInBufA_7 / BUFFD6
XFE_PDC2689_pixelAddrInBufC_3 pixelAddrInBufC<3> VDD VSS 
+ FE_PDN2689_pixelAddrInBufC_3 / CKBD1
XFE_PDC2688_busDataMisoOutIntA_6 busDataMisoOutIntA<6> VDD VSS 
+ FE_PDN2688_busDataMisoOutIntA_6 / CKBD1
XFE_PDC1920_n_380 n_380 VDD VSS FE_PDN1696_n_380 / CKBD1
XFE_OFC1747_pixelConfig_97 FE_OFN1523_pixelConfig_97 VDD VSS 
+ FE_OFN1677_pixelConfig_97 / CKBD1
XFE_OFC1657_pixelConfig_162 FE_OFN1433_pixelConfig_162 VDD VSS 
+ FE_OFN1684_pixelConfig_162 / CKBD1
XFE_OFC1652_pixelConfig_166 FE_OFN1428_pixelConfig_166 VDD VSS 
+ FE_OFN1665_pixelConfig_166 / CKBD1
XFE_OFC1614_pixelConfig_188 FE_OFN1390_pixelConfig_188 VDD VSS 
+ FE_OFN1667_pixelConfig_188 / CKBD1
XFE_OFC54_busDataMosiInBufA_6 busDataMosiInBufA<6> VDD VSS 
+ FE_OFN54_busDataMosiInBufA_6 / CKBD1
XFE_PDC1923_n_123 n_123 VDD VSS FE_PDN1699_n_123 / BUFFD2
XFE_PDC1919_n_1264 n_1264 VDD VSS FE_PDN1695_n_1264 / BUFFD2
XFE_PDC1917_n_347 n_347 VDD VSS FE_PDN1693_n_347 / BUFFD2
XFE_OFC1900_pixelConfig_192 FE_OFN1676_pixelConfig_192 VDD VSS 
+ pixelConfig<192> / BUFFD2
XFE_OFC1899_pixelConfig_177 FE_OFN1675_pixelConfig_177 VDD VSS 
+ pixelConfig<177> / BUFFD2
XFE_OFC1898_pixelConfig_181 FE_OFN1674_pixelConfig_181 VDD VSS 
+ pixelConfig<181> / BUFFD2
XFE_OFC1897_pixelConfig_179 FE_OFN1673_pixelConfig_179 VDD VSS 
+ pixelConfig<179> / BUFFD2
XFE_OFC1896_pixelConfig_185 FE_OFN1672_pixelConfig_185 VDD VSS 
+ pixelConfig<185> / BUFFD2
XFE_OFC1895_pixelConfig_183 FE_OFN1671_pixelConfig_183 VDD VSS 
+ pixelConfig<183> / BUFFD2
XFE_OFC1894_pixelConfig_176 FE_OFN1670_pixelConfig_176 VDD VSS 
+ pixelConfig<176> / BUFFD2
XFE_OFC1893_pixelConfig_182 FE_OFN1669_pixelConfig_182 VDD VSS 
+ pixelConfig<182> / BUFFD2
XFE_OFC1892_pixelConfig_180 FE_OFN1668_pixelConfig_180 VDD VSS 
+ pixelConfig<180> / BUFFD2
XFE_OFC1890_pixelConfig_144 FE_OFN1666_pixelConfig_144 VDD VSS 
+ pixelConfig<144> / BUFFD2
XFE_OFC1825_LOW FE_OFN1601_LOW VDD VSS LOW / BUFFD2
XFE_OFC1824_HIGH FE_OFN1600_HIGH VDD VSS HIGH / BUFFD2
XFE_OFC1823_pixelID_4 FE_OFN1599_pixelID_4 VDD VSS pixelID<4> / BUFFD2
XFE_OFC1818_pixelConfig_25 FE_OFN1594_pixelConfig_25 VDD VSS pixelConfig<25> / 
+ BUFFD2
XFE_OFC1816_pixelConfig_27 FE_OFN1592_pixelConfig_27 VDD VSS pixelConfig<27> / 
+ BUFFD2
XFE_OFC1063_busRstInBufC FE_OFN39_busRstInBufC VDD VSS FE_OFN43_busRstInBufC / 
+ BUFFD2
XFE_OFC1061_busDataMosiInBufA_1 FE_OFN71_busDataMosiInBufA_1 VDD VSS 
+ FE_OFN73_busDataMosiInBufA_1 / BUFFD2
XFE_OFC874_n_431 n_431 VDD VSS FE_OFN874_n_431 / BUFFD2
XFE_OFC866_n_1562 n_1562 VDD VSS FE_OFN866_n_1562 / BUFFD2
XFE_OFC829_n_946 n_946 VDD VSS FE_OFN829_n_946 / BUFFD2
XFE_OFC795_n_1518 n_1518 VDD VSS FE_OFN795_n_1518 / BUFFD2
XFE_OFC785_n_930 n_930 VDD VSS FE_OFN785_n_930 / BUFFD2
XFE_OFC776_n_925 n_925 VDD VSS FE_OFN776_n_925 / BUFFD2
XFE_OFC753_n_309 n_309 VDD VSS FE_OFN753_n_309 / BUFFD2
XFE_OFC750_n_307 n_307 VDD VSS FE_OFN750_n_307 / BUFFD2
XFE_OFC744_busDataMisoOutIntA_1 busDataMisoOutIntA<1> VDD VSS 
+ FE_OFN744_busDataMisoOutIntA_1 / BUFFD2
XFE_OFC742_n_1537 n_1537 VDD VSS FE_OFN742_n_1537 / BUFFD2
XFE_OFC737_n_1534 n_1534 VDD VSS FE_OFN737_n_1534 / BUFFD2
XFE_OFC671_n_859 n_859 VDD VSS FE_OFN671_n_859 / BUFFD2
XFE_OFC655_n_298 n_298 VDD VSS FE_OFN655_n_298 / BUFFD2
XFE_OFC642_n_1457 n_1457 VDD VSS FE_OFN642_n_1457 / BUFFD2
XFE_OFC607_n_284 n_284 VDD VSS FE_OFN607_n_284 / BUFFD2
XFE_OFC594_n_276 n_276 VDD VSS FE_OFN594_n_276 / BUFFD2
XFE_OFC591_n_274 n_274 VDD VSS FE_OFN591_n_274 / BUFFD2
XFE_OFC565_n_1351 n_1351 VDD VSS FE_OFN565_n_1351 / BUFFD2
XFE_OFC564_n_1302 n_1302 VDD VSS FE_OFN564_n_1302 / BUFFD2
XFE_OFC560_n_901 n_901 VDD VSS FE_OFN560_n_901 / BUFFD2
XFE_OFC546_n_421 n_421 VDD VSS FE_OFN546_n_421 / BUFFD2
XFE_OFC496_n_168 n_168 VDD VSS FE_OFN496_n_168 / BUFFD2
XFE_OFC489_busTmrErrorOutIntB busTmrErrorOutIntB VDD VSS 
+ FE_OFN489_busTmrErrorOutIntB / BUFFD2
XFE_OFC466_n_1296 n_1296 VDD VSS FE_OFN466_n_1296 / BUFFD2
XFE_OFC462_n_438 n_438 VDD VSS FE_OFN462_n_438 / BUFFD2
XFE_OFC459_n_434 n_434 VDD VSS FE_OFN459_n_434 / BUFFD2
XFE_OFC454_n_419 n_419 VDD VSS FE_OFN454_n_419 / BUFFD2
XFE_OFC452_n_410 n_410 VDD VSS FE_OFN452_n_410 / BUFFD2
XFE_OFC438_n_72 n_72 VDD VSS FE_OFN438_n_72 / BUFFD2
XFE_OFC437_n_25 n_25 VDD VSS FE_OFN437_n_25 / BUFFD2
XFE_OFC436_n_24 n_24 VDD VSS FE_OFN436_n_24 / BUFFD2
XFE_OFC144_n_449 n_449 VDD VSS FE_OFN144_n_449 / BUFFD2
XFE_OFC106_busDataMosiInBufC_5 FE_OFN104_busDataMosiInBufC_5 VDD VSS 
+ FE_OFN106_busDataMosiInBufC_5 / BUFFD2
XFE_OFC61_busDataMosiInBufA_4 busDataMosiInBufA<4> VDD VSS 
+ FE_OFN61_busDataMosiInBufA_4 / BUFFD2
XFE_OFC1079_busRstInBufA FE_OFN5_busRstInBufA VDD VSS FE_OFN18_busRstInBufA / 
+ CKND4
XFE_OFC1076_busRstInBufA FE_OFN1_busRstInBufA VDD VSS FE_OFN13_busRstInBufA / 
+ CKND4
XFE_OFC1071_busRstInBufB FE_OFN34_busRstInBufB VDD VSS FE_OFN29_busRstInBufB / 
+ CKND4
XFE_OFC1059_n_1 FE_OFN1031_n_1 VDD VSS pixelID<1> / CKND4
XFE_OFC1035_n_260 FE_OFN1016_n_260 VDD VSS pixelConfig<49> / CKND4
XFE_OFC1034_n_272 FE_OFN1015_n_272 VDD VSS pixelConfig<242> / CKND4
XFE_OFC1017_n_263 FE_OFN998_n_263 VDD VSS pixelConfig<50> / CKND4
XFE_OFC114_busDataMosiInBufC_2 FE_OFN112_busDataMosiInBufC_2 VDD VSS 
+ FE_OFN114_busDataMosiInBufC_2 / CKND4
XFE_OFC1672_pixelConfig_149 FE_OFN1448_pixelConfig_149 VDD VSS 
+ pixelConfig<149> / CKND6
XFE_OFC1078_busRstInBufA FE_OFN1_busRstInBufA VDD VSS FE_OFN10_busRstInBufA / 
+ CKND6
XFE_OFC1077_busRstInBufA FE_OFN1_busRstInBufA VDD VSS FE_OFN9_busRstInBufA / 
+ CKND6
XFE_OFC1075_busRstInBufA FE_OFN1_busRstInBufA VDD VSS FE_OFN14_busRstInBufA / 
+ CKND6
XFE_OFC1073_busRstInBufA FE_OFN1_busRstInBufA VDD VSS FE_OFN16_busRstInBufA / 
+ CKND6
XFE_OFC1070_busRstInBufB FE_OFN34_busRstInBufB VDD VSS FE_OFN31_busRstInBufB / 
+ CKND6
XFE_OFC1069_busRstInBufB FE_OFN34_busRstInBufB VDD VSS FE_OFN32_busRstInBufB / 
+ CKND6
XFE_OFC1068_busRstInBufB FE_OFN34_busRstInBufB VDD VSS FE_OFN33_busRstInBufB / 
+ CKND6
XFE_OFC1067_busRstInBufB FE_OFN34_busRstInBufB VDD VSS FE_OFN28_busRstInBufB / 
+ CKND6
XFE_OFC1065_busRstInBufC FE_OFN49_busRstInBufC VDD VSS FE_OFN45_busRstInBufC / 
+ CKND6
XFE_OFC1064_busRstInBufC FE_OFN49_busRstInBufC VDD VSS FE_OFN48_busRstInBufC / 
+ CKND6
XFE_OFC115_busDataMosiInBufC_2 FE_OFN113_busDataMosiInBufC_2 VDD VSS 
+ FE_OFN115_busDataMosiInBufC_2 / CKND6
XFE_OFC1058_busRstInBufB FE_OFN22_busRstInBufB VDD VSS FE_OFN30_busRstInBufB / 
+ CKBD3
XFE_OFC123_busDataMisoOutIntA_3 busDataMisoOutIntA<3> VDD VSS 
+ FE_OFN123_busDataMisoOutIntA_3 / CKBD3
XFE_PDC1930_n_67 n_67 VDD VSS FE_PDN1706_n_67 / BUFFD1
XFE_PDC1928_n_68 n_68 VDD VSS FE_PDN1704_n_68 / BUFFD1
XFE_PDC1927_busAddrInBufB_2 FE_PDN1697_busAddrInBufB_2 VDD VSS FE_PDN1703_n / 
+ BUFFD1
XFE_PDC1926_busAddrInBufA_7 busAddrInBufA<7> VDD VSS 
+ FE_PDN1702_busAddrInBufA_7 / BUFFD1
XFE_PDC1921_busAddrInBufB_2 busAddrInBufB<2> VDD VSS 
+ FE_PDN1697_busAddrInBufB_2 / BUFFD1
XFE_PDC2685_pixelAddrInBufC_3 FE_PDN2689_pixelAddrInBufC_3 VDD VSS 
+ FE_PDN2685_pixelAddrInBufC_3 / BUFFD1
XFE_PDC1918_n_51 n_51 VDD VSS FE_PDN1694_n_51 / BUFFD1
XFE_OFC1916_busDataMisoOutIntB_5 busDataMisoOutIntB<5> VDD VSS 
+ FE_OFN1692_busDataMisoOutIntB_5 / BUFFD1
XFE_OFC1911_busDataMisoOutIntC_7 busDataMisoOutIntC<7> VDD VSS 
+ FE_OFN1687_busDataMisoOutIntC_7 / BUFFD1
XFE_OFC1903_n_1334 n_1334 VDD VSS FE_OFN1679_n_1334 / BUFFD1
XFE_OFC1859_busDataMisoOutIntC_6 busDataMisoOutIntC<6> VDD VSS 
+ FE_OFN1635_busDataMisoOutIntC_6 / BUFFD1
XFE_OFC1551_FE_OFN39_busRstInBufC FE_OFN1325_FE_OFN39_busRstInBufC VDD VSS 
+ FE_OFN1327_FE_OFN39_busRstInBufC / BUFFD1
XFE_OFC966_n_420 n_420 VDD VSS FE_OFN455_n_420 / BUFFD1
XFE_OFC958_busDataMisoOutIntC_0 busDataMisoOutIntC<0> VDD VSS 
+ FE_OFN748_busDataMisoOutIntC_0 / BUFFD1
XFE_OFC953_n_324 n_324 VDD VSS FE_OFN953_n_324 / BUFFD1
XFE_OFC952_n_327 n_327 VDD VSS FE_OFN952_n_327 / BUFFD1
XFE_OFC948_n_1399 n_1399 VDD VSS FE_OFN948_n_1399 / BUFFD1
XFE_OFC942_n_157 n_157 VDD VSS FE_OFN942_n_157 / BUFFD1
XFE_OFC938_n_1468 n_1468 VDD VSS FE_OFN938_n_1468 / BUFFD1
XFE_OFC936_n_480 n_480 VDD VSS FE_OFN936_n_480 / BUFFD1
XFE_OFC934_n_184 n_184 VDD VSS FE_OFN934_n_184 / BUFFD1
XFE_OFC933_n_263 n_263 VDD VSS FE_OFN933_n_263 / BUFFD1
XFE_OFC927_n_247 n_247 VDD VSS FE_OFN927_n_247 / BUFFD1
XFE_OFC924_n_890 n_890 VDD VSS FE_OFN924_n_890 / BUFFD1
XFE_OFC919_n_856 n_856 VDD VSS FE_OFN919_n_856 / BUFFD1
XFE_OFC911_n_1505 n_1505 VDD VSS FE_OFN911_n_1505 / BUFFD1
XFE_OFC909_n_150 n_150 VDD VSS FE_OFN909_n_150 / BUFFD1
XFE_OFC897_n_935 n_935 VDD VSS FE_OFN897_n_935 / BUFFD1
XFE_OFC882_n_95 n_95 VDD VSS FE_OFN882_n_95 / BUFFD1
XFE_OFC870_n_1578 n_1578 VDD VSS FE_OFN870_n_1578 / BUFFD1
XFE_OFC869_n_1572 n_1572 VDD VSS FE_OFN869_n_1572 / BUFFD1
XFE_OFC836_n_1554 n_1554 VDD VSS FE_OFN836_n_1554 / BUFFD1
XFE_OFC835_n_1553 n_1553 VDD VSS FE_OFN835_n_1553 / BUFFD1
XFE_OFC834_n_1552 n_1552 VDD VSS FE_OFN834_n_1552 / BUFFD1
XFE_OFC833_n_1551 n_1551 VDD VSS FE_OFN833_n_1551 / BUFFD1
XFE_OFC831_n_1549 n_1549 VDD VSS FE_OFN831_n_1549 / BUFFD1
XFE_OFC830_n_1545 n_1545 VDD VSS FE_OFN830_n_1545 / BUFFD1
XFE_OFC828_n_945 n_945 VDD VSS FE_OFN828_n_945 / BUFFD1
XFE_OFC827_n_944 n_944 VDD VSS FE_OFN827_n_944 / BUFFD1
XFE_OFC826_n_943 n_943 VDD VSS FE_OFN826_n_943 / BUFFD1
XFE_OFC825_n_942 n_942 VDD VSS FE_OFN825_n_942 / BUFFD1
XFE_OFC824_n_941 n_941 VDD VSS FE_OFN824_n_941 / BUFFD1
XFE_OFC823_n_940 n_940 VDD VSS FE_OFN823_n_940 / BUFFD1
XFE_OFC822_n_939 n_939 VDD VSS FE_OFN822_n_939 / BUFFD1
XFE_OFC821_n_315 n_315 VDD VSS FE_OFN821_n_315 / BUFFD1
XFE_OFC814_n_1541 n_1541 VDD VSS FE_OFN814_n_1541 / BUFFD1
XFE_OFC813_n_1538 n_1538 VDD VSS FE_OFN813_n_1538 / BUFFD1
XFE_OFC812_n_1529 n_1529 VDD VSS FE_OFN812_n_1529 / BUFFD1
XFE_OFC788_n_938 n_938 VDD VSS FE_OFN788_n_938 / BUFFD1
XFE_OFC787_n_933 n_933 VDD VSS FE_OFN787_n_933 / BUFFD1
XFE_OFC786_n_931 n_931 VDD VSS FE_OFN786_n_931 / BUFFD1
XFE_OFC771_n_922 n_922 VDD VSS FE_OFN771_n_922 / BUFFD1
XFE_OFC770_n_921 n_921 VDD VSS FE_OFN770_n_921 / BUFFD1
XFE_OFC769_n_920 n_920 VDD VSS FE_OFN769_n_920 / BUFFD1
XFE_OFC768_n_919 n_919 VDD VSS FE_OFN768_n_919 / BUFFD1
XFE_OFC763_n_908 n_908 VDD VSS FE_OFN763_n_908 / BUFFD1
XFE_OFC762_n_907 n_907 VDD VSS FE_OFN762_n_907 / BUFFD1
XFE_OFC749_n_306 n_306 VDD VSS FE_OFN749_n_306 / BUFFD1
XFE_OFC745_busDataMisoOutIntA_0 busDataMisoOutIntA<0> VDD VSS 
+ FE_OFN745_busDataMisoOutIntA_0 / BUFFD1
XFE_OFC743_busDataMisoOutIntA_2 busDataMisoOutIntA<2> VDD VSS 
+ FE_OFN743_busDataMisoOutIntA_2 / BUFFD1
XFE_OFC736_n_1533 n_1533 VDD VSS FE_OFN736_n_1533 / BUFFD1
XFE_OFC733_n_1531 n_1531 VDD VSS FE_OFN733_n_1531 / BUFFD1
XFE_OFC732_n_1530 n_1530 VDD VSS FE_OFN732_n_1530 / BUFFD1
XFE_OFC727_n_1514 n_1514 VDD VSS FE_OFN727_n_1514 / BUFFD1
XFE_OFC726_n_1510 n_1510 VDD VSS FE_OFN726_n_1510 / BUFFD1
XFE_OFC725_n_1509 n_1509 VDD VSS FE_OFN725_n_1509 / BUFFD1
XFE_OFC724_n_1506 n_1506 VDD VSS FE_OFN724_n_1506 / BUFFD1
XFE_OFC723_n_1503 n_1503 VDD VSS FE_OFN723_n_1503 / BUFFD1
XFE_OFC722_n_1501 n_1501 VDD VSS FE_OFN722_n_1501 / BUFFD1
XFE_OFC721_n_1495 n_1495 VDD VSS FE_OFN721_n_1495 / BUFFD1
XFE_OFC720_n_1491 n_1491 VDD VSS FE_OFN720_n_1491 / BUFFD1
XFE_OFC719_n_1489 n_1489 VDD VSS FE_OFN719_n_1489 / BUFFD1
XFE_OFC718_n_1487 n_1487 VDD VSS FE_OFN718_n_1487 / BUFFD1
XFE_OFC717_n_1484 n_1484 VDD VSS FE_OFN717_n_1484 / BUFFD1
XFE_OFC716_n_1480 n_1480 VDD VSS FE_OFN716_n_1480 / BUFFD1
XFE_OFC715_n_1476 n_1476 VDD VSS FE_OFN715_n_1476 / BUFFD1
XFE_OFC714_n_1473 n_1473 VDD VSS FE_OFN714_n_1473 / BUFFD1
XFE_OFC713_n_1469 n_1469 VDD VSS FE_OFN713_n_1469 / BUFFD1
XFE_OFC712_n_1464 n_1464 VDD VSS FE_OFN712_n_1464 / BUFFD1
XFE_OFC711_n_1455 n_1455 VDD VSS FE_OFN711_n_1455 / BUFFD1
XFE_OFC710_n_1453 n_1453 VDD VSS FE_OFN710_n_1453 / BUFFD1
XFE_OFC709_n_1451 n_1451 VDD VSS FE_OFN709_n_1451 / BUFFD1
XFE_OFC708_n_1448 n_1448 VDD VSS FE_OFN708_n_1448 / BUFFD1
XFE_OFC707_n_1442 n_1442 VDD VSS FE_OFN707_n_1442 / BUFFD1
XFE_OFC706_n_1437 n_1437 VDD VSS FE_OFN706_n_1437 / BUFFD1
XFE_OFC704_n_1423 n_1423 VDD VSS FE_OFN704_n_1423 / BUFFD1
XFE_OFC703_n_1416 n_1416 VDD VSS FE_OFN703_n_1416 / BUFFD1
XFE_OFC702_n_1414 n_1414 VDD VSS FE_OFN702_n_1414 / BUFFD1
XFE_OFC701_n_1413 n_1413 VDD VSS FE_OFN701_n_1413 / BUFFD1
XFE_OFC700_n_934 n_934 VDD VSS FE_OFN700_n_934 / BUFFD1
XFE_OFC699_n_918 n_918 VDD VSS FE_OFN699_n_918 / BUFFD1
XFE_OFC698_n_917 n_917 VDD VSS FE_OFN698_n_917 / BUFFD1
XFE_OFC697_n_914 n_914 VDD VSS FE_OFN697_n_914 / BUFFD1
XFE_OFC696_n_913 n_913 VDD VSS FE_OFN696_n_913 / BUFFD1
XFE_OFC693_n_911 n_911 VDD VSS FE_OFN693_n_911 / BUFFD1
XFE_OFC692_n_909 n_909 VDD VSS FE_OFN692_n_909 / BUFFD1
XFE_OFC691_n_906 n_906 VDD VSS FE_OFN691_n_906 / BUFFD1
XFE_OFC690_n_905 n_905 VDD VSS FE_OFN690_n_905 / BUFFD1
XFE_OFC689_n_903 n_903 VDD VSS FE_OFN689_n_903 / BUFFD1
XFE_OFC687_n_891 n_891 VDD VSS FE_OFN687_n_891 / BUFFD1
XFE_OFC686_n_885 n_885 VDD VSS FE_OFN686_n_885 / BUFFD1
XFE_OFC685_n_884 n_884 VDD VSS FE_OFN685_n_884 / BUFFD1
XFE_OFC684_n_883 n_883 VDD VSS FE_OFN684_n_883 / BUFFD1
XFE_OFC683_n_882 n_882 VDD VSS FE_OFN683_n_882 / BUFFD1
XFE_OFC682_n_881 n_881 VDD VSS FE_OFN682_n_881 / BUFFD1
XFE_OFC681_n_880 n_880 VDD VSS FE_OFN681_n_880 / BUFFD1
XFE_OFC680_n_879 n_879 VDD VSS FE_OFN680_n_879 / BUFFD1
XFE_OFC679_n_878 n_878 VDD VSS FE_OFN679_n_878 / BUFFD1
XFE_OFC678_n_875 n_875 VDD VSS FE_OFN678_n_875 / BUFFD1
XFE_OFC676_n_869 n_869 VDD VSS FE_OFN676_n_869 / BUFFD1
XFE_OFC675_n_867 n_867 VDD VSS FE_OFN675_n_867 / BUFFD1
XFE_OFC674_n_863 n_863 VDD VSS FE_OFN674_n_863 / BUFFD1
XFE_OFC672_n_860 n_860 VDD VSS FE_OFN672_n_860 / BUFFD1
XFE_OFC670_n_476 n_476 VDD VSS FE_OFN670_n_476 / BUFFD1
XFE_OFC669_n_475 n_475 VDD VSS FE_OFN669_n_475 / BUFFD1
XFE_OFC668_n_474 n_474 VDD VSS FE_OFN668_n_474 / BUFFD1
XFE_OFC665_n_472 n_472 VDD VSS FE_OFN665_n_472 / BUFFD1
XFE_OFC662_n_304 n_304 VDD VSS FE_OFN662_n_304 / BUFFD1
XFE_OFC659_n_302 n_302 VDD VSS FE_OFN659_n_302 / BUFFD1
XFE_OFC658_n_301 n_301 VDD VSS FE_OFN658_n_301 / BUFFD1
XFE_OFC657_n_300 n_300 VDD VSS FE_OFN657_n_300 / BUFFD1
XFE_OFC656_n_299 n_299 VDD VSS FE_OFN656_n_299 / BUFFD1
XFE_OFC654_n_296 n_296 VDD VSS FE_OFN654_n_296 / BUFFD1
XFE_OFC653_n_295 n_295 VDD VSS FE_OFN653_n_295 / BUFFD1
XFE_OFC652_n_293 n_293 VDD VSS FE_OFN652_n_293 / BUFFD1
XFE_OFC651_n_292 n_292 VDD VSS FE_OFN651_n_292 / BUFFD1
XFE_OFC650_n_290 n_290 VDD VSS FE_OFN650_n_290 / BUFFD1
XFE_OFC646_n_1493 n_1493 VDD VSS FE_OFN646_n_1493 / BUFFD1
XFE_OFC645_n_1483 n_1483 VDD VSS FE_OFN645_n_1483 / BUFFD1
XFE_OFC644_n_1477 n_1477 VDD VSS FE_OFN644_n_1477 / BUFFD1
XFE_OFC643_n_1470 n_1470 VDD VSS FE_OFN643_n_1470 / BUFFD1
XFE_OFC641_n_1454 n_1454 VDD VSS FE_OFN641_n_1454 / BUFFD1
XFE_OFC640_n_1446 n_1446 VDD VSS FE_OFN640_n_1446 / BUFFD1
XFE_OFC639_n_1435 n_1435 VDD VSS FE_OFN639_n_1435 / BUFFD1
XFE_OFC638_n_1431 n_1431 VDD VSS FE_OFN638_n_1431 / BUFFD1
XFE_OFC637_n_1419 n_1419 VDD VSS FE_OFN637_n_1419 / BUFFD1
XFE_OFC636_n_1410 n_1410 VDD VSS FE_OFN636_n_1410 / BUFFD1
XFE_OFC635_n_1407 n_1407 VDD VSS FE_OFN635_n_1407 / BUFFD1
XFE_OFC634_n_1405 n_1405 VDD VSS FE_OFN634_n_1405 / BUFFD1
XFE_OFC633_n_1404 n_1404 VDD VSS FE_OFN633_n_1404 / BUFFD1
XFE_OFC632_n_1400 n_1400 VDD VSS FE_OFN632_n_1400 / BUFFD1
XFE_OFC631_n_1398 n_1398 VDD VSS FE_OFN631_n_1398 / BUFFD1
XFE_OFC630_n_1395 n_1395 VDD VSS FE_OFN630_n_1395 / BUFFD1
XFE_OFC624_n_853 n_853 VDD VSS FE_OFN624_n_853 / BUFFD1
XFE_OFC622_n_846 n_846 VDD VSS FE_OFN622_n_846 / BUFFD1
XFE_OFC621_n_843 n_843 VDD VSS FE_OFN621_n_843 / BUFFD1
XFE_OFC620_n_841 n_841 VDD VSS FE_OFN620_n_841 / BUFFD1
XFE_OFC619_n_838 n_838 VDD VSS FE_OFN619_n_838 / BUFFD1
XFE_OFC618_n_498 n_498 VDD VSS FE_OFN618_n_498 / BUFFD1
XFE_OFC617_n_479 n_479 VDD VSS FE_OFN617_n_479 / BUFFD1
XFE_OFC612_n_289 n_289 VDD VSS FE_OFN612_n_289 / BUFFD1
XFE_OFC611_n_288 n_288 VDD VSS FE_OFN611_n_288 / BUFFD1
XFE_OFC610_n_287 n_287 VDD VSS FE_OFN610_n_287 / BUFFD1
XFE_OFC609_n_286 n_286 VDD VSS FE_OFN609_n_286 / BUFFD1
XFE_OFC608_n_285 n_285 VDD VSS FE_OFN608_n_285 / BUFFD1
XFE_OFC586_n_271 n_271 VDD VSS FE_OFN586_n_271 / BUFFD1
XFE_OFC583_n_269 n_269 VDD VSS FE_OFN583_n_269 / BUFFD1
XFE_OFC582_n_268 n_268 VDD VSS FE_OFN582_n_268 / BUFFD1
XFE_OFC581_n_267 n_267 VDD VSS FE_OFN581_n_267 / BUFFD1
XFE_OFC562_n_975 n_975 VDD VSS FE_OFN562_n_975 / BUFFD1
XFE_OFC561_n_969 n_969 VDD VSS FE_OFN561_n_969 / BUFFD1
XFE_OFC559_n_900 n_900 VDD VSS FE_OFN559_n_900 / BUFFD1
XFE_OFC558_n_896 n_896 VDD VSS FE_OFN558_n_896 / BUFFD1
XFE_OFC557_n_892 n_892 VDD VSS FE_OFN557_n_892 / BUFFD1
XFE_OFC556_n_876 n_876 VDD VSS FE_OFN556_n_876 / BUFFD1
XFE_OFC554_n_868 n_868 VDD VSS FE_OFN554_n_868 / BUFFD1
XFE_OFC553_n_499 n_499 VDD VSS FE_OFN553_n_499 / BUFFD1
XFE_OFC552_n_491 n_491 VDD VSS FE_OFN552_n_491 / BUFFD1
XFE_OFC551_n_482 n_482 VDD VSS FE_OFN551_n_482 / BUFFD1
XFE_OFC550_n_478 n_478 VDD VSS FE_OFN550_n_478 / BUFFD1
XFE_OFC547_n_423 n_423 VDD VSS FE_OFN547_n_423 / BUFFD1
XFE_OFC545_n_411 n_411 VDD VSS FE_OFN545_n_411 / BUFFD1
XFE_OFC542_n_361 n_361 VDD VSS FE_OFN542_n_361 / BUFFD1
XFE_OFC541_n_265 n_265 VDD VSS FE_OFN541_n_265 / BUFFD1
XFE_OFC540_n_261 n_261 VDD VSS FE_OFN540_n_261 / BUFFD1
XFE_OFC539_n_260 n_260 VDD VSS FE_OFN539_n_260 / BUFFD1
XFE_OFC538_n_254 n_254 VDD VSS FE_OFN538_n_254 / BUFFD1
XFE_OFC537_n_253 n_253 VDD VSS FE_OFN537_n_253 / BUFFD1
XFE_OFC536_n_252 n_252 VDD VSS FE_OFN536_n_252 / BUFFD1
XFE_OFC535_n_251 n_251 VDD VSS FE_OFN535_n_251 / BUFFD1
XFE_OFC534_n_250 n_250 VDD VSS FE_OFN534_n_250 / BUFFD1
XFE_OFC533_n_249 n_249 VDD VSS FE_OFN533_n_249 / BUFFD1
XFE_OFC531_n_246 n_246 VDD VSS FE_OFN531_n_246 / BUFFD1
XFE_OFC530_n_245 n_245 VDD VSS FE_OFN530_n_245 / BUFFD1
XFE_OFC529_n_244 n_244 VDD VSS FE_OFN529_n_244 / BUFFD1
XFE_OFC528_n_243 n_243 VDD VSS FE_OFN528_n_243 / BUFFD1
XFE_OFC525_n_241 n_241 VDD VSS FE_OFN525_n_241 / BUFFD1
XFE_OFC524_n_240 n_240 VDD VSS FE_OFN524_n_240 / BUFFD1
XFE_OFC523_n_231 n_231 VDD VSS FE_OFN523_n_231 / BUFFD1
XFE_OFC522_n_228 n_228 VDD VSS FE_OFN522_n_228 / BUFFD1
XFE_OFC521_n_226 n_226 VDD VSS FE_OFN521_n_226 / BUFFD1
XFE_OFC520_n_225 n_225 VDD VSS FE_OFN520_n_225 / BUFFD1
XFE_OFC519_n_224 n_224 VDD VSS FE_OFN519_n_224 / BUFFD1
XFE_OFC518_n_223 n_223 VDD VSS FE_OFN518_n_223 / BUFFD1
XFE_OFC517_n_221 n_221 VDD VSS FE_OFN517_n_221 / BUFFD1
XFE_OFC516_n_220 n_220 VDD VSS FE_OFN516_n_220 / BUFFD1
XFE_OFC515_n_217 n_217 VDD VSS FE_OFN515_n_217 / BUFFD1
XFE_OFC514_n_216 n_216 VDD VSS FE_OFN514_n_216 / BUFFD1
XFE_OFC512_n_209 n_209 VDD VSS FE_OFN512_n_209 / BUFFD1
XFE_OFC511_n_202 n_202 VDD VSS FE_OFN511_n_202 / BUFFD1
XFE_OFC510_n_199 n_199 VDD VSS FE_OFN510_n_199 / BUFFD1
XFE_OFC509_n_196 n_196 VDD VSS FE_OFN509_n_196 / BUFFD1
XFE_OFC506_n_191 n_191 VDD VSS FE_OFN506_n_191 / BUFFD1
XFE_OFC503_n_187 n_187 VDD VSS FE_OFN503_n_187 / BUFFD1
XFE_OFC501_n_182 n_182 VDD VSS FE_OFN501_n_182 / BUFFD1
XFE_OFC500_n_177 n_177 VDD VSS FE_OFN500_n_177 / BUFFD1
XFE_OFC499_n_176 n_176 VDD VSS FE_OFN499_n_176 / BUFFD1
XFE_OFC498_n_172 n_172 VDD VSS FE_OFN498_n_172 / BUFFD1
XFE_OFC497_n_171 n_171 VDD VSS FE_OFN497_n_171 / BUFFD1
XFE_OFC495_n_167 n_167 VDD VSS FE_OFN495_n_167 / BUFFD1
XFE_OFC494_n_160 n_160 VDD VSS FE_OFN494_n_160 / BUFFD1
XFE_OFC493_n_159 n_159 VDD VSS FE_OFN493_n_159 / BUFFD1
XFE_OFC492_n_155 n_155 VDD VSS FE_OFN492_n_155 / BUFFD1
XFE_OFC491_n_151 n_151 VDD VSS FE_OFN491_n_151 / BUFFD1
XFE_OFC479_busDataMisoOutIntB_1 busDataMisoOutIntB<1> VDD VSS 
+ FE_OFN479_busDataMisoOutIntB_1 / BUFFD1
XFE_OFC471_n_1957 n_1957 VDD VSS FE_OFN471_n_1957 / BUFFD1
XFE_OFC465_n_443 n_443 VDD VSS FE_OFN465_n_443 / BUFFD1
XFE_OFC464_n_440 n_440 VDD VSS FE_OFN464_n_440 / BUFFD1
XFE_OFC448_n_362 n_362 VDD VSS FE_OFN448_n_362 / BUFFD1
XFE_OFC447_n_111 n_111 VDD VSS FE_OFN447_n_111 / BUFFD1
XFE_OFC445_n_92 n_92 VDD VSS FE_OFN445_n_92 / BUFFD1
XFE_OFC444_n_89 n_89 VDD VSS FE_OFN444_n_89 / BUFFD1
XFE_OFC442_n_87 n_87 VDD VSS FE_OFN442_n_87 / BUFFD1
XFE_OFC441_n_85 n_85 VDD VSS FE_OFN441_n_85 / BUFFD1
XFE_OFC440_n_76 n_76 VDD VSS FE_OFN440_n_76 / BUFFD1
XFE_OFC150_n_1948 n_1948 VDD VSS FE_OFN150_n_1948 / BUFFD1
XFE_OFC138_n_333 n_333 VDD VSS FE_OFN138_n_333 / BUFFD1
XFE_OFC136_n_112 n_112 VDD VSS FE_OFN136_n_112 / BUFFD1
XFE_OFC128_n_55 n_55 VDD VSS FE_OFN128_n_55 / BUFFD1
XFE_OFC125_n_6 n_6 VDD VSS FE_OFN125_n_6 / BUFFD1
XFE_PDC1932_n_56 n_56 VDD VSS FE_PDN1708_n_56 / CKBD2
XFE_PDC1931_n_1348 n_1348 VDD VSS FE_PDN1707_n_1348 / CKBD2
XFE_PDC1929_n_65 n_65 VDD VSS FE_PDN1705_n_65 / CKBD2
XFE_PDC1922_n_422 n_422 VDD VSS FE_PDN1698_n_422 / CKBD2
XFE_OFC1915_busDataMisoOutIntC_3 busDataMisoOutIntC<3> VDD VSS 
+ FE_OFN1691_busDataMisoOutIntC_3 / CKBD2
XFE_OFC963_n_74 n_74 VDD VSS FE_OFN879_n_74 / CKBD2
XFE_OFC677_n_872 n_872 VDD VSS FE_OFN677_n_872 / CKBD2
XFE_OFC673_n_861 n_861 VDD VSS FE_OFN673_n_861 / CKBD2
XFE_OFC555_n_871 n_871 VDD VSS FE_OFN555_n_871 / CKBD2
XCTS_ccl_a_buf_00003 clkGatedC VDD VSS CTS_7 / CKBD16
XCTS_ccl_a_buf_00002 clkGatedC VDD VSS CTS_6 / CKBD16
XCTS_ccl_a_buf_00001 clkGatedC VDD VSS CTS_5 / CKBD16
XCTS_ccl_a_buf_00006 clkGatedB VDD VSS CTS_4 / CKBD16
XCTS_ccl_a_buf_00005 clkGatedB VDD VSS CTS_3 / CKBD16
XCTS_ccl_a_buf_00004 clkGatedB VDD VSS CTS_2 / CKBD16
XCTS_ccl_a_buf_00009 clkGatedA VDD VSS CTS_1 / CKBD16
XCTS_ccl_a_buf_00008 clkGatedA VDD VSS CTS_10 / CKBD16
XCTS_ccl_a_buf_00007 clkGatedA VDD VSS CTS_9 / CKBD16
XFE_OFC1663_pixelConfig_155 FE_OFN1439_pixelConfig_155 VDD VSS 
+ pixelConfig<155> / BUFFD16
XFE_OFC1655_pixelConfig_164 FE_OFN1431_pixelConfig_164 VDD VSS 
+ pixelConfig<164> / BUFFD16
XFE_OFC1651_pixelConfig_168 FE_OFN1427_pixelConfig_168 VDD VSS 
+ pixelConfig<168> / BUFFD16
XFE_OFC1878_pixelConfig_199 FE_OFN1654_pixelConfig_199 VDD VSS 
+ pixelConfig<199> / BUFFD8
XFE_OFC1877_pixelConfig_136 FE_OFN1653_pixelConfig_136 VDD VSS 
+ pixelConfig<136> / BUFFD8
XFE_OFC1876_pixelConfig_123 FE_OFN1652_pixelConfig_123 VDD VSS 
+ pixelConfig<123> / BUFFD8
XFE_OFC1875_pixelConfig_145 FE_OFN1651_pixelConfig_145 VDD VSS 
+ pixelConfig<145> / BUFFD8
XFE_OFC1874_pixelConfig_191 FE_OFN1650_pixelConfig_191 VDD VSS 
+ pixelConfig<191> / BUFFD8
XFE_OFC1873_pixelConfig_151 FE_OFN1649_pixelConfig_151 VDD VSS 
+ pixelConfig<151> / BUFFD8
XFE_OFC1872_pixelConfig_140 FE_OFN1648_pixelConfig_140 VDD VSS 
+ pixelConfig<140> / BUFFD8
XFE_OFC1870_pixelConfig_131 FE_OFN1646_pixelConfig_131 VDD VSS 
+ pixelConfig<131> / BUFFD8
XFE_OFC1868_pixelConfig_132 FE_OFN1644_pixelConfig_132 VDD VSS 
+ pixelConfig<132> / BUFFD8
XFE_OFC1867_pixelConfig_142 FE_OFN1643_pixelConfig_142 VDD VSS 
+ pixelConfig<142> / BUFFD8
XFE_OFC1866_pixelConfig_148 FE_OFN1642_pixelConfig_148 VDD VSS 
+ pixelConfig<148> / BUFFD8
XFE_OFC1864_pixelConfig_173 FE_OFN1640_pixelConfig_173 VDD VSS 
+ pixelConfig<173> / BUFFD8
XFE_OFC1862_pixelConfig_141 FE_OFN1638_pixelConfig_141 VDD VSS 
+ pixelConfig<141> / BUFFD8
XFE_OFC1861_pixelConfig_169 FE_OFN1637_pixelConfig_169 VDD VSS 
+ pixelConfig<169> / BUFFD8
XFE_OFC1860_pixelConfig_171 FE_OFN1636_pixelConfig_171 VDD VSS 
+ pixelConfig<171> / BUFFD8
.ENDS

