/*
 * System Firmware Source File
 *
 * Secure Proxy indices for AM62X device
 *
 * Data version: 220420_070512
 *
 * Copyright (C) 2021-2022 Texas Instruments Incorporated - http://www.ti.com/
 * ALL RIGHTS RESERVED
 */
#ifndef AM62X_TISCI_SEC_PROXY_H
#define AM62X_TISCI_SEC_PROXY_H

/*
 * Secure Proxy configurations for MAIN_0_R5_0 host
 */

/** Thread ID macro for MAIN_0_R5_0 response */
#define TISCI_SEC_PROXY_MAIN_0_R5_0_READ_RESPONSE_THREAD_ID (0U)
/** Num messages macro for MAIN_0_R5_0 response */
#define TISCI_SEC_PROXY_MAIN_0_R5_0_READ_RESPONSE_NUM_MESSAGES (11U)

/** Thread ID macro for MAIN_0_R5_0 low_priority */
#define TISCI_SEC_PROXY_MAIN_0_R5_0_WRITE_LOW_PRIORITY_THREAD_ID (1U)
/** Num messages macro for MAIN_0_R5_0 low_priority */
#define TISCI_SEC_PROXY_MAIN_0_R5_0_WRITE_LOW_PRIORITY_NUM_MESSAGES (10U)

/*
 * Secure Proxy configurations for MAIN_0_R5_1 host
 */

/** Thread ID macro for MAIN_0_R5_1 response */
#define TISCI_SEC_PROXY_MAIN_0_R5_1_READ_RESPONSE_THREAD_ID (2U)
/** Num messages macro for MAIN_0_R5_1 response */
#define TISCI_SEC_PROXY_MAIN_0_R5_1_READ_RESPONSE_NUM_MESSAGES (11U)

/** Thread ID macro for MAIN_0_R5_1 low_priority */
#define TISCI_SEC_PROXY_MAIN_0_R5_1_WRITE_LOW_PRIORITY_THREAD_ID (3U)
/** Num messages macro for MAIN_0_R5_1 low_priority */
#define TISCI_SEC_PROXY_MAIN_0_R5_1_WRITE_LOW_PRIORITY_NUM_MESSAGES (10U)

/*
 * Secure Proxy configurations for MAIN_0_R5_2 host
 */

/** Thread ID macro for MAIN_0_R5_2 response */
#define TISCI_SEC_PROXY_MAIN_0_R5_2_READ_RESPONSE_THREAD_ID (4U)
/** Num messages macro for MAIN_0_R5_2 response */
#define TISCI_SEC_PROXY_MAIN_0_R5_2_READ_RESPONSE_NUM_MESSAGES (2U)

/** Thread ID macro for MAIN_0_R5_2 low_priority */
#define TISCI_SEC_PROXY_MAIN_0_R5_2_WRITE_LOW_PRIORITY_THREAD_ID (5U)
/** Num messages macro for MAIN_0_R5_2 low_priority */
#define TISCI_SEC_PROXY_MAIN_0_R5_2_WRITE_LOW_PRIORITY_NUM_MESSAGES (1U)

/*
 * Secure Proxy configurations for MAIN_0_R5_3 host
 */

/** Thread ID macro for MAIN_0_R5_3 response */
#define TISCI_SEC_PROXY_MAIN_0_R5_3_READ_RESPONSE_THREAD_ID (6U)
/** Num messages macro for MAIN_0_R5_3 response */
#define TISCI_SEC_PROXY_MAIN_0_R5_3_READ_RESPONSE_NUM_MESSAGES (2U)

/** Thread ID macro for MAIN_0_R5_3 low_priority */
#define TISCI_SEC_PROXY_MAIN_0_R5_3_WRITE_LOW_PRIORITY_THREAD_ID (7U)
/** Num messages macro for MAIN_0_R5_3 low_priority */
#define TISCI_SEC_PROXY_MAIN_0_R5_3_WRITE_LOW_PRIORITY_NUM_MESSAGES (1U)

/*
 * Secure Proxy configurations for A53_0 host
 */

/** Thread ID macro for A53_0 response */
#define TISCI_SEC_PROXY_A53_0_READ_RESPONSE_THREAD_ID (8U)
/** Num messages macro for A53_0 response */
#define TISCI_SEC_PROXY_A53_0_READ_RESPONSE_NUM_MESSAGES (11U)

/** Thread ID macro for A53_0 low_priority */
#define TISCI_SEC_PROXY_A53_0_WRITE_LOW_PRIORITY_THREAD_ID (9U)
/** Num messages macro for A53_0 low_priority */
#define TISCI_SEC_PROXY_A53_0_WRITE_LOW_PRIORITY_NUM_MESSAGES (10U)

/*
 * Secure Proxy configurations for A53_1 host
 */

/** Thread ID macro for A53_1 response */
#define TISCI_SEC_PROXY_A53_1_READ_RESPONSE_THREAD_ID (10U)
/** Num messages macro for A53_1 response */
#define TISCI_SEC_PROXY_A53_1_READ_RESPONSE_NUM_MESSAGES (11U)

/** Thread ID macro for A53_1 low_priority */
#define TISCI_SEC_PROXY_A53_1_WRITE_LOW_PRIORITY_THREAD_ID (11U)
/** Num messages macro for A53_1 low_priority */
#define TISCI_SEC_PROXY_A53_1_WRITE_LOW_PRIORITY_NUM_MESSAGES (10U)

/*
 * Secure Proxy configurations for A53_2 host
 */

/** Thread ID macro for A53_2 response */
#define TISCI_SEC_PROXY_A53_2_READ_RESPONSE_THREAD_ID (12U)
/** Num messages macro for A53_2 response */
#define TISCI_SEC_PROXY_A53_2_READ_RESPONSE_NUM_MESSAGES (6U)

/** Thread ID macro for A53_2 low_priority */
#define TISCI_SEC_PROXY_A53_2_WRITE_LOW_PRIORITY_THREAD_ID (13U)
/** Num messages macro for A53_2 low_priority */
#define TISCI_SEC_PROXY_A53_2_WRITE_LOW_PRIORITY_NUM_MESSAGES (5U)

/*
 * Secure Proxy configurations for A53_3 host
 */

/** Thread ID macro for A53_3 response */
#define TISCI_SEC_PROXY_A53_3_READ_RESPONSE_THREAD_ID (14U)
/** Num messages macro for A53_3 response */
#define TISCI_SEC_PROXY_A53_3_READ_RESPONSE_NUM_MESSAGES (6U)

/** Thread ID macro for A53_3 low_priority */
#define TISCI_SEC_PROXY_A53_3_WRITE_LOW_PRIORITY_THREAD_ID (15U)
/** Num messages macro for A53_3 low_priority */
#define TISCI_SEC_PROXY_A53_3_WRITE_LOW_PRIORITY_NUM_MESSAGES (5U)

/*
 * Secure Proxy configurations for M4_0 host
 */

/** Thread ID macro for M4_0 response */
#define TISCI_SEC_PROXY_M4_0_READ_RESPONSE_THREAD_ID (16U)
/** Num messages macro for M4_0 response */
#define TISCI_SEC_PROXY_M4_0_READ_RESPONSE_NUM_MESSAGES (6U)

/** Thread ID macro for M4_0 low_priority */
#define TISCI_SEC_PROXY_M4_0_WRITE_LOW_PRIORITY_THREAD_ID (17U)
/** Num messages macro for M4_0 low_priority */
#define TISCI_SEC_PROXY_M4_0_WRITE_LOW_PRIORITY_NUM_MESSAGES (5U)

/*
 * Secure Proxy configurations for GPU host
 */

/** Thread ID macro for GPU response */
#define TISCI_SEC_PROXY_GPU_READ_RESPONSE_THREAD_ID (18U)
/** Num messages macro for GPU response */
#define TISCI_SEC_PROXY_GPU_READ_RESPONSE_NUM_MESSAGES (2U)

/** Thread ID macro for GPU low_priority */
#define TISCI_SEC_PROXY_GPU_WRITE_LOW_PRIORITY_THREAD_ID (19U)
/** Num messages macro for GPU low_priority */
#define TISCI_SEC_PROXY_GPU_WRITE_LOW_PRIORITY_NUM_MESSAGES (1U)

/*
 * Secure Proxy configurations for A53_4 host
 */

/** Thread ID macro for A53_4 response */
#define TISCI_SEC_PROXY_A53_4_READ_RESPONSE_THREAD_ID (20U)
/** Num messages macro for A53_4 response */
#define TISCI_SEC_PROXY_A53_4_READ_RESPONSE_NUM_MESSAGES (6U)

/** Thread ID macro for A53_4 low_priority */
#define TISCI_SEC_PROXY_A53_4_WRITE_LOW_PRIORITY_THREAD_ID (21U)
/** Num messages macro for A53_4 low_priority */
#define TISCI_SEC_PROXY_A53_4_WRITE_LOW_PRIORITY_NUM_MESSAGES (5U)

/*
 * Secure Proxy configurations for DM2TIFS host
 */

/** Thread ID macro for DM2TIFS response */
#define TISCI_SEC_PROXY_DM2TIFS_READ_RESPONSE_THREAD_ID (22U)
/** Num messages macro for DM2TIFS response */
#define TISCI_SEC_PROXY_DM2TIFS_READ_RESPONSE_NUM_MESSAGES (4U)

/** Thread ID macro for DM2TIFS low_priority */
#define TISCI_SEC_PROXY_DM2TIFS_WRITE_LOW_PRIORITY_THREAD_ID (23U)
/** Num messages macro for DM2TIFS low_priority */
#define TISCI_SEC_PROXY_DM2TIFS_WRITE_LOW_PRIORITY_NUM_MESSAGES (2U)

/*
 * Secure Proxy configurations for TIFS2DM host
 */

/** Thread ID macro for TIFS2DM response */
#define TISCI_SEC_PROXY_TIFS2DM_READ_RESPONSE_THREAD_ID (24U)
/** Num messages macro for TIFS2DM response */
#define TISCI_SEC_PROXY_TIFS2DM_READ_RESPONSE_NUM_MESSAGES (4U)

/** Thread ID macro for TIFS2DM low_priority */
#define TISCI_SEC_PROXY_TIFS2DM_WRITE_LOW_PRIORITY_THREAD_ID (25U)
/** Num messages macro for TIFS2DM low_priority */
#define TISCI_SEC_PROXY_TIFS2DM_WRITE_LOW_PRIORITY_NUM_MESSAGES (2U)


#endif /* AM62X_TISCI_SEC_PROXY_H */