{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695522907692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695522907692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 10:35:07 2023 " "Processing started: Sun Sep 24 10:35:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695522907692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695522907692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder_3x8 -c Decoder_3x8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder_3x8 -c Decoder_3x8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695522907692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695522908105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695522908105 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab #3/Decoder_3x8.v " "Can't analyze file -- file ../Lab #3/Decoder_3x8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1695522914319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.v 3 3 " "Found 3 design units, including 3 entities, in source file decoder_3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tri_And " "Found entity 1: Tri_And" {  } { { "Decoder_3x8.v" "" { Text "G:/College/3rd Year CpE/CPE 3101L/Lab #3B/Decoder_3x8.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695522914343 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder_2x4 " "Found entity 2: Decoder_2x4" {  } { { "Decoder_3x8.v" "" { Text "G:/College/3rd Year CpE/CPE 3101L/Lab #3B/Decoder_3x8.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695522914343 ""} { "Info" "ISGN_ENTITY_NAME" "3 Decoder_3x8 " "Found entity 3: Decoder_3x8" {  } { { "Decoder_3x8.v" "" { Text "G:/College/3rd Year CpE/CPE 3101L/Lab #3B/Decoder_3x8.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695522914343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695522914343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_decoder_3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_decoder_3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Decoder_3x8 " "Found entity 1: tb_Decoder_3x8" {  } { { "tb_Decoder_3x8.v" "" { Text "G:/College/3rd Year CpE/CPE 3101L/Lab #3B/tb_Decoder_3x8.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695522914345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695522914345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decoder_3x8 " "Elaborating entity \"Decoder_3x8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695522914400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2x4 Decoder_2x4:firstDec " "Elaborating entity \"Decoder_2x4\" for hierarchy \"Decoder_2x4:firstDec\"" {  } { { "Decoder_3x8.v" "firstDec" { Text "G:/College/3rd Year CpE/CPE 3101L/Lab #3B/Decoder_3x8.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695522914428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tri_And Decoder_2x4:firstDec\|Tri_And:third_out " "Elaborating entity \"Tri_And\" for hierarchy \"Decoder_2x4:firstDec\|Tri_And:third_out\"" {  } { { "Decoder_3x8.v" "third_out" { Text "G:/College/3rd Year CpE/CPE 3101L/Lab #3B/Decoder_3x8.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695522914447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695522914861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695522915267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695522915267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695522915375 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695522915375 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695522915375 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695522915375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695522915399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 10:35:15 2023 " "Processing ended: Sun Sep 24 10:35:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695522915399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695522915399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695522915399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695522915399 ""}
