vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/clocked processes/flipflop_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity flipflop_tb
-- Compiling architecture sim of flipflop_tb


vsim -gui work.flipflop_tb
vsim -gui work.flipflop_tb 
Start time: 14:46:04 on Oct 01,2024
Loading std.standard
Loading std.textio(body)
Loading ieee.std_logic_1164(body)
Loading ieee.numeric_std(body)
Loading work.flipflop_tb(sim)
view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/flipflop_tb/clk \
sim:/flipflop_tb/CLOCK_FREQUENCY \
sim:/flipflop_tb/CLOCK_PERIOD
run
restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
restart
run
vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/clocked processes/flipflop.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity flipflop
-- Compiling architecture rtl of flipflop


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/clocked processes/flipflop_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity flipflop_tb
-- Compiling architecture sim of flipflop_tb
** Error: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/clocked processes/flipflop_tb.vhd(19): near "work": (vcom-1576) expecting == or '+' or '-' or '&'.
** Note: C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/clocked processes/flipflop_tb.vhd(28): VHDL Compiler exiting


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/clocked processes/flipflop_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity flipflop_tb
-- Compiling architecture sim of flipflop_tb
-- Loading entity flipflop


vsim -gui work.flipflop_tb
End time: 15:09:04 on Oct 01,2024, Elapsed time: 0:23:00
Errors: 0, Warnings: 4
vsim -gui work.flipflop_tb 
Start time: 15:09:04 on Oct 01,2024
Loading std.standard
Loading std.textio(body)
Loading ieee.std_logic_1164(body)
Loading ieee.numeric_std(body)
Loading work.flipflop_tb(sim)
Loading work.flipflop(rtl)
view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/flipflop_tb/my_in \
sim:/flipflop_tb/my_out
restart
run
view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/flipflop_tb/nRst
restart
run
GetModuleFileName: The specified module could not be found.


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/clocked processes/flipflop_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity flipflop_tb
-- Compiling architecture sim of flipflop_tb
-- Loading entity flipflop


restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
Loading work.flipflop_tb(sim)
run
GetModuleFileName: The specified module could not be found.


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/clocked processes/flipflop_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity flipflop_tb
-- Compiling architecture sim of flipflop_tb
-- Loading entity flipflop


view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/flipflop_tb/clk \
sim:/flipflop_tb/nRst
restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
Loading work.flipflop_tb(sim)
run
GetModuleFileName: The specified module could not be found.


WARNING: No extended dataflow license exists
