BARDELL, P. H. AND MCANNEY, W. H. 1982. Self-testing of multichip logic modules. In Proceedings of the International Test Conference. 200-204.
Duane A. Bailey , Janice E. Cuny, Graph Grammar Based Specification of Interconnection Structures for Massively Parallel Computation, Proceedings of the 3rd International Workshop on Graph-Grammars and Their Application to Computer Science, p.73-85, December 02-06, 1986
D A Bailey , J E Cuny, An approach to programming process interconnection structures: aggregate rewriting graph grammars, Volume II: Parallel Languages on PARLE: Parallel Architectures and Languages Europe, p.112-123, March 1987, Eindhoven, The Netherlands
Duane A. Bailey , Janice E. Cuny, Visual extensions to parallel programming languages, Selected papers of the second workshop on Languages and compilers for parallel computing, p.17-36, May 1990, Urbana, Illinois, United States
Duane A. Bailey , Janice E. Cuny , Charles D. Fisher, Programming with Very Large Graphs, Proceedings of the 4th International Workshop on Graph-Grammars and Their Application to Computer Science, p.84-97, March 05-09, 1990
J. Bruck , R. Cypher , C. Ho, Fault-Tolerant Meshes and Hypercubes with Minimal Numbers of Spares, IEEE Transactions on Computers, v.42 n.9, p.1089-1104, September 1993[doi>10.1109/12.241598]
Mengly Chean , Jose A. B. Fortes, A Taxonomy of Reconfiguration Techniques for Fault-Tolerant Processor Arrays, Computer, v.23 n.1, p.55-69, January 1990[doi>10.1109/2.48799]
M. Chean , J. A. B. Fortes, The Full-Use-of-Suitable-Spares (FUSS) Approach to Hardware Reconfiguration for Fault-Tolerant Processor Arrays, IEEE Transactions on Computers, v.39 n.4, p.564-571, April 1990[doi>10.1109/12.54851]
CHEN, C., FENG, A., KIKUNO, T., AND TORRII, K. 1991. Reconfiguration algorithm for fault tolerant arrays with minimum number of dangerous processors. In Proceedings of the 21st International Symposium on Fault-Tolerant Computing, Montreal (Quebec, Canada, June 25-27). IEEE Computer Society Press, Los Alamitos, Calif., 452-459.
DERK, M. AND DEBRUNNER, L. 1994a. Dynamic reconfiguration for fault tolerance with complete use of spares. Parallel and Distributed Computing Systems, Proceedings of the 6th IASTED/ISMM International Conference (Washington, D.C., Oct. 3-5). IASTED, 331-334.
DERK, M. AND DEBRUNNER, L. 1994b. Dynamic reconfiguration for fault tolerance for critical, real-time processor arrays. In Proceedings of the 28th Asilomar Conference on Signals, Systems and Computers (Oct. 31-Nov. 2). IEEE Computer Society Press, Los Alamitos, Calif., 1058-1062.
M. D. Derk , L. S. DeBrunner, Reconfiguration Graph Grammar for Massively Parallel, Fault Tolerant Computers, Selected papers from the 5th International Workshop on Graph Gramars and Their Application to Computer Science, p.185-195, November 13-18, 1994
DUTT, S. AND HAYES, J. P. 1991. Some practical issues in the design of fault-tolerant multiprocessors. In Proceedings of the 21st International Symposium on Fault Tolerant Computing. IEEE Computer Society Press, Los Alamitos, Calif., 1991, 292-299.
Hartmut Ehrig , H.-J Kreowski , Grzegorz Rozenberg, Graph Grammars and Their Application to Computer Science: 4th International Workshop, Bremen, Germany, March 5-9, 1990 Proceedings, Springer-Verlag New York, Inc., Secaucus, NJ, 1991
M. G. Karpovsky , L. B. Levitin , F. S. Vainstein, Diagnosis by Signature Analysis of Test Responses, IEEE Transactions on Computers, v.43 n.2, p.141-152, February 1994[doi>10.1109/12.262119]
KIM, J. H. AND EFE, K. 1993. A parallel reconfiguration algorithm for WSI/VLSI processor arrays. Microprocess. Microsyst. 17, 6 (July-Aug.), 353-360.
LOMBARDI, F. AND SCIUTO, D. 1987. Reconfiguration in WSI arrays using minimum spanning trees. In Proceedings of the 1st International Conference on Computer Technology, Systems, and Applications. IEEE Computer Society, Washington, D.C., 547-550.
LOMBARDI, F., SAMI, M. G., AND STEFANELLI, R. 1987. Reconfiguration of VLSI arrays: An index mapping approach. In Proceedings of the 1st International Conference on Computer Technology, Systems, and Applications. IEEE Computer Society, Washington, D.C., 60-65.
SAMI, M. AND STEFANELLI, R. 1987. Reconfigurable architectures for VLSI processing arrays. Proc. IEEE 74, 5 (May), 712-722.
T. A. Varvarigou , V. P. Roychowdhury , T. Kailth, A Polynomial Time Algorithm for Reconfiguring Multiple-Track Models, IEEE Transactions on Computers, v.42 n.4, p.385-395, April 1993[doi>10.1109/12.214686]
