# FPGA-Design
This repository gathers basic knowledge of how to build circuits using **VHDL** and **Verilog** description languages.
The circuits implemented are:
## [Full adder 1 Bit](FullAdderOneBit)
<p align="Center">
    <a href="FullAdderOneBit/readme.md">
        <kbd>
            <img src="FullAdderOneBit/FAOB_Img/FullAdderOneBit.png" alt="FAOB" width="350" /> 
        </kbd>
    </a>
</p>

## [Full adder N bits (4 Bits)](FullAdderNBits)
<p align="Center">
    <a href="FullAdderNBits/readme.md">
        <kbd>
            <img src="FullAdderNBits/FANB_Img/FullAdderNBits.png" alt="FANB" width="350"/> 
        </kbd>
    </a>
</p>

## [Comparator 1 Bit](ComparatorOneBit)
<p align="Center">
    <a href="ComparatorOneBit/readme.md">
        <kbd>
            <img src="ComparatorOneBit/COB_Img/COB_Block.png" alt="COB" width="350"/> 
        </kbd>
    </a>
</p>

## [Comparator N Bits](ComparatorNBits)
<p align="Center">
    <a href="ComparatorNBits/readme.md">
        <kbd>
            <img src="ComparatorNBits/CNB_Img/CNB_Block.png" alt="CNB" width="350"/> 
        </kbd>
    </a>
</p>


## [Synchronous Binary Counter](SynchronousBinaryCounter)
<p align="Center">
    <a href="SynchronousBinaryCounter/readme.md">
        <kbd>
            <img src="SynchronousBinaryCounter/SynchBinCount_Img/SynchBinCountUp_Block.svg" alt="Synchronous Binary Counter Up" width="350"/> 
        </kbd>
    </a>
</p>

<p align="Center">
    <a href="SynchronousBinaryCounter/readme.md">
        <kbd>
            <img src="SynchronousBinaryCounter/SynchBinCount_Img/SynchBinCountDwn_Block.svg" alt="Synchronous Binary Counter Down" width="350"/> 
        </kbd>
    </a>
</p>

<p align="Center">
    <a href="SynchronousBinaryCounter/readme.md">
        <kbd>
            <img src="SynchronousBinaryCounter/SynchBinCount_Img/SynchBinCountUpDwnLo_Block.svg" alt="Synchronous Binary Counter Up/Down/Load" width="350"/> 
        </kbd>
    </a>
</p>

## RAM
## FSM
## ALU
## FIFO
## Majority vote
