ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Mar 03, 2015 at 23:39:20 PST
ncverilog
	+access+r
	delay_mux.v
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.t_delay_mux:v <0x51417924>
			streams:  10, words: 13725
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  3       3
		Primitives:               5       2
		Registers:                5       5
		Scalar wires:             5       -
		Initial blocks:           4       4
		Pseudo assignments:       5       5
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.t_delay_mux:v
Loading snapshot worklib.t_delay_mux:v .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
                   0 A=x, B=x, C=x, D=x, Sel=x, y=x
                  10 A=0, B=0, C=0, D=0, Sel=0, y=x
                  13 A=0, B=0, C=0, D=0, Sel=0, y=0
                  20 A=0, B=0, C=0, D=0, Sel=1, y=0
                  30 A=1, B=0, C=0, D=0, Sel=0, y=0
                  40 A=1, B=0, C=0, D=0, Sel=1, y=0
                  50 A=0, B=1, C=0, D=0, Sel=0, y=0
                  60 A=0, B=1, C=0, D=0, Sel=1, y=0
                  70 A=1, B=1, C=0, D=0, Sel=0, y=0
                  73 A=1, B=1, C=0, D=0, Sel=0, y=1
                  80 A=1, B=1, C=0, D=0, Sel=1, y=0
                  90 A=0, B=0, C=1, D=0, Sel=0, y=1
                  93 A=0, B=0, C=1, D=0, Sel=0, y=0
                 100 A=0, B=0, C=1, D=0, Sel=1, y=0
                 110 A=0, B=0, C=0, D=1, Sel=0, y=0
                 120 A=0, B=0, C=0, D=1, Sel=1, y=0
Simulation complete via $finish(1) at time 150 NS + 0
./delay_mux.v:30       #150 $finish;
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Mar 03, 2015 at 23:39:27 PST  (total: 00:00:07)
