ARM GAS  /tmp/ccp8Uwpl.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32f7xx_it.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NMI_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	NMI_Handler
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	NMI_Handler:
  26              	.LFB141:
  27              		.file 1 "Core/Src/stm32f7xx_it.c"
   1:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_it.c **** /**
   3:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_it.c ****   * @file    stm32f7xx_it.c
   5:Core/Src/stm32f7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f7xx_it.c ****   * @attention
   8:Core/Src/stm32f7xx_it.c ****   *
   9:Core/Src/stm32f7xx_it.c ****   * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/stm32f7xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f7xx_it.c ****   *
  12:Core/Src/stm32f7xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f7xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f7xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f7xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f7xx_it.c ****   *
  17:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f7xx_it.c ****   */
  19:Core/Src/stm32f7xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f7xx_it.c **** 
  21:Core/Src/stm32f7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f7xx_it.c **** #include "main.h"
  23:Core/Src/stm32f7xx_it.c **** #include "stm32f7xx_it.h"
  24:Core/Src/stm32f7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f7xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f7xx_it.c **** 
  28:Core/Src/stm32f7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f7xx_it.c **** 
  31:Core/Src/stm32f7xx_it.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccp8Uwpl.s 			page 2


  32:Core/Src/stm32f7xx_it.c **** 
  33:Core/Src/stm32f7xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f7xx_it.c **** 
  36:Core/Src/stm32f7xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f7xx_it.c **** 
  38:Core/Src/stm32f7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f7xx_it.c **** 
  41:Core/Src/stm32f7xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f7xx_it.c **** 
  43:Core/Src/stm32f7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f7xx_it.c **** 
  46:Core/Src/stm32f7xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f7xx_it.c **** 
  48:Core/Src/stm32f7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f7xx_it.c **** 
  51:Core/Src/stm32f7xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f7xx_it.c **** 
  53:Core/Src/stm32f7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f7xx_it.c **** 
  56:Core/Src/stm32f7xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f7xx_it.c **** 
  58:Core/Src/stm32f7xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f7xx_it.c **** extern ETH_HandleTypeDef heth;
  60:Core/Src/stm32f7xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  61:Core/Src/stm32f7xx_it.c **** extern ADC_HandleTypeDef hadc1;
  62:Core/Src/stm32f7xx_it.c **** extern TIM_HandleTypeDef htim1;
  63:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN EV */
  64:Core/Src/stm32f7xx_it.c **** 
  65:Core/Src/stm32f7xx_it.c **** /* USER CODE END EV */
  66:Core/Src/stm32f7xx_it.c **** 
  67:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f7xx_it.c **** /*           Cortex-M7 Processor Interruption and Exception Handlers          */
  69:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  70:Core/Src/stm32f7xx_it.c **** /**
  71:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  72:Core/Src/stm32f7xx_it.c ****   */
  73:Core/Src/stm32f7xx_it.c **** void NMI_Handler(void)
  74:Core/Src/stm32f7xx_it.c **** {
  28              		.loc 1 74 1 view -0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.L2:
  75:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f7xx_it.c **** 
  77:Core/Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  78:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32f7xx_it.c ****   while (1)
  35              		.loc 1 79 3 discriminator 1 view .LVU1
  80:Core/Src/stm32f7xx_it.c ****   {
ARM GAS  /tmp/ccp8Uwpl.s 			page 3


  81:Core/Src/stm32f7xx_it.c ****   }
  36              		.loc 1 81 3 discriminator 1 view .LVU2
  79:Core/Src/stm32f7xx_it.c ****   {
  37              		.loc 1 79 9 discriminator 1 view .LVU3
  38 0000 FEE7     		b	.L2
  39              		.cfi_endproc
  40              	.LFE141:
  42              		.section	.text.HardFault_Handler,"ax",%progbits
  43              		.align	1
  44              		.global	HardFault_Handler
  45              		.syntax unified
  46              		.thumb
  47              		.thumb_func
  49              	HardFault_Handler:
  50              	.LFB142:
  82:Core/Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  83:Core/Src/stm32f7xx_it.c **** }
  84:Core/Src/stm32f7xx_it.c **** 
  85:Core/Src/stm32f7xx_it.c **** /**
  86:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  87:Core/Src/stm32f7xx_it.c ****   */
  88:Core/Src/stm32f7xx_it.c **** void HardFault_Handler(void)
  89:Core/Src/stm32f7xx_it.c **** {
  51              		.loc 1 89 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  90:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  91:Core/Src/stm32f7xx_it.c **** 
  92:Core/Src/stm32f7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  93:Core/Src/stm32f7xx_it.c ****   while (1)
  58              		.loc 1 93 3 discriminator 1 view .LVU5
  94:Core/Src/stm32f7xx_it.c ****   {
  95:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  96:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  97:Core/Src/stm32f7xx_it.c ****   }
  59              		.loc 1 97 3 discriminator 1 view .LVU6
  93:Core/Src/stm32f7xx_it.c ****   {
  60              		.loc 1 93 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE142:
  65              		.section	.text.MemManage_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	MemManage_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	MemManage_Handler:
  73              	.LFB143:
  98:Core/Src/stm32f7xx_it.c **** }
  99:Core/Src/stm32f7xx_it.c **** 
 100:Core/Src/stm32f7xx_it.c **** /**
 101:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Memory management fault.
ARM GAS  /tmp/ccp8Uwpl.s 			page 4


 102:Core/Src/stm32f7xx_it.c ****   */
 103:Core/Src/stm32f7xx_it.c **** void MemManage_Handler(void)
 104:Core/Src/stm32f7xx_it.c **** {
  74              		.loc 1 104 1 view -0
  75              		.cfi_startproc
  76              		@ Volatile: function does not return.
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
  80              	.L6:
 105:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f7xx_it.c **** 
 107:Core/Src/stm32f7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f7xx_it.c ****   while (1)
  81              		.loc 1 108 3 discriminator 1 view .LVU9
 109:Core/Src/stm32f7xx_it.c ****   {
 110:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f7xx_it.c ****   }
  82              		.loc 1 112 3 discriminator 1 view .LVU10
 108:Core/Src/stm32f7xx_it.c ****   {
  83              		.loc 1 108 9 discriminator 1 view .LVU11
  84 0000 FEE7     		b	.L6
  85              		.cfi_endproc
  86              	.LFE143:
  88              		.section	.text.BusFault_Handler,"ax",%progbits
  89              		.align	1
  90              		.global	BusFault_Handler
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	BusFault_Handler:
  96              	.LFB144:
 113:Core/Src/stm32f7xx_it.c **** }
 114:Core/Src/stm32f7xx_it.c **** 
 115:Core/Src/stm32f7xx_it.c **** /**
 116:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 117:Core/Src/stm32f7xx_it.c ****   */
 118:Core/Src/stm32f7xx_it.c **** void BusFault_Handler(void)
 119:Core/Src/stm32f7xx_it.c **** {
  97              		.loc 1 119 1 view -0
  98              		.cfi_startproc
  99              		@ Volatile: function does not return.
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		@ link register save eliminated.
 103              	.L8:
 120:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 121:Core/Src/stm32f7xx_it.c **** 
 122:Core/Src/stm32f7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 123:Core/Src/stm32f7xx_it.c ****   while (1)
 104              		.loc 1 123 3 discriminator 1 view .LVU13
 124:Core/Src/stm32f7xx_it.c ****   {
 125:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 126:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 127:Core/Src/stm32f7xx_it.c ****   }
 105              		.loc 1 127 3 discriminator 1 view .LVU14
ARM GAS  /tmp/ccp8Uwpl.s 			page 5


 123:Core/Src/stm32f7xx_it.c ****   {
 106              		.loc 1 123 9 discriminator 1 view .LVU15
 107 0000 FEE7     		b	.L8
 108              		.cfi_endproc
 109              	.LFE144:
 111              		.section	.text.UsageFault_Handler,"ax",%progbits
 112              		.align	1
 113              		.global	UsageFault_Handler
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 118              	UsageFault_Handler:
 119              	.LFB145:
 128:Core/Src/stm32f7xx_it.c **** }
 129:Core/Src/stm32f7xx_it.c **** 
 130:Core/Src/stm32f7xx_it.c **** /**
 131:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 132:Core/Src/stm32f7xx_it.c ****   */
 133:Core/Src/stm32f7xx_it.c **** void UsageFault_Handler(void)
 134:Core/Src/stm32f7xx_it.c **** {
 120              		.loc 1 134 1 view -0
 121              		.cfi_startproc
 122              		@ Volatile: function does not return.
 123              		@ args = 0, pretend = 0, frame = 0
 124              		@ frame_needed = 0, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126              	.L10:
 135:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 136:Core/Src/stm32f7xx_it.c **** 
 137:Core/Src/stm32f7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 138:Core/Src/stm32f7xx_it.c ****   while (1)
 127              		.loc 1 138 3 discriminator 1 view .LVU17
 139:Core/Src/stm32f7xx_it.c ****   {
 140:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 141:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 142:Core/Src/stm32f7xx_it.c ****   }
 128              		.loc 1 142 3 discriminator 1 view .LVU18
 138:Core/Src/stm32f7xx_it.c ****   {
 129              		.loc 1 138 9 discriminator 1 view .LVU19
 130 0000 FEE7     		b	.L10
 131              		.cfi_endproc
 132              	.LFE145:
 134              		.section	.text.SVC_Handler,"ax",%progbits
 135              		.align	1
 136              		.global	SVC_Handler
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 141              	SVC_Handler:
 142              	.LFB146:
 143:Core/Src/stm32f7xx_it.c **** }
 144:Core/Src/stm32f7xx_it.c **** 
 145:Core/Src/stm32f7xx_it.c **** /**
 146:Core/Src/stm32f7xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 147:Core/Src/stm32f7xx_it.c ****   */
 148:Core/Src/stm32f7xx_it.c **** void SVC_Handler(void)
 149:Core/Src/stm32f7xx_it.c **** {
ARM GAS  /tmp/ccp8Uwpl.s 			page 6


 143              		.loc 1 149 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
 150:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 151:Core/Src/stm32f7xx_it.c **** 
 152:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 153:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 154:Core/Src/stm32f7xx_it.c **** 
 155:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 156:Core/Src/stm32f7xx_it.c **** }
 148              		.loc 1 156 1 view .LVU21
 149 0000 7047     		bx	lr
 150              		.cfi_endproc
 151              	.LFE146:
 153              		.section	.text.DebugMon_Handler,"ax",%progbits
 154              		.align	1
 155              		.global	DebugMon_Handler
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 160              	DebugMon_Handler:
 161              	.LFB147:
 157:Core/Src/stm32f7xx_it.c **** 
 158:Core/Src/stm32f7xx_it.c **** /**
 159:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Debug monitor.
 160:Core/Src/stm32f7xx_it.c ****   */
 161:Core/Src/stm32f7xx_it.c **** void DebugMon_Handler(void)
 162:Core/Src/stm32f7xx_it.c **** {
 162              		.loc 1 162 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		@ link register save eliminated.
 163:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 164:Core/Src/stm32f7xx_it.c **** 
 165:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 166:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 167:Core/Src/stm32f7xx_it.c **** 
 168:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 169:Core/Src/stm32f7xx_it.c **** }
 167              		.loc 1 169 1 view .LVU23
 168 0000 7047     		bx	lr
 169              		.cfi_endproc
 170              	.LFE147:
 172              		.section	.text.PendSV_Handler,"ax",%progbits
 173              		.align	1
 174              		.global	PendSV_Handler
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 179              	PendSV_Handler:
 180              	.LFB148:
 170:Core/Src/stm32f7xx_it.c **** 
 171:Core/Src/stm32f7xx_it.c **** /**
 172:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Pendable request for system service.
ARM GAS  /tmp/ccp8Uwpl.s 			page 7


 173:Core/Src/stm32f7xx_it.c ****   */
 174:Core/Src/stm32f7xx_it.c **** void PendSV_Handler(void)
 175:Core/Src/stm32f7xx_it.c **** {
 181              		.loc 1 175 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 176:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 177:Core/Src/stm32f7xx_it.c **** 
 178:Core/Src/stm32f7xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 179:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 180:Core/Src/stm32f7xx_it.c **** 
 181:Core/Src/stm32f7xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 182:Core/Src/stm32f7xx_it.c **** }
 186              		.loc 1 182 1 view .LVU25
 187 0000 7047     		bx	lr
 188              		.cfi_endproc
 189              	.LFE148:
 191              		.section	.text.SysTick_Handler,"ax",%progbits
 192              		.align	1
 193              		.global	SysTick_Handler
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 198              	SysTick_Handler:
 199              	.LFB149:
 183:Core/Src/stm32f7xx_it.c **** 
 184:Core/Src/stm32f7xx_it.c **** /**
 185:Core/Src/stm32f7xx_it.c ****   * @brief This function handles System tick timer.
 186:Core/Src/stm32f7xx_it.c ****   */
 187:Core/Src/stm32f7xx_it.c **** void SysTick_Handler(void)
 188:Core/Src/stm32f7xx_it.c **** {
 200              		.loc 1 188 1 view -0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 0
 203              		@ frame_needed = 0, uses_anonymous_args = 0
 204 0000 08B5     		push	{r3, lr}
 205              	.LCFI0:
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 3, -8
 208              		.cfi_offset 14, -4
 189:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 190:Core/Src/stm32f7xx_it.c **** 
 191:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 192:Core/Src/stm32f7xx_it.c ****   HAL_IncTick();
 209              		.loc 1 192 3 view .LVU27
 210 0002 FFF7FEFF 		bl	HAL_IncTick
 211              	.LVL0:
 193:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 194:Core/Src/stm32f7xx_it.c **** 
 195:Core/Src/stm32f7xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 196:Core/Src/stm32f7xx_it.c **** }
 212              		.loc 1 196 1 is_stmt 0 view .LVU28
 213 0006 08BD     		pop	{r3, pc}
 214              		.cfi_endproc
 215              	.LFE149:
ARM GAS  /tmp/ccp8Uwpl.s 			page 8


 217              		.section	.text.ADC_IRQHandler,"ax",%progbits
 218              		.align	1
 219              		.global	ADC_IRQHandler
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 224              	ADC_IRQHandler:
 225              	.LFB150:
 197:Core/Src/stm32f7xx_it.c **** 
 198:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
 199:Core/Src/stm32f7xx_it.c **** /* STM32F7xx Peripheral Interrupt Handlers                                    */
 200:Core/Src/stm32f7xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 201:Core/Src/stm32f7xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 202:Core/Src/stm32f7xx_it.c **** /* please refer to the startup file (startup_stm32f7xx.s).                    */
 203:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
 204:Core/Src/stm32f7xx_it.c **** 
 205:Core/Src/stm32f7xx_it.c **** /**
 206:Core/Src/stm32f7xx_it.c ****   * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
 207:Core/Src/stm32f7xx_it.c ****   */
 208:Core/Src/stm32f7xx_it.c **** void ADC_IRQHandler(void)
 209:Core/Src/stm32f7xx_it.c **** {
 226              		.loc 1 209 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230 0000 08B5     		push	{r3, lr}
 231              	.LCFI1:
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 3, -8
 234              		.cfi_offset 14, -4
 210:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN ADC_IRQn 0 */
 211:Core/Src/stm32f7xx_it.c **** 
 212:Core/Src/stm32f7xx_it.c ****   /* USER CODE END ADC_IRQn 0 */
 213:Core/Src/stm32f7xx_it.c ****   HAL_ADC_IRQHandler(&hadc1);
 235              		.loc 1 213 3 view .LVU30
 236 0002 0248     		ldr	r0, .L18
 237 0004 FFF7FEFF 		bl	HAL_ADC_IRQHandler
 238              	.LVL1:
 214:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN ADC_IRQn 1 */
 215:Core/Src/stm32f7xx_it.c **** 
 216:Core/Src/stm32f7xx_it.c ****   /* USER CODE END ADC_IRQn 1 */
 217:Core/Src/stm32f7xx_it.c **** }
 239              		.loc 1 217 1 is_stmt 0 view .LVU31
 240 0008 08BD     		pop	{r3, pc}
 241              	.L19:
 242 000a 00BF     		.align	2
 243              	.L18:
 244 000c 00000000 		.word	hadc1
 245              		.cfi_endproc
 246              	.LFE150:
 248              		.section	.text.TIM1_BRK_TIM9_IRQHandler,"ax",%progbits
 249              		.align	1
 250              		.global	TIM1_BRK_TIM9_IRQHandler
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 255              	TIM1_BRK_TIM9_IRQHandler:
ARM GAS  /tmp/ccp8Uwpl.s 			page 9


 256              	.LFB151:
 218:Core/Src/stm32f7xx_it.c **** 
 219:Core/Src/stm32f7xx_it.c **** /**
 220:Core/Src/stm32f7xx_it.c ****   * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
 221:Core/Src/stm32f7xx_it.c ****   */
 222:Core/Src/stm32f7xx_it.c **** void TIM1_BRK_TIM9_IRQHandler(void)
 223:Core/Src/stm32f7xx_it.c **** {
 257              		.loc 1 223 1 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261 0000 08B5     		push	{r3, lr}
 262              	.LCFI2:
 263              		.cfi_def_cfa_offset 8
 264              		.cfi_offset 3, -8
 265              		.cfi_offset 14, -4
 224:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
 225:Core/Src/stm32f7xx_it.c **** 
 226:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
 227:Core/Src/stm32f7xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 266              		.loc 1 227 3 view .LVU33
 267 0002 0248     		ldr	r0, .L22
 268 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 269              	.LVL2:
 228:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
 229:Core/Src/stm32f7xx_it.c **** 
 230:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
 231:Core/Src/stm32f7xx_it.c **** }
 270              		.loc 1 231 1 is_stmt 0 view .LVU34
 271 0008 08BD     		pop	{r3, pc}
 272              	.L23:
 273 000a 00BF     		.align	2
 274              	.L22:
 275 000c 00000000 		.word	htim1
 276              		.cfi_endproc
 277              	.LFE151:
 279              		.section	.text.TIM1_UP_TIM10_IRQHandler,"ax",%progbits
 280              		.align	1
 281              		.global	TIM1_UP_TIM10_IRQHandler
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 286              	TIM1_UP_TIM10_IRQHandler:
 287              	.LFB152:
 232:Core/Src/stm32f7xx_it.c **** 
 233:Core/Src/stm32f7xx_it.c **** /**
 234:Core/Src/stm32f7xx_it.c ****   * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
 235:Core/Src/stm32f7xx_it.c ****   */
 236:Core/Src/stm32f7xx_it.c **** void TIM1_UP_TIM10_IRQHandler(void)
 237:Core/Src/stm32f7xx_it.c **** {
 288              		.loc 1 237 1 is_stmt 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292 0000 08B5     		push	{r3, lr}
 293              	.LCFI3:
 294              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccp8Uwpl.s 			page 10


 295              		.cfi_offset 3, -8
 296              		.cfi_offset 14, -4
 238:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
 239:Core/Src/stm32f7xx_it.c **** 
 240:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
 241:Core/Src/stm32f7xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 297              		.loc 1 241 3 view .LVU36
 298 0002 0248     		ldr	r0, .L26
 299 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 300              	.LVL3:
 242:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
 243:Core/Src/stm32f7xx_it.c **** 
 244:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
 245:Core/Src/stm32f7xx_it.c **** }
 301              		.loc 1 245 1 is_stmt 0 view .LVU37
 302 0008 08BD     		pop	{r3, pc}
 303              	.L27:
 304 000a 00BF     		.align	2
 305              	.L26:
 306 000c 00000000 		.word	htim1
 307              		.cfi_endproc
 308              	.LFE152:
 310              		.section	.text.TIM1_TRG_COM_TIM11_IRQHandler,"ax",%progbits
 311              		.align	1
 312              		.global	TIM1_TRG_COM_TIM11_IRQHandler
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 317              	TIM1_TRG_COM_TIM11_IRQHandler:
 318              	.LFB153:
 246:Core/Src/stm32f7xx_it.c **** 
 247:Core/Src/stm32f7xx_it.c **** /**
 248:Core/Src/stm32f7xx_it.c ****   * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt
 249:Core/Src/stm32f7xx_it.c ****   */
 250:Core/Src/stm32f7xx_it.c **** void TIM1_TRG_COM_TIM11_IRQHandler(void)
 251:Core/Src/stm32f7xx_it.c **** {
 319              		.loc 1 251 1 is_stmt 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323 0000 08B5     		push	{r3, lr}
 324              	.LCFI4:
 325              		.cfi_def_cfa_offset 8
 326              		.cfi_offset 3, -8
 327              		.cfi_offset 14, -4
 252:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */
 253:Core/Src/stm32f7xx_it.c **** 
 254:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
 255:Core/Src/stm32f7xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 328              		.loc 1 255 3 view .LVU39
 329 0002 0248     		ldr	r0, .L30
 330 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 331              	.LVL4:
 256:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */
 257:Core/Src/stm32f7xx_it.c **** 
 258:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
 259:Core/Src/stm32f7xx_it.c **** }
ARM GAS  /tmp/ccp8Uwpl.s 			page 11


 332              		.loc 1 259 1 is_stmt 0 view .LVU40
 333 0008 08BD     		pop	{r3, pc}
 334              	.L31:
 335 000a 00BF     		.align	2
 336              	.L30:
 337 000c 00000000 		.word	htim1
 338              		.cfi_endproc
 339              	.LFE153:
 341              		.section	.text.DMA2_Stream0_IRQHandler,"ax",%progbits
 342              		.align	1
 343              		.global	DMA2_Stream0_IRQHandler
 344              		.syntax unified
 345              		.thumb
 346              		.thumb_func
 348              	DMA2_Stream0_IRQHandler:
 349              	.LFB154:
 260:Core/Src/stm32f7xx_it.c **** 
 261:Core/Src/stm32f7xx_it.c **** /**
 262:Core/Src/stm32f7xx_it.c ****   * @brief This function handles DMA2 stream0 global interrupt.
 263:Core/Src/stm32f7xx_it.c ****   */
 264:Core/Src/stm32f7xx_it.c **** void DMA2_Stream0_IRQHandler(void)
 265:Core/Src/stm32f7xx_it.c **** {
 350              		.loc 1 265 1 is_stmt 1 view -0
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 0
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 354 0000 08B5     		push	{r3, lr}
 355              	.LCFI5:
 356              		.cfi_def_cfa_offset 8
 357              		.cfi_offset 3, -8
 358              		.cfi_offset 14, -4
 266:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
 267:Core/Src/stm32f7xx_it.c **** 
 268:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 0 */
 269:Core/Src/stm32f7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
 359              		.loc 1 269 3 view .LVU42
 360 0002 0248     		ldr	r0, .L34
 361 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 362              	.LVL5:
 270:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
 271:Core/Src/stm32f7xx_it.c **** 
 272:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 1 */
 273:Core/Src/stm32f7xx_it.c **** }
 363              		.loc 1 273 1 is_stmt 0 view .LVU43
 364 0008 08BD     		pop	{r3, pc}
 365              	.L35:
 366 000a 00BF     		.align	2
 367              	.L34:
 368 000c 00000000 		.word	hdma_adc1
 369              		.cfi_endproc
 370              	.LFE154:
 372              		.section	.text.ETH_IRQHandler,"ax",%progbits
 373              		.align	1
 374              		.global	ETH_IRQHandler
 375              		.syntax unified
 376              		.thumb
 377              		.thumb_func
ARM GAS  /tmp/ccp8Uwpl.s 			page 12


 379              	ETH_IRQHandler:
 380              	.LFB155:
 274:Core/Src/stm32f7xx_it.c **** 
 275:Core/Src/stm32f7xx_it.c **** /**
 276:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Ethernet global interrupt.
 277:Core/Src/stm32f7xx_it.c ****   */
 278:Core/Src/stm32f7xx_it.c **** void ETH_IRQHandler(void)
 279:Core/Src/stm32f7xx_it.c **** {
 381              		.loc 1 279 1 is_stmt 1 view -0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385 0000 08B5     		push	{r3, lr}
 386              	.LCFI6:
 387              		.cfi_def_cfa_offset 8
 388              		.cfi_offset 3, -8
 389              		.cfi_offset 14, -4
 280:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN ETH_IRQn 0 */
 281:Core/Src/stm32f7xx_it.c **** 
 282:Core/Src/stm32f7xx_it.c ****   /* USER CODE END ETH_IRQn 0 */
 283:Core/Src/stm32f7xx_it.c ****   HAL_ETH_IRQHandler(&heth);
 390              		.loc 1 283 3 view .LVU45
 391 0002 0248     		ldr	r0, .L38
 392 0004 FFF7FEFF 		bl	HAL_ETH_IRQHandler
 393              	.LVL6:
 284:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN ETH_IRQn 1 */
 285:Core/Src/stm32f7xx_it.c **** 
 286:Core/Src/stm32f7xx_it.c ****   /* USER CODE END ETH_IRQn 1 */
 287:Core/Src/stm32f7xx_it.c **** }
 394              		.loc 1 287 1 is_stmt 0 view .LVU46
 395 0008 08BD     		pop	{r3, pc}
 396              	.L39:
 397 000a 00BF     		.align	2
 398              	.L38:
 399 000c 00000000 		.word	heth
 400              		.cfi_endproc
 401              	.LFE155:
 403              		.text
 404              	.Letext0:
 405              		.file 2 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/arm-none-eabi/include/machine/_d
 406              		.file 3 "/home/lobanov/st/stm32cubeclt_1.12.1/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdin
 407              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 408              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 409              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 410              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 411              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
 412              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_eth.h"
 413              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 414              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/ccp8Uwpl.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_it.c
     /tmp/ccp8Uwpl.s:19     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:25     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccp8Uwpl.s:43     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:49     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccp8Uwpl.s:66     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:72     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccp8Uwpl.s:89     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:95     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccp8Uwpl.s:112    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:118    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccp8Uwpl.s:135    .text.SVC_Handler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:141    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/ccp8Uwpl.s:154    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:160    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccp8Uwpl.s:173    .text.PendSV_Handler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:179    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/ccp8Uwpl.s:192    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:198    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccp8Uwpl.s:218    .text.ADC_IRQHandler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:224    .text.ADC_IRQHandler:0000000000000000 ADC_IRQHandler
     /tmp/ccp8Uwpl.s:244    .text.ADC_IRQHandler:000000000000000c $d
     /tmp/ccp8Uwpl.s:249    .text.TIM1_BRK_TIM9_IRQHandler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:255    .text.TIM1_BRK_TIM9_IRQHandler:0000000000000000 TIM1_BRK_TIM9_IRQHandler
     /tmp/ccp8Uwpl.s:275    .text.TIM1_BRK_TIM9_IRQHandler:000000000000000c $d
     /tmp/ccp8Uwpl.s:280    .text.TIM1_UP_TIM10_IRQHandler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:286    .text.TIM1_UP_TIM10_IRQHandler:0000000000000000 TIM1_UP_TIM10_IRQHandler
     /tmp/ccp8Uwpl.s:306    .text.TIM1_UP_TIM10_IRQHandler:000000000000000c $d
     /tmp/ccp8Uwpl.s:311    .text.TIM1_TRG_COM_TIM11_IRQHandler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:317    .text.TIM1_TRG_COM_TIM11_IRQHandler:0000000000000000 TIM1_TRG_COM_TIM11_IRQHandler
     /tmp/ccp8Uwpl.s:337    .text.TIM1_TRG_COM_TIM11_IRQHandler:000000000000000c $d
     /tmp/ccp8Uwpl.s:342    .text.DMA2_Stream0_IRQHandler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:348    .text.DMA2_Stream0_IRQHandler:0000000000000000 DMA2_Stream0_IRQHandler
     /tmp/ccp8Uwpl.s:368    .text.DMA2_Stream0_IRQHandler:000000000000000c $d
     /tmp/ccp8Uwpl.s:373    .text.ETH_IRQHandler:0000000000000000 $t
     /tmp/ccp8Uwpl.s:379    .text.ETH_IRQHandler:0000000000000000 ETH_IRQHandler
     /tmp/ccp8Uwpl.s:399    .text.ETH_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_ADC_IRQHandler
hadc1
HAL_TIM_IRQHandler
htim1
HAL_DMA_IRQHandler
hdma_adc1
HAL_ETH_IRQHandler
heth
