TimeQuest Timing Analyzer report for main
Sun Dec 10 21:15:18 2023
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_25MHz~reg0'
 13. Slow 1200mV 85C Model Setup: 'cursor_control:mod|sel_loc[0]'
 14. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 15. Slow 1200mV 85C Model Hold: 'cursor_control:mod|sel_loc[0]'
 16. Slow 1200mV 85C Model Hold: 'clk_25MHz~reg0'
 17. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 18. Slow 1200mV 85C Model Recovery: 'cursor_control:mod|sel_loc[0]'
 19. Slow 1200mV 85C Model Removal: 'cursor_control:mod|sel_loc[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'cursor_control:mod|sel_loc[0]'
 28. Slow 1200mV 0C Model Setup: 'clk_25MHz~reg0'
 29. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 30. Slow 1200mV 0C Model Hold: 'cursor_control:mod|sel_loc[0]'
 31. Slow 1200mV 0C Model Hold: 'clk_25MHz~reg0'
 32. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 33. Slow 1200mV 0C Model Recovery: 'cursor_control:mod|sel_loc[0]'
 34. Slow 1200mV 0C Model Removal: 'cursor_control:mod|sel_loc[0]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'cursor_control:mod|sel_loc[0]'
 42. Fast 1200mV 0C Model Setup: 'clk_25MHz~reg0'
 43. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 44. Fast 1200mV 0C Model Hold: 'cursor_control:mod|sel_loc[0]'
 45. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 46. Fast 1200mV 0C Model Hold: 'clk_25MHz~reg0'
 47. Fast 1200mV 0C Model Recovery: 'cursor_control:mod|sel_loc[0]'
 48. Fast 1200mV 0C Model Removal: 'cursor_control:mod|sel_loc[0]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; main                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processors 3-4         ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clk_25MHz~reg0                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_25MHz~reg0 }                ;
; clk_50MHz                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50MHz }                     ;
; cursor_control:mod|sel_loc[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cursor_control:mod|sel_loc[0] } ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                  ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 252.14 MHz ; 252.14 MHz      ; cursor_control:mod|sel_loc[0] ;      ;
; 375.38 MHz ; 375.38 MHz      ; clk_25MHz~reg0                ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_25MHz~reg0                ; -1.664 ; -50.028       ;
; cursor_control:mod|sel_loc[0] ; -1.511 ; -3.895        ;
; clk_50MHz                     ; -0.697 ; -0.697        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -0.505 ; -1.552        ;
; clk_25MHz~reg0                ; 0.406  ; 0.000         ;
; clk_50MHz                     ; 0.599  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -1.365 ; -3.833        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                  ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -0.645 ; -2.541        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50MHz                     ; -3.000 ; -4.285        ;
; clk_25MHz~reg0                ; -1.285 ; -64.250       ;
; cursor_control:mod|sel_loc[0] ; 0.461  ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_25MHz~reg0'                                                                                                                                 ;
+--------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.664 ; cursor_control:mod|location[3]              ; cursor_control:mod|sel_loc[3]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.871     ; 0.791      ;
; -1.662 ; cursor_control:mod|location[5]              ; cursor_control:mod|sel_loc[5]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.871     ; 0.789      ;
; -1.662 ; cursor_control:mod|location[4]              ; cursor_control:mod|sel_loc[4]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.871     ; 0.789      ;
; -1.660 ; cursor_control:mod|location[2]              ; cursor_control:mod|sel_loc[2]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.871     ; 0.787      ;
; -1.639 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.560      ;
; -1.639 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.560      ;
; -1.639 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.560      ;
; -1.639 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.560      ;
; -1.639 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.560      ;
; -1.639 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.560      ;
; -1.639 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.560      ;
; -1.629 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.550      ;
; -1.629 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.550      ;
; -1.629 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.550      ;
; -1.629 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.550      ;
; -1.629 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.550      ;
; -1.629 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.550      ;
; -1.629 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.550      ;
; -1.545 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.466      ;
; -1.545 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.466      ;
; -1.545 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.466      ;
; -1.545 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.466      ;
; -1.545 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.466      ;
; -1.545 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.466      ;
; -1.545 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.077     ; 2.466      ;
; -1.529 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 2.022      ;
; -1.529 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 2.022      ;
; -1.529 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 2.022      ;
; -1.529 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 2.022      ;
; -1.529 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 2.022      ;
; -1.529 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 2.022      ;
; -1.529 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 2.022      ;
; -1.495 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.830      ;
; -1.495 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.830      ;
; -1.495 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.830      ;
; -1.495 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.830      ;
; -1.495 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.830      ;
; -1.495 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.830      ;
; -1.495 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.830      ;
; -1.495 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.830      ;
; -1.495 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.830      ;
; -1.495 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.830      ;
; -1.486 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.390      ;
; -1.486 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.390      ;
; -1.486 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.390      ;
; -1.486 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.390      ;
; -1.486 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.390      ;
; -1.486 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.390      ;
; -1.486 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.390      ;
; -1.486 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.390      ;
; -1.486 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.390      ;
; -1.486 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.390      ;
; -1.485 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.820      ;
; -1.485 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.820      ;
; -1.485 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.820      ;
; -1.485 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.820      ;
; -1.485 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.820      ;
; -1.485 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.820      ;
; -1.485 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.820      ;
; -1.485 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.820      ;
; -1.485 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.820      ;
; -1.485 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.820      ;
; -1.408 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 1.901      ;
; -1.408 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 1.901      ;
; -1.408 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 1.901      ;
; -1.408 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 1.901      ;
; -1.408 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 1.901      ;
; -1.408 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 1.901      ;
; -1.408 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.505     ; 1.901      ;
; -1.405 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.309      ;
; -1.405 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.309      ;
; -1.405 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.309      ;
; -1.405 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.309      ;
; -1.405 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.309      ;
; -1.405 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.309      ;
; -1.405 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.309      ;
; -1.405 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.309      ;
; -1.405 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.309      ;
; -1.405 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.309      ;
; -1.401 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.736      ;
; -1.401 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.736      ;
; -1.401 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.736      ;
; -1.401 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.736      ;
; -1.401 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.736      ;
; -1.401 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.736      ;
; -1.401 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.736      ;
; -1.401 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.736      ;
; -1.401 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.736      ;
; -1.401 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.337      ; 2.736      ;
; -1.385 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.091     ; 2.292      ;
; -1.385 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.091     ; 2.292      ;
; -1.385 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.091     ; 2.292      ;
; -1.385 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.091     ; 2.292      ;
; -1.385 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.091     ; 2.292      ;
; -1.385 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.091     ; 2.292      ;
; -1.385 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.091     ; 2.292      ;
; -1.385 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.091     ; 2.292      ;
; -1.385 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.091     ; 2.292      ;
; -1.385 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.091     ; 2.292      ;
; -1.381 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.094     ; 2.285      ;
+--------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cursor_control:mod|sel_loc[0]'                                                                                                                        ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.511 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.994      ; 2.928      ;
; -1.483 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 6.272      ; 6.910      ;
; -1.259 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 6.275      ; 6.735      ;
; -1.017 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 6.272      ; 6.944      ;
; -0.733 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 6.275      ; 6.709      ;
; -0.689 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 6.275      ; 6.818      ;
; -0.679 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.997      ; 2.798      ;
; -0.436 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.996      ; 2.714      ;
; -0.405 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 6.274      ; 6.693      ;
; -0.315 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 6.275      ; 6.944      ;
; -0.236 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.746      ; 4.104      ;
; 0.023  ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.745      ; 4.004      ;
; 0.117  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 6.274      ; 6.671      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                                         ;
+--------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; -0.697 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; 0.500        ; 3.378      ; 4.795      ;
; -0.173 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; 1.000        ; 3.378      ; 4.771      ;
+--------+----------------+----------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cursor_control:mod|sel_loc[0]'                                                                                                                         ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.505 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 4.221      ; 3.736      ;
; -0.498 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 6.630      ; 6.364      ;
; -0.412 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 6.631      ; 6.451      ;
; -0.334 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 4.223      ; 3.909      ;
; -0.301 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 6.629      ; 6.560      ;
; -0.187 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 6.632      ; 6.677      ;
; -0.102 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.542      ; 2.460      ;
; -0.076 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 6.630      ; 6.306      ;
; 0.092  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 6.631      ; 6.475      ;
; 0.109  ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.541      ; 2.670      ;
; 0.129  ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.544      ; 2.693      ;
; 0.172  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 6.632      ; 6.556      ;
; 0.181  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 6.629      ; 6.562      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_25MHz~reg0'                                                                                                                                 ;
+-------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.406 ; cursor_control:mod|y[2]                     ; cursor_control:mod|y[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cursor_control:mod|y[1]                     ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cursor_control:mod|temp_right               ; cursor_control:mod|temp_right               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cursor_control:mod|temp_left                ; cursor_control:mod|temp_left                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cursor_control:mod|y[0]                     ; cursor_control:mod|y[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cursor_control:mod|temp_up                  ; cursor_control:mod|temp_up                  ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; cursor_control:mod|temp_down                ; cursor_control:mod|temp_down                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.669      ;
; 0.407 ; cursor_control:mod|x[2]                     ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.076      ; 0.669      ;
; 0.407 ; cursor_control:mod|x[1]                     ; cursor_control:mod|x[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.076      ; 0.669      ;
; 0.412 ; cursor_control:mod|x[0]                     ; cursor_control:mod|x[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.076      ; 0.674      ;
; 0.566 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.257      ;
; 0.588 ; display:screen|vga_driver:driver|h_count[7] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.279      ;
; 0.592 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.872      ;
; 0.599 ; cursor_control:mod|NS.UPDATE                ; cursor_control:mod|S.UPDATE                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.074      ; 0.859      ;
; 0.600 ; cursor_control:mod|temp_up                  ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.863      ;
; 0.601 ; cursor_control:mod|x[0]                     ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.076      ; 0.863      ;
; 0.604 ; cursor_control:mod|NS.RETURN                ; cursor_control:mod|S.RETURN                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.074      ; 0.864      ;
; 0.605 ; cursor_control:mod|x[0]                     ; cursor_control:mod|x[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.076      ; 0.867      ;
; 0.610 ; cursor_control:mod|y[1]                     ; cursor_control:mod|location[1]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.074      ; 0.870      ;
; 0.615 ; cursor_control:mod|temp_down                ; cursor_control:mod|y[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.878      ;
; 0.620 ; cursor_control:mod|S.UPDATE                 ; cursor_control:mod|NS.START                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.079      ; 0.885      ;
; 0.627 ; cursor_control:mod|NS.START                 ; cursor_control:mod|S.START                  ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.074      ; 0.887      ;
; 0.634 ; cursor_control:mod|S.RETURN                 ; cursor_control:mod|NS.GETTING_READY         ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.079      ; 0.899      ;
; 0.642 ; cursor_control:mod|S.RETURN                 ; cursor_control:mod|NS.RETURN                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.079      ; 0.907      ;
; 0.650 ; display:screen|vga_driver:driver|v_count[3] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.930      ;
; 0.652 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.932      ;
; 0.653 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.933      ;
; 0.654 ; display:screen|vga_driver:driver|v_count[9] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.934      ;
; 0.656 ; display:screen|vga_driver:driver|v_count[6] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.936      ;
; 0.656 ; display:screen|vga_driver:driver|v_count[4] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.936      ;
; 0.658 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.938      ;
; 0.664 ; cursor_control:mod|x[1]                     ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.076      ; 0.926      ;
; 0.665 ; cursor_control:mod|temp_down                ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.928      ;
; 0.667 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.930      ;
; 0.669 ; display:screen|vga_driver:driver|v_count[8] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.949      ;
; 0.669 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.949      ;
; 0.670 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.933      ;
; 0.676 ; cursor_control:mod|y[0]                     ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.939      ;
; 0.677 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.940      ;
; 0.682 ; display:screen|vga_driver:driver|h_count[6] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.962      ;
; 0.685 ; display:screen|vga_driver:driver|v_count[0] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 0.965      ;
; 0.685 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.376      ;
; 0.689 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.952      ;
; 0.692 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.383      ;
; 0.695 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.958      ;
; 0.699 ; display:screen|vga_driver:driver|h_count[7] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 0.962      ;
; 0.709 ; display:screen|vga_driver:driver|h_count[7] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.400      ;
; 0.721 ; cursor_control:mod|S.GETTING_READY          ; cursor_control:mod|NS.UPDATE                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.079      ; 0.986      ;
; 0.725 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.416      ;
; 0.745 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.436      ;
; 0.750 ; cursor_control:mod|y[0]                     ; cursor_control:mod|location[0]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.074      ; 1.010      ;
; 0.786 ; display:screen|vga_driver:driver|v_count[1] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.066      ;
; 0.807 ; cursor_control:mod|x[2]                     ; cursor_control:mod|location[5]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.074      ; 1.067      ;
; 0.807 ; cursor_control:mod|NS.GETTING_READY         ; cursor_control:mod|S.GETTING_READY          ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.074      ; 1.067      ;
; 0.809 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.500      ;
; 0.811 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.502      ;
; 0.813 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.504      ;
; 0.826 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.517      ;
; 0.830 ; cursor_control:mod|temp_right               ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.074      ; 1.090      ;
; 0.832 ; cursor_control:mod|temp_right               ; cursor_control:mod|x[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.074      ; 1.092      ;
; 0.841 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 1.104      ;
; 0.851 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.542      ;
; 0.871 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.562      ;
; 0.876 ; cursor_control:mod|temp_up                  ; cursor_control:mod|y[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 1.139      ;
; 0.890 ; cursor_control:mod|S.START                  ; cursor_control:mod|temp_left                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.079      ; 1.155      ;
; 0.891 ; cursor_control:mod|S.START                  ; cursor_control:mod|temp_right               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.079      ; 1.156      ;
; 0.907 ; cursor_control:mod|S.START                  ; cursor_control:mod|NS.START                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.079      ; 1.172      ;
; 0.932 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.623      ;
; 0.934 ; cursor_control:mod|S.UPDATE                 ; cursor_control:mod|NS.GETTING_READY         ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.079      ; 1.199      ;
; 0.935 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.626      ;
; 0.952 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.643      ;
; 0.968 ; cursor_control:mod|y[2]                     ; cursor_control:mod|location[2]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.072      ; 1.226      ;
; 0.968 ; display:screen|vga_driver:driver|v_count[3] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.248      ;
; 0.970 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.250      ;
; 0.972 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.663      ;
; 0.979 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.259      ;
; 0.983 ; display:screen|vga_driver:driver|v_count[4] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.263      ;
; 0.983 ; display:screen|vga_driver:driver|v_count[6] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.263      ;
; 0.984 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.264      ;
; 0.985 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 1.248      ;
; 0.985 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.265      ;
; 0.986 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.266      ;
; 0.987 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 1.250      ;
; 0.988 ; display:screen|vga_driver:driver|v_count[4] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.268      ;
; 0.988 ; display:screen|vga_driver:driver|v_count[6] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.268      ;
; 0.992 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.683      ;
; 0.993 ; display:screen|vga_driver:driver|v_count[0] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.273      ;
; 0.996 ; display:screen|vga_driver:driver|v_count[8] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.276      ;
; 0.997 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 1.260      ;
; 0.998 ; display:screen|vga_driver:driver|v_count[0] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.278      ;
; 1.002 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 1.265      ;
; 1.014 ; display:screen|vga_driver:driver|h_count[6] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.294      ;
; 1.017 ; cursor_control:mod|x[0]                     ; cursor_control:mod|location[3]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.074      ; 1.277      ;
; 1.018 ; cursor_control:mod|y[0]                     ; cursor_control:mod|y[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 1.281      ;
; 1.022 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 1.285      ;
; 1.027 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.077      ; 1.290      ;
; 1.056 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.747      ;
; 1.073 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.505      ; 1.764      ;
; 1.089 ; display:screen|vga_driver:driver|v_count[3] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.369      ;
; 1.091 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.094      ; 1.371      ;
+-------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                                         ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; 0.599 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; 0.000        ; 3.509      ; 4.556      ;
; 1.109 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; -0.500       ; 3.509      ; 4.566      ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cursor_control:mod|sel_loc[0]'                                                                                                                     ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.365 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 6.272      ; 6.792      ;
; -1.363 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.994      ; 2.780      ;
; -1.314 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 6.275      ; 6.790      ;
; -1.312 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.997      ; 2.778      ;
; -0.925 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.743      ; 4.091      ;
; -0.878 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 6.272      ; 6.805      ;
; -0.874 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.746      ; 4.089      ;
; -0.827 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 6.275      ; 6.803      ;
; -0.693 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.743      ; 3.859      ;
; -0.660 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 6.275      ; 6.789      ;
; -0.658 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.997      ; 2.777      ;
; -0.642 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.746      ; 3.857      ;
; -0.494 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 6.274      ; 6.782      ;
; -0.492 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.996      ; 2.770      ;
; -0.219 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.746      ; 4.087      ;
; -0.172 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 6.275      ; 6.801      ;
; -0.045 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.745      ; 4.072      ;
; 0.002  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 6.274      ; 6.786      ;
; 0.012  ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.746      ; 3.856      ;
; 0.178  ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.745      ; 3.849      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cursor_control:mod|sel_loc[0]'                                                                                                                      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.645 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 4.223      ; 3.598      ;
; -0.639 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 4.220      ; 3.601      ;
; -0.635 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 4.222      ; 3.607      ;
; -0.622 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 4.221      ; 3.619      ;
; -0.491 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 6.632      ; 6.373      ;
; -0.485 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 6.629      ; 6.376      ;
; -0.481 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 6.631      ; 6.382      ;
; -0.468 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 6.630      ; 6.394      ;
; -0.449 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 4.223      ; 3.794      ;
; -0.448 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 4.222      ; 3.794      ;
; -0.443 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 4.220      ; 3.797      ;
; -0.421 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 4.221      ; 3.820      ;
; -0.059 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.544      ; 2.505      ;
; -0.058 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.543      ; 2.505      ;
; -0.053 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.541      ; 2.508      ;
; -0.031 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.542      ; 2.531      ;
; -0.026 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 6.632      ; 6.358      ;
; -0.025 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 6.631      ; 6.358      ;
; -0.020 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 6.629      ; 6.361      ;
; 0.002  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 6.630      ; 6.384      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                   ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 263.57 MHz ; 263.57 MHz      ; cursor_control:mod|sel_loc[0] ;      ;
; 417.19 MHz ; 417.19 MHz      ; clk_25MHz~reg0                ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -1.437 ; -3.654        ;
; clk_25MHz~reg0                ; -1.397 ; -40.837       ;
; clk_50MHz                     ; -0.585 ; -0.585        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -0.390 ; -0.840        ;
; clk_25MHz~reg0                ; 0.358  ; 0.000         ;
; clk_50MHz                     ; 0.557  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                  ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -1.301 ; -3.666        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                   ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -0.502 ; -1.975        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50MHz                     ; -3.000 ; -4.285        ;
; clk_25MHz~reg0                ; -1.285 ; -64.250       ;
; cursor_control:mod|sel_loc[0] ; 0.408  ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cursor_control:mod|sel_loc[0]'                                                                                                                         ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.437 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.747      ; 2.710      ;
; -1.397 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 5.640      ; 6.276      ;
; -1.131 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 5.642      ; 6.048      ;
; -1.110 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 5.640      ; 6.489      ;
; -0.894 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 5.642      ; 6.311      ;
; -0.662 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.750      ; 2.609      ;
; -0.581 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 5.643      ; 6.134      ;
; -0.445 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 5.643      ; 6.498      ;
; -0.424 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.748      ; 2.509      ;
; -0.382 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 5.641      ; 6.073      ;
; -0.350 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.290      ; 3.837      ;
; -0.101 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.288      ; 3.726      ;
; -0.045 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 5.641      ; 6.236      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_25MHz~reg0'                                                                                                                                  ;
+--------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.397 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.327      ;
; -1.397 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.327      ;
; -1.397 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.327      ;
; -1.397 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.327      ;
; -1.397 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.327      ;
; -1.397 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.327      ;
; -1.397 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.327      ;
; -1.386 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.316      ;
; -1.386 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.316      ;
; -1.386 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.316      ;
; -1.386 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.316      ;
; -1.386 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.316      ;
; -1.386 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.316      ;
; -1.386 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.316      ;
; -1.367 ; cursor_control:mod|location[3]              ; cursor_control:mod|sel_loc[3]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.654     ; 0.712      ;
; -1.365 ; cursor_control:mod|location[5]              ; cursor_control:mod|sel_loc[5]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.654     ; 0.710      ;
; -1.365 ; cursor_control:mod|location[4]              ; cursor_control:mod|sel_loc[4]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.654     ; 0.710      ;
; -1.364 ; cursor_control:mod|location[2]              ; cursor_control:mod|sel_loc[2]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.654     ; 0.709      ;
; -1.317 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.247      ;
; -1.317 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.247      ;
; -1.317 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.247      ;
; -1.317 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.247      ;
; -1.317 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.247      ;
; -1.317 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.247      ;
; -1.317 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.069     ; 2.247      ;
; -1.297 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.833      ;
; -1.297 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.833      ;
; -1.297 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.833      ;
; -1.297 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.833      ;
; -1.297 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.833      ;
; -1.297 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.833      ;
; -1.297 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.833      ;
; -1.260 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.175      ;
; -1.260 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.175      ;
; -1.260 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.175      ;
; -1.260 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.175      ;
; -1.260 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.175      ;
; -1.260 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.175      ;
; -1.260 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.175      ;
; -1.260 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.175      ;
; -1.260 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.175      ;
; -1.260 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.175      ;
; -1.251 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.562      ;
; -1.251 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.562      ;
; -1.251 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.562      ;
; -1.251 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.562      ;
; -1.251 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.562      ;
; -1.251 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.562      ;
; -1.251 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.562      ;
; -1.251 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.562      ;
; -1.251 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.562      ;
; -1.251 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.562      ;
; -1.249 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.560      ;
; -1.249 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.560      ;
; -1.249 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.560      ;
; -1.249 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.560      ;
; -1.249 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.560      ;
; -1.249 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.560      ;
; -1.249 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.560      ;
; -1.249 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.560      ;
; -1.249 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.560      ;
; -1.249 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.560      ;
; -1.199 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.735      ;
; -1.199 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.735      ;
; -1.199 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.735      ;
; -1.199 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.735      ;
; -1.199 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.735      ;
; -1.199 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.735      ;
; -1.199 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.463     ; 1.735      ;
; -1.189 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.104      ;
; -1.189 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.104      ;
; -1.189 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.104      ;
; -1.189 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.104      ;
; -1.189 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.104      ;
; -1.189 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.104      ;
; -1.189 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.104      ;
; -1.189 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.104      ;
; -1.189 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.104      ;
; -1.189 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.104      ;
; -1.185 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.496      ;
; -1.185 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.496      ;
; -1.185 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.496      ;
; -1.185 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.496      ;
; -1.185 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.496      ;
; -1.185 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.496      ;
; -1.185 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.496      ;
; -1.185 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.496      ;
; -1.185 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.496      ;
; -1.185 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.312      ; 2.496      ;
; -1.164 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.079      ;
; -1.164 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.079      ;
; -1.164 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.079      ;
; -1.164 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.079      ;
; -1.164 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.079      ;
; -1.164 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.079      ;
; -1.164 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.079      ;
; -1.164 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.079      ;
; -1.164 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.079      ;
; -1.164 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.084     ; 2.079      ;
; -1.160 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.082     ; 2.077      ;
+--------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                                          ;
+--------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node      ; To Node        ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; -0.585 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; 0.500        ; 3.095      ; 4.382      ;
; -0.076 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; 1.000        ; 3.095      ; 4.373      ;
+--------+----------------+----------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cursor_control:mod|sel_loc[0]'                                                                                                                          ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.390 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.719      ; 3.349      ;
; -0.297 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 5.960      ; 5.876      ;
; -0.232 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.720      ; 3.508      ;
; -0.112 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 5.958      ; 6.059      ;
; -0.106 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 5.961      ; 6.068      ;
; -0.045 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.239      ; 2.214      ;
; -0.035 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 5.960      ; 5.658      ;
; 0.071  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 5.961      ; 6.245      ;
; 0.121  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 5.961      ; 5.815      ;
; 0.146  ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.237      ; 2.403      ;
; 0.162  ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.240      ; 2.422      ;
; 0.198  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 5.958      ; 5.889      ;
; 0.203  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 5.961      ; 5.897      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_25MHz~reg0'                                                                                                                                  ;
+-------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.358 ; cursor_control:mod|x[2]                     ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; cursor_control:mod|x[1]                     ; cursor_control:mod|x[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; cursor_control:mod|y[2]                     ; cursor_control:mod|y[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; cursor_control:mod|y[1]                     ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; cursor_control:mod|temp_right               ; cursor_control:mod|temp_right               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; cursor_control:mod|temp_left                ; cursor_control:mod|temp_left                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; cursor_control:mod|y[0]                     ; cursor_control:mod|y[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; cursor_control:mod|temp_up                  ; cursor_control:mod|temp_up                  ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.597      ;
; 0.358 ; cursor_control:mod|temp_down                ; cursor_control:mod|temp_down                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.597      ;
; 0.369 ; cursor_control:mod|x[0]                     ; cursor_control:mod|x[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.608      ;
; 0.512 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.146      ;
; 0.530 ; display:screen|vga_driver:driver|h_count[7] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.164      ;
; 0.546 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.801      ;
; 0.555 ; cursor_control:mod|NS.UPDATE                ; cursor_control:mod|S.UPDATE                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.066      ; 0.792      ;
; 0.557 ; cursor_control:mod|x[0]                     ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.796      ;
; 0.560 ; cursor_control:mod|temp_up                  ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.799      ;
; 0.561 ; cursor_control:mod|NS.RETURN                ; cursor_control:mod|S.RETURN                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.066      ; 0.798      ;
; 0.561 ; cursor_control:mod|x[0]                     ; cursor_control:mod|x[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.800      ;
; 0.566 ; cursor_control:mod|y[1]                     ; cursor_control:mod|location[1]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.066      ; 0.803      ;
; 0.568 ; cursor_control:mod|temp_down                ; cursor_control:mod|y[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.807      ;
; 0.575 ; cursor_control:mod|S.UPDATE                 ; cursor_control:mod|NS.START                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.070      ; 0.816      ;
; 0.577 ; cursor_control:mod|NS.START                 ; cursor_control:mod|S.START                  ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.066      ; 0.814      ;
; 0.587 ; cursor_control:mod|S.RETURN                 ; cursor_control:mod|NS.GETTING_READY         ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.070      ; 0.828      ;
; 0.594 ; cursor_control:mod|S.RETURN                 ; cursor_control:mod|NS.RETURN                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.070      ; 0.835      ;
; 0.594 ; display:screen|vga_driver:driver|v_count[3] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.849      ;
; 0.596 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.851      ;
; 0.598 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.853      ;
; 0.598 ; display:screen|vga_driver:driver|v_count[9] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.853      ;
; 0.600 ; display:screen|vga_driver:driver|v_count[6] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.855      ;
; 0.600 ; display:screen|vga_driver:driver|v_count[4] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.855      ;
; 0.602 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.857      ;
; 0.607 ; cursor_control:mod|x[1]                     ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.846      ;
; 0.608 ; cursor_control:mod|temp_down                ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.847      ;
; 0.609 ; display:screen|vga_driver:driver|v_count[8] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.864      ;
; 0.610 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 0.850      ;
; 0.612 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.867      ;
; 0.613 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 0.853      ;
; 0.616 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.250      ;
; 0.618 ; cursor_control:mod|y[0]                     ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 0.857      ;
; 0.619 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 0.859      ;
; 0.620 ; display:screen|vga_driver:driver|h_count[6] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.875      ;
; 0.622 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.256      ;
; 0.626 ; display:screen|vga_driver:driver|v_count[0] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.881      ;
; 0.629 ; display:screen|vga_driver:driver|h_count[7] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.263      ;
; 0.631 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 0.871      ;
; 0.634 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 0.874      ;
; 0.637 ; display:screen|vga_driver:driver|h_count[7] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 0.877      ;
; 0.649 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.283      ;
; 0.673 ; cursor_control:mod|S.GETTING_READY          ; cursor_control:mod|NS.UPDATE                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.070      ; 0.914      ;
; 0.683 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.317      ;
; 0.698 ; cursor_control:mod|y[0]                     ; cursor_control:mod|location[0]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.066      ; 0.935      ;
; 0.721 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.355      ;
; 0.722 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.356      ;
; 0.726 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.360      ;
; 0.731 ; display:screen|vga_driver:driver|v_count[1] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 0.986      ;
; 0.737 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.371      ;
; 0.753 ; cursor_control:mod|x[2]                     ; cursor_control:mod|location[5]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.066      ; 0.990      ;
; 0.753 ; cursor_control:mod|NS.GETTING_READY         ; cursor_control:mod|S.GETTING_READY          ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.066      ; 0.990      ;
; 0.759 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.393      ;
; 0.771 ; cursor_control:mod|temp_right               ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.066      ; 1.008      ;
; 0.773 ; cursor_control:mod|temp_right               ; cursor_control:mod|x[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.066      ; 1.010      ;
; 0.778 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 1.018      ;
; 0.793 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.427      ;
; 0.812 ; cursor_control:mod|temp_up                  ; cursor_control:mod|y[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 1.051      ;
; 0.819 ; cursor_control:mod|S.START                  ; cursor_control:mod|temp_left                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.070      ; 1.060      ;
; 0.821 ; cursor_control:mod|S.START                  ; cursor_control:mod|temp_right               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.070      ; 1.062      ;
; 0.825 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.459      ;
; 0.832 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.466      ;
; 0.840 ; cursor_control:mod|S.START                  ; cursor_control:mod|NS.START                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.070      ; 1.081      ;
; 0.847 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.481      ;
; 0.858 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.492      ;
; 0.863 ; cursor_control:mod|S.UPDATE                 ; cursor_control:mod|NS.GETTING_READY         ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.070      ; 1.104      ;
; 0.880 ; display:screen|vga_driver:driver|v_count[3] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.135      ;
; 0.884 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.139      ;
; 0.885 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.140      ;
; 0.888 ; display:screen|vga_driver:driver|v_count[4] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.143      ;
; 0.888 ; display:screen|vga_driver:driver|v_count[6] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.143      ;
; 0.890 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.145      ;
; 0.892 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.526      ;
; 0.895 ; display:screen|vga_driver:driver|v_count[0] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.150      ;
; 0.895 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.150      ;
; 0.896 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 1.136      ;
; 0.897 ; display:screen|vga_driver:driver|v_count[8] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.152      ;
; 0.899 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.154      ;
; 0.899 ; display:screen|vga_driver:driver|v_count[4] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.154      ;
; 0.899 ; display:screen|vga_driver:driver|v_count[6] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.154      ;
; 0.900 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 1.140      ;
; 0.900 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 1.140      ;
; 0.902 ; cursor_control:mod|y[2]                     ; cursor_control:mod|location[2]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.064      ; 1.137      ;
; 0.906 ; display:screen|vga_driver:driver|v_count[0] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.161      ;
; 0.911 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 1.151      ;
; 0.919 ; display:screen|vga_driver:driver|h_count[6] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.174      ;
; 0.922 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 1.162      ;
; 0.929 ; cursor_control:mod|y[0]                     ; cursor_control:mod|y[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.068      ; 1.168      ;
; 0.931 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.565      ;
; 0.933 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.069      ; 1.173      ;
; 0.945 ; cursor_control:mod|x[0]                     ; cursor_control:mod|location[3]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.066      ; 1.182      ;
; 0.946 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.463      ; 1.580      ;
; 0.979 ; display:screen|vga_driver:driver|v_count[3] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.234      ;
; 0.984 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.084      ; 1.239      ;
+-------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                                          ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; 0.557 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; 0.000        ; 3.212      ; 4.183      ;
; 1.051 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; -0.500       ; 3.212      ; 4.177      ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cursor_control:mod|sel_loc[0]'                                                                                                                      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -1.301 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.747      ; 2.574      ;
; -1.292 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 5.640      ; 6.171      ;
; -1.260 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.749      ; 2.571      ;
; -1.251 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 5.642      ; 6.168      ;
; -0.976 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.287      ; 3.789      ;
; -0.971 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 5.640      ; 6.350      ;
; -0.935 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.289      ; 3.786      ;
; -0.930 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 5.642      ; 6.347      ;
; -0.790 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.287      ; 3.603      ;
; -0.749 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.289      ; 3.600      ;
; -0.623 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.750      ; 2.570      ;
; -0.614 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 5.643      ; 6.167      ;
; -0.482 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.748      ; 2.567      ;
; -0.473 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 5.641      ; 6.164      ;
; -0.298 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.290      ; 3.785      ;
; -0.293 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 5.643      ; 6.346      ;
; -0.157 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.288      ; 3.782      ;
; -0.152 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 5.641      ; 6.343      ;
; -0.112 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.290      ; 3.599      ;
; 0.029  ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.288      ; 3.596      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cursor_control:mod|sel_loc[0]'                                                                                                                       ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.502 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.720      ; 3.238      ;
; -0.502 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.720      ; 3.238      ;
; -0.495 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.717      ; 3.242      ;
; -0.476 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.719      ; 3.263      ;
; -0.283 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.720      ; 3.457      ;
; -0.283 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.720      ; 3.457      ;
; -0.276 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.717      ; 3.461      ;
; -0.257 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.719      ; 3.482      ;
; -0.249 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 5.961      ; 5.925      ;
; -0.249 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 5.961      ; 5.925      ;
; -0.242 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 5.958      ; 5.929      ;
; -0.223 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 5.960      ; 5.950      ;
; -0.006 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.240      ; 2.254      ;
; -0.006 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.240      ; 2.254      ;
; 0.001  ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.237      ; 2.258      ;
; 0.008  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 5.961      ; 5.702      ;
; 0.008  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 5.961      ; 5.702      ;
; 0.015  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 5.958      ; 5.706      ;
; 0.020  ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.239      ; 2.279      ;
; 0.034  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 5.960      ; 5.727      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -0.629 ; -1.470        ;
; clk_25MHz~reg0                ; -0.392 ; -5.807        ;
; clk_50MHz                     ; 0.010  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -0.573 ; -1.909        ;
; clk_50MHz                     ; 0.159  ; 0.000         ;
; clk_25MHz~reg0                ; 0.184  ; 0.000         ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                  ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -0.576 ; -1.472        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                   ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; cursor_control:mod|sel_loc[0] ; -0.661 ; -2.618        ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clk_50MHz                     ; -3.000 ; -4.000        ;
; clk_25MHz~reg0                ; -1.000 ; -50.000       ;
; cursor_control:mod|sel_loc[0] ; 0.324  ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cursor_control:mod|sel_loc[0]'                                                                                                                         ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.629 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 3.299      ; 3.755      ;
; -0.559 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 3.302      ; 3.716      ;
; -0.253 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 3.302      ; 3.733      ;
; -0.129 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.128      ; 1.479      ;
; -0.029 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 3.301      ; 3.588      ;
; 0.188  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.299      ; 3.438      ;
; 0.240  ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.131      ; 1.464      ;
; 0.370  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.302      ; 3.287      ;
; 0.420  ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.130      ; 1.363      ;
; 0.479  ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 2.075      ; 2.169      ;
; 0.632  ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 2.074      ; 2.095      ;
; 0.637  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.302      ; 3.343      ;
; 0.739  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.301      ; 3.320      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_25MHz~reg0'                                                                                                                                  ;
+--------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; -0.392 ; cursor_control:mod|location[4]              ; cursor_control:mod|sel_loc[4]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.005     ; 0.374      ;
; -0.392 ; cursor_control:mod|location[3]              ; cursor_control:mod|sel_loc[3]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.005     ; 0.374      ;
; -0.390 ; cursor_control:mod|location[5]              ; cursor_control:mod|sel_loc[5]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.005     ; 0.372      ;
; -0.390 ; cursor_control:mod|location[2]              ; cursor_control:mod|sel_loc[2]               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -1.005     ; 0.372      ;
; -0.256 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.204      ;
; -0.256 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.204      ;
; -0.256 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.204      ;
; -0.256 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.204      ;
; -0.256 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.204      ;
; -0.256 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.204      ;
; -0.256 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.204      ;
; -0.255 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.203      ;
; -0.255 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.203      ;
; -0.255 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.203      ;
; -0.255 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.203      ;
; -0.255 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.203      ;
; -0.255 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.203      ;
; -0.255 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.203      ;
; -0.223 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.367      ;
; -0.223 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.367      ;
; -0.223 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.367      ;
; -0.223 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.367      ;
; -0.223 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.367      ;
; -0.223 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.367      ;
; -0.223 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.367      ;
; -0.223 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.367      ;
; -0.223 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.367      ;
; -0.223 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.367      ;
; -0.222 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.366      ;
; -0.222 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.366      ;
; -0.222 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.366      ;
; -0.222 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.366      ;
; -0.222 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.366      ;
; -0.222 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.366      ;
; -0.222 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.366      ;
; -0.222 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.366      ;
; -0.222 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.366      ;
; -0.222 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.366      ;
; -0.210 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.956      ;
; -0.210 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.956      ;
; -0.210 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.956      ;
; -0.210 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.956      ;
; -0.210 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.956      ;
; -0.210 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.956      ;
; -0.210 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.956      ;
; -0.203 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.151      ;
; -0.203 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.151      ;
; -0.203 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.151      ;
; -0.203 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.151      ;
; -0.203 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.151      ;
; -0.203 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.151      ;
; -0.203 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.039     ; 1.151      ;
; -0.177 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.045     ; 1.119      ;
; -0.177 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.045     ; 1.119      ;
; -0.177 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.045     ; 1.119      ;
; -0.177 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.045     ; 1.119      ;
; -0.177 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.045     ; 1.119      ;
; -0.177 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.045     ; 1.119      ;
; -0.177 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.045     ; 1.119      ;
; -0.177 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.045     ; 1.119      ;
; -0.177 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.045     ; 1.119      ;
; -0.177 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.045     ; 1.119      ;
; -0.174 ; display:screen|vga_driver:driver|v_count[1] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.114      ;
; -0.172 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.112      ;
; -0.172 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.112      ;
; -0.172 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.112      ;
; -0.172 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.112      ;
; -0.172 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.112      ;
; -0.172 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.112      ;
; -0.172 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.112      ;
; -0.172 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.112      ;
; -0.172 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.112      ;
; -0.172 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.112      ;
; -0.170 ; display:screen|vga_driver:driver|v_count[1] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.110      ;
; -0.170 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.314      ;
; -0.170 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.314      ;
; -0.170 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.314      ;
; -0.170 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.314      ;
; -0.170 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.314      ;
; -0.170 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.314      ;
; -0.170 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.314      ;
; -0.170 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.314      ;
; -0.170 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.314      ;
; -0.170 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; 0.157      ; 1.314      ;
; -0.140 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.886      ;
; -0.140 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.886      ;
; -0.140 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.886      ;
; -0.140 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.886      ;
; -0.140 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.886      ;
; -0.140 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.886      ;
; -0.140 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.241     ; 0.886      ;
; -0.129 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.069      ;
; -0.129 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.069      ;
; -0.129 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.069      ;
; -0.129 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.069      ;
; -0.129 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.069      ;
; -0.129 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.069      ;
; -0.129 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.069      ;
; -0.129 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.069      ;
; -0.129 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 1.000        ; -0.047     ; 1.069      ;
+--------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                                         ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; 0.010 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; 0.500        ; 1.809      ; 2.381      ;
; 0.523 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; 1.000        ; 1.809      ; 2.368      ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cursor_control:mod|sel_loc[0]'                                                                                                                          ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.573 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.320      ; 1.767      ;
; -0.511 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.488      ; 3.082      ;
; -0.495 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.322      ; 1.847      ;
; -0.434 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.489      ; 3.160      ;
; -0.407 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.486      ; 3.184      ;
; -0.381 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.490      ; 3.214      ;
; -0.253 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 1.414      ; 1.181      ;
; -0.172 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 1.416      ; 1.264      ;
; -0.165 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 1.412      ; 1.267      ;
; 0.272  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 3.488      ; 3.385      ;
; 0.338  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 3.486      ; 3.449      ;
; 0.457  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 3.489      ; 3.571      ;
; 0.474  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 3.490      ; 3.589      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                                          ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+
; 0.159 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; 0.000        ; 1.880      ; 2.258      ;
; 0.664 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; clk_50MHz   ; -0.500       ; 1.880      ; 2.263      ;
+-------+----------------+----------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_25MHz~reg0'                                                                                                                                  ;
+-------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.184 ; cursor_control:mod|x[2]                     ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cursor_control:mod|x[1]                     ; cursor_control:mod|x[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cursor_control:mod|y[2]                     ; cursor_control:mod|y[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cursor_control:mod|y[1]                     ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cursor_control:mod|temp_right               ; cursor_control:mod|temp_right               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cursor_control:mod|temp_left                ; cursor_control:mod|temp_left                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cursor_control:mod|y[0]                     ; cursor_control:mod|y[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cursor_control:mod|temp_up                  ; cursor_control:mod|temp_up                  ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; cursor_control:mod|temp_down                ; cursor_control:mod|temp_down                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.307      ;
; 0.191 ; cursor_control:mod|x[0]                     ; cursor_control:mod|x[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.314      ;
; 0.259 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.584      ;
; 0.261 ; cursor_control:mod|NS.UPDATE                ; cursor_control:mod|S.UPDATE                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.037      ; 0.382      ;
; 0.264 ; cursor_control:mod|NS.RETURN                ; cursor_control:mod|S.RETURN                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; display:screen|vga_driver:driver|h_count[9] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.395      ;
; 0.266 ; cursor_control:mod|x[0]                     ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; cursor_control:mod|temp_up                  ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; cursor_control:mod|y[1]                     ; cursor_control:mod|location[1]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; cursor_control:mod|x[0]                     ; cursor_control:mod|x[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.392      ;
; 0.270 ; display:screen|vga_driver:driver|h_count[7] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.595      ;
; 0.271 ; cursor_control:mod|NS.START                 ; cursor_control:mod|S.START                  ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.037      ; 0.392      ;
; 0.274 ; cursor_control:mod|temp_down                ; cursor_control:mod|y[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.397      ;
; 0.281 ; cursor_control:mod|S.UPDATE                 ; cursor_control:mod|NS.START                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.041      ; 0.406      ;
; 0.281 ; cursor_control:mod|S.RETURN                 ; cursor_control:mod|NS.RETURN                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.041      ; 0.406      ;
; 0.285 ; cursor_control:mod|S.RETURN                 ; cursor_control:mod|NS.GETTING_READY         ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.041      ; 0.410      ;
; 0.298 ; display:screen|vga_driver:driver|v_count[3] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.429      ;
; 0.300 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.431      ;
; 0.300 ; display:screen|vga_driver:driver|v_count[6] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.431      ;
; 0.300 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.431      ;
; 0.300 ; display:screen|vga_driver:driver|v_count[4] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.431      ;
; 0.300 ; display:screen|vga_driver:driver|v_count[9] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.431      ;
; 0.304 ; cursor_control:mod|x[1]                     ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.435      ;
; 0.305 ; cursor_control:mod|temp_down                ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.428      ;
; 0.307 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.430      ;
; 0.310 ; display:screen|vga_driver:driver|v_count[8] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.441      ;
; 0.310 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.441      ;
; 0.310 ; cursor_control:mod|y[0]                     ; cursor_control:mod|y[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.433      ;
; 0.312 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.435      ;
; 0.315 ; display:screen|vga_driver:driver|v_count[0] ; display:screen|vga_driver:driver|v_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.446      ;
; 0.316 ; cursor_control:mod|S.GETTING_READY          ; cursor_control:mod|NS.UPDATE                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.041      ; 0.441      ;
; 0.316 ; display:screen|vga_driver:driver|h_count[6] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.447      ;
; 0.317 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[0] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.440      ;
; 0.320 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.443      ;
; 0.320 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.645      ;
; 0.323 ; display:screen|vga_driver:driver|h_count[7] ; display:screen|vga_driver:driver|h_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.446      ;
; 0.325 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.650      ;
; 0.333 ; display:screen|vga_driver:driver|h_count[7] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.658      ;
; 0.334 ; cursor_control:mod|y[0]                     ; cursor_control:mod|location[0]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.037      ; 0.455      ;
; 0.339 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.664      ;
; 0.345 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.670      ;
; 0.347 ; cursor_control:mod|x[2]                     ; cursor_control:mod|location[5]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; cursor_control:mod|NS.GETTING_READY         ; cursor_control:mod|S.GETTING_READY          ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.037      ; 0.469      ;
; 0.353 ; display:screen|vga_driver:driver|v_count[1] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.484      ;
; 0.374 ; cursor_control:mod|temp_right               ; cursor_control:mod|x[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.037      ; 0.495      ;
; 0.376 ; cursor_control:mod|temp_right               ; cursor_control:mod|x[1]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.037      ; 0.497      ;
; 0.380 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.503      ;
; 0.386 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.711      ;
; 0.386 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.711      ;
; 0.388 ; display:screen|vga_driver:driver|h_count[5] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.713      ;
; 0.397 ; cursor_control:mod|S.START                  ; cursor_control:mod|temp_left                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.041      ; 0.522      ;
; 0.398 ; cursor_control:mod|temp_up                  ; cursor_control:mod|y[0]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.521      ;
; 0.398 ; cursor_control:mod|S.START                  ; cursor_control:mod|temp_right               ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.041      ; 0.523      ;
; 0.399 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.724      ;
; 0.405 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.730      ;
; 0.406 ; cursor_control:mod|S.START                  ; cursor_control:mod|NS.START                 ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.041      ; 0.531      ;
; 0.411 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.736      ;
; 0.421 ; cursor_control:mod|S.UPDATE                 ; cursor_control:mod|NS.GETTING_READY         ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.041      ; 0.546      ;
; 0.426 ; cursor_control:mod|y[2]                     ; cursor_control:mod|location[2]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.035      ; 0.545      ;
; 0.445 ; cursor_control:mod|x[0]                     ; cursor_control:mod|location[3]              ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.037      ; 0.566      ;
; 0.447 ; display:screen|vga_driver:driver|v_count[3] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.578      ;
; 0.449 ; display:screen|vga_driver:driver|v_count[5] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.580      ;
; 0.449 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.774      ;
; 0.452 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.777      ;
; 0.456 ; display:screen|vga_driver:driver|h_count[1] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.579      ;
; 0.456 ; display:screen|vga_driver:driver|h_count[3] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.579      ;
; 0.458 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.589      ;
; 0.458 ; display:screen|vga_driver:driver|v_count[4] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.589      ;
; 0.458 ; display:screen|vga_driver:driver|v_count[6] ; display:screen|vga_driver:driver|v_count[7] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.589      ;
; 0.459 ; display:screen|vga_driver:driver|v_count[7] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.590      ;
; 0.461 ; display:screen|vga_driver:driver|v_count[2] ; display:screen|vga_driver:driver|v_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.592      ;
; 0.461 ; display:screen|vga_driver:driver|v_count[4] ; display:screen|vga_driver:driver|v_count[6] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.592      ;
; 0.461 ; display:screen|vga_driver:driver|v_count[6] ; display:screen|vga_driver:driver|v_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.592      ;
; 0.462 ; cursor_control:mod|y[0]                     ; cursor_control:mod|y[2]                     ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.585      ;
; 0.462 ; display:screen|vga_driver:driver|h_count[8] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.593      ;
; 0.464 ; display:screen|vga_driver:driver|v_count[0] ; display:screen|vga_driver:driver|v_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.595      ;
; 0.465 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.790      ;
; 0.466 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[1] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.589      ;
; 0.467 ; display:screen|vga_driver:driver|v_count[0] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.598      ;
; 0.468 ; display:screen|vga_driver:driver|v_count[8] ; display:screen|vga_driver:driver|v_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.599      ;
; 0.468 ; display:screen|vga_driver:driver|h_count[4] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.793      ;
; 0.469 ; display:screen|vga_driver:driver|h_count[0] ; display:screen|vga_driver:driver|h_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.592      ;
; 0.474 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[9] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.241      ; 0.799      ;
; 0.477 ; display:screen|vga_driver:driver|h_count[6] ; display:screen|vga_driver:driver|h_count[8] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.608      ;
; 0.478 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[3] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.601      ;
; 0.481 ; display:screen|vga_driver:driver|h_count[2] ; display:screen|vga_driver:driver|h_count[4] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.039      ; 0.604      ;
; 0.488 ; cursor_control:mod|S.START                  ; cursor_control:mod|temp_down                ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.041      ; 0.613      ;
; 0.490 ; cursor_control:mod|S.START                  ; cursor_control:mod|temp_up                  ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.041      ; 0.615      ;
; 0.502 ; display:screen|vga_driver:driver|v_count[1] ; display:screen|vga_driver:driver|v_count[2] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.633      ;
; 0.510 ; display:screen|vga_driver:driver|v_count[3] ; display:screen|vga_driver:driver|v_count[5] ; clk_25MHz~reg0 ; clk_25MHz~reg0 ; 0.000        ; 0.047      ; 0.641      ;
+-------+---------------------------------------------+---------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cursor_control:mod|sel_loc[0]'                                                                                                                      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.576 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 3.299      ; 3.702      ;
; -0.543 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 3.302      ; 3.700      ;
; -0.219 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 3.302      ; 3.699      ;
; -0.134 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.500        ; 3.301      ; 3.693      ;
; -0.095 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.128      ; 1.445      ;
; -0.062 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.131      ; 1.443      ;
; 0.130  ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 2.072      ; 2.164      ;
; 0.163  ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 2.075      ; 2.162      ;
; 0.201  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.299      ; 3.425      ;
; 0.234  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.302      ; 3.423      ;
; 0.262  ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.131      ; 1.442      ;
; 0.279  ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 2.072      ; 2.015      ;
; 0.312  ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 2.075      ; 2.013      ;
; 0.347  ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 1.130      ; 1.436      ;
; 0.487  ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 2.075      ; 2.161      ;
; 0.558  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.302      ; 3.422      ;
; 0.572  ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 2.074      ; 2.155      ;
; 0.636  ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 2.075      ; 2.012      ;
; 0.643  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 1.000        ; 3.301      ; 3.416      ;
; 0.721  ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 1.000        ; 2.074      ; 2.006      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cursor_control:mod|sel_loc[0]'                                                                                                                       ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.661 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.322      ; 1.681      ;
; -0.657 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.321      ; 1.684      ;
; -0.654 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.318      ; 1.684      ;
; -0.646 ; cursor_control:mod|sel_loc[3] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.320      ; 1.694      ;
; -0.538 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.322      ; 1.804      ;
; -0.534 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.321      ; 1.807      ;
; -0.531 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.318      ; 1.807      ;
; -0.523 ; cursor_control:mod|sel_loc[2] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 2.320      ; 1.817      ;
; -0.510 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.490      ; 3.085      ;
; -0.506 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.489      ; 3.088      ;
; -0.503 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.486      ; 3.088      ;
; -0.495 ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 0.000        ; 3.488      ; 3.098      ;
; -0.245 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[3] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 1.416      ; 1.191      ;
; -0.241 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[0] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 1.415      ; 1.194      ;
; -0.238 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[1] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 1.412      ; 1.194      ;
; -0.230 ; cursor_control:mod|sel_loc[1] ; game_logic:gameplay|legal_move[2] ; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 0.000        ; 1.414      ; 1.204      ;
; 0.279  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[3] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 3.490      ; 3.394      ;
; 0.283  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[0] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 3.489      ; 3.397      ;
; 0.286  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[1] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 3.486      ; 3.397      ;
; 0.294  ; cursor_control:mod|sel_loc[0] ; game_logic:gameplay|legal_move[2] ; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; -0.500       ; 3.488      ; 3.407      ;
+--------+-------------------------------+-----------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.495 ns




+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+--------------------------------+---------+--------+----------+---------+---------------------+
; Clock                          ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -1.664  ; -0.573 ; -1.365   ; -0.661  ; -3.000              ;
;  clk_25MHz~reg0                ; -1.664  ; 0.184  ; N/A      ; N/A     ; -1.285              ;
;  clk_50MHz                     ; -0.697  ; 0.159  ; N/A      ; N/A     ; -3.000              ;
;  cursor_control:mod|sel_loc[0] ; -1.511  ; -0.573 ; -1.365   ; -0.661  ; 0.324               ;
; Design-wide TNS                ; -54.62  ; -1.909 ; -3.833   ; -2.618  ; -68.535             ;
;  clk_25MHz~reg0                ; -50.028 ; 0.000  ; N/A      ; N/A     ; -64.250             ;
;  clk_50MHz                     ; -0.697  ; 0.000  ; N/A      ; N/A     ; -4.285              ;
;  cursor_control:mod|sel_loc[0] ; -3.895  ; -1.909 ; -3.833   ; -2.618  ; 0.000               ;
+--------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk_25MHz     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_rst                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; selected                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input_rst               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_down                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_up                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_right               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_left                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_25MHz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; red[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; green[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; blue[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_25MHz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; red[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; green[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; blue[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_25MHz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; red[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; green[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; blue[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_25MHz~reg0                ; clk_25MHz~reg0                ; 460      ; 0        ; 0        ; 0        ;
; clk_25MHz~reg0                ; clk_50MHz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 5        ; 0        ; 0        ; 0        ;
; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_25MHz~reg0                ; clk_25MHz~reg0                ; 460      ; 0        ; 0        ; 0        ;
; clk_25MHz~reg0                ; clk_50MHz                     ; 1        ; 1        ; 0        ; 0        ;
; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 5        ; 0        ; 0        ; 0        ;
; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 12       ; 0        ; 0        ; 0        ;
; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                         ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_25MHz~reg0                ; cursor_control:mod|sel_loc[0] ; 12       ; 0        ; 0        ; 0        ;
; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; 4        ; 4        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 67    ; 67   ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 783   ; 783  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------+
; Clock Status Summary                                                               ;
+-------------------------------+-------------------------------+------+-------------+
; Target                        ; Clock                         ; Type ; Status      ;
+-------------------------------+-------------------------------+------+-------------+
; clk_25MHz~reg0                ; clk_25MHz~reg0                ; Base ; Constrained ;
; clk_50MHz                     ; clk_50MHz                     ; Base ; Constrained ;
; cursor_control:mod|sel_loc[0] ; cursor_control:mod|sel_loc[0] ; Base ; Constrained ;
+-------------------------------+-------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; btn_down   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_left   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_right  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_up     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_rst    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_rst  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selected   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; blue[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_25MHz   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; btn_down   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_left   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_right  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_up     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_rst    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; input_rst  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selected   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; blue[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; clk_25MHz   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; red[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Dec 10 21:15:13 2023
Info: Command: quartus_sta Checker -c main
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_25MHz~reg0 clk_25MHz~reg0
    Info (332105): create_clock -period 1.000 -name clk_50MHz clk_50MHz
    Info (332105): create_clock -period 1.000 -name cursor_control:mod|sel_loc[0] cursor_control:mod|sel_loc[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.664
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.664             -50.028 clk_25MHz~reg0 
    Info (332119):    -1.511              -3.895 cursor_control:mod|sel_loc[0] 
    Info (332119):    -0.697              -0.697 clk_50MHz 
Info (332146): Worst-case hold slack is -0.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.505              -1.552 cursor_control:mod|sel_loc[0] 
    Info (332119):     0.406               0.000 clk_25MHz~reg0 
    Info (332119):     0.599               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -1.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.365              -3.833 cursor_control:mod|sel_loc[0] 
Info (332146): Worst-case removal slack is -0.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.645              -2.541 cursor_control:mod|sel_loc[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.285 clk_50MHz 
    Info (332119):    -1.285             -64.250 clk_25MHz~reg0 
    Info (332119):     0.461               0.000 cursor_control:mod|sel_loc[0] 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.437              -3.654 cursor_control:mod|sel_loc[0] 
    Info (332119):    -1.397             -40.837 clk_25MHz~reg0 
    Info (332119):    -0.585              -0.585 clk_50MHz 
Info (332146): Worst-case hold slack is -0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.390              -0.840 cursor_control:mod|sel_loc[0] 
    Info (332119):     0.358               0.000 clk_25MHz~reg0 
    Info (332119):     0.557               0.000 clk_50MHz 
Info (332146): Worst-case recovery slack is -1.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.301              -3.666 cursor_control:mod|sel_loc[0] 
Info (332146): Worst-case removal slack is -0.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.502              -1.975 cursor_control:mod|sel_loc[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.285 clk_50MHz 
    Info (332119):    -1.285             -64.250 clk_25MHz~reg0 
    Info (332119):     0.408               0.000 cursor_control:mod|sel_loc[0] 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.629              -1.470 cursor_control:mod|sel_loc[0] 
    Info (332119):    -0.392              -5.807 clk_25MHz~reg0 
    Info (332119):     0.010               0.000 clk_50MHz 
Info (332146): Worst-case hold slack is -0.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.573              -1.909 cursor_control:mod|sel_loc[0] 
    Info (332119):     0.159               0.000 clk_50MHz 
    Info (332119):     0.184               0.000 clk_25MHz~reg0 
Info (332146): Worst-case recovery slack is -0.576
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.576              -1.472 cursor_control:mod|sel_loc[0] 
Info (332146): Worst-case removal slack is -0.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.661              -2.618 cursor_control:mod|sel_loc[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -4.000 clk_50MHz 
    Info (332119):    -1.000             -50.000 clk_25MHz~reg0 
    Info (332119):     0.324               0.000 cursor_control:mod|sel_loc[0] 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.495 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Sun Dec 10 21:15:18 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


