
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035065                       # Number of seconds simulated
sim_ticks                                 35064731862                       # Number of ticks simulated
final_tick                               563113192533                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295776                       # Simulator instruction rate (inst/s)
host_op_rate                                   373829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3147437                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901660                       # Number of bytes of host memory used
host_seconds                                 11140.73                       # Real time elapsed on the host
sim_insts                                  3295154909                       # Number of instructions simulated
sim_ops                                    4164729079                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       713344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1672192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1084928                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3475328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1773440                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1773440                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5573                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13064                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8476                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27151                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13855                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13855                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51105                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20343632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47688715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30940719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99111780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51105                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40154                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47455                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             138715                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50576175                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50576175                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50576175                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51105                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20343632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47688715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30940719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149687955                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84088087                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31088501                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25342496                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2074748                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13100869                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12152051                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3349389                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92100                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31106750                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170832711                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31088501                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15501440                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37944235                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11030285                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5166152                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15352022                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1002617                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83147118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.545942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45202883     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2510880      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4701379      5.65%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4658245      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2907154      3.50%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2304082      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1443736      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1362159      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18056600     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83147118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369714                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.031592                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32429869                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5109208                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36454503                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       223840                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8929690                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5262713                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     204966820                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8929690                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34784580                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         989045                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       892217                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34278549                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3273029                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197673398                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1359544                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002128                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277527273                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922263063                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922263063                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105822704                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35180                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9114956                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18278864                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9352529                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117660                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3410795                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186340374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148445446                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292151                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     62976615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192687929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83147118                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896414                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28333073     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18069895     21.73%     55.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12069405     14.52%     70.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7836798      9.43%     79.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8244540      9.92%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3996064      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3147103      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       716671      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       733569      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83147118                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925248     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175974     13.80%     86.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       173775     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124179517     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994855      1.34%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14356776      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7897392      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148445446                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.765356                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274997                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381605158                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249351136                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145049045                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149720443                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       465882                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7085429                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1954                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2261487                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8929690                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         512993                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89628                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186374191                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       372241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18278864                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9352529                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         70311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154709                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2451132                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146473528                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13698364                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1971918                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21412012                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20772158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7713648                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.741906                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145090570                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145049045                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92458928                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265333276                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.724965                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348463                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63245269                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2099866                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74217428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.659036                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.149893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28011411     37.74%     37.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20852417     28.10%     65.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8659057     11.67%     77.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4326296      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4316879      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1748498      2.36%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1757642      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937685      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3607543      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74217428                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3607543                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256984570                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381684746                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 940969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.840881                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.840881                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.189229                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.189229                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       657981404                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201487301                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188279482                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84088087                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30596648                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25111494                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1991677                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13071876                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11955886                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3122489                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86423                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31650243                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168250101                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30596648                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15078375                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36168982                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10680719                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6440055                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15478603                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       789651                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82915895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46746913     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3603551      4.35%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3169976      3.82%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3407624      4.11%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2990252      3.61%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1554747      1.88%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1021819      1.23%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2669687      3.22%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17751326     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82915895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363864                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.000879                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33283350                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6031843                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34415262                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       535199                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8650237                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5005286                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6400                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     199526673                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50467                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8650237                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34932660                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2598332                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       782649                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33269911                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2682103                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     192781561                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        14601                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1665244                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       744436                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          262                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    267758799                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    899121378                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    899121378                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166285240                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101473541                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33387                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17549                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7158158                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19000693                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9903222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       241927                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3244632                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         181738715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33376                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146076410                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277800                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60232389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184105986                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1700                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82915895                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761742                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908695                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29319740     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17616387     21.25%     56.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11885054     14.33%     70.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7551260      9.11%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7432435      8.96%     89.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4386958      5.29%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3341878      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       737127      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       645056      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82915895                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1072054     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            38      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        200450     13.11%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       256077     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120172548     82.27%     82.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1996828      1.37%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15838      0.01%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15569556     10.66%     94.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8321640      5.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146076410                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737183                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1528619                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010465                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    376875134                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    242005512                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141994096                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147605029                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       262424                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6940678                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          491                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1059                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2258657                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8650237                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1837328                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       160346                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    181772091                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       335260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19000693                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9903222                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17538                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        116449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7563                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1059                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1220052                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1112328                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2332380                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143547110                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14632301                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2529300                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22722332                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20343946                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8090031                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.707104                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142139448                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141994096                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92660634                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        258763133                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.688635                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358091                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98815810                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120974714                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60800658                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2016995                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74265658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628946                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172211                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29484991     39.70%     39.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20213260     27.22%     66.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8281268     11.15%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4235164      5.70%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3648975      4.91%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1790710      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1975053      2.66%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       996238      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3639999      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74265658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98815810                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120974714                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19704580                       # Number of memory references committed
system.switch_cpus1.commit.loads             12060015                       # Number of loads committed
system.switch_cpus1.commit.membars              15838                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17367105                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108844416                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2385471                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3639999                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252401031                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          372209028                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1172192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98815810                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120974714                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98815810                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850958                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850958                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175146                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175146                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       648171104                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194776698                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187146085                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84088087                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30764999                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25039558                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2055341                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13106927                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12123789                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3166184                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90779                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34007219                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168054709                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30764999                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15289973                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35312027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10547165                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5206445                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16623131                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       826042                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82982515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.300411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47670488     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1907698      2.30%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2485324      2.99%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3737640      4.50%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3633316      4.38%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2762359      3.33%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1639746      1.98%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2457280      2.96%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16688664     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82982515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365866                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.998556                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35131688                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5089908                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34037861                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       266502                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8456555                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5207975                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201045406                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8456555                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36995325                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1018912                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1359282                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32397096                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2755339                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195184034                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          816                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1192550                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       863846                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          101                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    271974819                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    909028518                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    909028518                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169131312                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102843459                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        41444                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23479                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7790978                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18091040                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9587970                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       186084                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3211145                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         181409900                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39423                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146132905                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271876                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58972455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    179377507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6399                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82982515                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.761008                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897018                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28685853     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18295667     22.05%     56.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11829702     14.26%     70.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8047959      9.70%     80.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7524974      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4017920      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2956283      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       886493      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       737664      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82982515                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         718612     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        148158     14.27%     83.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171518     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121598608     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2065168      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16511      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14429423      9.87%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8023195      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146132905                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737855                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1038297                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376558497                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    240422620                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142038028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147171202                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       495103                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6929975                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          879                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2434029                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          139                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8456555                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         595773                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        97172                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181449326                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1242657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18091040                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9587970                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22911                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          879                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1259460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1156795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2416255                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143342906                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13584191                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2789998                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21431209                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20079607                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7847018                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.704676                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142075463                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142038028                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         91261930                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        256251492                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.689158                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356142                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99052424                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121739600                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59709941                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33024                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2089383                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74525960                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633519                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.153106                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28593908     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21482393     28.83%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7908439     10.61%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4530092      6.08%     83.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3783512      5.08%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1875902      2.52%     91.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1842036      2.47%     93.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       793145      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3716533      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74525960                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99052424                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121739600                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18315003                       # Number of memory references committed
system.switch_cpus2.commit.loads             11161062                       # Number of loads committed
system.switch_cpus2.commit.membars              16512                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17460141                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109731928                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2484020                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3716533                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           252258968                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          371360042                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1105572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99052424                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121739600                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99052424                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.848925                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.848925                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.177960                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.177960                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645058150                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196181393                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185696641                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33024                       # number of misc regfile writes
system.l2.replacements                          27152                       # number of replacements
system.l2.tagsinuse                      32767.974699                       # Cycle average of tags in use
system.l2.total_refs                          1715900                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59920                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.636515                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1024.309439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.114489                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2596.311307                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.967561                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6251.278317                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.295612                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3925.738685                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4650.306887                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8157.323087                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6132.329314                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.031259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000339                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.079233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000274                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.190774                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000314                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.119804                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.141916                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.248942                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.187144                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33283                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        81578                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        43274                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  158135                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57412                       # number of Writeback hits
system.l2.Writeback_hits::total                 57412                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33283                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        81578                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        43274                       # number of demand (read+write) hits
system.l2.demand_hits::total                   158135                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33283                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        81578                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        43274                       # number of overall hits
system.l2.overall_hits::total                  158135                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5573                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13064                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8471                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27146                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13064                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8476                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27151                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5573                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13064                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8476                       # number of overall misses
system.l2.overall_misses::total                 27151                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       628692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    311027202                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       570876                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    710136798                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       636870                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    446927571                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1469928009                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       249445                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        249445                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       628692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    311027202                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       570876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    710136798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       636870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    447177016                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1470177454                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       628692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    311027202                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       570876                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    710136798                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       636870                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    447177016                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1470177454                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        94642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        51745                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              185281                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57412                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57412                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38856                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        94642                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51750                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               185286                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38856                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        94642                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51750                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              185286                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.143427                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.138036                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.163707                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.146513                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.143427                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.138036                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.163787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146536                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.143427                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.138036                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.163787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146536                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44906.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55809.654046                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51897.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54358.297459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        48990                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52759.717979                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54148.972556                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        49889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        49889                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44906.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55809.654046                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51897.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54358.297459                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        48990                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52758.024540                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54148.188059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44906.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55809.654046                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51897.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54358.297459                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        48990                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52758.024540                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54148.188059                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13855                       # number of writebacks
system.l2.writebacks::total                     13855                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13064                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8471                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27146                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27151                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27151                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       549499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    278849437                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       507406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    635010396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       562166                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    397641740                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1313120644                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       220768                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       220768                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       549499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    278849437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       507406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    635010396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       562166                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    397862508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1313341412                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       549499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    278849437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       507406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    635010396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       562166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    397862508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1313341412                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.143427                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.138036                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.163707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.146513                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.143427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.138036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.163787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.143427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.138036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.163787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146536                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39249.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50035.786291                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46127.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48607.654317                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43243.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46941.534648                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48372.527960                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 44153.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 44153.600000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39249.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50035.786291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46127.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48607.654317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43243.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46939.890042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48371.751022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39249.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50035.786291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46127.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48607.654317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43243.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46939.890042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48371.751022                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996364                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015359655                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193001.414687                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996364                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15352006                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15352006                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15352006                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15352006                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15352006                       # number of overall hits
system.cpu0.icache.overall_hits::total       15352006                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       856832                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       856832                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       856832                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       856832                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       856832                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       856832                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15352022                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15352022                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15352022                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15352022                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15352022                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15352022                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        53552                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        53552                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        53552                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        53552                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        53552                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        53552                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       706653                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       706653                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       706653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       706653                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       706653                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       706653                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50475.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 50475.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 50475.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 50475.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 50475.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 50475.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38856                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169189450                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39112                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4325.768306                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.596751                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.403249                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904675                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095325                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10447574                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10447574                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17505351                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17505351                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17505351                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17505351                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101724                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101724                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101724                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101724                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101724                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101724                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3277309897                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3277309897                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3277309897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3277309897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3277309897                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3277309897                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10549298                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10549298                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17607075                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17607075                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17607075                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17607075                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009643                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009643                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005777                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005777                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005777                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005777                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32217.666401                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32217.666401                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32217.666401                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32217.666401                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32217.666401                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32217.666401                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10477                       # number of writebacks
system.cpu0.dcache.writebacks::total            10477                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62868                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62868                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62868                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62868                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62868                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62868                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38856                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38856                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38856                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    570265302                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    570265302                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    570265302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    570265302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    570265302                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    570265302                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003683                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14676.376930                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14676.376930                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14676.376930                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14676.376930                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14676.376930                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14676.376930                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.996049                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012515153                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1837595.558984                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.996049                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017622                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883006                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15478590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15478590                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15478590                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15478590                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15478590                       # number of overall hits
system.cpu1.icache.overall_hits::total       15478590                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       714471                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       714471                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       714471                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       714471                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       714471                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       714471                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15478603                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15478603                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15478603                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15478603                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15478603                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15478603                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54959.307692                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54959.307692                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54959.307692                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54959.307692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54959.307692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54959.307692                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       594829                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       594829                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       594829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       594829                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       594829                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       594829                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54075.363636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54075.363636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54075.363636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54075.363636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54075.363636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54075.363636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94642                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191194368                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 94898                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2014.735484                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.878904                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.121096                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917496                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082504                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11503401                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11503401                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7612733                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7612733                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16804                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16804                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15838                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15838                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19116134                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19116134                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19116134                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19116134                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       351736                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       351736                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           55                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       351791                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        351791                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       351791                       # number of overall misses
system.cpu1.dcache.overall_misses::total       351791                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9811237550                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9811237550                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2255551                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2255551                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9813493101                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9813493101                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9813493101                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9813493101                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11855137                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11855137                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7612788                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7612788                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16804                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19467925                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19467925                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19467925                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19467925                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029670                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029670                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018070                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018070                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018070                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018070                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27893.754265                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27893.754265                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41010.018182                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41010.018182                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27895.804898                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27895.804898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27895.804898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27895.804898                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22604                       # number of writebacks
system.cpu1.dcache.writebacks::total            22604                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       257094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       257094                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       257149                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       257149                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       257149                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       257149                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94642                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94642                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94642                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94642                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1487718590                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1487718590                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1487718590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1487718590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1487718590                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1487718590                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007983                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007983                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004861                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004861                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004861                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004861                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15719.433127                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15719.433127                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15719.433127                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15719.433127                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15719.433127                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15719.433127                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997187                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016888500                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050178.427419                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997187                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16623113                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16623113                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16623113                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16623113                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16623113                       # number of overall hits
system.cpu2.icache.overall_hits::total       16623113                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1004745                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1004745                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1004745                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1004745                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1004745                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1004745                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16623131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16623131                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16623131                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16623131                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16623131                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16623131                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55819.166667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55819.166667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55819.166667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55819.166667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55819.166667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55819.166667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       693550                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       693550                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       693550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       693550                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       693550                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       693550                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        53350                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        53350                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        53350                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        53350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        53350                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        53350                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51750                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173499346                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52006                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3336.140945                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.302641                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.697359                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911338                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088662                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10335490                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10335490                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7116975                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7116975                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17480                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17480                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16512                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16512                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17452465                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17452465                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17452465                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17452465                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       132127                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       132127                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2941                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2941                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       135068                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        135068                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       135068                       # number of overall misses
system.cpu2.dcache.overall_misses::total       135068                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4354712911                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4354712911                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    169900694                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    169900694                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4524613605                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4524613605                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4524613605                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4524613605                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10467617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10467617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7119916                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7119916                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16512                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16512                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17587533                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17587533                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17587533                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17587533                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012622                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012622                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000413                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000413                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007680                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007680                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007680                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007680                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32958.539216                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32958.539216                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 57769.702142                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57769.702142                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33498.782872                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33498.782872                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33498.782872                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33498.782872                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       512399                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 30141.117647                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24331                       # number of writebacks
system.cpu2.dcache.writebacks::total            24331                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80382                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80382                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2936                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2936                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83318                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83318                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83318                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83318                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51745                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51745                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51750                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51750                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51750                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51750                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    852211941                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    852211941                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       255115                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       255115                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    852467056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    852467056                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    852467056                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    852467056                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002942                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002942                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16469.454846                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16469.454846                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        51023                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        51023                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16472.793353                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16472.793353                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16472.793353                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16472.793353                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
