LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY RCA IS

	GENERIC(
			N: INTEGER := 32
	);

    PORT ( A : IN  STD_LOGIC_VECTOR (N-1 DOWNTO 0);
			 B : IN  STD_LOGIC_VECTOR (N-1 DOWNTO 0);
			 CIN : IN  STD_LOGIC;
			 SPROVA : OUT  STD_LOGIC_VECTOR (N-1 DOWNTO 0);
			 COUT : OUT  STD_LOGIC);
		 
END RCA;

ARCHITECTURE BEHAVIORAL OF RCA IS

COMPONENT FA IS

	PORT ( 	X : IN  STD_LOGIC;
				Y : IN  STD_LOGIC;
				CIN : IN  STD_LOGIC;
				S : OUT  STD_LOGIC;
				COUT : OUT  STD_LOGIC);
	END COMPONENT;

SIGNAL C: STD_LOGIC_VECTOR( N DOWNTO 0);

BEGIN

	FA_GEN : FOR I IN 0 TO N-1 GENERATE
		FAS : FA
		PORT MAP(
			X => A(I),
			Y => B(I) XOR CIN ,
			CIN => C(I),
			S => SPROVA(I),
			COUT => C(I+1)  );

	END GENERATE;
	
	
	C(0) <= CIN;
	COUT <= C(N);
	
END BEHAVIORAL;
