{"sha": "26de50b098414b0322acad162a1797fe06bd261b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjZkZTUwYjA5ODQxNGIwMzIyYWNhZDE2MmExNzk3ZmUwNmJkMjYxYg==", "commit": {"author": {"name": "Jan Beulich", "email": "jbeulich@suse.com", "date": "2017-05-02T08:19:26Z"}, "committer": {"name": "Jan Beulich", "email": "jbeulich@gcc.gnu.org", "date": "2017-05-02T08:19:26Z"}, "message": "x86: vpermil2p{s,d} have no commutative operands\n\nWhile either of the last two operands can be in memory, they can't be\nswapped.\n\ngcc/\n2017-05-01  Jan Beulich  <jbeulich@suse.com>\n\n\t* config/i386/sse.md (xop_vpermil2<mode>3): Do not allow operand\n\tswapping, add (x,x,m,x,n) alternative.\n\nFrom-SVN: r247464", "tree": {"sha": "09e39f74a3cc49a589fcd529b8bd06ba69f66c6e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/09e39f74a3cc49a589fcd529b8bd06ba69f66c6e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/26de50b098414b0322acad162a1797fe06bd261b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/26de50b098414b0322acad162a1797fe06bd261b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/26de50b098414b0322acad162a1797fe06bd261b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/26de50b098414b0322acad162a1797fe06bd261b/comments", "author": {"login": "jbeulich", "id": 5610135, "node_id": "MDQ6VXNlcjU2MTAxMzU=", "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jbeulich", "html_url": "https://github.com/jbeulich", "followers_url": "https://api.github.com/users/jbeulich/followers", "following_url": "https://api.github.com/users/jbeulich/following{/other_user}", "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}", "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions", "organizations_url": "https://api.github.com/users/jbeulich/orgs", "repos_url": "https://api.github.com/users/jbeulich/repos", "events_url": "https://api.github.com/users/jbeulich/events{/privacy}", "received_events_url": "https://api.github.com/users/jbeulich/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "2132d92e271aed11587bafa5beadb1ee09c005cd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2132d92e271aed11587bafa5beadb1ee09c005cd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2132d92e271aed11587bafa5beadb1ee09c005cd"}], "stats": {"total": 15, "additions": 10, "deletions": 5}, "files": [{"sha": "72110a2a88056152597911b919a4929768c29a61", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26de50b098414b0322acad162a1797fe06bd261b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26de50b098414b0322acad162a1797fe06bd261b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=26de50b098414b0322acad162a1797fe06bd261b", "patch": "@@ -1,3 +1,8 @@\n+2017-05-01  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* config/i386/sse.md (xop_vpermil2<mode>3): Do not allow operand\n+\tswapping, add (x,x,m,x,n) alternative.\n+\n 2017-05-01  Nathan Sidwell  <nathan@acm.org>\n \n \t* calls.c (combine_pending_stack_adjustment_and_call): Remove"}, {"sha": "beb155d07da47a8037ba8e11b02caf107cd65c64", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 5, "deletions": 5, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/26de50b098414b0322acad162a1797fe06bd261b/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/26de50b098414b0322acad162a1797fe06bd261b/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=26de50b098414b0322acad162a1797fe06bd261b", "patch": "@@ -17092,12 +17092,12 @@\n    (set_attr \"mode\" \"TI\")])\n \n (define_insn \"xop_vpermil2<mode>3\"\n-  [(set (match_operand:VF_128_256 0 \"register_operand\" \"=x\")\n+  [(set (match_operand:VF_128_256 0 \"register_operand\" \"=x,x\")\n \t(unspec:VF_128_256\n-\t  [(match_operand:VF_128_256 1 \"register_operand\" \"x\")\n-\t   (match_operand:VF_128_256 2 \"nonimmediate_operand\" \"%x\")\n-\t   (match_operand:<sseintvecmode> 3 \"nonimmediate_operand\" \"xm\")\n-\t   (match_operand:SI 4 \"const_0_to_3_operand\" \"n\")]\n+\t  [(match_operand:VF_128_256 1 \"register_operand\" \"x,x\")\n+\t   (match_operand:VF_128_256 2 \"nonimmediate_operand\" \"x,m\")\n+\t   (match_operand:<sseintvecmode> 3 \"nonimmediate_operand\" \"xm,x\")\n+\t   (match_operand:SI 4 \"const_0_to_3_operand\" \"n,n\")]\n \t  UNSPEC_VPERMIL2))]\n   \"TARGET_XOP\"\n   \"vpermil2<ssemodesuffix>\\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}\""}]}