clockCycle 0.83333ns
strControllerClockFreq 1.2GHz
numTxnGenReqQEntries 32
numTxnGenResQEntries 32
numCtrlReqQEntries 32
numCtrlResQEntries 32
numTxnQEntries 64
numCmdQEntries 16
numChannels 1
numRanksPerChannel 1
numBankGroupsPerRank 4
numBanksPerBankGroup 4
numRowsPerBank 32768
numColsPerBank 128
numBytesPerTransaction 64
relCommandWidth 1
boolReadFirstTxnScheduling 1
txnSchedulingPolicy FRFCFS #FCFS  #FCFS, FRFCFS
readWriteRatio 0.667
boolUseReadA 0
boolUseWriteA 0
boolUseRefresh 1
boolAllocateCmdResACT 0
boolAllocateCmdResREAD 1
boolAllocateCmdResREADA 1
boolAllocateCmdResWRITE 1
boolAllocateCmdResWRITEA 1
boolAllocateCmdResPRE 0
boolPrintCmdTrace 0
strCmdTraceFile trace_ddr4_ramulator
verbose 0
debug_level 4
debug_location 1		#0:none, 1:stdout, 2:stderr, 3:file
debug_file debuglog
debug_flag dvcctrl,txncvt	#devicectrl,txncvt,addrhash,cmdsch
strAddressMapStr _rrrrrrrrrrrrrrr_BB_bb_lllllll_xxx_hhhhhh_ # __r:15_l:11__bb__R__BB__h:5__
bankPolicy 1
randomSeed 0
nRC 55
nRRD 4
nRRD_L 6
nRRD_S 4
nRCD 16
nCCD 4
nCCD_L 6
nCCD_L_WR 1
nCCD_S 4
nAL 15
nCL 16
nCWL 12
nWR 18
nWTR 3
nWTR_L 9
nWTR_S 3
nRTW 4
nEWTR 6
nERTW 6
nEWTW 6
nERTR 2
nRAS 39
nRTP 9
nRP 16
nRFC 312
nREFI 9360
nFAW 26
nBL 4
