# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
RT_TCL_PATH=/opt/Xilinx/Vitis/2019.2/scripts/rt/base_tcl/tcl
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/lib/:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/lib//server:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/runtime/lib/x86_64:/opt/Xilinx/Vitis/2019.2/bin/../lnx64/tools/dot/lib
XILINX_VITIS=/opt/Xilinx/Vitis/2019.2
SSH_CONNECTION=158.42.54.124 33332 158.42.54.249 3322
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/opt/Xilinx/Vitis/2019.2/scripts/rt/data
LANG=es_ES.UTF-8
DISPLAY=localhost:14.0
RDI_INSTALLROOT=/opt/Xilinx
OLDPWD=/opt/Xilinx/Vitis/2019.2/bin
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2019.2/bin
MAKE_TERMOUT=/dev/pts/4
MFLAGS=
XILINX_XRT=/opt/xilinx/xrt
XILINX_VIVADO=/opt/Xilinx/Vivado/2019.2
XILINX_SDK=/opt/Xilinx/Vitis/2019.2
XILINX_SDX=/opt/Xilinx/Vivado/2019.2
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2019.2
XDG_SESSION_ID=1191
USER=jorga20j
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_INSTALLVER=2019.2
RDI_JAVA_VERSION=9.0.4
PWD=/home/jorga20j/Vitis_Accel_Examples/cpp_kernels/simple_vadd
XILINX_HLS=/opt/Xilinx/Vivado/2019.2
HOME=/home/jorga20j
SSH_CLIENT=158.42.54.124 33332 3322
TCL_LIBRARY=/opt/Xilinx/Vitis/2019.2/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2019.2
RDI_APPROOT=/opt/Xilinx/Vitis/2019.2
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2019.2/tps/lnx64
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2019.2/tps/isl
RDI_PLATFORM=lnx64
RDI_BINROOT=/opt/Xilinx/Vitis/2019.2/bin
XILINX_ENABLE_SCOUT_HLS=0
RDI_PROG=/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o:/opt/Xilinx/Vitis/2019.2/runtime/lib/x86_64:/opt/Xilinx/Vitis/2019.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/opt/Xilinx/Vitis/2019.2/data
SYNTH_COMMON=/opt/Xilinx/Vitis/2019.2/scripts/rt/data
SSH_TTY=/dev/pts/4
MAIL=/var/mail/jorga20j
SHELL=/bin/bash
TERM=xterm-256color
MAKELEVEL=1
HDI_APPROOT=/opt/Xilinx/Vitis/2019.2
SHLVL=3
PYTHONPATH=/opt/xilinx/xrt/python:
MAKE_TERMERR=/dev/pts/4
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
LOGNAME=jorga20j
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1012/bus
XDG_RUNTIME_DIR=/run/user/1012
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
PATH=/opt/Xilinx/Vivado/2019.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2019.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2019.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2019.2/bin:/opt/Xilinx/Vitis/2019.2/tps/lnx64/jre9.0.4/bin:/opt/Xilinx/Vivado/2019.2/bin:/opt/xilinx/xrt/bin:/opt/Xilinx/Vitis/2019.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2019.2/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2019.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2019.2/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2019.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2019.2/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RDI_JAVA_PLATFORM=
MAKEFLAGS=
HDI_PROCESSOR=x86_64
RDI_LIBDIR=/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2019.2/lib/lnx64.o
_=/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=33037
XILINX_CD_SESSION=136194c3-aa0f-4da5-b350-990f5f92e228
XILINX_RS_PORT=43711
XILINX_RS_SESSION=b14ebafa-04f7-4d04-8f08-7a437897906b


V++ command line :
------------------------------------------
/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t sw_emu --platform xilinx_u200_xdma_201830_2 --save-temps -g --temp_dir ./_x.sw_emu.xilinx_u200_xdma_201830_2 -c -k krnl_vadd -Isrc -o_x.sw_emu.xilinx_u200_xdma_201830_2/krnl_vadd.xo src/krnl_vadd.cpp 
  Options from -O    :  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"
  Options from *.ini : 
  Options from Hw Platform : 

Target platform : /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 29 Jun 2020 08:00:31
------------------------------------------
step: performing high-level synthesis for kernel:krnl_vadd
timestamp: 29 Jun 2020 08:00:39
launch dir: /home/jorga20j/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.sw_emu.xilinx_u200_xdma_201830_2/krnl_vadd/krnl_vadd
cmd: vivado_hls -f /home/jorga20j/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.sw_emu.xilinx_u200_xdma_201830_2/krnl_vadd/krnl_vadd/krnl_vadd.tcl -messageDb vivado_hls.pb
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 29 Jun 2020 08:00:39
output: /home/jorga20j/Vitis_Accel_Examples/cpp_kernels/simple_vadd/_x.sw_emu.xilinx_u200_xdma_201830_2/reports/krnl_vadd/system_estimate_krnl_vadd.xtxt
