Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 17:59:40 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.761        0.000                      0                  854        0.122        0.000                      0                  854        0.922        0.000                       0                   488  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_adc_pll    {0.000 5.000}        10.000          100.000         
  clk_out1_video_pll  {0.000 7.692}        15.385          65.000          
  clk_out2_video_pll  {0.000 1.538}        3.077           325.000         
  clkfbout_adc_pll    {0.000 10.000}       20.000          50.000          
  clkfbout_video_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     2  
  clk_out1_adc_pll          5.761        0.000                      0                  381        0.133        0.000                      0                  381        4.500        0.000                       0                   171  
  clk_out1_video_pll        7.749        0.000                      0                  473        0.122        0.000                      0                  473        6.712        0.000                       0                   299  
  clk_out2_video_pll                                                                                                                                                    0.922        0.000                       0                    10  
  clkfbout_adc_pll                                                                                                                                                     17.845        0.000                       0                     3  
  clkfbout_video_pll                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_adc_pll
  To Clock:  clk_out1_adc_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.828ns (19.932%)  route 3.326ns (80.068%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.546    -0.927    ad7606_sample_m0/CLK
    SLICE_X55Y79         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.471 f  ad7606_sample_m0/wait_cnt_reg[11]/Q
                         net (fo=2, routed)           1.121     0.650    ad7606_sample_m0/wait_cnt[11]
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.124     0.774 r  ad7606_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=1, routed)           0.780     1.554    ad7606_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     1.678 r  ad7606_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=34, routed)          1.425     3.103    ad7606_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I1_O)        0.124     3.227 r  ad7606_sample_m0/wait_cnt[31]_i_2/O
                         net (fo=1, routed)           0.000     3.227    ad7606_sample_m0/wait_cnt_0[31]
    SLICE_X57Y83         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    11.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.587    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.366 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.953    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.044 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.436     8.479    ad7606_sample_m0/CLK
    SLICE_X57Y83         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[31]/C
                         clock pessimism              0.561     9.041    
                         clock uncertainty           -0.085     8.956    
    SLICE_X57Y83         FDCE (Setup_fdce_C_D)        0.032     8.988    ad7606_sample_m0/wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          8.988    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.828ns (19.941%)  route 3.324ns (80.059%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.546    -0.927    ad7606_sample_m0/CLK
    SLICE_X55Y79         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.471 f  ad7606_sample_m0/wait_cnt_reg[11]/Q
                         net (fo=2, routed)           1.121     0.650    ad7606_sample_m0/wait_cnt[11]
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.124     0.774 r  ad7606_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=1, routed)           0.780     1.554    ad7606_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     1.678 r  ad7606_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=34, routed)          1.423     3.101    ad7606_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I1_O)        0.124     3.225 r  ad7606_sample_m0/wait_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     3.225    ad7606_sample_m0/wait_cnt_0[30]
    SLICE_X57Y83         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    11.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.587    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.366 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.953    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.044 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.436     8.479    ad7606_sample_m0/CLK
    SLICE_X57Y83         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[30]/C
                         clock pessimism              0.561     9.041    
                         clock uncertainty           -0.085     8.956    
    SLICE_X57Y83         FDCE (Setup_fdce_C_D)        0.031     8.987    ad7606_sample_m0/wait_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -3.225    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.828ns (20.842%)  route 3.145ns (79.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.546    -0.927    ad7606_sample_m0/CLK
    SLICE_X55Y79         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.471 f  ad7606_sample_m0/wait_cnt_reg[11]/Q
                         net (fo=2, routed)           1.121     0.650    ad7606_sample_m0/wait_cnt[11]
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.124     0.774 r  ad7606_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=1, routed)           0.780     1.554    ad7606_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     1.678 r  ad7606_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=34, routed)          1.243     2.921    ad7606_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X57Y82         LUT5 (Prop_lut5_I1_O)        0.124     3.045 r  ad7606_sample_m0/wait_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     3.045    ad7606_sample_m0/wait_cnt_0[28]
    SLICE_X57Y82         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    11.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.587    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.366 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.953    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.044 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.435     8.478    ad7606_sample_m0/CLK
    SLICE_X57Y82         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[28]/C
                         clock pessimism              0.561     9.040    
                         clock uncertainty           -0.085     8.955    
    SLICE_X57Y82         FDCE (Setup_fdce_C_D)        0.032     8.987    ad7606_sample_m0/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.828ns (20.868%)  route 3.140ns (79.132%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.546    -0.927    ad7606_sample_m0/CLK
    SLICE_X55Y79         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.471 f  ad7606_sample_m0/wait_cnt_reg[11]/Q
                         net (fo=2, routed)           1.121     0.650    ad7606_sample_m0/wait_cnt[11]
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.124     0.774 r  ad7606_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=1, routed)           0.780     1.554    ad7606_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     1.678 r  ad7606_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=34, routed)          1.238     2.916    ad7606_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X57Y82         LUT5 (Prop_lut5_I1_O)        0.124     3.040 r  ad7606_sample_m0/wait_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.040    ad7606_sample_m0/wait_cnt_0[24]
    SLICE_X57Y82         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    11.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.587    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.366 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.953    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.044 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.435     8.478    ad7606_sample_m0/CLK
    SLICE_X57Y82         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[24]/C
                         clock pessimism              0.561     9.040    
                         clock uncertainty           -0.085     8.955    
    SLICE_X57Y82         FDCE (Setup_fdce_C_D)        0.031     8.986    ad7606_sample_m0/wait_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.828ns (20.977%)  route 3.119ns (79.023%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.546    -0.927    ad7606_sample_m0/CLK
    SLICE_X55Y79         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.471 f  ad7606_sample_m0/wait_cnt_reg[11]/Q
                         net (fo=2, routed)           1.121     0.650    ad7606_sample_m0/wait_cnt[11]
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.124     0.774 r  ad7606_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=1, routed)           0.780     1.554    ad7606_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     1.678 r  ad7606_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=34, routed)          1.218     2.896    ad7606_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X55Y81         LUT5 (Prop_lut5_I1_O)        0.124     3.020 r  ad7606_sample_m0/wait_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     3.020    ad7606_sample_m0/wait_cnt_0[17]
    SLICE_X55Y81         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    11.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.587    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.366 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.953    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.044 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.432     8.475    ad7606_sample_m0/CLK
    SLICE_X55Y81         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[17]/C
                         clock pessimism              0.575     9.051    
                         clock uncertainty           -0.085     8.966    
    SLICE_X55Y81         FDCE (Setup_fdce_C_D)        0.029     8.995    ad7606_sample_m0/wait_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.828ns (21.084%)  route 3.099ns (78.916%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.546    -0.927    ad7606_sample_m0/CLK
    SLICE_X55Y79         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.471 f  ad7606_sample_m0/wait_cnt_reg[11]/Q
                         net (fo=2, routed)           1.121     0.650    ad7606_sample_m0/wait_cnt[11]
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.124     0.774 r  ad7606_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=1, routed)           0.780     1.554    ad7606_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     1.678 r  ad7606_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=34, routed)          1.198     2.876    ad7606_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I1_O)        0.124     3.000 r  ad7606_sample_m0/wait_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     3.000    ad7606_sample_m0/wait_cnt_0[29]
    SLICE_X57Y83         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    11.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.587    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.366 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.953    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.044 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.436     8.479    ad7606_sample_m0/CLK
    SLICE_X57Y83         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[29]/C
                         clock pessimism              0.561     9.041    
                         clock uncertainty           -0.085     8.956    
    SLICE_X57Y83         FDCE (Setup_fdce_C_D)        0.031     8.987    ad7606_sample_m0/wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          8.987    
                         arrival time                          -3.000    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.828ns (21.139%)  route 3.089ns (78.861%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.546    -0.927    ad7606_sample_m0/CLK
    SLICE_X55Y79         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.471 f  ad7606_sample_m0/wait_cnt_reg[11]/Q
                         net (fo=2, routed)           1.121     0.650    ad7606_sample_m0/wait_cnt[11]
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.124     0.774 r  ad7606_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=1, routed)           0.780     1.554    ad7606_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     1.678 r  ad7606_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=34, routed)          1.187     2.865    ad7606_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.124     2.989 r  ad7606_sample_m0/wait_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.989    ad7606_sample_m0/wait_cnt_0[26]
    SLICE_X55Y83         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    11.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.587    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.366 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.953    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.044 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.435     8.478    ad7606_sample_m0/CLK
    SLICE_X55Y83         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[26]/C
                         clock pessimism              0.575     9.054    
                         clock uncertainty           -0.085     8.969    
    SLICE_X55Y83         FDCE (Setup_fdce_C_D)        0.029     8.998    ad7606_sample_m0/wait_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          8.998    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/wait_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.828ns (21.218%)  route 3.074ns (78.782%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.546    -0.927    ad7606_sample_m0/CLK
    SLICE_X55Y79         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.471 f  ad7606_sample_m0/wait_cnt_reg[11]/Q
                         net (fo=2, routed)           1.121     0.650    ad7606_sample_m0/wait_cnt[11]
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.124     0.774 r  ad7606_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=1, routed)           0.780     1.554    ad7606_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     1.678 r  ad7606_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=34, routed)          1.173     2.851    ad7606_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I1_O)        0.124     2.975 r  ad7606_sample_m0/wait_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.975    ad7606_sample_m0/wait_cnt_0[27]
    SLICE_X57Y83         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    11.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.587    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.366 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.953    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.044 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.436     8.479    ad7606_sample_m0/CLK
    SLICE_X57Y83         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[27]/C
                         clock pessimism              0.561     9.041    
                         clock uncertainty           -0.085     8.956    
    SLICE_X57Y83         FDCE (Setup_fdce_C_D)        0.029     8.985    ad7606_sample_m0/wait_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -2.975    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 ad7606_sample_m1/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m1/wait_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 2.305ns (59.721%)  route 1.555ns (40.279%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 8.545 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.616    -0.857    ad7606_sample_m1/CLK
    SLICE_X60Y82         FDCE                                         r  ad7606_sample_m1/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDCE (Prop_fdce_C_Q)         0.518    -0.339 r  ad7606_sample_m1/wait_cnt_reg[0]/Q
                         net (fo=35, routed)          0.605     0.266    ad7606_sample_m1/wait_cnt_reg_n_0_[0]
    SLICE_X61Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.846 r  ad7606_sample_m1/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.846    ad7606_sample_m1/wait_cnt0_carry_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.960 r  ad7606_sample_m1/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.960    ad7606_sample_m1/wait_cnt0_carry__0_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.074 r  ad7606_sample_m1/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.074    ad7606_sample_m1/wait_cnt0_carry__1_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.188 r  ad7606_sample_m1/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.188    ad7606_sample_m1/wait_cnt0_carry__2_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.302 r  ad7606_sample_m1/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.302    ad7606_sample_m1/wait_cnt0_carry__3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.416 r  ad7606_sample_m1/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.416    ad7606_sample_m1/wait_cnt0_carry__4_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.750 r  ad7606_sample_m1/wait_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.950     2.699    ad7606_sample_m1/wait_cnt0_carry__5_n_6
    SLICE_X62Y83         LUT5 (Prop_lut5_I0_O)        0.303     3.002 r  ad7606_sample_m1/wait_cnt[26]_i_1__0/O
                         net (fo=1, routed)           0.000     3.002    ad7606_sample_m1/wait_cnt[26]
    SLICE_X62Y83         FDCE                                         r  ad7606_sample_m1/wait_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    11.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.587    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.366 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.953    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.044 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.502     8.545    ad7606_sample_m1/CLK
    SLICE_X62Y83         FDCE                                         r  ad7606_sample_m1/wait_cnt_reg[26]/C
                         clock pessimism              0.561     9.107    
                         clock uncertainty           -0.085     9.022    
    SLICE_X62Y83         FDCE (Setup_fdce_C_D)        0.029     9.051    ad7606_sample_m1/wait_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 ad7606_sample_m0/wait_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_adc_pll rise@10.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.828ns (21.348%)  route 3.051ns (78.652%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     2.729    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.236 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.569    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.473 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.546    -0.927    ad7606_sample_m0/CLK
    SLICE_X55Y79         FDCE                                         r  ad7606_sample_m0/wait_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDCE (Prop_fdce_C_Q)         0.456    -0.471 r  ad7606_sample_m0/wait_cnt_reg[11]/Q
                         net (fo=2, routed)           1.121     0.650    ad7606_sample_m0/wait_cnt[11]
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.124     0.774 f  ad7606_sample_m0/wait_cnt[31]_i_6/O
                         net (fo=1, routed)           0.780     1.554    ad7606_sample_m0/wait_cnt[31]_i_6_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I0_O)        0.124     1.678 f  ad7606_sample_m0/wait_cnt[31]_i_3/O
                         net (fo=34, routed)          1.149     2.827    ad7606_sample_m0/wait_cnt[31]_i_3_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.951 r  ad7606_sample_m0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.951    ad7606_sample_m0/state[0]_i_1_n_0
    SLICE_X52Y83         FDCE                                         r  ad7606_sample_m0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                     10.000    10.000 r  
    Y18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    11.425 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    12.587    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.366 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.953    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.044 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         1.435     8.478    ad7606_sample_m0/CLK
    SLICE_X52Y83         FDCE                                         r  ad7606_sample_m0/state_reg[0]/C
                         clock pessimism              0.561     9.040    
                         clock uncertainty           -0.085     8.955    
    SLICE_X52Y83         FDCE (Setup_fdce_C_D)        0.081     9.036    ad7606_sample_m0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                  6.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ad7606_sample_m1/sample_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.434%)  route 0.236ns (62.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.560    -0.584    ad7606_sample_m1/CLK
    SLICE_X48Y84         FDCE                                         r  ad7606_sample_m1/sample_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  ad7606_sample_m1/sample_cnt_reg[5]/Q
                         net (fo=3, routed)           0.236    -0.208    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.874    -0.777    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.341    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ad7606_if_m0/ad_ch2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m1/adc_data_offset_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.227%)  route 0.113ns (40.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.559    -0.585    ad7606_if_m0/clk_out1
    SLICE_X42Y88         FDRE                                         r  ad7606_if_m0/ad_ch2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  ad7606_if_m0/ad_ch2_reg[8]/Q
                         net (fo=1, routed)           0.113    -0.308    ad7606_sample_m1/D[0]
    SLICE_X44Y88         FDCE                                         r  ad7606_sample_m1/adc_data_offset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.830    -0.821    ad7606_sample_m1/CLK
    SLICE_X44Y88         FDCE                                         r  ad7606_sample_m1/adc_data_offset_reg[8]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X44Y88         FDCE (Hold_fdce_C_D)         0.071    -0.477    ad7606_sample_m1/adc_data_offset_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ad7606_if_m0/ad_ch1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/adc_data_offset_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.306%)  route 0.119ns (45.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.557    -0.587    ad7606_if_m0/clk_out1
    SLICE_X41Y86         FDRE                                         r  ad7606_if_m0/ad_ch1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  ad7606_if_m0/ad_ch1_reg[12]/Q
                         net (fo=1, routed)           0.119    -0.328    ad7606_sample_m0/D[4]
    SLICE_X44Y86         FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.826    -0.824    ad7606_sample_m0/CLK
    SLICE_X44Y86         FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[12]/C
                         clock pessimism              0.273    -0.551    
    SLICE_X44Y86         FDCE (Hold_fdce_C_D)         0.047    -0.504    ad7606_sample_m0/adc_data_offset_reg[12]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ad7606_if_m0/ad_ch2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m1/adc_data_offset_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.559    -0.585    ad7606_if_m0/clk_out1
    SLICE_X43Y88         FDRE                                         r  ad7606_if_m0/ad_ch2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  ad7606_if_m0/ad_ch2_reg[10]/Q
                         net (fo=1, routed)           0.119    -0.325    ad7606_sample_m1/D[2]
    SLICE_X44Y88         FDCE                                         r  ad7606_sample_m1/adc_data_offset_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.830    -0.821    ad7606_sample_m1/CLK
    SLICE_X44Y88         FDCE                                         r  ad7606_sample_m1/adc_data_offset_reg[10]/C
                         clock pessimism              0.273    -0.548    
    SLICE_X44Y88         FDCE (Hold_fdce_C_D)         0.046    -0.502    ad7606_sample_m1/adc_data_offset_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ad7606_sample_m0/adc_data_offset_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/adc_data_narrow_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.501%)  route 0.100ns (41.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.558    -0.586    ad7606_sample_m0/CLK
    SLICE_X44Y86         FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  ad7606_sample_m0/adc_data_offset_reg[12]/Q
                         net (fo=1, routed)           0.100    -0.345    ad7606_sample_m0/adc_data_offset[12]
    SLICE_X47Y86         FDCE                                         r  ad7606_sample_m0/adc_data_narrow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.826    -0.824    ad7606_sample_m0/CLK
    SLICE_X47Y86         FDCE                                         r  ad7606_sample_m0/adc_data_narrow_reg[4]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X47Y86         FDCE (Hold_fdce_C_D)         0.047    -0.524    ad7606_sample_m0/adc_data_narrow_reg[4]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ad7606_sample_m0/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.667%)  route 0.291ns (67.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.560    -0.584    ad7606_sample_m0/CLK
    SLICE_X49Y86         FDCE                                         r  ad7606_sample_m0/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  ad7606_sample_m0/sample_cnt_reg[0]/Q
                         net (fo=8, routed)           0.291    -0.153    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.874    -0.777    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.341    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ad7606_if_m0/ad_ch1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/adc_data_offset_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.696%)  route 0.161ns (53.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.558    -0.586    ad7606_if_m0/clk_out1
    SLICE_X43Y87         FDRE                                         r  ad7606_if_m0/ad_ch1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ad7606_if_m0/ad_ch1_reg[14]/Q
                         net (fo=1, routed)           0.161    -0.284    ad7606_sample_m0/D[6]
    SLICE_X47Y86         FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.826    -0.824    ad7606_sample_m0/CLK
    SLICE_X47Y86         FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[14]/C
                         clock pessimism              0.273    -0.551    
    SLICE_X47Y86         FDCE (Hold_fdce_C_D)         0.078    -0.473    ad7606_sample_m0/adc_data_offset_reg[14]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ad7606_if_m0/ad_ch1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/adc_data_offset_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.696%)  route 0.161ns (53.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.558    -0.586    ad7606_if_m0/clk_out1
    SLICE_X43Y87         FDRE                                         r  ad7606_if_m0/ad_ch1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  ad7606_if_m0/ad_ch1_reg[10]/Q
                         net (fo=1, routed)           0.161    -0.284    ad7606_sample_m0/D[2]
    SLICE_X47Y86         FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.826    -0.824    ad7606_sample_m0/CLK
    SLICE_X47Y86         FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[10]/C
                         clock pessimism              0.273    -0.551    
    SLICE_X47Y86         FDCE (Hold_fdce_C_D)         0.076    -0.475    ad7606_sample_m0/adc_data_offset_reg[10]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ad7606_if_m0/ad_ch1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ad7606_sample_m0/adc_data_offset_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.152%)  route 0.122ns (48.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.558    -0.586    ad7606_if_m0/clk_out1
    SLICE_X43Y87         FDRE                                         r  ad7606_if_m0/ad_ch1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.458 r  ad7606_if_m0/ad_ch1_reg[8]/Q
                         net (fo=1, routed)           0.122    -0.336    ad7606_sample_m0/D[0]
    SLICE_X44Y86         FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.826    -0.824    ad7606_sample_m0/CLK
    SLICE_X44Y86         FDCE                                         r  ad7606_sample_m0/adc_data_offset_reg[8]/C
                         clock pessimism              0.273    -0.551    
    SLICE_X44Y86         FDCE (Hold_fdce_C_D)         0.022    -0.529    ad7606_sample_m0/adc_data_offset_reg[8]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ad7606_sample_m1/adc_data_narrow_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adc_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_adc_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adc_pll rise@0.000ns - clk_out1_adc_pll rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.660%)  route 0.408ns (74.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.562    -0.582    ad7606_sample_m1/CLK
    SLICE_X48Y89         FDCE                                         r  ad7606_sample_m1/adc_data_narrow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  ad7606_sample_m1/adc_data_narrow_reg[5]/Q
                         net (fo=1, routed)           0.408    -0.033    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adc_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adc_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adc_pll_m0/inst/clk_out1_adc_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adc_pll_m0/inst/clkout1_buf/O
                         net (fo=169, routed)         0.874    -0.777    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.253    -0.524    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.228    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_adc_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35     wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    adc_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y85     ad7606_if_m0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y86     ad7606_if_m0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y86     ad7606_if_m0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y86     ad7606_if_m0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y86     ad7606_if_m0/rst_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X45Y87     ad7606_if_m0/rst_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y85     ad7606_if_m0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     ad7606_if_m0/rst_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     ad7606_if_m0/rst_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     ad7606_if_m0/rst_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     ad7606_if_m0/rst_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y88     ad7606_if_m0/rst_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y88     ad7606_if_m0/rst_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y89     ad7606_sample_m1/adc_data_narrow_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y89     ad7606_sample_m1/adc_data_narrow_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y87     ad7606_sample_m1/adc_data_narrow_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y86     ad7606_if_m0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y86     ad7606_if_m0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y86     ad7606_if_m0/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y86     ad7606_if_m0/rst_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     ad7606_if_m0/rst_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     ad7606_if_m0/rst_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     ad7606_if_m0/rst_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X45Y87     ad7606_if_m0/rst_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y86     ad7606_sample_m1/adc_data_narrow_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y87     ad7606_sample_m1/adc_data_narrow_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 3.252ns (45.788%)  route 3.850ns (54.212%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.042 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.691 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.472     3.164    wav_display_m1/timing_gen_xy_m0/doutb[4]
    SLICE_X49Y88         LUT6 (Prop_lut6_I3_O)        0.124     3.288 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.288    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.838 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.563     5.400    wav_display_m1/v_data1_carry_n_0
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  wav_display_m1/v_data[14]_i_1/O
                         net (fo=4, routed)           0.815     6.340    wav_display_m1/v_data[14]_i_1_n_0
    SLICE_X59Y87         FDSE                                         r  wav_display_m1/v_data_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.501    14.042    wav_display_m1/bbstub_clk_out1
    SLICE_X59Y87         FDSE                                         r  wav_display_m1/v_data_reg[4]/C
                         clock pessimism              0.567    14.609    
                         clock uncertainty           -0.091    14.518    
    SLICE_X59Y87         FDSE (Setup_fdse_C_S)       -0.429    14.089    wav_display_m1/v_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        7.102ns  (logic 3.252ns (45.788%)  route 3.850ns (54.212%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.042 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.691 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.472     3.164    wav_display_m1/timing_gen_xy_m0/doutb[4]
    SLICE_X49Y88         LUT6 (Prop_lut6_I3_O)        0.124     3.288 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.288    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.838 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.563     5.400    wav_display_m1/v_data1_carry_n_0
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  wav_display_m1/v_data[14]_i_1/O
                         net (fo=4, routed)           0.815     6.340    wav_display_m1/v_data[14]_i_1_n_0
    SLICE_X59Y87         FDSE                                         r  wav_display_m1/v_data_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.501    14.042    wav_display_m1/bbstub_clk_out1
    SLICE_X59Y87         FDSE                                         r  wav_display_m1/v_data_reg[6]/C
                         clock pessimism              0.567    14.609    
                         clock uncertainty           -0.091    14.518    
    SLICE_X59Y87         FDSE (Setup_fdse_C_S)       -0.429    14.089    wav_display_m1/v_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.089    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 3.252ns (46.964%)  route 3.672ns (53.036%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 14.040 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.691 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.472     3.164    wav_display_m1/timing_gen_xy_m0/doutb[4]
    SLICE_X49Y88         LUT6 (Prop_lut6_I3_O)        0.124     3.288 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.288    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.838 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.563     5.400    wav_display_m1/v_data1_carry_n_0
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  wav_display_m1/v_data[14]_i_1/O
                         net (fo=4, routed)           0.637     6.162    wav_display_m1/v_data[14]_i_1_n_0
    SLICE_X60Y84         FDSE                                         r  wav_display_m1/v_data_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.499    14.040    wav_display_m1/bbstub_clk_out1
    SLICE_X60Y84         FDSE                                         r  wav_display_m1/v_data_reg[8]/C
                         clock pessimism              0.567    14.607    
                         clock uncertainty           -0.091    14.516    
    SLICE_X60Y84         FDSE (Setup_fdse_C_S)       -0.524    13.992    wav_display_m1/v_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             8.067ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 3.252ns (47.939%)  route 3.532ns (52.061%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 14.041 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.691 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.472     3.164    wav_display_m1/timing_gen_xy_m0/doutb[4]
    SLICE_X49Y88         LUT6 (Prop_lut6_I3_O)        0.124     3.288 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.288    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.838 r  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.563     5.400    wav_display_m1/v_data1_carry_n_0
    SLICE_X58Y87         LUT2 (Prop_lut2_I1_O)        0.124     5.524 r  wav_display_m1/v_data[14]_i_1/O
                         net (fo=4, routed)           0.497     6.021    wav_display_m1/v_data[14]_i_1_n_0
    SLICE_X61Y85         FDSE                                         r  wav_display_m1/v_data_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.500    14.041    wav_display_m1/bbstub_clk_out1
    SLICE_X61Y85         FDSE                                         r  wav_display_m1/v_data_reg[14]/C
                         clock pessimism              0.567    14.608    
                         clock uncertainty           -0.091    14.517    
    SLICE_X61Y85         FDSE (Setup_fdse_C_S)       -0.429    14.088    wav_display_m1/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.088    
                         arrival time                          -6.021    
  -------------------------------------------------------------------
                         slack                                  8.067    

Slack (MET) :             9.025ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 3.252ns (51.748%)  route 3.032ns (48.252%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.042 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.691 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.472     3.164    wav_display_m1/timing_gen_xy_m0/doutb[4]
    SLICE_X49Y88         LUT6 (Prop_lut6_I3_O)        0.124     3.288 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.288    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.838 f  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.560     5.398    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X58Y87         LUT3 (Prop_lut3_I1_O)        0.124     5.522 r  wav_display_m1/timing_gen_xy_m0/v_data[16]_i_1/O
                         net (fo=1, routed)           0.000     5.522    wav_display_m1/timing_gen_xy_m0_n_9
    SLICE_X58Y87         FDRE                                         r  wav_display_m1/v_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.501    14.042    wav_display_m1/bbstub_clk_out1
    SLICE_X58Y87         FDRE                                         r  wav_display_m1/v_data_reg[16]/C
                         clock pessimism              0.567    14.609    
                         clock uncertainty           -0.091    14.518    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)        0.029    14.547    wav_display_m1/v_data_reg[16]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  9.025    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.215ns (56.913%)  route 2.434ns (43.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 13.976 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.691 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.190     2.882    wav_display_m0/timing_gen_xy_m0/doutb[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.006 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.006    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.519 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.734     4.252    wav_display_m0/v_data1
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     4.376 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.510     4.886    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  wav_display_m0/v_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.435    13.976    wav_display_m0/bbstub_clk_out1
    SLICE_X56Y86         FDRE                                         r  wav_display_m0/v_data_reg[14]/C
                         clock pessimism              0.567    14.543    
                         clock uncertainty           -0.091    14.452    
    SLICE_X56Y86         FDRE (Setup_fdre_C_R)       -0.524    13.928    wav_display_m0/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.215ns (56.913%)  route 2.434ns (43.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 13.976 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.691 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.190     2.882    wav_display_m0/timing_gen_xy_m0/doutb[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.006 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.006    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.519 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.734     4.252    wav_display_m0/v_data1
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     4.376 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.510     4.886    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  wav_display_m0/v_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.435    13.976    wav_display_m0/bbstub_clk_out1
    SLICE_X56Y86         FDRE                                         r  wav_display_m0/v_data_reg[4]/C
                         clock pessimism              0.567    14.543    
                         clock uncertainty           -0.091    14.452    
    SLICE_X56Y86         FDRE (Setup_fdre_C_R)       -0.524    13.928    wav_display_m0/v_data_reg[4]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.215ns (56.913%)  route 2.434ns (43.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 13.976 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.691 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.190     2.882    wav_display_m0/timing_gen_xy_m0/doutb[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.006 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.006    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.519 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.734     4.252    wav_display_m0/v_data1
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     4.376 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.510     4.886    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  wav_display_m0/v_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.435    13.976    wav_display_m0/bbstub_clk_out1
    SLICE_X56Y86         FDRE                                         r  wav_display_m0/v_data_reg[6]/C
                         clock pessimism              0.567    14.543    
                         clock uncertainty           -0.091    14.452    
    SLICE_X56Y86         FDRE (Setup_fdre_C_R)       -0.524    13.928    wav_display_m0/v_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.041ns  (required time - arrival time)
  Source:                 wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/v_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.215ns (56.913%)  route 2.434ns (43.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 13.976 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.691 r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.190     2.882    wav_display_m0/timing_gen_xy_m0/doutb[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I2_O)        0.124     3.006 r  wav_display_m0/timing_gen_xy_m0/v_data1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.006    wav_display_m0/timing_gen_xy_m0_n_10
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.519 r  wav_display_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.734     4.252    wav_display_m0/v_data1
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     4.376 r  wav_display_m0/v_data[14]_i_1/O
                         net (fo=4, routed)           0.510     4.886    wav_display_m0/v_data[14]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  wav_display_m0/v_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.435    13.976    wav_display_m0/bbstub_clk_out1
    SLICE_X56Y86         FDRE                                         r  wav_display_m0/v_data_reg[8]/C
                         clock pessimism              0.567    14.543    
                         clock uncertainty           -0.091    14.452    
    SLICE_X56Y86         FDRE (Setup_fdre_C_R)       -0.524    13.928    wav_display_m0/v_data_reg[8]
  -------------------------------------------------------------------
                         required time                         13.928    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  9.041    

Slack (MET) :             9.043ns  (required time - arrival time)
  Source:                 wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/v_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_video_pll rise@15.385ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 3.280ns (51.962%)  route 3.032ns (48.038%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.042 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.763ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.336     2.832    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.118 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.452    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.356 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.593    -0.763    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     1.691 r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.472     3.164    wav_display_m1/timing_gen_xy_m0/doutb[4]
    SLICE_X49Y88         LUT6 (Prop_lut6_I3_O)        0.124     3.288 r  wav_display_m1/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.288    wav_display_m1/timing_gen_xy_m0_n_5
    SLICE_X49Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.838 f  wav_display_m1/v_data1_carry/CO[3]
                         net (fo=3, routed)           1.560     5.398    wav_display_m1/timing_gen_xy_m0/CO[0]
    SLICE_X58Y87         LUT3 (Prop_lut3_I1_O)        0.152     5.550 r  wav_display_m1/timing_gen_xy_m0/v_data[22]_i_1/O
                         net (fo=1, routed)           0.000     5.550    wav_display_m1/timing_gen_xy_m0_n_8
    SLICE_X58Y87         FDRE                                         r  wav_display_m1/v_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     15.385    15.385 r  
    Y18                                               0.000    15.385 r  sys_clk (IN)
                         net (fo=0)                   0.000    15.385    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    16.810 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.261    18.071    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    10.863 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.450    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.541 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         1.501    14.042    wav_display_m1/bbstub_clk_out1
    SLICE_X58Y87         FDRE                                         r  wav_display_m1/v_data_reg[22]/C
                         clock pessimism              0.567    14.609    
                         clock uncertainty           -0.091    14.518    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)        0.075    14.593    wav_display_m1/v_data_reg[22]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  9.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.589    -0.519    rgb2dvi_m0/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X65Y89         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDPE (Prop_fdpe_C_Q)         0.141    -0.378 r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.322    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y89         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.860    -0.750    rgb2dvi_m0/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X65Y89         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.231    -0.519    
    SLICE_X65Y89         FDPE (Hold_fdpe_C_D)         0.075    -0.444    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 wav_display_m0/rdaddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.362%)  route 0.227ns (61.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.558    -0.550    wav_display_m0/bbstub_clk_out1
    SLICE_X49Y85         FDRE                                         r  wav_display_m0/rdaddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  wav_display_m0/rdaddress_reg[3]/Q
                         net (fo=5, routed)           0.227    -0.183    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.869    -0.741    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y34         RAMB18E1                                     r  wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.248    -0.493    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.310    wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.590    -0.518    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X62Y91         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.053    -0.324    rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X63Y91         LUT6 (Prop_lut6_I4_O)        0.045    -0.279 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.860    -0.749    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X63Y91         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.244    -0.505    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.092    -0.413    rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.971%)  route 0.236ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.558    -0.550    wav_display_m1/bbstub_clk_out1
    SLICE_X52Y85         FDRE                                         r  wav_display_m1/rdaddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  wav_display_m1/rdaddress_reg[3]/Q
                         net (fo=5, routed)           0.236    -0.150    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.869    -0.741    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.473    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.290    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.491%)  route 0.251ns (60.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.558    -0.550    wav_display_m1/bbstub_clk_out1
    SLICE_X50Y85         FDRE                                         r  wav_display_m1/rdaddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  wav_display_m1/rdaddress_reg[5]/Q
                         net (fo=3, routed)           0.251    -0.135    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.869    -0.741    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.473    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.290    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.683%)  route 0.132ns (48.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.589    -0.519    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X61Y91         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=9, routed)           0.132    -0.246    rgb2dvi_m0/DataEncoders[0].DataEncoder/p_0_in6_in
    SLICE_X62Y91         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.860    -0.749    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X62Y91         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.268    -0.481    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.078    -0.403    rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.550%)  route 0.261ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.558    -0.550    wav_display_m1/bbstub_clk_out1
    SLICE_X52Y85         FDRE                                         r  wav_display_m1/rdaddress_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  wav_display_m1/rdaddress_reg[1]/Q
                         net (fo=7, routed)           0.261    -0.125    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.869    -0.741    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.473    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.290    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.590    -0.518    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X62Y91         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[0]/Q
                         net (fo=1, routed)           0.085    -0.292    rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[0]
    SLICE_X63Y91         LUT6 (Prop_lut6_I3_O)        0.045    -0.247 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw[0]_i_1_n_0
    SLICE_X63Y91         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.860    -0.749    rgb2dvi_m0/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X63Y91         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.244    -0.505    
    SLICE_X63Y91         FDRE (Hold_fdre_C_D)         0.092    -0.413    rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 wav_display_m1/v_data_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.644%)  route 0.132ns (48.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.586    -0.522    wav_display_m1/bbstub_clk_out1
    SLICE_X61Y85         FDSE                                         r  wav_display_m1/v_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  wav_display_m1/v_data_reg[14]/Q
                         net (fo=4, routed)           0.132    -0.249    rgb2dvi_m0/DataEncoders[1].DataEncoder/D[1]
    SLICE_X62Y84         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.855    -0.754    rgb2dvi_m0/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X62Y84         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.268    -0.486    
    SLICE_X62Y84         FDRE (Hold_fdre_C_D)         0.070    -0.416    rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 wav_display_m1/rdaddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.293%)  route 0.276ns (62.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.558    -0.550    wav_display_m1/bbstub_clk_out1
    SLICE_X52Y85         FDRE                                         r  wav_display_m1/rdaddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  wav_display_m1/rdaddress_reg[0]/Q
                         net (fo=8, routed)           0.276    -0.111    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=297, routed)         0.869    -0.741    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y35         RAMB18E1                                     r  wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.473    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.290    wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y34     wav_display_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y35     wav_display_m1/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y86     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y85     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y84     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y83     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y94     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y93     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X1Y90     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X60Y92     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y86     wav_display_m0/timing_gen_xy_m0/i_data_d1_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y85     wav_display_m1/timing_gen_xy_m0/i_data_d0_reg[16]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.077       0.922      BUFGCTRL_X0Y17   video_pll_m0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y86     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y85     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y84     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y83     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y94     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y93     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y90     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X1Y89     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.077       1.828      MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.077       210.283    MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adc_pll
  To Clock:  clkfbout_adc_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adc_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    adc_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  adc_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



