-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity NTT_ntt_10_stages is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    in_buf_ce0 : OUT STD_LOGIC;
    in_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_buf_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    in_buf_ce1 : OUT STD_LOGIC;
    in_buf_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_buf_ce0 : OUT STD_LOGIC;
    out_buf_we0 : OUT STD_LOGIC;
    out_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    out_buf_ce1 : OUT STD_LOGIC;
    out_buf_we1 : OUT STD_LOGIC;
    out_buf_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of NTT_ntt_10_stages is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal GMb_ce0 : STD_LOGIC;
    signal GMb_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage0_ce0 : STD_LOGIC;
    signal stage0_we0 : STD_LOGIC;
    signal stage0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage0_ce1 : STD_LOGIC;
    signal stage0_we1 : STD_LOGIC;
    signal stage0_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage0_1_ce0 : STD_LOGIC;
    signal stage0_1_we0 : STD_LOGIC;
    signal stage0_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage0_1_ce1 : STD_LOGIC;
    signal stage0_1_we1 : STD_LOGIC;
    signal stage0_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage0_2_ce0 : STD_LOGIC;
    signal stage0_2_we0 : STD_LOGIC;
    signal stage0_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage0_2_ce1 : STD_LOGIC;
    signal stage0_2_we1 : STD_LOGIC;
    signal stage0_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage0_3_ce0 : STD_LOGIC;
    signal stage0_3_we0 : STD_LOGIC;
    signal stage0_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage0_3_ce1 : STD_LOGIC;
    signal stage0_3_we1 : STD_LOGIC;
    signal stage0_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage1_ce0 : STD_LOGIC;
    signal stage1_we0 : STD_LOGIC;
    signal stage1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage1_ce1 : STD_LOGIC;
    signal stage1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage1_1_ce0 : STD_LOGIC;
    signal stage1_1_we0 : STD_LOGIC;
    signal stage1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage1_1_ce1 : STD_LOGIC;
    signal stage1_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage1_2_ce0 : STD_LOGIC;
    signal stage1_2_we0 : STD_LOGIC;
    signal stage1_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage1_2_ce1 : STD_LOGIC;
    signal stage1_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage1_3_ce0 : STD_LOGIC;
    signal stage1_3_we0 : STD_LOGIC;
    signal stage1_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal stage1_3_ce1 : STD_LOGIC;
    signal stage1_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_start : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_done : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_idle : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_ready : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_we1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_we1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_we1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_we1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_start : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_done : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_idle : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_ready : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_GMb_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_start : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_done : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_idle : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_ready : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_GMb_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_start : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_done : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_idle : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_ready : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_GMb_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_start : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_done : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_idle : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_ready : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_GMb_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_start : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_done : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_idle : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_ready : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_GMb_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_start : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_done : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_idle : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_ready : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_GMb_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_start : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_done : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_idle : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_ready : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_GMb_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_start : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_done : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_idle : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_ready : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_2_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_1_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_3_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_GMb_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_start : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_done : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_idle : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_ready : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_4_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_we0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_ce1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_we1 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_5_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_6_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_GMb_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_GMb_ce0 : STD_LOGIC;
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce0 : OUT STD_LOGIC;
        stage0_4_we0 : OUT STD_LOGIC;
        stage0_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce1 : OUT STD_LOGIC;
        stage0_4_we1 : OUT STD_LOGIC;
        stage0_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce0 : OUT STD_LOGIC;
        stage0_6_we0 : OUT STD_LOGIC;
        stage0_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce1 : OUT STD_LOGIC;
        stage0_6_we1 : OUT STD_LOGIC;
        stage0_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        in_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_buf_ce0 : OUT STD_LOGIC;
        in_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_buf_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        in_buf_ce1 : OUT STD_LOGIC;
        in_buf_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce0 : OUT STD_LOGIC;
        stage0_we0 : OUT STD_LOGIC;
        stage0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce1 : OUT STD_LOGIC;
        stage0_we1 : OUT STD_LOGIC;
        stage0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce0 : OUT STD_LOGIC;
        stage0_5_we0 : OUT STD_LOGIC;
        stage0_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce1 : OUT STD_LOGIC;
        stage0_5_we1 : OUT STD_LOGIC;
        stage0_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce0 : OUT STD_LOGIC;
        stage1_1_we0 : OUT STD_LOGIC;
        stage1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce0 : OUT STD_LOGIC;
        stage1_3_we0 : OUT STD_LOGIC;
        stage1_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce0 : OUT STD_LOGIC;
        stage0_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce1 : OUT STD_LOGIC;
        stage0_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce0 : OUT STD_LOGIC;
        stage0_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce1 : OUT STD_LOGIC;
        stage0_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce0 : OUT STD_LOGIC;
        stage1_we0 : OUT STD_LOGIC;
        stage1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce0 : OUT STD_LOGIC;
        stage1_2_we0 : OUT STD_LOGIC;
        stage1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce0 : OUT STD_LOGIC;
        stage0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce1 : OUT STD_LOGIC;
        stage0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce0 : OUT STD_LOGIC;
        stage0_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce1 : OUT STD_LOGIC;
        stage0_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        GMb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        GMb_ce0 : OUT STD_LOGIC;
        GMb_q0 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce0 : OUT STD_LOGIC;
        stage0_4_we0 : OUT STD_LOGIC;
        stage0_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce0 : OUT STD_LOGIC;
        stage0_6_we0 : OUT STD_LOGIC;
        stage0_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce0 : OUT STD_LOGIC;
        stage1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce1 : OUT STD_LOGIC;
        stage1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce0 : OUT STD_LOGIC;
        stage1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce1 : OUT STD_LOGIC;
        stage1_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce0 : OUT STD_LOGIC;
        stage0_we0 : OUT STD_LOGIC;
        stage0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce0 : OUT STD_LOGIC;
        stage0_5_we0 : OUT STD_LOGIC;
        stage0_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce0 : OUT STD_LOGIC;
        stage1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce1 : OUT STD_LOGIC;
        stage1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce0 : OUT STD_LOGIC;
        stage1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce1 : OUT STD_LOGIC;
        stage1_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        GMb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        GMb_ce0 : OUT STD_LOGIC;
        GMb_q0 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce0 : OUT STD_LOGIC;
        stage1_1_we0 : OUT STD_LOGIC;
        stage1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce0 : OUT STD_LOGIC;
        stage1_3_we0 : OUT STD_LOGIC;
        stage1_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce0 : OUT STD_LOGIC;
        stage0_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce1 : OUT STD_LOGIC;
        stage0_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce0 : OUT STD_LOGIC;
        stage0_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce1 : OUT STD_LOGIC;
        stage0_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce0 : OUT STD_LOGIC;
        stage1_we0 : OUT STD_LOGIC;
        stage1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce0 : OUT STD_LOGIC;
        stage1_2_we0 : OUT STD_LOGIC;
        stage1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce0 : OUT STD_LOGIC;
        stage0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce1 : OUT STD_LOGIC;
        stage0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce0 : OUT STD_LOGIC;
        stage0_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce1 : OUT STD_LOGIC;
        stage0_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        GMb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        GMb_ce0 : OUT STD_LOGIC;
        GMb_q0 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce0 : OUT STD_LOGIC;
        stage0_4_we0 : OUT STD_LOGIC;
        stage0_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce0 : OUT STD_LOGIC;
        stage0_6_we0 : OUT STD_LOGIC;
        stage0_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce0 : OUT STD_LOGIC;
        stage1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce1 : OUT STD_LOGIC;
        stage1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce0 : OUT STD_LOGIC;
        stage1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce1 : OUT STD_LOGIC;
        stage1_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce0 : OUT STD_LOGIC;
        stage0_we0 : OUT STD_LOGIC;
        stage0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce0 : OUT STD_LOGIC;
        stage0_5_we0 : OUT STD_LOGIC;
        stage0_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce0 : OUT STD_LOGIC;
        stage1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce1 : OUT STD_LOGIC;
        stage1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce0 : OUT STD_LOGIC;
        stage1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce1 : OUT STD_LOGIC;
        stage1_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        GMb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        GMb_ce0 : OUT STD_LOGIC;
        GMb_q0 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce0 : OUT STD_LOGIC;
        stage1_1_we0 : OUT STD_LOGIC;
        stage1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce0 : OUT STD_LOGIC;
        stage1_3_we0 : OUT STD_LOGIC;
        stage1_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce0 : OUT STD_LOGIC;
        stage0_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce1 : OUT STD_LOGIC;
        stage0_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce0 : OUT STD_LOGIC;
        stage0_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce1 : OUT STD_LOGIC;
        stage0_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce0 : OUT STD_LOGIC;
        stage1_we0 : OUT STD_LOGIC;
        stage1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce0 : OUT STD_LOGIC;
        stage1_2_we0 : OUT STD_LOGIC;
        stage1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce0 : OUT STD_LOGIC;
        stage0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce1 : OUT STD_LOGIC;
        stage0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce0 : OUT STD_LOGIC;
        stage0_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce1 : OUT STD_LOGIC;
        stage0_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        GMb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        GMb_ce0 : OUT STD_LOGIC;
        GMb_q0 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_17 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce0 : OUT STD_LOGIC;
        stage0_4_we0 : OUT STD_LOGIC;
        stage0_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce0 : OUT STD_LOGIC;
        stage0_6_we0 : OUT STD_LOGIC;
        stage0_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce0 : OUT STD_LOGIC;
        stage1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce1 : OUT STD_LOGIC;
        stage1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce0 : OUT STD_LOGIC;
        stage1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce1 : OUT STD_LOGIC;
        stage1_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce0 : OUT STD_LOGIC;
        stage0_we0 : OUT STD_LOGIC;
        stage0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce0 : OUT STD_LOGIC;
        stage0_5_we0 : OUT STD_LOGIC;
        stage0_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce0 : OUT STD_LOGIC;
        stage1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce1 : OUT STD_LOGIC;
        stage1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce0 : OUT STD_LOGIC;
        stage1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce1 : OUT STD_LOGIC;
        stage1_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        GMb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        GMb_ce0 : OUT STD_LOGIC;
        GMb_q0 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_18 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce0 : OUT STD_LOGIC;
        stage1_1_we0 : OUT STD_LOGIC;
        stage1_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce0 : OUT STD_LOGIC;
        stage1_3_we0 : OUT STD_LOGIC;
        stage1_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce0 : OUT STD_LOGIC;
        stage0_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce1 : OUT STD_LOGIC;
        stage0_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce0 : OUT STD_LOGIC;
        stage0_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce1 : OUT STD_LOGIC;
        stage0_6_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce0 : OUT STD_LOGIC;
        stage1_we0 : OUT STD_LOGIC;
        stage1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce0 : OUT STD_LOGIC;
        stage1_2_we0 : OUT STD_LOGIC;
        stage1_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce0 : OUT STD_LOGIC;
        stage0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce1 : OUT STD_LOGIC;
        stage0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce0 : OUT STD_LOGIC;
        stage0_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce1 : OUT STD_LOGIC;
        stage0_5_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        GMb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        GMb_ce0 : OUT STD_LOGIC;
        GMb_q0 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce0 : OUT STD_LOGIC;
        stage0_6_we0 : OUT STD_LOGIC;
        stage0_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce0 : OUT STD_LOGIC;
        stage0_5_we0 : OUT STD_LOGIC;
        stage0_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce0 : OUT STD_LOGIC;
        stage0_4_we0 : OUT STD_LOGIC;
        stage0_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce0 : OUT STD_LOGIC;
        stage0_we0 : OUT STD_LOGIC;
        stage0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_ce0 : OUT STD_LOGIC;
        stage1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_2_ce0 : OUT STD_LOGIC;
        stage1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_1_ce0 : OUT STD_LOGIC;
        stage1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage1_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage1_3_ce0 : OUT STD_LOGIC;
        stage1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        GMb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        GMb_ce0 : OUT STD_LOGIC;
        GMb_q0 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_110 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stage0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_ce0 : OUT STD_LOGIC;
        stage0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_4_ce0 : OUT STD_LOGIC;
        stage0_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_buf_ce0 : OUT STD_LOGIC;
        out_buf_we0 : OUT STD_LOGIC;
        out_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_buf_ce1 : OUT STD_LOGIC;
        out_buf_we1 : OUT STD_LOGIC;
        out_buf_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stage0_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_5_ce0 : OUT STD_LOGIC;
        stage0_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        stage0_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        stage0_6_ce0 : OUT STD_LOGIC;
        stage0_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        GMb_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        GMb_ce0 : OUT STD_LOGIC;
        GMb_q0 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_ntt_10_stages_GMb_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component NTT_ntt_10_stages_stage0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component NTT_ntt_10_stages_stage1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    GMb_U : component NTT_ntt_10_stages_GMb_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => GMb_address0,
        ce0 => GMb_ce0,
        q0 => GMb_q0);

    stage0_U : component NTT_ntt_10_stages_stage0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stage0_address0,
        ce0 => stage0_ce0,
        we0 => stage0_we0,
        d0 => stage0_d0,
        q0 => stage0_q0,
        address1 => stage0_address1,
        ce1 => stage0_ce1,
        we1 => stage0_we1,
        d1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_d1,
        q1 => stage0_q1);

    stage0_1_U : component NTT_ntt_10_stages_stage0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stage0_1_address0,
        ce0 => stage0_1_ce0,
        we0 => stage0_1_we0,
        d0 => stage0_1_d0,
        q0 => stage0_1_q0,
        address1 => stage0_1_address1,
        ce1 => stage0_1_ce1,
        we1 => stage0_1_we1,
        d1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_d1,
        q1 => stage0_1_q1);

    stage0_2_U : component NTT_ntt_10_stages_stage0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stage0_2_address0,
        ce0 => stage0_2_ce0,
        we0 => stage0_2_we0,
        d0 => stage0_2_d0,
        q0 => stage0_2_q0,
        address1 => stage0_2_address1,
        ce1 => stage0_2_ce1,
        we1 => stage0_2_we1,
        d1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_d1,
        q1 => stage0_2_q1);

    stage0_3_U : component NTT_ntt_10_stages_stage0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stage0_3_address0,
        ce0 => stage0_3_ce0,
        we0 => stage0_3_we0,
        d0 => stage0_3_d0,
        q0 => stage0_3_q0,
        address1 => stage0_3_address1,
        ce1 => stage0_3_ce1,
        we1 => stage0_3_we1,
        d1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_d1,
        q1 => stage0_3_q1);

    stage1_U : component NTT_ntt_10_stages_stage1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stage1_address0,
        ce0 => stage1_ce0,
        we0 => stage1_we0,
        d0 => stage1_d0,
        q0 => stage1_q0,
        address1 => stage1_address1,
        ce1 => stage1_ce1,
        q1 => stage1_q1);

    stage1_1_U : component NTT_ntt_10_stages_stage1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stage1_1_address0,
        ce0 => stage1_1_ce0,
        we0 => stage1_1_we0,
        d0 => stage1_1_d0,
        q0 => stage1_1_q0,
        address1 => stage1_1_address1,
        ce1 => stage1_1_ce1,
        q1 => stage1_1_q1);

    stage1_2_U : component NTT_ntt_10_stages_stage1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stage1_2_address0,
        ce0 => stage1_2_ce0,
        we0 => stage1_2_we0,
        d0 => stage1_2_d0,
        q0 => stage1_2_q0,
        address1 => stage1_2_address1,
        ce1 => stage1_2_ce1,
        q1 => stage1_2_q1);

    stage1_3_U : component NTT_ntt_10_stages_stage1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => stage1_3_address0,
        ce0 => stage1_3_ce0,
        we0 => stage1_3_we0,
        d0 => stage1_3_d0,
        q0 => stage1_3_q0,
        address1 => stage1_3_address1,
        ce1 => stage1_3_ce1,
        q1 => stage1_3_q1);

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60 : component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_start,
        ap_done => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_done,
        ap_idle => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_idle,
        ap_ready => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_ready,
        stage0_4_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_address0,
        stage0_4_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_ce0,
        stage0_4_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_we0,
        stage0_4_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_d0,
        stage0_4_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_address1,
        stage0_4_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_ce1,
        stage0_4_we1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_we1,
        stage0_4_d1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_d1,
        stage0_6_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_address0,
        stage0_6_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_ce0,
        stage0_6_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_we0,
        stage0_6_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_d0,
        stage0_6_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_address1,
        stage0_6_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_ce1,
        stage0_6_we1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_we1,
        stage0_6_d1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_d1,
        in_buf_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_address0,
        in_buf_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_ce0,
        in_buf_q0 => in_buf_q0,
        in_buf_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_address1,
        in_buf_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_ce1,
        in_buf_q1 => in_buf_q1,
        stage0_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_address0,
        stage0_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_ce0,
        stage0_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_we0,
        stage0_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_d0,
        stage0_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_address1,
        stage0_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_ce1,
        stage0_we1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_we1,
        stage0_d1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_d1,
        stage0_5_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_address0,
        stage0_5_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_ce0,
        stage0_5_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_we0,
        stage0_5_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_d0,
        stage0_5_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_address1,
        stage0_5_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_ce1,
        stage0_5_we1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_we1,
        stage0_5_d1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_d1);

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74 : component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_start,
        ap_done => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_done,
        ap_idle => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_idle,
        ap_ready => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_ready,
        stage1_1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_address0,
        stage1_1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_ce0,
        stage1_1_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_we0,
        stage1_1_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_d0,
        stage1_3_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_address0,
        stage1_3_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_ce0,
        stage1_3_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_we0,
        stage1_3_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_d0,
        stage0_4_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_address0,
        stage0_4_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_ce0,
        stage0_4_q0 => stage0_1_q0,
        stage0_4_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_address1,
        stage0_4_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_ce1,
        stage0_4_q1 => stage0_1_q1,
        stage0_6_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_address0,
        stage0_6_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_ce0,
        stage0_6_q0 => stage0_3_q0,
        stage0_6_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_address1,
        stage0_6_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_ce1,
        stage0_6_q1 => stage0_3_q1,
        stage1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_address0,
        stage1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_ce0,
        stage1_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_we0,
        stage1_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_d0,
        stage1_2_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_address0,
        stage1_2_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_ce0,
        stage1_2_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_we0,
        stage1_2_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_d0,
        stage0_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_address0,
        stage0_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_ce0,
        stage0_q0 => stage0_q0,
        stage0_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_address1,
        stage0_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_ce1,
        stage0_q1 => stage0_q1,
        stage0_5_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_address0,
        stage0_5_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_ce0,
        stage0_5_q0 => stage0_2_q0,
        stage0_5_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_address1,
        stage0_5_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_ce1,
        stage0_5_q1 => stage0_2_q1,
        GMb_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_GMb_address0,
        GMb_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_GMb_ce0,
        GMb_q0 => GMb_q0);

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88 : component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_start,
        ap_done => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_done,
        ap_idle => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_idle,
        ap_ready => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_ready,
        stage0_4_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_address0,
        stage0_4_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_ce0,
        stage0_4_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_we0,
        stage0_4_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_d0,
        stage0_6_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_address0,
        stage0_6_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_ce0,
        stage0_6_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_we0,
        stage0_6_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_d0,
        stage1_1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_address0,
        stage1_1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_ce0,
        stage1_1_q0 => stage1_1_q0,
        stage1_1_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_address1,
        stage1_1_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_ce1,
        stage1_1_q1 => stage1_1_q1,
        stage1_3_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_address0,
        stage1_3_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_ce0,
        stage1_3_q0 => stage1_3_q0,
        stage1_3_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_address1,
        stage1_3_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_ce1,
        stage1_3_q1 => stage1_3_q1,
        stage0_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_address0,
        stage0_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_ce0,
        stage0_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_we0,
        stage0_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_d0,
        stage0_5_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_address0,
        stage0_5_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_ce0,
        stage0_5_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_we0,
        stage0_5_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_d0,
        stage1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_address0,
        stage1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_ce0,
        stage1_q0 => stage1_q0,
        stage1_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_address1,
        stage1_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_ce1,
        stage1_q1 => stage1_q1,
        stage1_2_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_address0,
        stage1_2_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_ce0,
        stage1_2_q0 => stage1_2_q0,
        stage1_2_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_address1,
        stage1_2_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_ce1,
        stage1_2_q1 => stage1_2_q1,
        GMb_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_GMb_address0,
        GMb_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_GMb_ce0,
        GMb_q0 => GMb_q0);

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102 : component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_start,
        ap_done => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_done,
        ap_idle => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_idle,
        ap_ready => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_ready,
        stage1_1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_address0,
        stage1_1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_ce0,
        stage1_1_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_we0,
        stage1_1_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_d0,
        stage1_3_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_address0,
        stage1_3_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_ce0,
        stage1_3_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_we0,
        stage1_3_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_d0,
        stage0_4_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_address0,
        stage0_4_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_ce0,
        stage0_4_q0 => stage0_1_q0,
        stage0_4_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_address1,
        stage0_4_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_ce1,
        stage0_4_q1 => stage0_1_q1,
        stage0_6_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_address0,
        stage0_6_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_ce0,
        stage0_6_q0 => stage0_3_q0,
        stage0_6_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_address1,
        stage0_6_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_ce1,
        stage0_6_q1 => stage0_3_q1,
        stage1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_address0,
        stage1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_ce0,
        stage1_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_we0,
        stage1_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_d0,
        stage1_2_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_address0,
        stage1_2_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_ce0,
        stage1_2_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_we0,
        stage1_2_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_d0,
        stage0_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_address0,
        stage0_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_ce0,
        stage0_q0 => stage0_q0,
        stage0_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_address1,
        stage0_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_ce1,
        stage0_q1 => stage0_q1,
        stage0_5_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_address0,
        stage0_5_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_ce0,
        stage0_5_q0 => stage0_2_q0,
        stage0_5_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_address1,
        stage0_5_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_ce1,
        stage0_5_q1 => stage0_2_q1,
        GMb_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_GMb_address0,
        GMb_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_GMb_ce0,
        GMb_q0 => GMb_q0);

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116 : component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_start,
        ap_done => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_done,
        ap_idle => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_idle,
        ap_ready => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_ready,
        stage0_4_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_address0,
        stage0_4_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_ce0,
        stage0_4_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_we0,
        stage0_4_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_d0,
        stage0_6_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_address0,
        stage0_6_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_ce0,
        stage0_6_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_we0,
        stage0_6_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_d0,
        stage1_1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_address0,
        stage1_1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_ce0,
        stage1_1_q0 => stage1_1_q0,
        stage1_1_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_address1,
        stage1_1_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_ce1,
        stage1_1_q1 => stage1_1_q1,
        stage1_3_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_address0,
        stage1_3_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_ce0,
        stage1_3_q0 => stage1_3_q0,
        stage1_3_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_address1,
        stage1_3_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_ce1,
        stage1_3_q1 => stage1_3_q1,
        stage0_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_address0,
        stage0_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_ce0,
        stage0_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_we0,
        stage0_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_d0,
        stage0_5_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_address0,
        stage0_5_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_ce0,
        stage0_5_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_we0,
        stage0_5_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_d0,
        stage1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_address0,
        stage1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_ce0,
        stage1_q0 => stage1_q0,
        stage1_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_address1,
        stage1_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_ce1,
        stage1_q1 => stage1_q1,
        stage1_2_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_address0,
        stage1_2_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_ce0,
        stage1_2_q0 => stage1_2_q0,
        stage1_2_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_address1,
        stage1_2_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_ce1,
        stage1_2_q1 => stage1_2_q1,
        GMb_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_GMb_address0,
        GMb_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_GMb_ce0,
        GMb_q0 => GMb_q0);

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130 : component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_start,
        ap_done => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_done,
        ap_idle => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_idle,
        ap_ready => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_ready,
        stage1_1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_address0,
        stage1_1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_ce0,
        stage1_1_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_we0,
        stage1_1_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_d0,
        stage1_3_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_address0,
        stage1_3_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_ce0,
        stage1_3_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_we0,
        stage1_3_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_d0,
        stage0_4_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_address0,
        stage0_4_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_ce0,
        stage0_4_q0 => stage0_1_q0,
        stage0_4_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_address1,
        stage0_4_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_ce1,
        stage0_4_q1 => stage0_1_q1,
        stage0_6_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_address0,
        stage0_6_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_ce0,
        stage0_6_q0 => stage0_3_q0,
        stage0_6_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_address1,
        stage0_6_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_ce1,
        stage0_6_q1 => stage0_3_q1,
        stage1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_address0,
        stage1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_ce0,
        stage1_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_we0,
        stage1_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_d0,
        stage1_2_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_address0,
        stage1_2_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_ce0,
        stage1_2_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_we0,
        stage1_2_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_d0,
        stage0_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_address0,
        stage0_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_ce0,
        stage0_q0 => stage0_q0,
        stage0_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_address1,
        stage0_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_ce1,
        stage0_q1 => stage0_q1,
        stage0_5_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_address0,
        stage0_5_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_ce0,
        stage0_5_q0 => stage0_2_q0,
        stage0_5_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_address1,
        stage0_5_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_ce1,
        stage0_5_q1 => stage0_2_q1,
        GMb_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_GMb_address0,
        GMb_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_GMb_ce0,
        GMb_q0 => GMb_q0);

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144 : component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_17
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_start,
        ap_done => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_done,
        ap_idle => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_idle,
        ap_ready => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_ready,
        stage0_4_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_address0,
        stage0_4_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_ce0,
        stage0_4_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_we0,
        stage0_4_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_d0,
        stage0_6_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_address0,
        stage0_6_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_ce0,
        stage0_6_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_we0,
        stage0_6_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_d0,
        stage1_1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_address0,
        stage1_1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_ce0,
        stage1_1_q0 => stage1_1_q0,
        stage1_1_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_address1,
        stage1_1_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_ce1,
        stage1_1_q1 => stage1_1_q1,
        stage1_3_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_address0,
        stage1_3_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_ce0,
        stage1_3_q0 => stage1_3_q0,
        stage1_3_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_address1,
        stage1_3_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_ce1,
        stage1_3_q1 => stage1_3_q1,
        stage0_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_address0,
        stage0_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_ce0,
        stage0_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_we0,
        stage0_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_d0,
        stage0_5_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_address0,
        stage0_5_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_ce0,
        stage0_5_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_we0,
        stage0_5_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_d0,
        stage1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_address0,
        stage1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_ce0,
        stage1_q0 => stage1_q0,
        stage1_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_address1,
        stage1_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_ce1,
        stage1_q1 => stage1_q1,
        stage1_2_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_address0,
        stage1_2_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_ce0,
        stage1_2_q0 => stage1_2_q0,
        stage1_2_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_address1,
        stage1_2_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_ce1,
        stage1_2_q1 => stage1_2_q1,
        GMb_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_GMb_address0,
        GMb_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_GMb_ce0,
        GMb_q0 => GMb_q0);

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158 : component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_18
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_start,
        ap_done => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_done,
        ap_idle => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_idle,
        ap_ready => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_ready,
        stage1_1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_address0,
        stage1_1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_ce0,
        stage1_1_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_we0,
        stage1_1_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_d0,
        stage1_3_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_address0,
        stage1_3_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_ce0,
        stage1_3_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_we0,
        stage1_3_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_d0,
        stage0_4_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_address0,
        stage0_4_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_ce0,
        stage0_4_q0 => stage0_1_q0,
        stage0_4_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_address1,
        stage0_4_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_ce1,
        stage0_4_q1 => stage0_1_q1,
        stage0_6_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_address0,
        stage0_6_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_ce0,
        stage0_6_q0 => stage0_3_q0,
        stage0_6_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_address1,
        stage0_6_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_ce1,
        stage0_6_q1 => stage0_3_q1,
        stage1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_address0,
        stage1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_ce0,
        stage1_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_we0,
        stage1_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_d0,
        stage1_2_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_address0,
        stage1_2_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_ce0,
        stage1_2_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_we0,
        stage1_2_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_d0,
        stage0_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_address0,
        stage0_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_ce0,
        stage0_q0 => stage0_q0,
        stage0_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_address1,
        stage0_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_ce1,
        stage0_q1 => stage0_q1,
        stage0_5_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_address0,
        stage0_5_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_ce0,
        stage0_5_q0 => stage0_2_q0,
        stage0_5_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_address1,
        stage0_5_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_ce1,
        stage0_5_q1 => stage0_2_q1,
        GMb_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_GMb_address0,
        GMb_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_GMb_ce0,
        GMb_q0 => GMb_q0);

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172 : component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_start,
        ap_done => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_done,
        ap_idle => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_idle,
        ap_ready => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_ready,
        stage0_6_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_address0,
        stage0_6_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_ce0,
        stage0_6_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_we0,
        stage0_6_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_d0,
        stage0_5_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_address0,
        stage0_5_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_ce0,
        stage0_5_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_we0,
        stage0_5_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_d0,
        stage0_4_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_address0,
        stage0_4_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_ce0,
        stage0_4_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_we0,
        stage0_4_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_d0,
        stage0_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_address0,
        stage0_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_ce0,
        stage0_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_we0,
        stage0_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_d0,
        stage1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_address0,
        stage1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_ce0,
        stage1_q0 => stage1_q0,
        stage1_2_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_2_address0,
        stage1_2_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_2_ce0,
        stage1_2_q0 => stage1_2_q0,
        stage1_1_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_1_address0,
        stage1_1_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_1_ce0,
        stage1_1_q0 => stage1_1_q0,
        stage1_3_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_3_address0,
        stage1_3_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_3_ce0,
        stage1_3_q0 => stage1_3_q0,
        GMb_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_GMb_address0,
        GMb_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_GMb_ce0,
        GMb_q0 => GMb_q0);

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186 : component NTT_ntt_10_stages_Pipeline_VITIS_LOOP_44_110
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_start,
        ap_done => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_done,
        ap_idle => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_idle,
        ap_ready => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_ready,
        stage0_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_address0,
        stage0_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_ce0,
        stage0_q0 => stage0_q0,
        stage0_4_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_4_address0,
        stage0_4_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_4_ce0,
        stage0_4_q0 => stage0_1_q0,
        out_buf_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_address0,
        out_buf_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_ce0,
        out_buf_we0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_we0,
        out_buf_d0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_d0,
        out_buf_address1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_address1,
        out_buf_ce1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_ce1,
        out_buf_we1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_we1,
        out_buf_d1 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_d1,
        stage0_5_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_5_address0,
        stage0_5_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_5_ce0,
        stage0_5_q0 => stage0_2_q0,
        stage0_6_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_6_address0,
        stage0_6_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_6_ce0,
        stage0_6_q0 => stage0_3_q0,
        GMb_address0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_GMb_address0,
        GMb_ce0 => grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_GMb_ce0,
        GMb_q0 => GMb_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_ready = ap_const_logic_1)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_ready = ap_const_logic_1)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_ready = ap_const_logic_1)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_ready = ap_const_logic_1)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_ready = ap_const_logic_1)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_ready = ap_const_logic_1)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_ready = ap_const_logic_1)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_ready = ap_const_logic_1)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_ready = ap_const_logic_1)) then 
                    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_done, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_done, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_done, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_done, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_done, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_done, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_done, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_done, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_done, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    GMb_address0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_GMb_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_GMb_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_GMb_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_GMb_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_GMb_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_GMb_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_GMb_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_GMb_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_GMb_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            GMb_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_GMb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            GMb_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_GMb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            GMb_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_GMb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            GMb_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_GMb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            GMb_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_GMb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            GMb_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_GMb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            GMb_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_GMb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            GMb_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_GMb_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            GMb_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_GMb_address0;
        else 
            GMb_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    GMb_ce0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_GMb_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_GMb_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_GMb_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_GMb_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_GMb_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_GMb_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_GMb_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_GMb_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_GMb_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            GMb_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_GMb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            GMb_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_GMb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            GMb_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_GMb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            GMb_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_GMb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            GMb_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_GMb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            GMb_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_GMb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            GMb_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_GMb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            GMb_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_GMb_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            GMb_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_GMb_ce0;
        else 
            GMb_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_done)
    begin
        if ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_done)
    begin
        if ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_done)
    begin
        if ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_done)
    begin
        if ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_done)
    begin
        if ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_done)
    begin
        if ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_done)
    begin
        if ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_done)
    begin
        if ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_done)
    begin
        if ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_done)
    begin
        if ((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_done, ap_CS_fsm_state20)
    begin
        if ((((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_done, ap_CS_fsm_state20)
    begin
        if (((grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_start <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_ap_start_reg;
    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_start <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_ap_start_reg;
    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_start <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_ap_start_reg;
    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_start <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_ap_start_reg;
    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_start <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_ap_start_reg;
    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_start <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_ap_start_reg;
    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_start <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_ap_start_reg;
    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_start <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_ap_start_reg;
    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_start <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_ap_start_reg;
    grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_start <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_ap_start_reg;
    in_buf_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_address0;
    in_buf_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_address1;
    in_buf_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_ce0;
    in_buf_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_in_buf_ce1;
    out_buf_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_address0;
    out_buf_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_address1;
    out_buf_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_ce0;
    out_buf_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_ce1;
    out_buf_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_d0;
    out_buf_d1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_d1;
    out_buf_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_we0;
    out_buf_we1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_out_buf_we1;

    stage0_1_address0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            stage0_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_address0;
        else 
            stage0_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    stage0_1_address1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_address1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_address1;
        else 
            stage0_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    stage0_1_ce0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            stage0_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_ce0;
        else 
            stage0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_1_ce1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_ce1;
        else 
            stage0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_1_d0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_d0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_d0;
        else 
            stage0_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage0_1_we0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_we0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_we0;
        else 
            stage0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_1_we1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_1_we1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_4_we1;
        else 
            stage0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_2_address0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            stage0_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_address0;
        else 
            stage0_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    stage0_2_address1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_address1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_2_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_2_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_2_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_2_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_2_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_address1;
        else 
            stage0_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    stage0_2_ce0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            stage0_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_ce0;
        else 
            stage0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_2_ce1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_2_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_2_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_2_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_2_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_2_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_ce1;
        else 
            stage0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_2_d0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_d0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_2_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_2_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_2_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_2_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_2_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_d0;
        else 
            stage0_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage0_2_we0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_we0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_2_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_2_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_2_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_2_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_2_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_we0;
        else 
            stage0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_2_we1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_2_we1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_5_we1;
        else 
            stage0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_3_address0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            stage0_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_address0;
        else 
            stage0_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    stage0_3_address1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_address1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_3_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_3_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_3_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_3_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_3_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_address1;
        else 
            stage0_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    stage0_3_ce0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            stage0_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_ce0;
        else 
            stage0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_3_ce1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_3_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_3_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_3_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_3_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_3_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_ce1;
        else 
            stage0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_3_d0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_d0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_3_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_3_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_3_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_3_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_3_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_d0;
        else 
            stage0_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage0_3_we0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_we0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_3_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_3_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_3_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_3_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_3_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_we0;
        else 
            stage0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_3_we1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_3_we1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_6_we1;
        else 
            stage0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_address0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            stage0_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_address0;
        else 
            stage0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    stage0_address1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_address1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_address1;
        else 
            stage0_address1 <= "XXXXXXXX";
        end if; 
    end process;


    stage0_ce0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            stage0_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_110_fu_186_stage0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_ce0;
        else 
            stage0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_ce1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage0_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage0_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage0_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage0_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_ce1;
        else 
            stage0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_d0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_d0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_d0;
        else 
            stage0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage0_we0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_we0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage0_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage0_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage0_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage0_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_we0;
        else 
            stage0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage0_we1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stage0_we1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_1_fu_60_stage0_we1;
        else 
            stage0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_1_address0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage1_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_address0;
        else 
            stage1_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    stage1_1_address1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_address1, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_address1;
        else 
            stage1_1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    stage1_1_ce0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage1_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_ce0;
        else 
            stage1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_1_ce1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_ce1, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_1_ce1;
        else 
            stage1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_1_d0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_d0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_d0;
        else 
            stage1_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage1_1_we0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_we0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_1_we0;
        else 
            stage1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_2_address0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage1_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_2_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_address0;
        else 
            stage1_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    stage1_2_address1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_address1, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_2_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_2_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_2_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_address1;
        else 
            stage1_2_address1 <= "XXXXXXXX";
        end if; 
    end process;


    stage1_2_ce0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage1_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_2_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_ce0;
        else 
            stage1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_2_ce1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_ce1, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_2_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_2_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_2_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_2_ce1;
        else 
            stage1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_2_d0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_d0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_2_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_2_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_2_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_2_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_d0;
        else 
            stage1_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage1_2_we0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_we0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_2_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_2_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_2_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_2_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_2_we0;
        else 
            stage1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_3_address0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage1_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_3_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_address0;
        else 
            stage1_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    stage1_3_address1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_address1, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_3_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_3_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_3_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_address1;
        else 
            stage1_3_address1 <= "XXXXXXXX";
        end if; 
    end process;


    stage1_3_ce0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage1_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_3_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_ce0;
        else 
            stage1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_3_ce1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_ce1, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_3_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_3_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_3_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_3_ce1;
        else 
            stage1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_3_d0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_d0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_3_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_3_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_3_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_3_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_d0;
        else 
            stage1_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage1_3_we0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_we0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_3_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_3_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_3_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_3_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_3_we0;
        else 
            stage1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_address0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_address0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_address0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_address0;
        else 
            stage1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    stage1_address1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_address1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_address1, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_address1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_address1;
        else 
            stage1_address1 <= "XXXXXXXX";
        end if; 
    end process;


    stage1_ce0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_ce0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            stage1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_19_fu_172_stage1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_ce0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_ce0;
        else 
            stage1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_ce1_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_ce1, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_ce1, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            stage1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_17_fu_144_stage1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            stage1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_15_fu_116_stage1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            stage1_ce1 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_13_fu_88_stage1_ce1;
        else 
            stage1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    stage1_d0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_d0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_d0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_d0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_d0;
        else 
            stage1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stage1_we0_assign_proc : process(grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_we0, grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_we0, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            stage1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_18_fu_158_stage1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            stage1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_16_fu_130_stage1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            stage1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_14_fu_102_stage1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            stage1_we0 <= grp_ntt_10_stages_Pipeline_VITIS_LOOP_44_12_fu_74_stage1_we0;
        else 
            stage1_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
