Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May  8 23:42:06 2020
Info: Command: quartus_sh -t /usr/lib/legup-7.5/legup/examples/setup_proj.tcl Arria10 Arria10-PAC RoutP6 top 0
Info: Quartus(args): Arria10 Arria10-PAC RoutP6 top 0
Using /usr/lib/legup-7.5/legup/boards/Arria10/Arria10-PAC/Arria10-PAC.qsf
Info (23030): Evaluation of Tcl script /usr/lib/legup-7.5/legup/examples/setup_proj.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1038 megabytes
    Info: Processing ended: Fri May  8 23:42:06 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri May  8 23:42:06 2020
Info: Command: quartus_sh --64bit --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/top
Info: Revision Name = top
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:42:07 2020
Info: Command: quartus_ipgenerate top -c top --run_default_mode_op
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1231 megabytes
    Info: Processing ended: Fri May  8 23:42:07 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Spectra-Q Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:42:09 2020
Info: Command: quartus_syn --read_settings_files=off --write_settings_files=off top -c top
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Spectra-Q Synthesis...
Info: Project = "top"
Info: Revision = "top"
Info: Analyzing source files
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info: Elaborating from top-level entity "top"
Warning (13469): Verilog HDL assignment warning at RoutP6.v(3195): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 3195
Warning (13469): Verilog HDL assignment warning at RoutP6.v(3267): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 3267
Warning (13469): Verilog HDL assignment warning at RoutP6.v(3339): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 3339
Warning (13469): Verilog HDL assignment warning at RoutP6.v(3402): truncated value with size 5 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 3402
Warning (13469): Verilog HDL assignment warning at RoutP6.v(3423): truncated value with size 32 to match size of target (5) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 3423
Warning (13469): Verilog HDL assignment warning at RoutP6.v(3699): truncated value with size 8 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 3699
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4274): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4274
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4276): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4276
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4279): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4279
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4282): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4282
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4284): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4284
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4286): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4286
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4289): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4289
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4292): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4292
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4295): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4295
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4317): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4317
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4319): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4319
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4322): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4322
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4338): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4338
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4340): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4340
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4343): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4343
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4346): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4346
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4349): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4349
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4371): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4371
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4373): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4373
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4376): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4376
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4379): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4379
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4382): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4382
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4404): truncated value with size 32 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4404
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4406): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4406
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4409): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4409
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4412): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4412
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4415): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4415
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4418): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4418
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4421): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4421
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4424): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4424
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4427): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4427
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4430): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4430
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4433): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4433
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4436): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4436
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4439): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4439
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4442): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4442
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4445): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4445
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4448): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4448
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4542): truncated value with size 32 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4542
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4544): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4544
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4547): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4547
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4550): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4550
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4553): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4553
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4556): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4556
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4559): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4559
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4562): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4562
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4565): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4565
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4568): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4568
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4571): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4571
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4574): truncated value with size 30 to match size of target (14) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4574
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4650): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4650
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4652): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4652
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4655): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4655
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4658): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4658
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4680): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4680
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4682): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4682
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4685): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4685
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4688): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4688
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4710): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4710
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4712): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4712
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4715): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4715
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4718): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4718
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4721): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4721
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4724): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4724
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4727): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4727
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4730): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4730
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4733): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4733
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4736): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4736
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4739): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4739
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4742): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4742
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4745): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4745
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4748): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4748
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4751): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4751
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4754): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4754
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4757): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4757
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4760): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4760
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4763): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4763
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4766): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4766
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4769): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4769
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4772): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4772
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4775): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4775
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4778): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4778
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4781): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4781
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4784): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4784
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4787): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4787
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4790): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4790
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4793): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4793
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4796): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4796
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4799): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4799
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4802): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4802
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4805): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4805
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4808): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4808
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4811): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4811
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4814): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4814
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4817): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4817
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4820): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4820
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4823): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4823
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4826): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4826
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4829): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4829
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4832): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4832
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4835): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4835
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4838): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4838
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4841): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4841
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4844): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4844
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4847): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4847
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4850): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4850
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4853): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4853
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4856): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4856
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4859): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4859
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4862): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4862
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4865): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4865
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4868): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4868
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4871): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4871
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4874): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4874
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4877): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4877
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4880): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4880
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4883): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4883
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4886): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4886
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4889): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4889
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4892): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4892
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4895): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4895
Warning (13469): Verilog HDL assignment warning at RoutP6.v(4898): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 4898
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5286): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5286
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5288): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5288
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5291): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5291
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5294): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5294
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5297): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5297
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5300): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5300
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5303): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5303
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5306): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5306
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5309): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5309
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5312): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5312
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5315): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5315
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5318): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5318
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5321): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5321
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5324): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5324
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5327): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5327
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5330): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5330
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5333): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5333
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5336): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5336
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5339): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5339
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5342): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5342
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5345): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5345
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5348): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5348
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5351): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5351
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5354): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5354
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5357): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5357
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5360): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5360
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5363): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5363
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5366): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5366
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5369): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5369
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5372): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5372
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5375): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5375
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5378): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5378
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5381): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5381
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5384): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5384
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5387): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5387
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5390): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5390
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5393): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5393
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5396): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5396
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5399): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5399
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5402): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5402
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5405): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5405
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5408): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5408
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5411): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5411
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5414): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5414
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5417): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5417
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5420): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5420
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5423): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5423
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5426): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5426
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5429): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5429
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5432): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5432
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5435): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5435
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5438): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5438
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5441): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5441
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5444): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5444
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5447): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5447
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5450): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5450
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5453): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5453
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5456): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5456
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5459): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5459
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5462): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5462
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5465): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5465
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5468): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5468
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5471): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5471
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5474): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5474
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5856): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5856
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5858): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5858
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5861): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5861
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5864): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5864
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5867): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5867
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5870): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5870
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5873): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5873
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5876): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5876
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5879): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5879
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5882): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5882
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5885): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5885
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5888): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5888
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5891): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5891
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5894): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5894
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5897): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5897
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5900): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5900
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5903): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5903
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5906): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5906
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5909): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5909
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5912): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5912
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5915): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5915
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5918): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5918
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5921): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5921
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5924): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5924
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5927): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5927
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5930): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5930
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5933): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5933
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5936): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5936
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5939): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5939
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5942): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5942
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5945): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5945
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5948): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5948
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5951): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5951
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5954): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5954
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5957): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5957
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5960): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5960
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5963): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5963
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5966): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5966
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5969): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5969
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5972): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5972
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5975): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5975
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5978): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5978
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5981): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5981
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5984): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5984
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5987): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5987
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5990): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5990
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5993): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5993
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5996): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5996
Warning (13469): Verilog HDL assignment warning at RoutP6.v(5999): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 5999
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6002): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6002
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6005): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6005
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6008): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6008
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6011): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6011
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6014): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6014
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6017): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6017
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6020): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6020
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6023): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6023
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6026): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6026
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6029): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6029
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6032): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6032
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6035): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6035
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6038): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6038
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6041): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6041
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6044): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6044
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6432): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6432
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6434): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6434
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6437): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6437
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6440): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6440
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6443): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6443
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6446): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6446
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6449): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6449
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6452): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6452
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6455): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6455
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6458): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6458
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6461): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6461
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6464): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6464
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6467): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6467
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6470): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6470
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6473): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6473
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6476): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6476
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6479): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6479
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6482): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6482
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6485): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6485
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6488): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6488
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6491): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6491
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6494): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6494
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6497): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6497
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6500): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6500
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6503): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6503
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6506): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6506
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6509): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6509
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6512): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6512
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6515): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6515
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6518): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6518
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6521): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6521
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6524): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6524
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6527): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6527
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6530): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6530
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6533): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6533
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6536): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6536
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6539): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6539
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6542): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6542
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6545): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6545
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6548): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6548
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6551): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6551
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6554): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6554
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6557): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6557
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6560): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6560
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6563): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6563
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6566): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6566
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6569): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6569
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6572): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6572
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6575): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6575
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6578): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6578
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6581): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6581
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6584): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6584
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6587): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6587
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6590): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6590
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6593): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6593
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6596): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6596
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6599): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6599
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6602): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6602
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6605): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6605
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6608): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6608
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6611): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6611
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6614): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6614
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6617): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6617
Warning (13469): Verilog HDL assignment warning at RoutP6.v(6620): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 6620
Warning (13469): Verilog HDL assignment warning at RoutP6.v(7002): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 7002
Warning (13469): Verilog HDL assignment warning at RoutP6.v(7004): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 7004
Warning (13469): Verilog HDL assignment warning at RoutP6.v(7007): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 7007
Warning (13469): Verilog HDL assignment warning at RoutP6.v(7023): truncated value with size 32 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 7023
Warning (13469): Verilog HDL assignment warning at RoutP6.v(7025): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 7025
Warning (13469): Verilog HDL assignment warning at RoutP6.v(7028): truncated value with size 30 to match size of target (7) File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 7028
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_t4j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_gql1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_gql1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_hej2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_gql1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_gql1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_55j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_55j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 33
Info: Found 12 design entities
Info: There are 33 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla251507|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 722
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla252508|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/tmp-clearbox/top/88409/altsyncram_kql1.tdf Line: 722
Info: Saving pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "|"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "main_inst|main_grid|ram" is uninferred due to inappropriate RAM size File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 7286
Info (286030): Timing-Driven Synthesis is running
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (121) in the Memory Initialization File "/home/dalila/SDAccel/routing/LegUp/RoutP6/mem_init/main_grid.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "main_inst|mult_0" File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 3373
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "return_val[0]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[1]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[2]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[3]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[4]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[5]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[6]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[7]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[8]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[9]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[10]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[11]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[12]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[13]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[14]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[15]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[16]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[17]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[18]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[19]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[20]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[21]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[22]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[23]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[24]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[25]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[26]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[27]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[28]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[29]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[30]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
    Warning (13410): Pin "return_val[31]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutP6/RoutP6.v Line: 27
Info (17049): 319 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 3098 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 2791 logic cells
    Info (21064): Implemented 270 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Spectra-Q Synthesis was successful. 0 errors, 423 warnings
    Info: Peak virtual memory: 1836 megabytes
    Info: Processing ended: Fri May  8 23:42:31 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:49
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:42:32 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (12262): Starting Fitter periphery placement operations
Info (16677): Loading synthesized database
Info (16734): Loading "synthesized" snapshot for partition "|".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 10AX115N2F40E2LG for design "top"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:23
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 48 unused RX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time.
Critical Warning (18655): There are 48 unused TX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of such channels over time.
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): clk~CLKENA0 (1510 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3D_G_I17
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'RoutP6.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    5.000          clk
Info (176235): Finished register packing
    Extra Info (176218): Packed 78 registers into blocks of type Block RAM
Warning (16067): 1 out of 1 DSP blocks in the design are not fully utilizing internal DSP register banks. Design performance may be limited. To take full advantage of device resources, you should fully pack the DSP block register banks.
    Warning (16068): 1 DSP blocks have no packed register banks. Altera recommends fully packing the DSP block register banks for high performance designs.
    Warning (16069): 0 DSP blocks are partially packed. Altera recommends fully packing the DSP block register banks for high performance designs.
    Info (16071): 0 DSP blocks are fully packed.
Warning (16228): One or more registers failed to be packed into a DSP bank due to VCC inputs
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:01:07
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:01
Info (18252): The Fitter is using Spectra-Q Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:14
Info (11888): Total time spent on timing analysis during Global Placement is 4.40 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:06
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:40
Info (11888): Total time spent on timing analysis during Global Placement is 2.32 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Placement is 4.77 seconds.
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X130_Y94 to location X141_Y105
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Routing is 1.78 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:54
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Post-Routing is 0.07 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:16
Info (144001): Generated suppressed messages file /home/dalila/SDAccel/routing/LegUp/RoutP6/synthesis/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 8592 megabytes
    Info: Processing ended: Fri May  8 23:46:58 2020
    Info: Elapsed time: 00:04:26
    Info: Total CPU time (on all processors): 00:12:57
Info (293026): Skipped module Assembler due to the assignment FLOW_DISABLE_ASSEMBLER
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Fri May  8 23:47:02 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16678): Successfully loaded final database: elapsed time is 00:00:06
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (332104): Reading SDC File: 'RoutP6.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.659             -14.473 clk 
Info (332146): Worst-case hold slack is 0.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.053               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.085               0.000 clk 
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is -0.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.942             -19.392 clk 
Info (332146): Worst-case hold slack is 0.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.047               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.079               0.000 clk 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 1.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.313               0.000 clk 
Info (332146): Worst-case hold slack is 0.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.014               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.162               0.000 clk 
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 1.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.853               0.000 clk 
Info (332146): Worst-case hold slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.189               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4476 megabytes
    Info: Processing ended: Fri May  8 23:47:28 2020
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:37
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 434 warnings
Info (23030): Evaluation of Tcl script /opt/altera_pro/16.0.0/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 434 warnings
    Info: Peak virtual memory: 1082 megabytes
    Info: Processing ended: Fri May  8 23:47:30 2020
    Info: Elapsed time: 00:05:24
    Info: Total CPU time (on all processors): 00:14:28
