
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Simulation/install/VCS.rst:3
msgid "VCS Simulation Configuration"
msgstr "VCS 仿真配置"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:8
msgid "Environment variable"
msgstr "环境变量"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:10
msgid "You should have several environment variables defined before:"
msgstr "您应该之前定义了几个环境变量："
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:12
msgid "``VCS_HOME``: The home path to your VCS installation."
msgstr "``VCS_HOME``：VCS 安装的主路径。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:13
msgid "``VERDI_HOME``: The home path to your Verdi installation."
msgstr "``VERDI_HOME``：Verdi 安装的主路径。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:14
msgid "Add ``$VCS_HOME/bin`` and ``$VERDI_HOME/bin`` to your ``PATH``."
msgstr "将 ``$VCS_HOME/bin`` 和 ``$VERDI_HOME/bin`` 添加到你的 ``PATH`` 中。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:16
msgid ""
"Prepend the following paths to your ``LD_LIBRARY_PATH`` to enable PLI "
"features."
msgstr "将以下路径添加到“LD_LIBRARY_PATH”前面以启用 PLI 功能。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:26
msgid ""
"If you encounter the ``Compilation of SharedMemIface.cpp failed`` error, "
"make sure that you have installed C++ boost library correctly. The header "
"and library files path should be added to ``CPLUS_INCLUDE_PATH``, "
"``LIBRARY_PATH`` and ``LD_LIBRARY_PATH`` respectively."
msgstr ""
"如果您遇到“Compilation of SharedMemIface.cpp failed”错误，请确保您已正确安装 C++ boost "
"库。头文件和库文件路径应分别添加到“CPLUS_INCLUDE_PATH”、“LIBRARY_PATH”和“LD_LIBRARY_PATH”中。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:30
msgid "User defined environment setup"
msgstr "用户定义的环境设置"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:32
msgid ""
"Sometimes a VCS environment setup file `synopsys_sim.setup` is required to "
"run VCS simulation. Also you may want to run some scripts or code to setup "
"the environment just before VCS starting compilation. You can do this by "
"`withVCSSimSetup`."
msgstr ""
"有时需要 VCS 环境设置文件“synopsys_sim.setup”来运行 VCS 模拟。此外，您可能希望在 VCS "
"开始编译之前运行一些脚本或代码来设置环境。您可以通过“withVCSSimSetup”来完成此操作。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:47
msgid ""
"This method will copy your own `synopsys_sim.setup` file to the VCS work "
"directory under the `workspacePath` (default as `simWorkspace`) directory, "
"and run your scripts."
msgstr ""
"此方法会将您自己的“synopsys_sim.setup”文件复制到“workspacePath”（默认为“simWorkspace”）目录下的VCS工作目录，并运行脚本。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:51
msgid "VCS Flags"
msgstr "VCS 标志"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:53
msgid "The VCS backend follows the three step compilation flow:"
msgstr "VCS 后端遵循三步编译流程："
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:55
msgid "Analysis step: analysis the HDL model using ``vlogan`` and ``vhdlan``."
msgstr "分析步骤：使用“vlogan”和“vhdlan”分析HDL模型。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:57
msgid ""
"Elaborate step: elaborate the model using ``vcs`` and generate the "
"executable hardware model."
msgstr "细化步骤：使用“vcs”细化模型并生成可执行的硬件模型。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:59
msgid "Simulation step: run the simulation."
msgstr "模拟步骤：运行模拟。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:61
msgid ""
"In each step, user can pass some specific flags through ``VCSFlags`` to "
"enable some features like SDF back-annotation or multi-threads."
msgstr "在每个步骤中，用户可以通过“VCSFlags”传递一些特定的标志，以启用一些功能，例如 SDF 反注释或多线程。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:63
msgid "``VCSFlags`` takes three parameters,"
msgstr "``VCSFlags`` 采用三个参数，"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:69
msgid "Name"
msgstr "姓名"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:70
msgid "Type"
msgstr "类型"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:71
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:112
msgid "Description"
msgstr "描述"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:72
msgid "``compileFlags``"
msgstr "``编译标志``"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:73
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:76
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:79
msgid "``List[String]``"
msgstr "``列表[字符串]``"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:74
msgid "Flags pass to ``vlogan`` or ``vhdlan``."
msgstr "标志传递到“vlogan”或“vhdlan”。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:75
msgid "``elaborateFlags``"
msgstr "``详细标志``"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:77
msgid "Flags pass to ``vcs``."
msgstr "标志传递到“vcs”。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:78
msgid "``runFlags``"
msgstr "``运行标志``"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:80
msgid "Flags pass to executable hardware model."
msgstr "标志传递给可执行硬件模型。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:82
msgid ""
"For example, you pass the ``-kdb`` flags to both compilation step and "
"elaboration step, for Verdi debugging,"
msgstr "例如，您将“-kdb”标志传递给编译步骤和精化步骤，以进行 Verdi 调试，"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:101
msgid "Waveform generation"
msgstr "波形生成"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:103
msgid ""
"VCS backend can generate three waveform format: ``VCD``, ``VPD`` and "
"``FSDB`` (Verdi required)."
msgstr "VCS 后端可以生成三种波形格式：``VCD``、``VPD`` 和``FSDB``（需要 Verdi）。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:105
msgid "You can enable them by the following methods of ``SpinalSimConfig``,"
msgstr "您可以通过“SpinalSimConfig”的以下方法启用它们，"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:111
msgid "Method"
msgstr "方法"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:113
msgid "``withWave``"
msgstr "``withWave``"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:114
msgid "Enable ``VCD`` waveform."
msgstr "启用“VCD”波形。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:115
msgid "``withVPDWave``"
msgstr "``withVPDWave``"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:116
msgid "Enable ``VPD`` waveform."
msgstr "启用“VPD”波形。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:117
msgid "``withFSDBWave``"
msgstr "``withFSDBWave``"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:118
msgid "Enable ``FSDB`` waveform."
msgstr "启用“FSDB”波形。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:120
msgid ""
"Also, you can control the wave trace depth by using ``withWaveDepth(depth: "
"Int)``."
msgstr "此外，您可以使用“withWaveDepth（深度：Int）”来控制波迹深度。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:123
msgid "Simulation with ``Blackbox``"
msgstr "使用“Blackbox”进行模拟"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:125
msgid ""
"Sometimes, IP vendors will provide you with some design entites in "
"Verilog/VHDL format and you want to integrate them into your SpinalHDL "
"design. The integration can done by following two ways:"
msgstr ""
"有时，IP 供应商会为您提供一些 Verilog/VHDL 格式的设计实体，您希望将它们集成到您的 SpinalHDL "
"设计中。集成可以通过以下两种方式完成："
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:128
msgid ""
"In a ``Blackbox`` definition, use ``addRTLPath(path: String)`` to assign a "
"external Verilog/VHDL file to this blackbox."
msgstr "在“Blackbox”定义中，使用“addRTLPath(path: String)”将外部 Verilog/VHDL 文件分配给该黑盒。"
#: ../../source/SpinalHDL/Simulation/install/VCS.rst:129
msgid ""
"Use the method ``mergeRTLSource(fileName: String=null)`` of "
"``SpinalConfig``."
msgstr "使用“SpinalConfig”的“mergeRTLSource(fileName: String=null)”方法。"
