# RTL-Day-25-D_Flip_Flop_Gate_Level

### Problem Statement: Implementing Positive/Negative edge Triggered D Flip-Flops using NAND Gates (Gate Level Implementation).
### Theory:
#### Triggering 
Triggering means making the circuit active [allow it to receive 
inputs].Triggering makes a circuit synchronous, triggering is given in the 
form of clock or gate signal Depending on the type of triggering used circuit 
becomes active at specific states of clock pulse

–Level Triggering: Circuit becomes active when gating or clock pulse is at a particular level.

–Edge Triggering: Circuit becomes active at the negative edge or positive edge of the clock signal.

#### D Flip Flop
D flip flop is an electronic devices that is known as “delay flip flop” or “data 
flip flop” which is used to store single bit of data. D flip flops are 
synchronous or asynchronous. The clock signal required for the D flip flops.
The D flip flop has two inputs, data and clock input which controls the flip 
flop. During Positive Edge of clock (Positive Edge Triggered), the data is 
transferred to the output of the flip flop otherwise, the output of the flip flop 
is held in its previous state.

#### Positive Edge Triggered D Flip-Flop
![image](https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level/assets/107348474/51223b85-8c0c-4022-b793-1a0c64be2abd)
#### FIG: Positive Edge Triggered D Flip-Flop Truth Table

![image](https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level/assets/107348474/3ccc77b3-4ab7-4d11-9bb6-402b28a63687)
#### FIG: Positive Edge Triggered D Flip-Flop Symbol

![image](https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level/assets/107348474/b59c3882-6212-4ff7-aebb-ff1d229a4a87)
#### FIG: Positive Edge Triggered D Flip-Flop Using NAND Gate

#### Schematic:
![image](https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level/assets/107348474/1def4a91-15e8-4e86-a467-f1a39d640b2f)

#### Fig: Schematic of Positive Edge Triggered D Flip-Flop

#### Simulation Output:
![image](https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level/assets/107348474/66eecf22-a6a0-42e5-8624-b0d3ac3ef78c)



#### Negative Edge Triggered D Flip-Flop

![image](https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level/assets/107348474/3d04e8e7-dfcc-4b29-9115-17f2808390c7)
#### FIG: Negative Edge Triggered D Flip Flop Truth Table

![image](https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level/assets/107348474/a3220033-d092-4a4b-a87c-c91d3c5a63f2)
#### FIG: Negative Edge Triggered D Flip-Flop Symbol

![image](https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level/assets/107348474/a1e95ce3-113d-4bdc-b6ef-664d2046a464)
#### FIG: Negative Edge Triggered D Flip-Flop Using NAND Gate

#### Schematic:
![image](https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level/assets/107348474/229bce9e-a3bf-42ee-8015-555b14031a38)
#### Fig: Schematic of Negative Edge Triggered D Flip-Flop

#### Simulation Output:
![image](https://github.com/tusharshenoy/RTL-Day-25-D_Flip_Flop_Gate_Level/assets/107348474/4c857960-557f-4a37-9868-14e25ed412a8)




