--FIR Code

library ieee;
use ieee.std_logic_1164.all;
use work.FIR_type_pack.all;

entity FIR_10 is
	port (
		DATA_IN: in std_logic_vector(15 downto 0);
		clk, RESET, WR: in std_logic;
		DATA_OUT: out std_logic_vector(31 downto 0);
		READY_SIGN: out std_logic
	);
end FIR_10;

architecture arq of Reg is
begin

end arq;