// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_rxEngMemWrite (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxMemWrCmdOut_V_din,
        rxMemWrCmdOut_V_full_n,
        rxMemWrCmdOut_V_write,
        rxMemWrDataOut_V_data_V_din,
        rxMemWrDataOut_V_data_V_full_n,
        rxMemWrDataOut_V_data_V_write,
        rxMemWrDataOut_V_keep_V_din,
        rxMemWrDataOut_V_keep_V_full_n,
        rxMemWrDataOut_V_keep_V_write,
        rxMemWrDataOut_V_last_V_din,
        rxMemWrDataOut_V_last_V_full_n,
        rxMemWrDataOut_V_last_V_write,
        rxTcpFsm2wrAccessBreakdown_V_dout,
        rxTcpFsm2wrAccessBreakdown_V_empty_n,
        rxTcpFsm2wrAccessBreakdown_V_read,
        rxEngDoubleAccess_V_V_din,
        rxEngDoubleAccess_V_V_full_n,
        rxEngDoubleAccess_V_V_write,
        rxPkgDrop2rxMemWriter_V_dout,
        rxPkgDrop2rxMemWriter_V_empty_n,
        rxPkgDrop2rxMemWriter_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv7_3F = 7'b111111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv16_FFF8 = 16'b1111111111111000;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv26_0 = 26'b00000000000000000000000000;
parameter    ap_const_lv7_41 = 7'b1000001;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'b1111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv9_181 = 9'b110000001;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv16_8 = 16'b1000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv24_10000 = 24'b10000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [71:0] rxMemWrCmdOut_V_din;
input   rxMemWrCmdOut_V_full_n;
output   rxMemWrCmdOut_V_write;
output  [63:0] rxMemWrDataOut_V_data_V_din;
input   rxMemWrDataOut_V_data_V_full_n;
output   rxMemWrDataOut_V_data_V_write;
output  [7:0] rxMemWrDataOut_V_keep_V_din;
input   rxMemWrDataOut_V_keep_V_full_n;
output   rxMemWrDataOut_V_keep_V_write;
output  [0:0] rxMemWrDataOut_V_last_V_din;
input   rxMemWrDataOut_V_last_V_full_n;
output   rxMemWrDataOut_V_last_V_write;
input  [71:0] rxTcpFsm2wrAccessBreakdown_V_dout;
input   rxTcpFsm2wrAccessBreakdown_V_empty_n;
output   rxTcpFsm2wrAccessBreakdown_V_read;
output  [0:0] rxEngDoubleAccess_V_V_din;
input   rxEngDoubleAccess_V_V_full_n;
output   rxEngDoubleAccess_V_V_write;
input  [72:0] rxPkgDrop2rxMemWriter_V_dout;
input   rxPkgDrop2rxMemWriter_V_empty_n;
output   rxPkgDrop2rxMemWriter_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[71:0] rxMemWrCmdOut_V_din;
reg rxMemWrCmdOut_V_write;
reg[63:0] rxMemWrDataOut_V_data_V_din;
reg[7:0] rxMemWrDataOut_V_keep_V_din;
reg[0:0] rxMemWrDataOut_V_last_V_din;
reg rxTcpFsm2wrAccessBreakdown_V_read;
reg rxEngDoubleAccess_V_V_write;
reg rxPkgDrop2rxMemWriter_V_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [2:0] rxMemWrState = 3'b000;
reg   [22:0] rxMemWriterCmd_bbt_V = 23'b00000000000000000000000;
reg   [31:0] rxMemWriterCmd_saddr_V = 32'b00000000000000000000000000000000;
reg   [15:0] rxEngBreakTemp_V = 16'b0000000000000000;
reg   [0:0] txAppBreakdown_1 = 1'b0;
reg   [63:0] pushWord_data_V_1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [2:0] rxEngAccessResidue_V = 3'b000;
reg   [7:0] lengthBuffer_1 = 8'b00000000;
reg   [0:0] tmp_218_phi_fu_405_p4;
wire    rxMemWrDataOut_V_data_V1_status;
wire   [0:0] grp_nbwritereq_fu_318_p5;
wire   [0:0] grp_nbreadreq_fu_344_p3;
wire   [0:0] tmp_s_fu_1507_p2;
wire   [0:0] grp_nbwritereq_fu_358_p3;
wire   [0:0] tmp_nbreadreq_fu_373_p3;
wire   [0:0] tmp_178_nbwritereq_fu_381_p3;
reg    ap_sig_bdd_142;
wire   [0:0] grp_fu_652_p3;
wire   [0:0] tmp_211_fu_1324_p2;
wire   [7:0] agg_result_V_1_7_i6_fu_1492_p3;
reg   [7:0] tmp_219_phi_fu_416_p4;
reg   [2:0] storemerge_phi_fu_426_p4;
reg   [0:0] tmp_last_V_16_phi_fu_437_p4;
reg   [7:0] tmp_keep_V_18_phi_fu_449_p4;
wire   [7:0] outputWord_keep_V_fu_1994_p3;
reg   [7:0] p_0380_1_phi_fu_461_p4;
wire   [0:0] tmp_207_fu_1816_p2;
wire   [0:0] txAppBreakdown_1_load_load_fu_708_p1;
wire   [0:0] tmp_216_fu_1826_p2;
reg   [7:0] tmp_keep_V_19_phi_fu_470_p6;
reg   [0:0] tmp_last_V_17_phi_fu_483_p6;
wire   [22:0] tmp_215_fu_2174_p2;
reg   [22:0] rxMemWriterCmd_bbt_V_new_phi_fu_496_p4;
wire   [0:0] tmp_209_fu_2141_p2;
wire   [22:0] tmp_757_fu_2035_p1;
reg   [0:0] tmp_V_phi_fu_505_p4;
reg   [3:0] tmp_rsvd_V_phi_fu_516_p4;
reg   [3:0] tmp_tag_V_phi_fu_526_p4;
reg   [0:0] tmp_drr_V_phi_fu_536_p4;
reg   [0:0] tmp_eof_V_phi_fu_546_p4;
reg   [5:0] tmp_dsa_V_phi_fu_556_p4;
reg   [0:0] tmp_type_V_phi_fu_566_p4;
wire   [22:0] tmp_214_fu_2169_p1;
reg   [22:0] tmp_bbt_V_3_phi_fu_576_p4;
reg    rxMemWrDataOut_V_data_V1_update;
wire   [63:0] p_Result_58_fu_1013_p2;
wire   [63:0] p_Result_56_fu_1303_p2;
wire   [63:0] tmp_data_V_fu_1513_p1;
wire   [63:0] outputWord_data_V_fu_1633_p1;
wire   [7:0] tmp_keep_V_17_fu_889_p3;
wire   [71:0] tmp_3_fu_1614_p5;
wire   [71:0] tmp_1_fu_2187_p9;
wire   [2:0] storemerge1_fu_1568_p3;
wire   [31:0] p_Result_s_264_fu_1582_p5;
wire   [31:0] p_Val2_52_fu_2079_p4;
wire   [15:0] grp_fu_663_p2;
wire   [15:0] tmp_671_fu_1600_p1;
wire   [15:0] tmp_761_fu_2147_p1;
wire   [15:0] tmp_213_fu_2157_p2;
wire   [63:0] p_Val2_49_fu_1145_p1;
wire   [2:0] tmp_220_fu_2013_p2;
wire   [7:0] tmp_782_fu_2025_p1;
wire   [2:0] grp_fu_583_p4;
wire   [1:0] grp_fu_598_p4;
wire   [0:0] icmp19_fu_929_p2;
wire   [0:0] icmp7_fu_1055_p2;
wire   [6:0] Lo_assign_s_fu_916_p3;
wire   [6:0] Lo_assign_fu_1042_p3;
wire   [3:0] tmp_674_fu_727_p1;
wire   [0:0] not_tmp_5_i5_fu_731_p2;
wire   [0:0] grp_fu_592_p2;
wire   [1:0] tmp_183_fu_741_p3;
wire   [1:0] p_cast_i32_cast_fu_737_p1;
wire   [1:0] agg_result_V_buf_1_1_i5_fu_749_p3;
wire   [0:0] tmp_5_2_i5_fu_761_p2;
wire   [2:0] tmp_184_fu_767_p3;
wire   [2:0] agg_result_V_buf_1_1_i35_cast_s_fu_757_p1;
wire   [2:0] agg_result_V_buf_1_2_i5_fu_775_p3;
wire   [3:0] tmp_677_fu_787_p3;
wire   [0:0] grp_fu_607_p2;
wire   [7:0] p_Result_3_i9_fu_795_p1;
wire   [7:0] agg_result_V_buf_1_2_i5_cast_fu_783_p1;
wire   [7:0] agg_result_V_buf_1_3_i5_fu_799_p3;
wire   [0:0] tmp_5_4_i5_fu_807_p2;
reg   [7:0] tmp_678_fu_813_p4;
wire   [7:0] agg_result_V_buf_1_4_i5_fu_823_p3;
wire   [0:0] tmp_5_5_i5_fu_831_p2;
reg   [7:0] tmp_679_fu_837_p4;
wire   [7:0] agg_result_V_buf_1_5_i5_fu_847_p3;
wire   [0:0] tmp_5_6_i5_fu_855_p2;
reg   [7:0] tmp_680_fu_861_p4;
wire   [7:0] agg_result_V_buf_1_6_i5_fu_871_p3;
wire   [0:0] grp_fu_613_p3;
reg   [7:0] tmp_682_fu_879_p4;
wire   [3:0] tmp_683_fu_898_p1;
wire   [3:0] tmp_205_fu_902_p2;
wire   [0:0] grp_fu_620_p3;
wire   [25:0] tmp_685_fu_925_p1;
wire   [6:0] tmp_687_fu_935_p2;
wire   [6:0] grp_fu_636_p2;
reg   [63:0] grp_fu_627_p4;
wire   [6:0] tmp_690_fu_941_p3;
wire   [6:0] tmp_692_fu_957_p3;
wire   [6:0] tmp_693_fu_965_p2;
wire   [63:0] tmp_691_fu_949_p3;
wire   [63:0] tmp_694_fu_971_p1;
wire   [63:0] tmp_695_fu_975_p1;
wire   [63:0] tmp_696_fu_979_p2;
wire   [63:0] tmp_697_fu_985_p2;
wire   [6:0] tmp_206_fu_908_p3;
wire   [6:0] tmp_699_fu_997_p2;
wire   [63:0] tmp_700_fu_1003_p1;
wire   [63:0] p_Result_57_fu_991_p2;
wire   [63:0] tmp_701_fu_1007_p2;
wire   [3:0] tmp_713_fu_1024_p1;
wire   [3:0] tmp_208_fu_1028_p2;
wire   [25:0] tmp_715_fu_1051_p1;
wire   [6:0] tmp_717_fu_1061_p2;
wire   [6:0] grp_fu_647_p2;
wire   [6:0] tmp_720_fu_1067_p3;
wire   [6:0] tmp_722_fu_1083_p3;
wire   [6:0] tmp_723_fu_1091_p2;
wire   [63:0] tmp_721_fu_1075_p3;
wire   [63:0] tmp_724_fu_1097_p1;
wire   [63:0] tmp_725_fu_1101_p1;
wire   [63:0] tmp_726_fu_1105_p2;
wire   [63:0] tmp_727_fu_1111_p2;
wire   [6:0] Lo_assign_9_fu_1034_p3;
wire   [6:0] tmp_729_fu_1123_p2;
wire   [63:0] tmp_730_fu_1129_p1;
wire   [63:0] p_Result_53_fu_1117_p2;
wire   [63:0] tmp_731_fu_1133_p2;
wire   [6:0] tmp_735_fu_1155_p2;
wire   [63:0] tmp_736_fu_1161_p1;
wire   [63:0] tmp_737_fu_1165_p2;
wire   [0:0] tmp_739_fu_1177_p3;
wire   [25:0] tmp_740_fu_1185_p1;
wire   [0:0] icmp10_fu_1189_p2;
wire   [6:0] tmp_741_fu_1195_p2;
wire   [6:0] Lo_assign_9_op_fu_1217_p2;
wire   [6:0] tmp_743_fu_1209_p3;
wire   [6:0] tmp_742_fu_1201_p3;
wire   [6:0] tmp_744_fu_1223_p3;
wire   [63:0] p_Result_55_fu_1171_p2;
wire   [63:0] tmp_745_fu_1231_p1;
wire   [63:0] tmp_748_fu_1243_p2;
reg   [63:0] tmp_749_fu_1249_p4;
wire   [63:0] tmp_746_fu_1235_p1;
wire   [63:0] tmp_747_fu_1239_p1;
wire   [63:0] tmp_751_fu_1267_p2;
wire   [63:0] tmp_752_fu_1273_p2;
wire   [63:0] p_demorgan_fu_1279_p2;
wire   [63:0] p_Result_54_fu_1139_p2;
wire   [63:0] tmp_753_fu_1285_p2;
wire   [63:0] tmp_750_fu_1259_p3;
wire   [63:0] tmp_754_fu_1291_p2;
wire   [63:0] tmp_755_fu_1297_p2;
wire   [16:0] lhs_V_2_fu_1310_p1;
wire   [16:0] rhs_V_2_fu_1314_p1;
wire   [16:0] r_V_5_fu_1318_p2;
wire   [16:0] tmp_350_cast1_fu_1020_p1;
wire   [3:0] tmp_763_fu_1330_p1;
wire   [0:0] not_tmp_5_i8_fu_1334_p2;
wire   [1:0] tmp_185_fu_1344_p3;
wire   [1:0] p_cast_i9_cast_fu_1340_p1;
wire   [1:0] agg_result_V_buf_1_1_i6_fu_1352_p3;
wire   [0:0] tmp_5_2_i6_fu_1364_p2;
wire   [2:0] tmp_186_fu_1370_p3;
wire   [2:0] agg_result_V_buf_1_1_i12_cast_s_fu_1360_p1;
wire   [2:0] agg_result_V_buf_1_2_i6_fu_1378_p3;
wire   [3:0] tmp_766_fu_1390_p3;
wire   [7:0] p_Result_3_i1_fu_1398_p1;
wire   [7:0] agg_result_V_buf_1_2_i6_cast_fu_1386_p1;
wire   [7:0] agg_result_V_buf_1_3_i6_fu_1402_p3;
wire   [0:0] tmp_5_4_i6_fu_1410_p2;
reg   [7:0] tmp_767_fu_1416_p4;
wire   [7:0] agg_result_V_buf_1_4_i6_fu_1426_p3;
wire   [0:0] tmp_5_5_i6_fu_1434_p2;
reg   [7:0] tmp_768_fu_1440_p4;
wire   [7:0] agg_result_V_buf_1_5_i6_fu_1450_p3;
wire   [0:0] tmp_5_6_i6_fu_1458_p2;
reg   [7:0] tmp_769_fu_1464_p4;
wire   [7:0] agg_result_V_buf_1_6_i6_fu_1474_p3;
reg   [7:0] tmp_771_fu_1482_p4;
wire   [0:0] tmp_s_fu_1507_p0;
wire   [2:0] tmp_670_fu_1524_p1;
wire   [23:0] lhs_V_fu_1534_p1;
wire   [23:0] rhs_V_fu_1538_p1;
wire   [23:0] r_V_fu_1542_p2;
wire   [0:0] tmp_203_fu_1528_p2;
wire   [0:0] tmp_204_fu_1548_p2;
wire   [0:0] tmp_182_fu_1562_p2;
wire   [2:0] storemerge9_fu_1554_p3;
wire   [22:0] tmp_bbt_V_fu_1610_p1;
wire   [0:0] tmp_705_fu_1644_p3;
wire   [0:0] tmp_706_fu_1656_p3;
wire   [1:0] tmp_2_1_i_fu_1664_p3;
wire   [1:0] agg_result_V_buf_0_tmp_2_i_cas_fu_1652_p1;
wire   [1:0] agg_result_V_buf_0_tmp_2_1_i_fu_1672_p3;
wire   [0:0] tmp_707_fu_1680_p3;
wire   [1:0] tmp_2_2_i_fu_1688_p2;
wire   [1:0] agg_result_V_buf_0_tmp_2_2_i_fu_1694_p3;
wire   [2:0] agg_result_V_buf_0_tmp_2_2_i_c_fu_1702_p1;
wire   [0:0] tmp_708_fu_1706_p3;
wire   [2:0] tmp_2_3_i_fu_1714_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_3_i_fu_1720_p3;
wire   [0:0] tmp_709_fu_1728_p3;
wire   [2:0] tmp_2_4_i_fu_1736_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_4_i_fu_1742_p3;
wire   [0:0] tmp_710_fu_1750_p3;
wire   [2:0] tmp_2_5_i_fu_1758_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_5_i_fu_1764_p3;
wire   [0:0] tmp_711_fu_1772_p3;
wire   [2:0] tmp_2_6_i_fu_1780_p2;
wire   [2:0] agg_result_V_buf_0_tmp_2_6_i_fu_1786_p3;
wire   [0:0] tmp_712_fu_1794_p3;
wire   [2:0] tmp_2_7_i_fu_1802_p2;
wire   [2:0] tmp_762_fu_1822_p1;
wire   [3:0] tmp_772_fu_1832_p1;
wire   [0:0] not_tmp_5_i_fu_1836_p2;
wire   [1:0] tmp_187_fu_1846_p3;
wire   [1:0] p_cast_i_cast_fu_1842_p1;
wire   [1:0] agg_result_V_buf_1_1_i_fu_1854_p3;
wire   [0:0] tmp_5_2_i_fu_1866_p2;
wire   [2:0] tmp_188_fu_1872_p3;
wire   [2:0] agg_result_V_buf_1_1_i_cast_ca_fu_1862_p1;
wire   [2:0] agg_result_V_buf_1_2_i_fu_1880_p3;
wire   [3:0] tmp_775_fu_1892_p3;
wire   [7:0] p_Result_3_i3_fu_1900_p1;
wire   [7:0] agg_result_V_buf_1_2_i_cast_fu_1888_p1;
wire   [7:0] agg_result_V_buf_1_3_i_fu_1904_p3;
wire   [0:0] tmp_5_4_i_fu_1912_p2;
reg   [7:0] tmp_776_fu_1918_p4;
wire   [7:0] agg_result_V_buf_1_4_i_fu_1928_p3;
wire   [0:0] tmp_5_5_i_fu_1936_p2;
reg   [7:0] tmp_777_fu_1942_p4;
wire   [7:0] agg_result_V_buf_1_5_i_fu_1952_p3;
wire   [0:0] tmp_5_6_i_fu_1960_p2;
reg   [7:0] tmp_778_fu_1966_p4;
wire   [7:0] agg_result_V_buf_1_6_i_fu_1976_p3;
reg   [7:0] tmp_780_fu_1984_p4;
wire   [2:0] agg_result_V_0_tmp_2_7_i_fu_1808_p3;
wire   [2:0] tmp_781_fu_2009_p1;
wire   [15:0] p_Result_s_fu_2117_p4;
wire   [23:0] lhs_V_3_cast_fu_2127_p1;
wire   [23:0] rhs_V_4_cast_fu_2131_p1;
wire   [23:0] r_V_4_fu_2135_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_210;
reg    ap_sig_bdd_89;
reg    ap_sig_bdd_97;
reg    ap_sig_bdd_111;
reg    ap_sig_bdd_145;
reg    ap_sig_bdd_1273;
reg    ap_sig_bdd_1272;
reg    ap_sig_bdd_80;
reg    ap_sig_bdd_1279;
reg    ap_sig_bdd_171;
reg    ap_sig_bdd_331;
reg    ap_sig_bdd_1284;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_142)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_145) begin
        if (ap_sig_bdd_111) begin
            pushWord_data_V_1 <= outputWord_data_V_fu_1633_p1;
        end else if (ap_sig_bdd_97) begin
            pushWord_data_V_1 <= tmp_data_V_fu_1513_p1;
        end else if (ap_sig_bdd_89) begin
            pushWord_data_V_1 <= p_Val2_49_fu_1145_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3) & ~ap_sig_bdd_142 & ~(ap_const_lv1_0 == tmp_209_fu_2141_p2))) begin
        rxEngBreakTemp_V <= tmp_213_fu_2157_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3) & ~ap_sig_bdd_142 & (ap_const_lv1_0 == tmp_209_fu_2141_p2))) begin
        rxEngBreakTemp_V <= tmp_761_fu_2147_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & ~ap_sig_bdd_142)) begin
        rxEngBreakTemp_V <= tmp_671_fu_1600_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxMemWrState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & ~ap_sig_bdd_142 & ~(ap_const_lv1_0 == grp_fu_652_p3) & ~(ap_const_lv1_0 == tmp_211_fu_1324_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxMemWrState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & ~ap_sig_bdd_142 & (ap_const_lv1_0 == grp_fu_652_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142 & ~(ap_const_lv1_0 == tmp_207_fu_1816_p2)))) begin
        rxEngBreakTemp_V <= grp_fu_663_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3) & ~ap_sig_bdd_142)) begin
        rxMemWrState <= ap_const_lv3_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142 & (ap_const_lv1_0 == tmp_207_fu_1816_p2) & ~(ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_708_p1))) begin
        rxMemWrState <= ap_const_lv3_2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & ~ap_sig_bdd_142)) begin
        rxMemWrState <= storemerge1_fu_1568_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxMemWrState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & ~ap_sig_bdd_142 & ~(ap_const_lv1_0 == grp_fu_652_p3))) begin
        rxMemWrState <= storemerge_phi_fu_426_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142 & (ap_const_lv1_0 == tmp_207_fu_1816_p2) & (ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_708_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_s_fu_1507_p2) & ~ap_sig_bdd_142 & ~(ap_const_lv1_0 == grp_fu_652_p3)))) begin
        rxMemWrState <= ap_const_lv3_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1272) begin
        if (ap_sig_bdd_1273) begin
            rxMemWriterCmd_saddr_V <= {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
        end else if ((rxMemWrState == ap_const_lv3_2)) begin
            rxMemWriterCmd_saddr_V <= p_Result_s_264_fu_1582_p5;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1272) begin
        if (ap_sig_bdd_1284) begin
            txAppBreakdown_1 <= ap_const_lv1_1;
        end else if ((rxMemWrState == ap_const_lv3_2)) begin
            txAppBreakdown_1 <= ap_const_lv1_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142 & (ap_const_lv1_0 == tmp_207_fu_1816_p2) & ~(ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_708_p1))) begin
        lengthBuffer_1 <= tmp_782_fu_2025_p1;
        rxEngAccessResidue_V <= tmp_220_fu_2013_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3) & ~ap_sig_bdd_142)) begin
        rxMemWriterCmd_bbt_V <= rxMemWriterCmd_bbt_V_new_phi_fu_496_p4;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_142)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_142))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_142)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_142)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// p_0380_1_phi_fu_461_p4 assign process. ///
always @ (rxPkgDrop2rxMemWriter_V_dout or outputWord_keep_V_fu_1994_p3 or tmp_216_fu_1826_p2 or ap_sig_bdd_210)
begin
    if (ap_sig_bdd_210) begin
        if (~(ap_const_lv1_0 == tmp_216_fu_1826_p2)) begin
            p_0380_1_phi_fu_461_p4 = {{rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
        end else if ((ap_const_lv1_0 == tmp_216_fu_1826_p2)) begin
            p_0380_1_phi_fu_461_p4 = outputWord_keep_V_fu_1994_p3;
        end else begin
            p_0380_1_phi_fu_461_p4 = 'bx;
        end
    end else begin
        p_0380_1_phi_fu_461_p4 = 'bx;
    end
end

/// rxEngDoubleAccess_V_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_358_p3 or tmp_nbreadreq_fu_373_p3 or tmp_178_nbwritereq_fu_381_p3 or ap_sig_bdd_142)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3) & ~ap_sig_bdd_142)) begin
        rxEngDoubleAccess_V_V_write = ap_const_logic_1;
    end else begin
        rxEngDoubleAccess_V_V_write = ap_const_logic_0;
    end
end

/// rxMemWrCmdOut_V_din assign process. ///
always @ (rxMemWrState or tmp_3_fu_1614_p5 or tmp_1_fu_2187_p9 or ap_sig_bdd_1273 or ap_sig_bdd_1272)
begin
    if (ap_sig_bdd_1272) begin
        if (ap_sig_bdd_1273) begin
            rxMemWrCmdOut_V_din = tmp_1_fu_2187_p9;
        end else if ((rxMemWrState == ap_const_lv3_2)) begin
            rxMemWrCmdOut_V_din = tmp_3_fu_1614_p5;
        end else begin
            rxMemWrCmdOut_V_din = 'bx;
        end
    end else begin
        rxMemWrCmdOut_V_din = 'bx;
    end
end

/// rxMemWrCmdOut_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_358_p3 or tmp_nbreadreq_fu_373_p3 or tmp_178_nbwritereq_fu_381_p3 or ap_sig_bdd_142)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3) & ~ap_sig_bdd_142))) begin
        rxMemWrCmdOut_V_write = ap_const_logic_1;
    end else begin
        rxMemWrCmdOut_V_write = ap_const_logic_0;
    end
end

/// rxMemWrDataOut_V_data_V1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_318_p5 or grp_nbreadreq_fu_344_p3 or tmp_s_fu_1507_p2 or ap_sig_bdd_142)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxMemWrState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_s_fu_1507_p2) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142))) begin
        rxMemWrDataOut_V_data_V1_update = ap_const_logic_1;
    end else begin
        rxMemWrDataOut_V_data_V1_update = ap_const_logic_0;
    end
end

/// rxMemWrDataOut_V_data_V_din assign process. ///
always @ (p_Result_58_fu_1013_p2 or p_Result_56_fu_1303_p2 or tmp_data_V_fu_1513_p1 or outputWord_data_V_fu_1633_p1 or ap_sig_bdd_89 or ap_sig_bdd_97 or ap_sig_bdd_111 or ap_sig_bdd_145 or ap_sig_bdd_80)
begin
    if (ap_sig_bdd_145) begin
        if (ap_sig_bdd_111) begin
            rxMemWrDataOut_V_data_V_din = outputWord_data_V_fu_1633_p1;
        end else if (ap_sig_bdd_97) begin
            rxMemWrDataOut_V_data_V_din = tmp_data_V_fu_1513_p1;
        end else if (ap_sig_bdd_89) begin
            rxMemWrDataOut_V_data_V_din = p_Result_56_fu_1303_p2;
        end else if (ap_sig_bdd_80) begin
            rxMemWrDataOut_V_data_V_din = p_Result_58_fu_1013_p2;
        end else begin
            rxMemWrDataOut_V_data_V_din = 'bx;
        end
    end else begin
        rxMemWrDataOut_V_data_V_din = 'bx;
    end
end

/// rxMemWrDataOut_V_keep_V_din assign process. ///
always @ (rxPkgDrop2rxMemWriter_V_dout or tmp_keep_V_18_phi_fu_449_p4 or tmp_keep_V_19_phi_fu_470_p6 or tmp_keep_V_17_fu_889_p3 or ap_sig_bdd_89 or ap_sig_bdd_97 or ap_sig_bdd_111 or ap_sig_bdd_145 or ap_sig_bdd_80)
begin
    if (ap_sig_bdd_145) begin
        if (ap_sig_bdd_111) begin
            rxMemWrDataOut_V_keep_V_din = tmp_keep_V_19_phi_fu_470_p6;
        end else if (ap_sig_bdd_97) begin
            rxMemWrDataOut_V_keep_V_din = {{rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
        end else if (ap_sig_bdd_89) begin
            rxMemWrDataOut_V_keep_V_din = tmp_keep_V_18_phi_fu_449_p4;
        end else if (ap_sig_bdd_80) begin
            rxMemWrDataOut_V_keep_V_din = tmp_keep_V_17_fu_889_p3;
        end else begin
            rxMemWrDataOut_V_keep_V_din = 'bx;
        end
    end else begin
        rxMemWrDataOut_V_keep_V_din = 'bx;
    end
end

/// rxMemWrDataOut_V_last_V_din assign process. ///
always @ (rxPkgDrop2rxMemWriter_V_dout or tmp_last_V_16_phi_fu_437_p4 or tmp_last_V_17_phi_fu_483_p6 or ap_sig_bdd_89 or ap_sig_bdd_97 or ap_sig_bdd_111 or ap_sig_bdd_145 or ap_sig_bdd_80)
begin
    if (ap_sig_bdd_145) begin
        if (ap_sig_bdd_111) begin
            rxMemWrDataOut_V_last_V_din = tmp_last_V_17_phi_fu_483_p6;
        end else if (ap_sig_bdd_97) begin
            rxMemWrDataOut_V_last_V_din = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_48];
        end else if (ap_sig_bdd_89) begin
            rxMemWrDataOut_V_last_V_din = tmp_last_V_16_phi_fu_437_p4;
        end else if (ap_sig_bdd_80) begin
            rxMemWrDataOut_V_last_V_din = ap_const_lv1_1;
        end else begin
            rxMemWrDataOut_V_last_V_din = 'bx;
        end
    end else begin
        rxMemWrDataOut_V_last_V_din = 'bx;
    end
end

/// rxMemWriterCmd_bbt_V_new_phi_fu_496_p4 assign process. ///
always @ (tmp_215_fu_2174_p2 or tmp_209_fu_2141_p2 or tmp_757_fu_2035_p1 or ap_sig_bdd_1279)
begin
    if (ap_sig_bdd_1279) begin
        if ((ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            rxMemWriterCmd_bbt_V_new_phi_fu_496_p4 = tmp_757_fu_2035_p1;
        end else if (~(ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            rxMemWriterCmd_bbt_V_new_phi_fu_496_p4 = tmp_215_fu_2174_p2;
        end else begin
            rxMemWriterCmd_bbt_V_new_phi_fu_496_p4 = 'bx;
        end
    end else begin
        rxMemWriterCmd_bbt_V_new_phi_fu_496_p4 = 'bx;
    end
end

/// rxPkgDrop2rxMemWriter_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_318_p5 or grp_nbreadreq_fu_344_p3 or tmp_s_fu_1507_p2 or ap_sig_bdd_142)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxMemWrState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_s_fu_1507_p2) & ~ap_sig_bdd_142) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & ~ap_sig_bdd_142))) begin
        rxPkgDrop2rxMemWriter_V_read = ap_const_logic_1;
    end else begin
        rxPkgDrop2rxMemWriter_V_read = ap_const_logic_0;
    end
end

/// rxTcpFsm2wrAccessBreakdown_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_358_p3 or tmp_nbreadreq_fu_373_p3 or tmp_178_nbwritereq_fu_381_p3 or ap_sig_bdd_142)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3) & ~ap_sig_bdd_142)) begin
        rxTcpFsm2wrAccessBreakdown_V_read = ap_const_logic_1;
    end else begin
        rxTcpFsm2wrAccessBreakdown_V_read = ap_const_logic_0;
    end
end

/// storemerge_phi_fu_426_p4 assign process. ///
always @ (tmp_211_fu_1324_p2 or ap_sig_bdd_171)
begin
    if (ap_sig_bdd_171) begin
        if (~(ap_const_lv1_0 == tmp_211_fu_1324_p2)) begin
            storemerge_phi_fu_426_p4 = ap_const_lv3_5;
        end else if ((ap_const_lv1_0 == tmp_211_fu_1324_p2)) begin
            storemerge_phi_fu_426_p4 = ap_const_lv3_0;
        end else begin
            storemerge_phi_fu_426_p4 = 'bx;
        end
    end else begin
        storemerge_phi_fu_426_p4 = 'bx;
    end
end

/// tmp_218_phi_fu_405_p4 assign process. ///
always @ (tmp_211_fu_1324_p2 or ap_sig_bdd_171)
begin
    if (ap_sig_bdd_171) begin
        if (~(ap_const_lv1_0 == tmp_211_fu_1324_p2)) begin
            tmp_218_phi_fu_405_p4 = ap_const_lv1_0;
        end else if ((ap_const_lv1_0 == tmp_211_fu_1324_p2)) begin
            tmp_218_phi_fu_405_p4 = ap_const_lv1_1;
        end else begin
            tmp_218_phi_fu_405_p4 = 'bx;
        end
    end else begin
        tmp_218_phi_fu_405_p4 = 'bx;
    end
end

/// tmp_219_phi_fu_416_p4 assign process. ///
always @ (tmp_211_fu_1324_p2 or agg_result_V_1_7_i6_fu_1492_p3 or ap_sig_bdd_171)
begin
    if (ap_sig_bdd_171) begin
        if (~(ap_const_lv1_0 == tmp_211_fu_1324_p2)) begin
            tmp_219_phi_fu_416_p4 = ap_const_lv8_FF;
        end else if ((ap_const_lv1_0 == tmp_211_fu_1324_p2)) begin
            tmp_219_phi_fu_416_p4 = agg_result_V_1_7_i6_fu_1492_p3;
        end else begin
            tmp_219_phi_fu_416_p4 = 'bx;
        end
    end else begin
        tmp_219_phi_fu_416_p4 = 'bx;
    end
end

/// tmp_V_phi_fu_505_p4 assign process. ///
always @ (txAppBreakdown_1 or tmp_209_fu_2141_p2 or ap_sig_bdd_1279)
begin
    if (ap_sig_bdd_1279) begin
        if ((ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_V_phi_fu_505_p4 = txAppBreakdown_1;
        end else if (~(ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_V_phi_fu_505_p4 = ap_const_lv1_1;
        end else begin
            tmp_V_phi_fu_505_p4 = 'bx;
        end
    end else begin
        tmp_V_phi_fu_505_p4 = 'bx;
    end
end

/// tmp_bbt_V_3_phi_fu_576_p4 assign process. ///
always @ (tmp_209_fu_2141_p2 or tmp_757_fu_2035_p1 or tmp_214_fu_2169_p1 or ap_sig_bdd_1279)
begin
    if (ap_sig_bdd_1279) begin
        if ((ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_bbt_V_3_phi_fu_576_p4 = tmp_757_fu_2035_p1;
        end else if (~(ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_bbt_V_3_phi_fu_576_p4 = tmp_214_fu_2169_p1;
        end else begin
            tmp_bbt_V_3_phi_fu_576_p4 = 'bx;
        end
    end else begin
        tmp_bbt_V_3_phi_fu_576_p4 = 'bx;
    end
end

/// tmp_drr_V_phi_fu_536_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_209_fu_2141_p2 or ap_sig_bdd_1279)
begin
    if (ap_sig_bdd_1279) begin
        if ((ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_drr_V_phi_fu_536_p4 = rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_1F];
        end else if (~(ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_drr_V_phi_fu_536_p4 = ap_const_lv1_1;
        end else begin
            tmp_drr_V_phi_fu_536_p4 = 'bx;
        end
    end else begin
        tmp_drr_V_phi_fu_536_p4 = 'bx;
    end
end

/// tmp_dsa_V_phi_fu_556_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_209_fu_2141_p2 or ap_sig_bdd_1279)
begin
    if (ap_sig_bdd_1279) begin
        if ((ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_dsa_V_phi_fu_556_p4 = {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_1D : ap_const_lv32_18]}};
        end else if (~(ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_dsa_V_phi_fu_556_p4 = ap_const_lv6_0;
        end else begin
            tmp_dsa_V_phi_fu_556_p4 = 'bx;
        end
    end else begin
        tmp_dsa_V_phi_fu_556_p4 = 'bx;
    end
end

/// tmp_eof_V_phi_fu_546_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_209_fu_2141_p2 or ap_sig_bdd_1279)
begin
    if (ap_sig_bdd_1279) begin
        if ((ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_eof_V_phi_fu_546_p4 = rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_1E];
        end else if (~(ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_eof_V_phi_fu_546_p4 = ap_const_lv1_1;
        end else begin
            tmp_eof_V_phi_fu_546_p4 = 'bx;
        end
    end else begin
        tmp_eof_V_phi_fu_546_p4 = 'bx;
    end
end

/// tmp_keep_V_18_phi_fu_449_p4 assign process. ///
always @ (grp_fu_652_p3 or tmp_219_phi_fu_416_p4 or ap_sig_bdd_331)
begin
    if (ap_sig_bdd_331) begin
        if (~(ap_const_lv1_0 == grp_fu_652_p3)) begin
            tmp_keep_V_18_phi_fu_449_p4 = tmp_219_phi_fu_416_p4;
        end else if ((ap_const_lv1_0 == grp_fu_652_p3)) begin
            tmp_keep_V_18_phi_fu_449_p4 = ap_const_lv8_FF;
        end else begin
            tmp_keep_V_18_phi_fu_449_p4 = 'bx;
        end
    end else begin
        tmp_keep_V_18_phi_fu_449_p4 = 'bx;
    end
end

/// tmp_keep_V_19_phi_fu_470_p6 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or rxPkgDrop2rxMemWriter_V_dout or grp_nbwritereq_fu_318_p5 or grp_nbreadreq_fu_344_p3 or p_0380_1_phi_fu_461_p4 or tmp_207_fu_1816_p2 or txAppBreakdown_1_load_load_fu_708_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_207_fu_1816_p2) & ~(ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_708_p1))) begin
        tmp_keep_V_19_phi_fu_470_p6 = p_0380_1_phi_fu_461_p4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_207_fu_1816_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_207_fu_1816_p2) & (ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_708_p1)))) begin
        tmp_keep_V_19_phi_fu_470_p6 = {{rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_47 : ap_const_lv32_40]}};
    end else begin
        tmp_keep_V_19_phi_fu_470_p6 = 'bx;
    end
end

/// tmp_last_V_16_phi_fu_437_p4 assign process. ///
always @ (tmp_218_phi_fu_405_p4 or grp_fu_652_p3 or ap_sig_bdd_331)
begin
    if (ap_sig_bdd_331) begin
        if (~(ap_const_lv1_0 == grp_fu_652_p3)) begin
            tmp_last_V_16_phi_fu_437_p4 = tmp_218_phi_fu_405_p4;
        end else if ((ap_const_lv1_0 == grp_fu_652_p3)) begin
            tmp_last_V_16_phi_fu_437_p4 = ap_const_lv1_0;
        end else begin
            tmp_last_V_16_phi_fu_437_p4 = 'bx;
        end
    end else begin
        tmp_last_V_16_phi_fu_437_p4 = 'bx;
    end
end

/// tmp_last_V_17_phi_fu_483_p6 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or rxPkgDrop2rxMemWriter_V_dout or grp_nbwritereq_fu_318_p5 or grp_nbreadreq_fu_344_p3 or tmp_207_fu_1816_p2 or txAppBreakdown_1_load_load_fu_708_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_207_fu_1816_p2) & ~(ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_708_p1))) begin
        tmp_last_V_17_phi_fu_483_p6 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_207_fu_1816_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_207_fu_1816_p2) & (ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_708_p1)))) begin
        tmp_last_V_17_phi_fu_483_p6 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_48];
    end else begin
        tmp_last_V_17_phi_fu_483_p6 = 'bx;
    end
end

/// tmp_rsvd_V_phi_fu_516_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_209_fu_2141_p2 or ap_sig_bdd_1279)
begin
    if (ap_sig_bdd_1279) begin
        if ((ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_rsvd_V_phi_fu_516_p4 = {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_47 : ap_const_lv32_44]}};
        end else if (~(ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_rsvd_V_phi_fu_516_p4 = ap_const_lv4_0;
        end else begin
            tmp_rsvd_V_phi_fu_516_p4 = 'bx;
        end
    end else begin
        tmp_rsvd_V_phi_fu_516_p4 = 'bx;
    end
end

/// tmp_tag_V_phi_fu_526_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_209_fu_2141_p2 or ap_sig_bdd_1279)
begin
    if (ap_sig_bdd_1279) begin
        if ((ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_tag_V_phi_fu_526_p4 = {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_43 : ap_const_lv32_40]}};
        end else if (~(ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_tag_V_phi_fu_526_p4 = ap_const_lv4_0;
        end else begin
            tmp_tag_V_phi_fu_526_p4 = 'bx;
        end
    end else begin
        tmp_tag_V_phi_fu_526_p4 = 'bx;
    end
end

/// tmp_type_V_phi_fu_566_p4 assign process. ///
always @ (rxTcpFsm2wrAccessBreakdown_V_dout or tmp_209_fu_2141_p2 or ap_sig_bdd_1279)
begin
    if (ap_sig_bdd_1279) begin
        if ((ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_type_V_phi_fu_566_p4 = rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_17];
        end else if (~(ap_const_lv1_0 == tmp_209_fu_2141_p2)) begin
            tmp_type_V_phi_fu_566_p4 = ap_const_lv1_1;
        end else begin
            tmp_type_V_phi_fu_566_p4 = 'bx;
        end
    end else begin
        tmp_type_V_phi_fu_566_p4 = 'bx;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_142)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_9_fu_1034_p3 = {{tmp_208_fu_1028_p2}, {ap_const_lv3_0}};
assign Lo_assign_9_op_fu_1217_p2 = (ap_const_lv7_3F - Lo_assign_9_fu_1034_p3);
assign Lo_assign_fu_1042_p3 = {{tmp_713_fu_1024_p1}, {ap_const_lv3_0}};
assign Lo_assign_s_fu_916_p3 = {{tmp_683_fu_898_p1}, {ap_const_lv3_0}};
assign agg_result_V_0_tmp_2_7_i_fu_1808_p3 = ((tmp_712_fu_1794_p3[0:0]===1'b1)? tmp_2_7_i_fu_1802_p2: agg_result_V_buf_0_tmp_2_6_i_fu_1786_p3);
assign agg_result_V_1_7_i6_fu_1492_p3 = ((grp_fu_613_p3[0:0]===1'b1)? tmp_771_fu_1482_p4: agg_result_V_buf_1_6_i6_fu_1474_p3);
assign agg_result_V_buf_0_tmp_2_1_i_fu_1672_p3 = ((tmp_706_fu_1656_p3[0:0]===1'b1)? tmp_2_1_i_fu_1664_p3: agg_result_V_buf_0_tmp_2_i_cas_fu_1652_p1);
assign agg_result_V_buf_0_tmp_2_2_i_c_fu_1702_p1 = agg_result_V_buf_0_tmp_2_2_i_fu_1694_p3;
assign agg_result_V_buf_0_tmp_2_2_i_fu_1694_p3 = ((tmp_707_fu_1680_p3[0:0]===1'b1)? tmp_2_2_i_fu_1688_p2: agg_result_V_buf_0_tmp_2_1_i_fu_1672_p3);
assign agg_result_V_buf_0_tmp_2_3_i_fu_1720_p3 = ((tmp_708_fu_1706_p3[0:0]===1'b1)? tmp_2_3_i_fu_1714_p2: agg_result_V_buf_0_tmp_2_2_i_c_fu_1702_p1);
assign agg_result_V_buf_0_tmp_2_4_i_fu_1742_p3 = ((tmp_709_fu_1728_p3[0:0]===1'b1)? tmp_2_4_i_fu_1736_p2: agg_result_V_buf_0_tmp_2_3_i_fu_1720_p3);
assign agg_result_V_buf_0_tmp_2_5_i_fu_1764_p3 = ((tmp_710_fu_1750_p3[0:0]===1'b1)? tmp_2_5_i_fu_1758_p2: agg_result_V_buf_0_tmp_2_4_i_fu_1742_p3);
assign agg_result_V_buf_0_tmp_2_6_i_fu_1786_p3 = ((tmp_711_fu_1772_p3[0:0]===1'b1)? tmp_2_6_i_fu_1780_p2: agg_result_V_buf_0_tmp_2_5_i_fu_1764_p3);
assign agg_result_V_buf_0_tmp_2_i_cas_fu_1652_p1 = tmp_705_fu_1644_p3;
assign agg_result_V_buf_1_1_i12_cast_s_fu_1360_p1 = agg_result_V_buf_1_1_i6_fu_1352_p3;
assign agg_result_V_buf_1_1_i35_cast_s_fu_757_p1 = agg_result_V_buf_1_1_i5_fu_749_p3;
assign agg_result_V_buf_1_1_i5_fu_749_p3 = ((grp_fu_592_p2[0:0]===1'b1)? tmp_183_fu_741_p3: p_cast_i32_cast_fu_737_p1);
assign agg_result_V_buf_1_1_i6_fu_1352_p3 = ((grp_fu_592_p2[0:0]===1'b1)? tmp_185_fu_1344_p3: p_cast_i9_cast_fu_1340_p1);
assign agg_result_V_buf_1_1_i_cast_ca_fu_1862_p1 = agg_result_V_buf_1_1_i_fu_1854_p3;
assign agg_result_V_buf_1_1_i_fu_1854_p3 = ((grp_fu_592_p2[0:0]===1'b1)? tmp_187_fu_1846_p3: p_cast_i_cast_fu_1842_p1);
assign agg_result_V_buf_1_2_i5_cast_fu_783_p1 = agg_result_V_buf_1_2_i5_fu_775_p3;
assign agg_result_V_buf_1_2_i5_fu_775_p3 = ((tmp_5_2_i5_fu_761_p2[0:0]===1'b1)? tmp_184_fu_767_p3: agg_result_V_buf_1_1_i35_cast_s_fu_757_p1);
assign agg_result_V_buf_1_2_i6_cast_fu_1386_p1 = agg_result_V_buf_1_2_i6_fu_1378_p3;
assign agg_result_V_buf_1_2_i6_fu_1378_p3 = ((tmp_5_2_i6_fu_1364_p2[0:0]===1'b1)? tmp_186_fu_1370_p3: agg_result_V_buf_1_1_i12_cast_s_fu_1360_p1);
assign agg_result_V_buf_1_2_i_cast_fu_1888_p1 = agg_result_V_buf_1_2_i_fu_1880_p3;
assign agg_result_V_buf_1_2_i_fu_1880_p3 = ((tmp_5_2_i_fu_1866_p2[0:0]===1'b1)? tmp_188_fu_1872_p3: agg_result_V_buf_1_1_i_cast_ca_fu_1862_p1);
assign agg_result_V_buf_1_3_i5_fu_799_p3 = ((grp_fu_607_p2[0:0]===1'b1)? p_Result_3_i9_fu_795_p1: agg_result_V_buf_1_2_i5_cast_fu_783_p1);
assign agg_result_V_buf_1_3_i6_fu_1402_p3 = ((grp_fu_607_p2[0:0]===1'b1)? p_Result_3_i1_fu_1398_p1: agg_result_V_buf_1_2_i6_cast_fu_1386_p1);
assign agg_result_V_buf_1_3_i_fu_1904_p3 = ((grp_fu_607_p2[0:0]===1'b1)? p_Result_3_i3_fu_1900_p1: agg_result_V_buf_1_2_i_cast_fu_1888_p1);
assign agg_result_V_buf_1_4_i5_fu_823_p3 = ((tmp_5_4_i5_fu_807_p2[0:0]===1'b1)? tmp_678_fu_813_p4: agg_result_V_buf_1_3_i5_fu_799_p3);
assign agg_result_V_buf_1_4_i6_fu_1426_p3 = ((tmp_5_4_i6_fu_1410_p2[0:0]===1'b1)? tmp_767_fu_1416_p4: agg_result_V_buf_1_3_i6_fu_1402_p3);
assign agg_result_V_buf_1_4_i_fu_1928_p3 = ((tmp_5_4_i_fu_1912_p2[0:0]===1'b1)? tmp_776_fu_1918_p4: agg_result_V_buf_1_3_i_fu_1904_p3);
assign agg_result_V_buf_1_5_i5_fu_847_p3 = ((tmp_5_5_i5_fu_831_p2[0:0]===1'b1)? tmp_679_fu_837_p4: agg_result_V_buf_1_4_i5_fu_823_p3);
assign agg_result_V_buf_1_5_i6_fu_1450_p3 = ((tmp_5_5_i6_fu_1434_p2[0:0]===1'b1)? tmp_768_fu_1440_p4: agg_result_V_buf_1_4_i6_fu_1426_p3);
assign agg_result_V_buf_1_5_i_fu_1952_p3 = ((tmp_5_5_i_fu_1936_p2[0:0]===1'b1)? tmp_777_fu_1942_p4: agg_result_V_buf_1_4_i_fu_1928_p3);
assign agg_result_V_buf_1_6_i5_fu_871_p3 = ((tmp_5_6_i5_fu_855_p2[0:0]===1'b1)? tmp_680_fu_861_p4: agg_result_V_buf_1_5_i5_fu_847_p3);
assign agg_result_V_buf_1_6_i6_fu_1474_p3 = ((tmp_5_6_i6_fu_1458_p2[0:0]===1'b1)? tmp_769_fu_1464_p4: agg_result_V_buf_1_5_i6_fu_1450_p3);
assign agg_result_V_buf_1_6_i_fu_1976_p3 = ((tmp_5_6_i_fu_1960_p2[0:0]===1'b1)? tmp_778_fu_1966_p4: agg_result_V_buf_1_5_i_fu_1952_p3);

/// ap_sig_bdd_111 assign process. ///
always @ (rxMemWrState or grp_nbwritereq_fu_318_p5 or grp_nbreadreq_fu_344_p3)
begin
    ap_sig_bdd_111 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1));
end

/// ap_sig_bdd_1272 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or grp_nbwritereq_fu_358_p3 or ap_sig_bdd_142)
begin
    ap_sig_bdd_1272 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & ~ap_sig_bdd_142);
end

/// ap_sig_bdd_1273 assign process. ///
always @ (rxMemWrState or tmp_nbreadreq_fu_373_p3 or tmp_178_nbwritereq_fu_381_p3)
begin
    ap_sig_bdd_1273 = ((ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3));
end

/// ap_sig_bdd_1279 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_358_p3 or tmp_nbreadreq_fu_373_p3 or tmp_178_nbwritereq_fu_381_p3)
begin
    ap_sig_bdd_1279 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3));
end

/// ap_sig_bdd_1284 assign process. ///
always @ (rxMemWrState or tmp_nbreadreq_fu_373_p3 or tmp_178_nbwritereq_fu_381_p3 or tmp_209_fu_2141_p2)
begin
    ap_sig_bdd_1284 = ((ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3) & ~(ap_const_lv1_0 == tmp_209_fu_2141_p2));
end

/// ap_sig_bdd_142 assign process. ///
always @ (ap_start or ap_done_reg or rxMemWrCmdOut_V_full_n or rxMemWrState or rxTcpFsm2wrAccessBreakdown_V_empty_n or rxEngDoubleAccess_V_V_full_n or rxPkgDrop2rxMemWriter_V_empty_n or rxMemWrDataOut_V_data_V1_status or grp_nbwritereq_fu_318_p5 or grp_nbreadreq_fu_344_p3 or tmp_s_fu_1507_p2 or grp_nbwritereq_fu_358_p3 or tmp_nbreadreq_fu_373_p3 or tmp_178_nbwritereq_fu_381_p3)
begin
    ap_sig_bdd_142 = (((rxMemWrDataOut_V_data_V1_status == ap_const_logic_0) & (rxMemWrState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxPkgDrop2rxMemWriter_V_empty_n == ap_const_logic_0) & (rxMemWrState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3)) | ((rxMemWrDataOut_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxMemWrState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3)) | ((rxPkgDrop2rxMemWriter_V_empty_n == ap_const_logic_0) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_s_fu_1507_p2)) | ((rxMemWrDataOut_V_data_V1_status == ap_const_logic_0) & (rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_s_fu_1507_p2)) | ((rxMemWrCmdOut_V_full_n == ap_const_logic_0) & (rxMemWrState == ap_const_lv3_2) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxPkgDrop2rxMemWriter_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1)) | ((rxMemWrDataOut_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (rxTcpFsm2wrAccessBreakdown_V_empty_n == ap_const_logic_0) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3)) | ((rxMemWrCmdOut_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3)) | (~(ap_const_lv1_0 == grp_nbwritereq_fu_358_p3) & (ap_const_lv3_0 == rxMemWrState) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_373_p3) & ~(ap_const_lv1_0 == tmp_178_nbwritereq_fu_381_p3) & (rxEngDoubleAccess_V_V_full_n == ap_const_logic_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_145 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_142)
begin
    ap_sig_bdd_145 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_142);
end

/// ap_sig_bdd_171 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_318_p5 or grp_nbreadreq_fu_344_p3 or grp_fu_652_p3)
begin
    ap_sig_bdd_171 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxMemWrState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & ~(ap_const_lv1_0 == grp_fu_652_p3));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_210 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_318_p5 or grp_nbreadreq_fu_344_p3 or tmp_207_fu_1816_p2 or txAppBreakdown_1_load_load_fu_708_p1)
begin
    ap_sig_bdd_210 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3) & (rxMemWrState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_207_fu_1816_p2) & ~(ap_const_lv1_0 == txAppBreakdown_1_load_load_fu_708_p1));
end

/// ap_sig_bdd_331 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or rxMemWrState or grp_nbwritereq_fu_318_p5 or grp_nbreadreq_fu_344_p3)
begin
    ap_sig_bdd_331 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxMemWrState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3));
end

/// ap_sig_bdd_80 assign process. ///
always @ (rxMemWrState or grp_nbwritereq_fu_318_p5)
begin
    ap_sig_bdd_80 = ((rxMemWrState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5));
end

/// ap_sig_bdd_89 assign process. ///
always @ (rxMemWrState or grp_nbwritereq_fu_318_p5 or grp_nbreadreq_fu_344_p3)
begin
    ap_sig_bdd_89 = (~(ap_const_lv1_0 == grp_nbwritereq_fu_318_p5) & (rxMemWrState == ap_const_lv3_3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_344_p3));
end

/// ap_sig_bdd_97 assign process. ///
always @ (rxMemWrState or tmp_s_fu_1507_p2)
begin
    ap_sig_bdd_97 = ((rxMemWrState == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_s_fu_1507_p2));
end
assign grp_fu_583_p4 = {{rxEngBreakTemp_V[ap_const_lv32_3 : ap_const_lv32_1]}};
assign grp_fu_592_p2 = (grp_fu_583_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign grp_fu_598_p4 = {{rxEngBreakTemp_V[ap_const_lv32_3 : ap_const_lv32_2]}};
assign grp_fu_607_p2 = (grp_fu_598_p4 != ap_const_lv2_0? 1'b1: 1'b0);
assign grp_fu_613_p3 = rxEngBreakTemp_V[ap_const_lv32_3];
assign grp_fu_620_p3 = lengthBuffer_1[ap_const_lv32_3];

integer ap_tvar_int_0;

always @ (pushWord_data_V_1) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_3F - ap_const_lv32_0) begin
            grp_fu_627_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            grp_fu_627_p4[ap_tvar_int_0] = pushWord_data_V_1[ap_const_lv32_3F - ap_tvar_int_0];
        end
    end
end


assign grp_fu_636_p2 = (ap_const_lv7_3F - Lo_assign_s_fu_916_p3);
assign grp_fu_647_p2 = (ap_const_lv7_3F - Lo_assign_fu_1042_p3);
assign grp_fu_652_p3 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_48];
assign grp_fu_663_p2 = ($signed(rxEngBreakTemp_V) + $signed(ap_const_lv16_FFF8));
assign grp_nbreadreq_fu_344_p3 = rxPkgDrop2rxMemWriter_V_empty_n;
assign grp_nbwritereq_fu_318_p5 = (rxMemWrDataOut_V_data_V_full_n & rxMemWrDataOut_V_keep_V_full_n & rxMemWrDataOut_V_last_V_full_n);
assign grp_nbwritereq_fu_358_p3 = rxMemWrCmdOut_V_full_n;
assign icmp10_fu_1189_p2 = (tmp_740_fu_1185_p1 != ap_const_lv26_0? 1'b1: 1'b0);
assign icmp19_fu_929_p2 = (tmp_685_fu_925_p1 != ap_const_lv26_0? 1'b1: 1'b0);
assign icmp7_fu_1055_p2 = (tmp_715_fu_1051_p1 != ap_const_lv26_0? 1'b1: 1'b0);
assign lhs_V_2_fu_1310_p1 = rxEngBreakTemp_V;
assign lhs_V_3_cast_fu_2127_p1 = p_Result_s_fu_2117_p4;
assign lhs_V_fu_1534_p1 = rxMemWriterCmd_bbt_V;
assign not_tmp_5_i5_fu_731_p2 = (tmp_674_fu_727_p1 != ap_const_lv4_0? 1'b1: 1'b0);
assign not_tmp_5_i8_fu_1334_p2 = (tmp_763_fu_1330_p1 != ap_const_lv4_0? 1'b1: 1'b0);
assign not_tmp_5_i_fu_1836_p2 = (tmp_772_fu_1832_p1 != ap_const_lv4_0? 1'b1: 1'b0);
assign outputWord_data_V_fu_1633_p1 = rxPkgDrop2rxMemWriter_V_dout[63:0];
assign outputWord_keep_V_fu_1994_p3 = ((grp_fu_613_p3[0:0]===1'b1)? tmp_780_fu_1984_p4: agg_result_V_buf_1_6_i_fu_1976_p3);
assign p_Result_3_i1_fu_1398_p1 = tmp_766_fu_1390_p3;
assign p_Result_3_i3_fu_1900_p1 = tmp_775_fu_1892_p3;
assign p_Result_3_i9_fu_795_p1 = tmp_677_fu_787_p3;
assign p_Result_53_fu_1117_p2 = (tmp_726_fu_1105_p2 & tmp_727_fu_1111_p2);
assign p_Result_54_fu_1139_p2 = (p_Result_53_fu_1117_p2 & tmp_731_fu_1133_p2);
assign p_Result_55_fu_1171_p2 = (p_Val2_49_fu_1145_p1 & tmp_737_fu_1165_p2);
assign p_Result_56_fu_1303_p2 = (tmp_754_fu_1291_p2 | tmp_755_fu_1297_p2);
assign p_Result_57_fu_991_p2 = (tmp_696_fu_979_p2 & tmp_697_fu_985_p2);
assign p_Result_58_fu_1013_p2 = (p_Result_57_fu_991_p2 & tmp_701_fu_1007_p2);
assign p_Result_s_264_fu_1582_p5 = {{rxMemWriterCmd_saddr_V[32'd31 : 32'd16]}, {ap_const_lv16_0}};
assign p_Result_s_fu_2117_p4 = {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_2F : ap_const_lv32_20]}};
assign p_Val2_49_fu_1145_p1 = rxPkgDrop2rxMemWriter_V_dout[63:0];
assign p_Val2_52_fu_2079_p4 = {{rxTcpFsm2wrAccessBreakdown_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
assign p_cast_i32_cast_fu_737_p1 = not_tmp_5_i5_fu_731_p2;
assign p_cast_i9_cast_fu_1340_p1 = not_tmp_5_i8_fu_1334_p2;
assign p_cast_i_cast_fu_1842_p1 = not_tmp_5_i_fu_1836_p2;
assign p_demorgan_fu_1279_p2 = (tmp_751_fu_1267_p2 & tmp_752_fu_1273_p2);
assign r_V_4_fu_2135_p2 = (lhs_V_3_cast_fu_2127_p1 + rhs_V_4_cast_fu_2131_p1);
assign r_V_5_fu_1318_p2 = (lhs_V_2_fu_1310_p1 - rhs_V_2_fu_1314_p1);
assign r_V_fu_1542_p2 = (lhs_V_fu_1534_p1 - rhs_V_fu_1538_p1);
assign rhs_V_2_fu_1314_p1 = rxEngAccessResidue_V;
assign rhs_V_4_cast_fu_2131_p1 = tmp_757_fu_2035_p1;
assign rhs_V_fu_1538_p1 = rxEngAccessResidue_V;
assign rxEngDoubleAccess_V_V_din = tmp_V_phi_fu_505_p4;
assign rxMemWrDataOut_V_data_V1_status = (rxMemWrDataOut_V_data_V_full_n & rxMemWrDataOut_V_keep_V_full_n & rxMemWrDataOut_V_last_V_full_n);
assign rxMemWrDataOut_V_data_V_write = rxMemWrDataOut_V_data_V1_update;
assign rxMemWrDataOut_V_keep_V_write = rxMemWrDataOut_V_data_V1_update;
assign rxMemWrDataOut_V_last_V_write = rxMemWrDataOut_V_data_V1_update;
assign storemerge1_fu_1568_p3 = ((tmp_182_fu_1562_p2[0:0]===1'b1)? storemerge9_fu_1554_p3: ap_const_lv3_5);
assign storemerge9_fu_1554_p3 = ((tmp_203_fu_1528_p2[0:0]===1'b1)? ap_const_lv3_4: ap_const_lv3_3);
assign tmp_178_nbwritereq_fu_381_p3 = rxEngDoubleAccess_V_V_full_n;
assign tmp_182_fu_1562_p2 = (tmp_203_fu_1528_p2 | tmp_204_fu_1548_p2);
assign tmp_183_fu_741_p3 = {{ap_const_lv1_1}, {not_tmp_5_i5_fu_731_p2}};
assign tmp_184_fu_767_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_1_i5_fu_749_p3}};
assign tmp_185_fu_1344_p3 = {{ap_const_lv1_1}, {not_tmp_5_i8_fu_1334_p2}};
assign tmp_186_fu_1370_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_1_i6_fu_1352_p3}};
assign tmp_187_fu_1846_p3 = {{ap_const_lv1_1}, {not_tmp_5_i_fu_1836_p2}};
assign tmp_188_fu_1872_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_1_i_fu_1854_p3}};
assign tmp_1_fu_2187_p9 = {{{{{{{{tmp_rsvd_V_phi_fu_516_p4}, {tmp_tag_V_phi_fu_526_p4}}, {p_Val2_52_fu_2079_p4}}, {tmp_drr_V_phi_fu_536_p4}}, {tmp_eof_V_phi_fu_546_p4}}, {tmp_dsa_V_phi_fu_556_p4}}, {tmp_type_V_phi_fu_566_p4}}, {tmp_bbt_V_3_phi_fu_576_p4}};
assign tmp_203_fu_1528_p2 = (tmp_670_fu_1524_p1 == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_204_fu_1548_p2 = ($signed(r_V_fu_1542_p2) > $signed(24'b000000000000000000000000)? 1'b1: 1'b0);
assign tmp_205_fu_902_p2 = ($signed(ap_const_lv4_8) - $signed(tmp_683_fu_898_p1));
assign tmp_206_fu_908_p3 = {{tmp_205_fu_902_p2}, {ap_const_lv3_0}};
assign tmp_207_fu_1816_p2 = (rxEngBreakTemp_V > ap_const_lv16_8? 1'b1: 1'b0);
assign tmp_208_fu_1028_p2 = ($signed(ap_const_lv4_8) - $signed(tmp_713_fu_1024_p1));
assign tmp_209_fu_2141_p2 = (r_V_4_fu_2135_p2 > ap_const_lv24_10000? 1'b1: 1'b0);
assign tmp_211_fu_1324_p2 = ($signed(r_V_5_fu_1318_p2) > $signed(tmp_350_cast1_fu_1020_p1)? 1'b1: 1'b0);
assign tmp_213_fu_2157_p2 = (ap_const_lv16_0 - p_Result_s_fu_2117_p4);
assign tmp_214_fu_2169_p1 = tmp_213_fu_2157_p2;
assign tmp_215_fu_2174_p2 = (tmp_757_fu_2035_p1 - tmp_214_fu_2169_p1);
assign tmp_216_fu_1826_p2 = (tmp_762_fu_1822_p1 == ap_const_lv3_0? 1'b1: 1'b0);
assign tmp_220_fu_2013_p2 = (agg_result_V_0_tmp_2_7_i_fu_1808_p3 - tmp_781_fu_2009_p1);
assign tmp_2_1_i_fu_1664_p3 = ((tmp_705_fu_1644_p3[0:0]===1'b1)? ap_const_lv2_2: ap_const_lv2_1);
assign tmp_2_2_i_fu_1688_p2 = (ap_const_lv2_1 + agg_result_V_buf_0_tmp_2_1_i_fu_1672_p3);
assign tmp_2_3_i_fu_1714_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_2_i_c_fu_1702_p1);
assign tmp_2_4_i_fu_1736_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_3_i_fu_1720_p3);
assign tmp_2_5_i_fu_1758_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_4_i_fu_1742_p3);
assign tmp_2_6_i_fu_1780_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_5_i_fu_1764_p3);
assign tmp_2_7_i_fu_1802_p2 = (ap_const_lv3_1 + agg_result_V_buf_0_tmp_2_6_i_fu_1786_p3);
assign tmp_350_cast1_fu_1020_p1 = lengthBuffer_1;
assign tmp_3_fu_1614_p5 = {{{{{{ap_const_lv8_0}, {p_Result_s_264_fu_1582_p5}}}, {ap_const_lv9_181}}}, {tmp_bbt_V_fu_1610_p1}};
assign tmp_5_2_i5_fu_761_p2 = (tmp_674_fu_727_p1 > ap_const_lv4_2? 1'b1: 1'b0);
assign tmp_5_2_i6_fu_1364_p2 = (tmp_763_fu_1330_p1 > ap_const_lv4_2? 1'b1: 1'b0);
assign tmp_5_2_i_fu_1866_p2 = (tmp_772_fu_1832_p1 > ap_const_lv4_2? 1'b1: 1'b0);
assign tmp_5_4_i5_fu_807_p2 = (tmp_674_fu_727_p1 > ap_const_lv4_4? 1'b1: 1'b0);
assign tmp_5_4_i6_fu_1410_p2 = (tmp_763_fu_1330_p1 > ap_const_lv4_4? 1'b1: 1'b0);
assign tmp_5_4_i_fu_1912_p2 = (tmp_772_fu_1832_p1 > ap_const_lv4_4? 1'b1: 1'b0);
assign tmp_5_5_i5_fu_831_p2 = (tmp_674_fu_727_p1 > ap_const_lv4_5? 1'b1: 1'b0);
assign tmp_5_5_i6_fu_1434_p2 = (tmp_763_fu_1330_p1 > ap_const_lv4_5? 1'b1: 1'b0);
assign tmp_5_5_i_fu_1936_p2 = (tmp_772_fu_1832_p1 > ap_const_lv4_5? 1'b1: 1'b0);
assign tmp_5_6_i5_fu_855_p2 = (tmp_674_fu_727_p1 > ap_const_lv4_6? 1'b1: 1'b0);
assign tmp_5_6_i6_fu_1458_p2 = (tmp_763_fu_1330_p1 > ap_const_lv4_6? 1'b1: 1'b0);
assign tmp_5_6_i_fu_1960_p2 = (tmp_772_fu_1832_p1 > ap_const_lv4_6? 1'b1: 1'b0);
assign tmp_670_fu_1524_p1 = rxMemWriterCmd_saddr_V[2:0];
assign tmp_671_fu_1600_p1 = rxMemWriterCmd_bbt_V[15:0];
assign tmp_674_fu_727_p1 = rxEngBreakTemp_V[3:0];
assign tmp_677_fu_787_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_2_i5_fu_775_p3}};

always @ (agg_result_V_buf_1_3_i5_fu_799_p3) begin
    tmp_678_fu_813_p4 = agg_result_V_buf_1_3_i5_fu_799_p3;
    tmp_678_fu_813_p4[ap_const_lv32_4] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_4_i5_fu_823_p3) begin
    tmp_679_fu_837_p4 = agg_result_V_buf_1_4_i5_fu_823_p3;
    tmp_679_fu_837_p4[ap_const_lv32_5] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_5_i5_fu_847_p3) begin
    tmp_680_fu_861_p4 = agg_result_V_buf_1_5_i5_fu_847_p3;
    tmp_680_fu_861_p4[ap_const_lv32_6] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_6_i5_fu_871_p3) begin
    tmp_682_fu_879_p4 = agg_result_V_buf_1_6_i5_fu_871_p3;
    tmp_682_fu_879_p4[ap_const_lv32_7] = ap_const_lv1_1[0];
end


assign tmp_683_fu_898_p1 = lengthBuffer_1[3:0];
assign tmp_685_fu_925_p1 = grp_fu_620_p3;
assign tmp_687_fu_935_p2 = ($signed(ap_const_lv7_41) + $signed(Lo_assign_s_fu_916_p3));
assign tmp_690_fu_941_p3 = ((icmp19_fu_929_p2[0:0]===1'b1)? tmp_687_fu_935_p2: grp_fu_636_p2);
assign tmp_691_fu_949_p3 = ((icmp19_fu_929_p2[0:0]===1'b1)? grp_fu_627_p4: pushWord_data_V_1);
assign tmp_692_fu_957_p3 = ((icmp19_fu_929_p2[0:0]===1'b1)? grp_fu_636_p2: Lo_assign_s_fu_916_p3);
assign tmp_693_fu_965_p2 = (ap_const_lv7_3F - tmp_690_fu_941_p3);
assign tmp_694_fu_971_p1 = tmp_692_fu_957_p3;
assign tmp_695_fu_975_p1 = tmp_693_fu_965_p2;
assign tmp_696_fu_979_p2 = tmp_691_fu_949_p3 >> tmp_694_fu_971_p1;
assign tmp_697_fu_985_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_695_fu_975_p1;
assign tmp_699_fu_997_p2 = ($signed(ap_const_lv7_40) - $signed(tmp_206_fu_908_p3));
assign tmp_700_fu_1003_p1 = tmp_699_fu_997_p2;
assign tmp_701_fu_1007_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_700_fu_1003_p1;
assign tmp_705_fu_1644_p3 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_40];
assign tmp_706_fu_1656_p3 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_41];
assign tmp_707_fu_1680_p3 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_42];
assign tmp_708_fu_1706_p3 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_43];
assign tmp_709_fu_1728_p3 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_44];
assign tmp_710_fu_1750_p3 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_45];
assign tmp_711_fu_1772_p3 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_46];
assign tmp_712_fu_1794_p3 = rxPkgDrop2rxMemWriter_V_dout[ap_const_lv32_47];
assign tmp_713_fu_1024_p1 = lengthBuffer_1[3:0];
assign tmp_715_fu_1051_p1 = grp_fu_620_p3;
assign tmp_717_fu_1061_p2 = ($signed(ap_const_lv7_41) + $signed(Lo_assign_fu_1042_p3));
assign tmp_720_fu_1067_p3 = ((icmp7_fu_1055_p2[0:0]===1'b1)? tmp_717_fu_1061_p2: grp_fu_647_p2);
assign tmp_721_fu_1075_p3 = ((icmp7_fu_1055_p2[0:0]===1'b1)? grp_fu_627_p4: pushWord_data_V_1);
assign tmp_722_fu_1083_p3 = ((icmp7_fu_1055_p2[0:0]===1'b1)? grp_fu_647_p2: Lo_assign_fu_1042_p3);
assign tmp_723_fu_1091_p2 = (ap_const_lv7_3F - tmp_720_fu_1067_p3);
assign tmp_724_fu_1097_p1 = tmp_722_fu_1083_p3;
assign tmp_725_fu_1101_p1 = tmp_723_fu_1091_p2;
assign tmp_726_fu_1105_p2 = tmp_721_fu_1075_p3 >> tmp_724_fu_1097_p1;
assign tmp_727_fu_1111_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_725_fu_1101_p1;
assign tmp_729_fu_1123_p2 = ($signed(ap_const_lv7_40) - $signed(Lo_assign_9_fu_1034_p3));
assign tmp_730_fu_1129_p1 = tmp_729_fu_1123_p2;
assign tmp_731_fu_1133_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_730_fu_1129_p1;
assign tmp_735_fu_1155_p2 = (ap_const_lv7_3F - Lo_assign_fu_1042_p3);
assign tmp_736_fu_1161_p1 = tmp_735_fu_1155_p2;
assign tmp_737_fu_1165_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_736_fu_1161_p1;
assign tmp_739_fu_1177_p3 = tmp_208_fu_1028_p2[ap_const_lv32_3];
assign tmp_740_fu_1185_p1 = tmp_739_fu_1177_p3;
assign tmp_741_fu_1195_p2 = (ap_const_lv7_3F - Lo_assign_9_fu_1034_p3);
assign tmp_742_fu_1201_p3 = ((icmp10_fu_1189_p2[0:0]===1'b1)? ap_const_lv7_3F: Lo_assign_9_fu_1034_p3);
assign tmp_743_fu_1209_p3 = ((icmp10_fu_1189_p2[0:0]===1'b1)? tmp_741_fu_1195_p2: Lo_assign_9_fu_1034_p3);
assign tmp_744_fu_1223_p3 = ((icmp10_fu_1189_p2[0:0]===1'b1)? Lo_assign_9_op_fu_1217_p2: ap_const_lv7_0);
assign tmp_745_fu_1231_p1 = tmp_743_fu_1209_p3;
assign tmp_746_fu_1235_p1 = tmp_742_fu_1201_p3;
assign tmp_747_fu_1239_p1 = tmp_744_fu_1223_p3;
assign tmp_748_fu_1243_p2 = p_Result_55_fu_1171_p2 << tmp_745_fu_1231_p1;

integer ap_tvar_int_1;

always @ (tmp_748_fu_1243_p2) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > ap_const_lv32_3F - ap_const_lv32_0) begin
            tmp_749_fu_1249_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_749_fu_1249_p4[ap_tvar_int_1] = tmp_748_fu_1243_p2[ap_const_lv32_3F - ap_tvar_int_1];
        end
    end
end


assign tmp_750_fu_1259_p3 = ((icmp10_fu_1189_p2[0:0]===1'b1)? tmp_749_fu_1249_p4: tmp_748_fu_1243_p2);
assign tmp_751_fu_1267_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF << tmp_746_fu_1235_p1;
assign tmp_752_fu_1273_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_747_fu_1239_p1;
assign tmp_753_fu_1285_p2 = (p_demorgan_fu_1279_p2 ^ ap_const_lv64_FFFFFFFFFFFFFFFF);
assign tmp_754_fu_1291_p2 = (p_Result_54_fu_1139_p2 & tmp_753_fu_1285_p2);
assign tmp_755_fu_1297_p2 = (tmp_750_fu_1259_p3 & p_demorgan_fu_1279_p2);
assign tmp_757_fu_2035_p1 = rxTcpFsm2wrAccessBreakdown_V_dout[22:0];
assign tmp_761_fu_2147_p1 = rxTcpFsm2wrAccessBreakdown_V_dout[15:0];
assign tmp_762_fu_1822_p1 = rxMemWriterCmd_saddr_V[2:0];
assign tmp_763_fu_1330_p1 = rxEngBreakTemp_V[3:0];
assign tmp_766_fu_1390_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_2_i6_fu_1378_p3}};

always @ (agg_result_V_buf_1_3_i6_fu_1402_p3) begin
    tmp_767_fu_1416_p4 = agg_result_V_buf_1_3_i6_fu_1402_p3;
    tmp_767_fu_1416_p4[ap_const_lv32_4] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_4_i6_fu_1426_p3) begin
    tmp_768_fu_1440_p4 = agg_result_V_buf_1_4_i6_fu_1426_p3;
    tmp_768_fu_1440_p4[ap_const_lv32_5] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_5_i6_fu_1450_p3) begin
    tmp_769_fu_1464_p4 = agg_result_V_buf_1_5_i6_fu_1450_p3;
    tmp_769_fu_1464_p4[ap_const_lv32_6] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_6_i6_fu_1474_p3) begin
    tmp_771_fu_1482_p4 = agg_result_V_buf_1_6_i6_fu_1474_p3;
    tmp_771_fu_1482_p4[ap_const_lv32_7] = ap_const_lv1_1[0];
end


assign tmp_772_fu_1832_p1 = rxEngBreakTemp_V[3:0];
assign tmp_775_fu_1892_p3 = {{ap_const_lv1_1}, {agg_result_V_buf_1_2_i_fu_1880_p3}};

always @ (agg_result_V_buf_1_3_i_fu_1904_p3) begin
    tmp_776_fu_1918_p4 = agg_result_V_buf_1_3_i_fu_1904_p3;
    tmp_776_fu_1918_p4[ap_const_lv32_4] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_4_i_fu_1928_p3) begin
    tmp_777_fu_1942_p4 = agg_result_V_buf_1_4_i_fu_1928_p3;
    tmp_777_fu_1942_p4[ap_const_lv32_5] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_5_i_fu_1952_p3) begin
    tmp_778_fu_1966_p4 = agg_result_V_buf_1_5_i_fu_1952_p3;
    tmp_778_fu_1966_p4[ap_const_lv32_6] = ap_const_lv1_1[0];
end



always @ (agg_result_V_buf_1_6_i_fu_1976_p3) begin
    tmp_780_fu_1984_p4 = agg_result_V_buf_1_6_i_fu_1976_p3;
    tmp_780_fu_1984_p4[ap_const_lv32_7] = ap_const_lv1_1[0];
end


assign tmp_781_fu_2009_p1 = rxEngBreakTemp_V[2:0];
assign tmp_782_fu_2025_p1 = rxEngBreakTemp_V[7:0];
assign tmp_bbt_V_fu_1610_p1 = tmp_671_fu_1600_p1;
assign tmp_data_V_fu_1513_p1 = rxPkgDrop2rxMemWriter_V_dout[63:0];
assign tmp_keep_V_17_fu_889_p3 = ((grp_fu_613_p3[0:0]===1'b1)? tmp_682_fu_879_p4: agg_result_V_buf_1_6_i5_fu_871_p3);
assign tmp_nbreadreq_fu_373_p3 = rxTcpFsm2wrAccessBreakdown_V_empty_n;
assign tmp_s_fu_1507_p0 = rxPkgDrop2rxMemWriter_V_empty_n;
assign tmp_s_fu_1507_p2 = (tmp_s_fu_1507_p0 & grp_nbwritereq_fu_318_p5);
assign txAppBreakdown_1_load_load_fu_708_p1 = txAppBreakdown_1;


endmodule //toe_rxEngMemWrite

