

================================================================
== Vitis HLS Report for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP'
================================================================
* Date:           Wed Sep  4 19:39:22 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.409 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|      965|  23.100 ns|  3.184 us|    7|  965|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- COL_LOOP  |        5|      963|         6|          2|          2|  1 ~ 480|       yes|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     523|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     437|    -|
|Register         |        -|     -|     521|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     521|     960|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |col_3_fu_596_p2                   |         +|   0|  0|  39|          32|           2|
    |tmp_acc1_6_fu_1008_p2             |         +|   0|  0|  39|          32|           1|
    |tmp_acc1_7_fu_1022_p2             |         +|   0|  0|  39|          32|           1|
    |tmp_acc1_8_fu_1036_p2             |         +|   0|  0|  39|          32|           1|
    |tmp_acc_6_fu_939_p2               |         +|   0|  0|  39|          32|           1|
    |tmp_acc_7_fu_957_p2               |         +|   0|  0|  39|          32|           1|
    |tmp_acc_8_fu_975_p2               |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_326                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_412                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln515_fu_590_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln548_1_fu_715_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln548_2_fu_761_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln548_fu_669_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln554_1_fu_851_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln554_2_fu_901_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln554_fu_801_p2              |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ret_V_46_fu_653_p2                |        or|   0|  0|  16|          16|           6|
    |ret_V_47_fu_695_p2                |        or|   0|  0|  16|          16|           6|
    |ret_V_48_fu_824_p2                |        or|   0|  0|  16|          16|           6|
    |ret_V_49_fu_741_p2                |        or|   0|  0|  16|          16|           6|
    |ret_V_50_fu_874_p2                |        or|   0|  0|  16|          16|           6|
    |ret_V_fu_621_p2                   |        or|   0|  0|  16|          16|           6|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 523|         551|         276|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_2              |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc1_2_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc1_2_load_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc1_4_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc1_4_load_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc1_load_1    |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc1_load_2    |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc_2_load_1   |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc_2_load_2   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc_4_load_1   |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc_4_load_2   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc_load_1     |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc_load_2     |   9|          2|   32|         64|
    |col_fu_136                          |   9|          2|   32|         64|
    |demosaic_out_data241_blk_n          |   9|          2|    1|          2|
    |impop_data1_blk_n                   |   9|          2|    1|          2|
    |tmp1_1_fu_152                       |   9|          2|   32|         64|
    |tmp1_2_fu_160                       |   9|          2|   32|         64|
    |tmp1_fu_144                         |   9|          2|   32|         64|
    |tmp_3_fu_140                        |   9|          2|   32|         64|
    |tmp_4_fu_148                        |   9|          2|   32|         64|
    |tmp_5_fu_156                        |   9|          2|   32|         64|
    |tmp_acc1_2_fu_176                   |  14|          3|   32|         96|
    |tmp_acc1_4_fu_184                   |  14|          3|   32|         96|
    |tmp_acc1_fu_168                     |  14|          3|   32|         96|
    |tmp_acc_2_fu_172                    |  14|          3|   32|         96|
    |tmp_acc_4_fu_180                    |  14|          3|   32|         96|
    |tmp_acc_fu_164                      |  14|          3|   32|         96|
    |tmp_hist1_V_1_address0              |  14|          3|   10|         30|
    |tmp_hist1_V_2_address0              |  14|          3|   10|         30|
    |tmp_hist1_V_address0                |  14|          3|   10|         30|
    |tmp_hist_V_1_address0               |  14|          3|   10|         30|
    |tmp_hist_V_2_address0               |  14|          3|   10|         30|
    |tmp_hist_V_address0                 |  14|          3|   10|         30|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 437|         95|  898|       2241|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |col_fu_136                         |  32|   0|   32|          0|
    |icmp_ln515_reg_1220                |   1|   0|    1|          0|
    |icmp_ln515_reg_1220_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln548_1_reg_1249              |   1|   0|    1|          0|
    |icmp_ln548_2_reg_1258              |   1|   0|    1|          0|
    |icmp_ln548_reg_1240                |   1|   0|    1|          0|
    |icmp_ln554_1_reg_1281              |   1|   0|    1|          0|
    |icmp_ln554_2_reg_1295              |   1|   0|    1|          0|
    |icmp_ln554_reg_1267                |   1|   0|    1|          0|
    |reg_510                            |  10|   0|   10|          0|
    |reg_514                            |  10|   0|   10|          0|
    |tmp1_1_fu_152                      |  32|   0|   32|          0|
    |tmp1_2_fu_160                      |  32|   0|   32|          0|
    |tmp1_fu_144                        |  32|   0|   32|          0|
    |tmp_10_reg_1253                    |  10|   0|   10|          0|
    |tmp_12_reg_1285                    |  10|   0|   10|          0|
    |tmp_1_reg_1234                     |  10|   0|   10|          0|
    |tmp_3_fu_140                       |  32|   0|   32|          0|
    |tmp_4_fu_148                       |  32|   0|   32|          0|
    |tmp_5_fu_156                       |  32|   0|   32|          0|
    |tmp_6_reg_1244                     |  10|   0|   10|          0|
    |tmp_8_reg_1271                     |  10|   0|   10|          0|
    |tmp_acc1_2_fu_176                  |  32|   0|   32|          0|
    |tmp_acc1_4_fu_184                  |  32|   0|   32|          0|
    |tmp_acc1_fu_168                    |  32|   0|   32|          0|
    |tmp_acc_2_fu_172                   |  32|   0|   32|          0|
    |tmp_acc_4_fu_180                   |  32|   0|   32|          0|
    |tmp_acc_fu_164                     |  32|   0|   32|          0|
    |tmp_s_reg_1229                     |  10|   0|   10|          0|
    |trunc_ln884_reg_1224               |  10|   0|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 521|   0|  521|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|                                   RTL Ports                                  | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                                                                        |   in|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|ap_rst                                                                        |   in|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|ap_start                                                                      |   in|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|ap_done                                                                       |  out|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|ap_idle                                                                       |  out|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|ap_ready                                                                      |  out|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|demosaic_out_data241_dout                                                     |   in|   30|     ap_fifo|                                                          demosaic_out_data241|       pointer|
|demosaic_out_data241_num_data_valid                                           |   in|    2|     ap_fifo|                                                          demosaic_out_data241|       pointer|
|demosaic_out_data241_fifo_cap                                                 |   in|    2|     ap_fifo|                                                          demosaic_out_data241|       pointer|
|demosaic_out_data241_empty_n                                                  |   in|    1|     ap_fifo|                                                          demosaic_out_data241|       pointer|
|demosaic_out_data241_read                                                     |  out|    1|     ap_fifo|                                                          demosaic_out_data241|       pointer|
|impop_data1_din                                                               |  out|   30|     ap_fifo|                                                                   impop_data1|       pointer|
|impop_data1_num_data_valid                                                    |   in|    2|     ap_fifo|                                                                   impop_data1|       pointer|
|impop_data1_fifo_cap                                                          |   in|    2|     ap_fifo|                                                                   impop_data1|       pointer|
|impop_data1_full_n                                                            |   in|    1|     ap_fifo|                                                                   impop_data1|       pointer|
|impop_data1_write                                                             |  out|    1|     ap_fifo|                                                                   impop_data1|       pointer|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12|        scalar|
|empty                                                                         |   in|   12|     ap_none|                                                                         empty|        scalar|
|tmp_hist_V_address0                                                           |  out|   10|   ap_memory|                                                                    tmp_hist_V|         array|
|tmp_hist_V_ce0                                                                |  out|    1|   ap_memory|                                                                    tmp_hist_V|         array|
|tmp_hist_V_we0                                                                |  out|    1|   ap_memory|                                                                    tmp_hist_V|         array|
|tmp_hist_V_d0                                                                 |  out|   32|   ap_memory|                                                                    tmp_hist_V|         array|
|tmp_hist_V_q0                                                                 |   in|   32|   ap_memory|                                                                    tmp_hist_V|         array|
|tmp_hist1_V_address0                                                          |  out|   10|   ap_memory|                                                                   tmp_hist1_V|         array|
|tmp_hist1_V_ce0                                                               |  out|    1|   ap_memory|                                                                   tmp_hist1_V|         array|
|tmp_hist1_V_we0                                                               |  out|    1|   ap_memory|                                                                   tmp_hist1_V|         array|
|tmp_hist1_V_d0                                                                |  out|   32|   ap_memory|                                                                   tmp_hist1_V|         array|
|tmp_hist1_V_q0                                                                |   in|   32|   ap_memory|                                                                   tmp_hist1_V|         array|
|tmp_hist_V_1_address0                                                         |  out|   10|   ap_memory|                                                                  tmp_hist_V_1|         array|
|tmp_hist_V_1_ce0                                                              |  out|    1|   ap_memory|                                                                  tmp_hist_V_1|         array|
|tmp_hist_V_1_we0                                                              |  out|    1|   ap_memory|                                                                  tmp_hist_V_1|         array|
|tmp_hist_V_1_d0                                                               |  out|   32|   ap_memory|                                                                  tmp_hist_V_1|         array|
|tmp_hist_V_1_q0                                                               |   in|   32|   ap_memory|                                                                  tmp_hist_V_1|         array|
|tmp_hist1_V_1_address0                                                        |  out|   10|   ap_memory|                                                                 tmp_hist1_V_1|         array|
|tmp_hist1_V_1_ce0                                                             |  out|    1|   ap_memory|                                                                 tmp_hist1_V_1|         array|
|tmp_hist1_V_1_we0                                                             |  out|    1|   ap_memory|                                                                 tmp_hist1_V_1|         array|
|tmp_hist1_V_1_d0                                                              |  out|   32|   ap_memory|                                                                 tmp_hist1_V_1|         array|
|tmp_hist1_V_1_q0                                                              |   in|   32|   ap_memory|                                                                 tmp_hist1_V_1|         array|
|tmp_hist_V_2_address0                                                         |  out|   10|   ap_memory|                                                                  tmp_hist_V_2|         array|
|tmp_hist_V_2_ce0                                                              |  out|    1|   ap_memory|                                                                  tmp_hist_V_2|         array|
|tmp_hist_V_2_we0                                                              |  out|    1|   ap_memory|                                                                  tmp_hist_V_2|         array|
|tmp_hist_V_2_d0                                                               |  out|   32|   ap_memory|                                                                  tmp_hist_V_2|         array|
|tmp_hist_V_2_q0                                                               |   in|   32|   ap_memory|                                                                  tmp_hist_V_2|         array|
|tmp_hist1_V_2_address0                                                        |  out|   10|   ap_memory|                                                                 tmp_hist1_V_2|         array|
|tmp_hist1_V_2_ce0                                                             |  out|    1|   ap_memory|                                                                 tmp_hist1_V_2|         array|
|tmp_hist1_V_2_we0                                                             |  out|    1|   ap_memory|                                                                 tmp_hist1_V_2|         array|
|tmp_hist1_V_2_d0                                                              |  out|   32|   ap_memory|                                                                 tmp_hist1_V_2|         array|
|tmp_hist1_V_2_q0                                                              |   in|   32|   ap_memory|                                                                 tmp_hist1_V_2|         array|
|tmp_acc1_4_out                                                                |  out|   32|      ap_vld|                                                                tmp_acc1_4_out|       pointer|
|tmp_acc1_4_out_ap_vld                                                         |  out|    1|      ap_vld|                                                                tmp_acc1_4_out|       pointer|
|tmp_acc_4_out                                                                 |  out|   32|      ap_vld|                                                                 tmp_acc_4_out|       pointer|
|tmp_acc_4_out_ap_vld                                                          |  out|    1|      ap_vld|                                                                 tmp_acc_4_out|       pointer|
|tmp1_5_out                                                                    |  out|   32|      ap_vld|                                                                    tmp1_5_out|       pointer|
|tmp1_5_out_ap_vld                                                             |  out|    1|      ap_vld|                                                                    tmp1_5_out|       pointer|
|tmp_5_out                                                                     |  out|   32|      ap_vld|                                                                     tmp_5_out|       pointer|
|tmp_5_out_ap_vld                                                              |  out|    1|      ap_vld|                                                                     tmp_5_out|       pointer|
|tmp_acc1_2_out                                                                |  out|   32|      ap_vld|                                                                tmp_acc1_2_out|       pointer|
|tmp_acc1_2_out_ap_vld                                                         |  out|    1|      ap_vld|                                                                tmp_acc1_2_out|       pointer|
|tmp_acc_2_out                                                                 |  out|   32|      ap_vld|                                                                 tmp_acc_2_out|       pointer|
|tmp_acc_2_out_ap_vld                                                          |  out|    1|      ap_vld|                                                                 tmp_acc_2_out|       pointer|
|tmp1_4_out                                                                    |  out|   32|      ap_vld|                                                                    tmp1_4_out|       pointer|
|tmp1_4_out_ap_vld                                                             |  out|    1|      ap_vld|                                                                    tmp1_4_out|       pointer|
|tmp_4_out                                                                     |  out|   32|      ap_vld|                                                                     tmp_4_out|       pointer|
|tmp_4_out_ap_vld                                                              |  out|    1|      ap_vld|                                                                     tmp_4_out|       pointer|
|tmp_acc1_out                                                                  |  out|   32|      ap_vld|                                                                  tmp_acc1_out|       pointer|
|tmp_acc1_out_ap_vld                                                           |  out|    1|      ap_vld|                                                                  tmp_acc1_out|       pointer|
|tmp_acc_out                                                                   |  out|   32|      ap_vld|                                                                   tmp_acc_out|       pointer|
|tmp_acc_out_ap_vld                                                            |  out|    1|      ap_vld|                                                                   tmp_acc_out|       pointer|
|tmp1_3_out                                                                    |  out|   32|      ap_vld|                                                                    tmp1_3_out|       pointer|
|tmp1_3_out_ap_vld                                                             |  out|    1|      ap_vld|                                                                    tmp1_3_out|       pointer|
|tmp_3_out                                                                     |  out|   32|      ap_vld|                                                                     tmp_3_out|       pointer|
|tmp_3_out_ap_vld                                                              |  out|    1|      ap_vld|                                                                     tmp_3_out|       pointer|
+------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

