ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f3x0_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.dma_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	dma_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	dma_deinit:
  25              	.LVL0:
  26              	.LFB116:
  27              		.file 1 "lib/GD32F3x0/Source/gd32f3x0_dma.c"
   1:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
   2:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \file    gd32f3x0_dma.c
   3:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief   DMA driver
   4:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
   5:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \version 2017-06-06, V1.0.0, firmware for GD32F3x0
   6:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \version 2019-06-01, V2.0.0, firmware for GD32F3x0
   7:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F3x0
   8:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \version 2022-01-06, V2.2.0, firmware for GD32F3x0
   9:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
  10:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
  11:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*
  12:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
  14:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F3x0/Source/gd32f3x0_dma.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
  17:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F3x0/Source/gd32f3x0_dma.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F3x0/Source/gd32f3x0_dma.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F3x0/Source/gd32f3x0_dma.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F3x0/Source/gd32f3x0_dma.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F3x0/Source/gd32f3x0_dma.c ****        specific prior written permission.
  25:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
  26:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F3x0/Source/gd32f3x0_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F3x0/Source/gd32f3x0_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F3x0/Source/gd32f3x0_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F3x0/Source/gd32f3x0_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F3x0/Source/gd32f3x0_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 2


  32:lib/GD32F3x0/Source/gd32f3x0_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:lib/GD32F3x0/Source/gd32f3x0_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F3x0/Source/gd32f3x0_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F3x0/Source/gd32f3x0_dma.c **** OF SUCH DAMAGE.
  36:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
  37:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
  38:lib/GD32F3x0/Source/gd32f3x0_dma.c **** #include "gd32f3x0_dma.h"
  39:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
  40:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
  41:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      deinitialize DMA a channel registers
  42:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  43:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
  44:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
  45:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
  46:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
  47:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
  48:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_deinit(dma_channel_enum channelx)
  49:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
  28              		.loc 1 49 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              		.loc 1 49 1 is_stmt 0 view .LVU1
  34 0000 10B4     		push	{r4}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 4, -4
  50:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* disable DMA a channel */
  51:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN;
  38              		.loc 1 51 5 is_stmt 1 view .LVU2
  39              		.loc 1 51 25 is_stmt 0 view .LVU3
  40 0002 4FEA800C 		lsl	ip, r0, #2
  41 0006 00EB8000 		add	r0, r0, r0, lsl #2
  42              	.LVL1:
  43              		.loc 1 51 25 view .LVU4
  44 000a 8000     		lsls	r0, r0, #2
  45 000c 0A49     		ldr	r1, .L3
  46 000e 4458     		ldr	r4, [r0, r1]
  47 0010 24F00104 		bic	r4, r4, #1
  48 0014 4450     		str	r4, [r0, r1]
  52:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* reset DMA channel registers */
  53:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = DMA_CHCTL_RESET_VALUE;
  49              		.loc 1 53 5 is_stmt 1 view .LVU5
  50              		.loc 1 53 25 is_stmt 0 view .LVU6
  51 0016 0023     		movs	r3, #0
  52 0018 4350     		str	r3, [r0, r1]
  54:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCNT(channelx) = DMA_CHCNT_RESET_VALUE;
  53              		.loc 1 54 5 is_stmt 1 view .LVU7
  54 001a 084A     		ldr	r2, .L3+4
  55              		.loc 1 54 25 is_stmt 0 view .LVU8
  56 001c 8350     		str	r3, [r0, r2]
  55:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHPADDR(channelx) = DMA_CHPADDR_RESET_VALUE;
  57              		.loc 1 55 5 is_stmt 1 view .LVU9
  58 001e 0432     		adds	r2, r2, #4
  59              		.loc 1 55 27 is_stmt 0 view .LVU10
  60 0020 8350     		str	r3, [r0, r2]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 3


  56:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHMADDR(channelx) = DMA_CHMADDR_RESET_VALUE;
  61              		.loc 1 56 5 is_stmt 1 view .LVU11
  62 0022 0432     		adds	r2, r2, #4
  63              		.loc 1 56 27 is_stmt 0 view .LVU12
  64 0024 8350     		str	r3, [r0, r2]
  57:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  65              		.loc 1 57 5 is_stmt 1 view .LVU13
  66              		.loc 1 57 14 is_stmt 0 view .LVU14
  67 0026 0839     		subs	r1, r1, #8
  68 0028 4B68     		ldr	r3, [r1, #4]
  69              		.loc 1 57 17 view .LVU15
  70 002a 0F22     		movs	r2, #15
  71 002c 02FA0CF2 		lsl	r2, r2, ip
  72              		.loc 1 57 14 view .LVU16
  73 0030 1343     		orrs	r3, r3, r2
  74 0032 4B60     		str	r3, [r1, #4]
  58:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
  75              		.loc 1 58 1 view .LVU17
  76 0034 10BC     		pop	{r4}
  77              	.LCFI1:
  78              		.cfi_restore 4
  79              		.cfi_def_cfa_offset 0
  80 0036 7047     		bx	lr
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 0038 08000240 		.word	1073872904
  85 003c 0C000240 		.word	1073872908
  86              		.cfi_endproc
  87              	.LFE116:
  89              		.section	.text.dma_struct_para_init,"ax",%progbits
  90              		.align	1
  91              		.global	dma_struct_para_init
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  96              	dma_struct_para_init:
  97              	.LVL2:
  98              	.LFB117:
  59:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
  60:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
  61:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      initialize the parameters of DMA struct with the default values
  62:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  63:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
  64:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
  65:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
  66:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_struct_para_init(dma_parameter_struct *init_struct)
  67:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
  99              		.loc 1 67 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
  68:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* set the DMA struct with the default values */
  69:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     init_struct->periph_addr  = 0U;
 104              		.loc 1 69 5 view .LVU19
 105              		.loc 1 69 31 is_stmt 0 view .LVU20
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 4


 106 0000 0023     		movs	r3, #0
 107 0002 0360     		str	r3, [r0]
  70:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     init_struct->periph_width = 0U;
 108              		.loc 1 70 5 is_stmt 1 view .LVU21
 109              		.loc 1 70 31 is_stmt 0 view .LVU22
 110 0004 4360     		str	r3, [r0, #4]
  71:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     init_struct->periph_inc   = (uint8_t)DMA_PERIPH_INCREASE_DISABLE;
 111              		.loc 1 71 5 is_stmt 1 view .LVU23
 112              		.loc 1 71 31 is_stmt 0 view .LVU24
 113 0006 0372     		strb	r3, [r0, #8]
  72:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     init_struct->memory_addr  = 0U;
 114              		.loc 1 72 5 is_stmt 1 view .LVU25
 115              		.loc 1 72 31 is_stmt 0 view .LVU26
 116 0008 C360     		str	r3, [r0, #12]
  73:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     init_struct->memory_width = 0U;
 117              		.loc 1 73 5 is_stmt 1 view .LVU27
 118              		.loc 1 73 31 is_stmt 0 view .LVU28
 119 000a 0361     		str	r3, [r0, #16]
  74:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     init_struct->memory_inc   = (uint8_t)DMA_MEMORY_INCREASE_DISABLE;
 120              		.loc 1 74 5 is_stmt 1 view .LVU29
 121              		.loc 1 74 31 is_stmt 0 view .LVU30
 122 000c 0375     		strb	r3, [r0, #20]
  75:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     init_struct->number       = 0U;
 123              		.loc 1 75 5 is_stmt 1 view .LVU31
 124              		.loc 1 75 31 is_stmt 0 view .LVU32
 125 000e 8361     		str	r3, [r0, #24]
  76:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     init_struct->direction    = (uint8_t)DMA_PERIPHERAL_TO_MEMORY;
 126              		.loc 1 76 5 is_stmt 1 view .LVU33
 127              		.loc 1 76 31 is_stmt 0 view .LVU34
 128 0010 4375     		strb	r3, [r0, #21]
  77:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     init_struct->priority     = (uint32_t)DMA_PRIORITY_LOW;
 129              		.loc 1 77 5 is_stmt 1 view .LVU35
 130              		.loc 1 77 31 is_stmt 0 view .LVU36
 131 0012 C361     		str	r3, [r0, #28]
  78:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 132              		.loc 1 78 1 view .LVU37
 133 0014 7047     		bx	lr
 134              		.cfi_endproc
 135              	.LFE117:
 137              		.section	.text.dma_circulation_enable,"ax",%progbits
 138              		.align	1
 139              		.global	dma_circulation_enable
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 144              	dma_circulation_enable:
 145              	.LVL3:
 146              	.LFB119:
  79:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
  80:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
  81:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      initialize DMA channel
  82:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
  83:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
  84:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
  85:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
  86:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                   periph_addr: peripheral base address
  87:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT,DMA_PERIPHERAL_WIDTH_16BIT,DMA_PERIPHERAL
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 5


  88:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE
  89:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                   memory_addr: memory base address
  90:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT,DMA_MEMORY_WIDTH_16BIT,DMA_MEMORY_WIDTH_32BIT
  91:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
  92:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY,DMA_MEMORY_TO_PERIPHERAL
  93:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                   number: the number of remaining data to be transferred by the DMA
  94:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
  95:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
  96:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
  97:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
  98:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_init(dma_channel_enum channelx, dma_parameter_struct *init_struct)
  99:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 100:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     uint32_t ctl;
 101:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 102:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     dma_channel_disable(channelx);
 103:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 104:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* configure peripheral base address */
 105:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHPADDR(channelx) = init_struct->periph_addr;
 106:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 107:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* configure memory base address */
 108:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHMADDR(channelx) = init_struct->memory_addr;
 109:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 110:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* configure the number of remaining data to be transferred */
 111:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCNT(channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 112:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 113:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* configure peripheral transfer width,memory transfer width,channel priotity */
 114:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl = DMA_CHCTL(channelx);
 115:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 116:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 117:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 118:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 119:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* configure peripheral increasing mode */
 120:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc) {
 121:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 122:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 123:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_PNAGA;
 124:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 125:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 126:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* configure memory increasing mode */
 127:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc) {
 128:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 129:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 130:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_MNAGA;
 131:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 132:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 133:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* configure the direction of  data transfer */
 134:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct->direction) {
 135:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 136:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 137:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_DIR;
 138:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 139:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 140:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 141:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 142:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      enable DMA circulation mode
 143:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 144:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 6


 145:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 146:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 147:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 148:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 149:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_circulation_enable(dma_channel_enum channelx)
 150:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 147              		.loc 1 150 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 151:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_CMEN;
 152              		.loc 1 151 5 view .LVU39
 153              		.loc 1 151 25 is_stmt 0 view .LVU40
 154 0000 00EB8000 		add	r0, r0, r0, lsl #2
 155              	.LVL4:
 156              		.loc 1 151 25 view .LVU41
 157 0004 8000     		lsls	r0, r0, #2
 158 0006 034A     		ldr	r2, .L7
 159 0008 8358     		ldr	r3, [r0, r2]
 160 000a 43F02003 		orr	r3, r3, #32
 161 000e 8350     		str	r3, [r0, r2]
 152:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 162              		.loc 1 152 1 view .LVU42
 163 0010 7047     		bx	lr
 164              	.L8:
 165 0012 00BF     		.align	2
 166              	.L7:
 167 0014 08000240 		.word	1073872904
 168              		.cfi_endproc
 169              	.LFE119:
 171              		.section	.text.dma_circulation_disable,"ax",%progbits
 172              		.align	1
 173              		.global	dma_circulation_disable
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	dma_circulation_disable:
 179              	.LVL5:
 180              	.LFB120:
 153:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 154:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 155:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      disable DMA circulation mode
 156:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 157:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 158:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 159:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 160:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 161:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 162:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_circulation_disable(dma_channel_enum channelx)
 163:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 181              		.loc 1 163 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 164:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CMEN;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 7


 186              		.loc 1 164 5 view .LVU44
 187              		.loc 1 164 25 is_stmt 0 view .LVU45
 188 0000 00EB8000 		add	r0, r0, r0, lsl #2
 189              	.LVL6:
 190              		.loc 1 164 25 view .LVU46
 191 0004 8000     		lsls	r0, r0, #2
 192 0006 034A     		ldr	r2, .L10
 193 0008 8358     		ldr	r3, [r0, r2]
 194 000a 23F02003 		bic	r3, r3, #32
 195 000e 8350     		str	r3, [r0, r2]
 165:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 196              		.loc 1 165 1 view .LVU47
 197 0010 7047     		bx	lr
 198              	.L11:
 199 0012 00BF     		.align	2
 200              	.L10:
 201 0014 08000240 		.word	1073872904
 202              		.cfi_endproc
 203              	.LFE120:
 205              		.section	.text.dma_memory_to_memory_enable,"ax",%progbits
 206              		.align	1
 207              		.global	dma_memory_to_memory_enable
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	dma_memory_to_memory_enable:
 213              	.LVL7:
 214              	.LFB121:
 166:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 167:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 168:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      enable memory to memory mode
 169:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 170:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 171:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 172:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 173:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 174:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 175:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_memory_to_memory_enable(dma_channel_enum channelx)
 176:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 215              		.loc 1 176 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 177:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_M2M;
 220              		.loc 1 177 5 view .LVU49
 221              		.loc 1 177 25 is_stmt 0 view .LVU50
 222 0000 00EB8000 		add	r0, r0, r0, lsl #2
 223              	.LVL8:
 224              		.loc 1 177 25 view .LVU51
 225 0004 8000     		lsls	r0, r0, #2
 226 0006 034A     		ldr	r2, .L13
 227 0008 8358     		ldr	r3, [r0, r2]
 228 000a 43F48043 		orr	r3, r3, #16384
 229 000e 8350     		str	r3, [r0, r2]
 178:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 230              		.loc 1 178 1 view .LVU52
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 8


 231 0010 7047     		bx	lr
 232              	.L14:
 233 0012 00BF     		.align	2
 234              	.L13:
 235 0014 08000240 		.word	1073872904
 236              		.cfi_endproc
 237              	.LFE121:
 239              		.section	.text.dma_memory_to_memory_disable,"ax",%progbits
 240              		.align	1
 241              		.global	dma_memory_to_memory_disable
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 246              	dma_memory_to_memory_disable:
 247              	.LVL9:
 248              	.LFB122:
 179:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 180:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 181:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      disable memory to memory mode
 182:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 183:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 184:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 185:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 186:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 187:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 188:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_memory_to_memory_disable(dma_channel_enum channelx)
 189:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 249              		.loc 1 189 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 0
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		@ link register save eliminated.
 190:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_M2M;
 254              		.loc 1 190 5 view .LVU54
 255              		.loc 1 190 25 is_stmt 0 view .LVU55
 256 0000 00EB8000 		add	r0, r0, r0, lsl #2
 257              	.LVL10:
 258              		.loc 1 190 25 view .LVU56
 259 0004 8000     		lsls	r0, r0, #2
 260 0006 034A     		ldr	r2, .L16
 261 0008 8358     		ldr	r3, [r0, r2]
 262 000a 23F48043 		bic	r3, r3, #16384
 263 000e 8350     		str	r3, [r0, r2]
 191:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 264              		.loc 1 191 1 view .LVU57
 265 0010 7047     		bx	lr
 266              	.L17:
 267 0012 00BF     		.align	2
 268              	.L16:
 269 0014 08000240 		.word	1073872904
 270              		.cfi_endproc
 271              	.LFE122:
 273              		.section	.text.dma_channel_enable,"ax",%progbits
 274              		.align	1
 275              		.global	dma_channel_enable
 276              		.syntax unified
 277              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 9


 278              		.thumb_func
 280              	dma_channel_enable:
 281              	.LVL11:
 282              	.LFB123:
 192:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 193:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 194:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      enable DMA channel
 195:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 196:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 197:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 198:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 199:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 200:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 201:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_channel_enable(dma_channel_enum channelx)
 202:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 283              		.loc 1 202 1 is_stmt 1 view -0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 0
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 287              		@ link register save eliminated.
 203:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_CHEN;
 288              		.loc 1 203 5 view .LVU59
 289              		.loc 1 203 25 is_stmt 0 view .LVU60
 290 0000 00EB8000 		add	r0, r0, r0, lsl #2
 291              	.LVL12:
 292              		.loc 1 203 25 view .LVU61
 293 0004 8000     		lsls	r0, r0, #2
 294 0006 034A     		ldr	r2, .L19
 295 0008 8358     		ldr	r3, [r0, r2]
 296 000a 43F00103 		orr	r3, r3, #1
 297 000e 8350     		str	r3, [r0, r2]
 204:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 298              		.loc 1 204 1 view .LVU62
 299 0010 7047     		bx	lr
 300              	.L20:
 301 0012 00BF     		.align	2
 302              	.L19:
 303 0014 08000240 		.word	1073872904
 304              		.cfi_endproc
 305              	.LFE123:
 307              		.section	.text.dma_channel_disable,"ax",%progbits
 308              		.align	1
 309              		.global	dma_channel_disable
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	dma_channel_disable:
 315              	.LVL13:
 316              	.LFB124:
 205:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 206:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 207:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      disable DMA channel
 208:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 209:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 210:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 211:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 212:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 10


 213:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 214:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_channel_disable(dma_channel_enum channelx)
 215:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 317              		.loc 1 215 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		@ link register save eliminated.
 216:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN;
 322              		.loc 1 216 5 view .LVU64
 323              		.loc 1 216 25 is_stmt 0 view .LVU65
 324 0000 00EB8000 		add	r0, r0, r0, lsl #2
 325              	.LVL14:
 326              		.loc 1 216 25 view .LVU66
 327 0004 8000     		lsls	r0, r0, #2
 328 0006 034A     		ldr	r2, .L22
 329 0008 8358     		ldr	r3, [r0, r2]
 330 000a 23F00103 		bic	r3, r3, #1
 331 000e 8350     		str	r3, [r0, r2]
 217:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 332              		.loc 1 217 1 view .LVU67
 333 0010 7047     		bx	lr
 334              	.L23:
 335 0012 00BF     		.align	2
 336              	.L22:
 337 0014 08000240 		.word	1073872904
 338              		.cfi_endproc
 339              	.LFE124:
 341              		.section	.text.dma_init,"ax",%progbits
 342              		.align	1
 343              		.global	dma_init
 344              		.syntax unified
 345              		.thumb
 346              		.thumb_func
 348              	dma_init:
 349              	.LVL15:
 350              	.LFB118:
  99:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     uint32_t ctl;
 351              		.loc 1 99 1 is_stmt 1 view -0
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 0
 354              		@ frame_needed = 0, uses_anonymous_args = 0
  99:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     uint32_t ctl;
 355              		.loc 1 99 1 is_stmt 0 view .LVU69
 356 0000 38B5     		push	{r3, r4, r5, lr}
 357              	.LCFI2:
 358              		.cfi_def_cfa_offset 16
 359              		.cfi_offset 3, -16
 360              		.cfi_offset 4, -12
 361              		.cfi_offset 5, -8
 362              		.cfi_offset 14, -4
 363 0002 0446     		mov	r4, r0
 364 0004 0D46     		mov	r5, r1
 100:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 365              		.loc 1 100 5 is_stmt 1 view .LVU70
 102:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 366              		.loc 1 102 5 view .LVU71
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 11


 367 0006 FFF7FEFF 		bl	dma_channel_disable
 368              	.LVL16:
 105:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 369              		.loc 1 105 5 view .LVU72
 370 000a 04EB8400 		add	r0, r4, r4, lsl #2
 371 000e 8000     		lsls	r0, r0, #2
 105:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 372              		.loc 1 105 40 is_stmt 0 view .LVU73
 373 0010 2A68     		ldr	r2, [r5]
 105:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 374              		.loc 1 105 27 view .LVU74
 375 0012 1B4B     		ldr	r3, .L34
 376 0014 C250     		str	r2, [r0, r3]
 108:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 377              		.loc 1 108 5 is_stmt 1 view .LVU75
 108:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 378              		.loc 1 108 40 is_stmt 0 view .LVU76
 379 0016 EA68     		ldr	r2, [r5, #12]
 108:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 380              		.loc 1 108 27 view .LVU77
 381 0018 0433     		adds	r3, r3, #4
 382 001a C250     		str	r2, [r0, r3]
 111:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 383              		.loc 1 111 5 is_stmt 1 view .LVU78
 111:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 384              		.loc 1 111 48 is_stmt 0 view .LVU79
 385 001c 2A8B     		ldrh	r2, [r5, #24]
 111:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 386              		.loc 1 111 25 view .LVU80
 387 001e 083B     		subs	r3, r3, #8
 388 0020 C250     		str	r2, [r0, r3]
 114:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 389              		.loc 1 114 5 is_stmt 1 view .LVU81
 114:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 390              		.loc 1 114 11 is_stmt 0 view .LVU82
 391 0022 043B     		subs	r3, r3, #4
 114:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 392              		.loc 1 114 9 view .LVU83
 393 0024 C158     		ldr	r1, [r0, r3]
 394              	.LVL17:
 115:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 395              		.loc 1 115 5 is_stmt 1 view .LVU84
 115:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 396              		.loc 1 115 9 is_stmt 0 view .LVU85
 397 0026 21F47C51 		bic	r1, r1, #16128
 398              	.LVL18:
 116:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 399              		.loc 1 116 5 is_stmt 1 view .LVU86
 116:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 400              		.loc 1 116 24 is_stmt 0 view .LVU87
 401 002a 6A68     		ldr	r2, [r5, #4]
 116:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 402              		.loc 1 116 52 view .LVU88
 403 002c 2C69     		ldr	r4, [r5, #16]
 116:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 404              		.loc 1 116 39 view .LVU89
 405 002e 2243     		orrs	r2, r2, r4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 12


 116:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 406              		.loc 1 116 80 view .LVU90
 407 0030 EC69     		ldr	r4, [r5, #28]
 116:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 408              		.loc 1 116 67 view .LVU91
 409 0032 2243     		orrs	r2, r2, r4
 116:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 410              		.loc 1 116 9 view .LVU92
 411 0034 0A43     		orrs	r2, r2, r1
 412              	.LVL19:
 117:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 413              		.loc 1 117 5 is_stmt 1 view .LVU93
 117:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 414              		.loc 1 117 25 is_stmt 0 view .LVU94
 415 0036 C250     		str	r2, [r0, r3]
 120:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 416              		.loc 1 120 5 is_stmt 1 view .LVU95
 120:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 417              		.loc 1 120 49 is_stmt 0 view .LVU96
 418 0038 2A7A     		ldrb	r2, [r5, #8]	@ zero_extendqisi2
 419              	.LVL20:
 120:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 420              		.loc 1 120 7 view .LVU97
 421 003a 012A     		cmp	r2, #1
 422 003c 11D0     		beq	.L32
 123:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 423              		.loc 1 123 9 is_stmt 1 view .LVU98
 123:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 424              		.loc 1 123 29 is_stmt 0 view .LVU99
 425 003e C258     		ldr	r2, [r0, r3]
 426 0040 22F04002 		bic	r2, r2, #64
 427 0044 C250     		str	r2, [r0, r3]
 428              	.LVL21:
 429              	.L26:
 127:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 430              		.loc 1 127 5 is_stmt 1 view .LVU100
 127:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 431              		.loc 1 127 49 is_stmt 0 view .LVU101
 432 0046 2A7D     		ldrb	r2, [r5, #20]	@ zero_extendqisi2
 127:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 433              		.loc 1 127 7 view .LVU102
 434 0048 012A     		cmp	r2, #1
 435 004a 0FD0     		beq	.L33
 130:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 436              		.loc 1 130 9 is_stmt 1 view .LVU103
 130:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 437              		.loc 1 130 29 is_stmt 0 view .LVU104
 438 004c C258     		ldr	r2, [r0, r3]
 439 004e 22F08002 		bic	r2, r2, #128
 440 0052 C250     		str	r2, [r0, r3]
 441              	.L28:
 134:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 442              		.loc 1 134 5 is_stmt 1 view .LVU105
 134:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 443              		.loc 1 134 47 is_stmt 0 view .LVU106
 444 0054 6A7D     		ldrb	r2, [r5, #21]	@ zero_extendqisi2
 134:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 13


 445              		.loc 1 134 7 view .LVU107
 446 0056 72B9     		cbnz	r2, .L29
 135:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 447              		.loc 1 135 9 is_stmt 1 view .LVU108
 135:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 448              		.loc 1 135 29 is_stmt 0 view .LVU109
 449 0058 C258     		ldr	r2, [r0, r3]
 450 005a 22F01002 		bic	r2, r2, #16
 451 005e C250     		str	r2, [r0, r3]
 452              	.L24:
 139:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 453              		.loc 1 139 1 view .LVU110
 454 0060 38BD     		pop	{r3, r4, r5, pc}
 455              	.LVL22:
 456              	.L32:
 121:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 457              		.loc 1 121 9 is_stmt 1 view .LVU111
 121:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 458              		.loc 1 121 29 is_stmt 0 view .LVU112
 459 0062 C258     		ldr	r2, [r0, r3]
 460 0064 42F04002 		orr	r2, r2, #64
 461 0068 C250     		str	r2, [r0, r3]
 462              	.LVL23:
 121:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 463              		.loc 1 121 29 view .LVU113
 464 006a ECE7     		b	.L26
 465              	.L33:
 128:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 466              		.loc 1 128 9 is_stmt 1 view .LVU114
 128:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 467              		.loc 1 128 29 is_stmt 0 view .LVU115
 468 006c C258     		ldr	r2, [r0, r3]
 469 006e 42F08002 		orr	r2, r2, #128
 470 0072 C250     		str	r2, [r0, r3]
 471 0074 EEE7     		b	.L28
 472              	.L29:
 137:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 473              		.loc 1 137 9 is_stmt 1 view .LVU116
 137:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 474              		.loc 1 137 29 is_stmt 0 view .LVU117
 475 0076 C258     		ldr	r2, [r0, r3]
 476 0078 42F01002 		orr	r2, r2, #16
 477 007c C250     		str	r2, [r0, r3]
 139:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 478              		.loc 1 139 1 view .LVU118
 479 007e EFE7     		b	.L24
 480              	.L35:
 481              		.align	2
 482              	.L34:
 483 0080 10000240 		.word	1073872912
 484              		.cfi_endproc
 485              	.LFE118:
 487              		.section	.text.dma_periph_address_config,"ax",%progbits
 488              		.align	1
 489              		.global	dma_periph_address_config
 490              		.syntax unified
 491              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 14


 492              		.thumb_func
 494              	dma_periph_address_config:
 495              	.LVL24:
 496              	.LFB125:
 218:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 219:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 220:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      set DMA peripheral base address
 221:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address
 222:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 223:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 224:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  address: peripheral base address
 225:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 226:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 227:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 228:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_periph_address_config(dma_channel_enum channelx, uint32_t address)
 229:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 497              		.loc 1 229 1 is_stmt 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501              		@ link register save eliminated.
 230:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHPADDR(channelx) = address;
 502              		.loc 1 230 5 view .LVU120
 503 0000 00EB8000 		add	r0, r0, r0, lsl #2
 504              	.LVL25:
 505              		.loc 1 230 5 is_stmt 0 view .LVU121
 506 0004 8000     		lsls	r0, r0, #2
 507 0006 014B     		ldr	r3, .L37
 508              		.loc 1 230 27 view .LVU122
 509 0008 C150     		str	r1, [r0, r3]
 231:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 510              		.loc 1 231 1 view .LVU123
 511 000a 7047     		bx	lr
 512              	.L38:
 513              		.align	2
 514              	.L37:
 515 000c 10000240 		.word	1073872912
 516              		.cfi_endproc
 517              	.LFE125:
 519              		.section	.text.dma_memory_address_config,"ax",%progbits
 520              		.align	1
 521              		.global	dma_memory_address_config
 522              		.syntax unified
 523              		.thumb
 524              		.thumb_func
 526              	dma_memory_address_config:
 527              	.LVL26:
 528              	.LFB126:
 232:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 233:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 234:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      set DMA memory base address
 235:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set memory base address
 236:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 237:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 238:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  address: memory base address
 239:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 240:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 15


 241:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 242:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_memory_address_config(dma_channel_enum channelx, uint32_t address)
 243:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 529              		.loc 1 243 1 is_stmt 1 view -0
 530              		.cfi_startproc
 531              		@ args = 0, pretend = 0, frame = 0
 532              		@ frame_needed = 0, uses_anonymous_args = 0
 533              		@ link register save eliminated.
 244:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHMADDR(channelx) = address;
 534              		.loc 1 244 5 view .LVU125
 535 0000 00EB8000 		add	r0, r0, r0, lsl #2
 536              	.LVL27:
 537              		.loc 1 244 5 is_stmt 0 view .LVU126
 538 0004 8000     		lsls	r0, r0, #2
 539 0006 014B     		ldr	r3, .L40
 540              		.loc 1 244 27 view .LVU127
 541 0008 C150     		str	r1, [r0, r3]
 245:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 542              		.loc 1 245 1 view .LVU128
 543 000a 7047     		bx	lr
 544              	.L41:
 545              		.align	2
 546              	.L40:
 547 000c 14000240 		.word	1073872916
 548              		.cfi_endproc
 549              	.LFE126:
 551              		.section	.text.dma_transfer_number_config,"ax",%progbits
 552              		.align	1
 553              		.global	dma_transfer_number_config
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 558              	dma_transfer_number_config:
 559              	.LVL28:
 560              	.LFB127:
 246:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 247:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 248:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA
 249:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 250:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 251:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 252:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 253:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 254:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 255:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 256:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_transfer_number_config(dma_channel_enum channelx, uint32_t number)
 257:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 561              		.loc 1 257 1 is_stmt 1 view -0
 562              		.cfi_startproc
 563              		@ args = 0, pretend = 0, frame = 0
 564              		@ frame_needed = 0, uses_anonymous_args = 0
 565              		@ link register save eliminated.
 258:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCNT(channelx) = (number & DMA_CHANNEL_CNT_MASK);
 566              		.loc 1 258 5 view .LVU130
 567 0000 00EB8000 		add	r0, r0, r0, lsl #2
 568              	.LVL29:
 569              		.loc 1 258 5 is_stmt 0 view .LVU131
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 16


 570 0004 8000     		lsls	r0, r0, #2
 571              		.loc 1 258 35 view .LVU132
 572 0006 89B2     		uxth	r1, r1
 573              	.LVL30:
 574              		.loc 1 258 25 view .LVU133
 575 0008 014B     		ldr	r3, .L43
 576 000a C150     		str	r1, [r0, r3]
 259:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 577              		.loc 1 259 1 view .LVU134
 578 000c 7047     		bx	lr
 579              	.L44:
 580 000e 00BF     		.align	2
 581              	.L43:
 582 0010 0C000240 		.word	1073872908
 583              		.cfi_endproc
 584              	.LFE127:
 586              		.section	.text.dma_transfer_number_get,"ax",%progbits
 587              		.align	1
 588              		.global	dma_transfer_number_get
 589              		.syntax unified
 590              		.thumb
 591              		.thumb_func
 593              	dma_transfer_number_get:
 594              	.LVL31:
 595              	.LFB128:
 260:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 261:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 262:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA
 263:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 264:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 265:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 266:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 267:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     the number of remaining data to be transferred by the DMA
 268:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 269:lib/GD32F3x0/Source/gd32f3x0_dma.c **** uint32_t dma_transfer_number_get(dma_channel_enum channelx)
 270:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 596              		.loc 1 270 1 is_stmt 1 view -0
 597              		.cfi_startproc
 598              		@ args = 0, pretend = 0, frame = 0
 599              		@ frame_needed = 0, uses_anonymous_args = 0
 600              		@ link register save eliminated.
 271:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     return (uint32_t)DMA_CHCNT(channelx);
 601              		.loc 1 271 5 view .LVU136
 602              		.loc 1 271 22 is_stmt 0 view .LVU137
 603 0000 00EB8000 		add	r0, r0, r0, lsl #2
 604              	.LVL32:
 605              		.loc 1 271 22 view .LVU138
 606 0004 8000     		lsls	r0, r0, #2
 607 0006 014B     		ldr	r3, .L46
 608              		.loc 1 271 12 view .LVU139
 609 0008 C058     		ldr	r0, [r0, r3]
 272:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 610              		.loc 1 272 1 view .LVU140
 611 000a 7047     		bx	lr
 612              	.L47:
 613              		.align	2
 614              	.L46:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 17


 615 000c 0C000240 		.word	1073872908
 616              		.cfi_endproc
 617              	.LFE128:
 619              		.section	.text.dma_priority_config,"ax",%progbits
 620              		.align	1
 621              		.global	dma_priority_config
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 626              	dma_priority_config:
 627              	.LVL33:
 628              	.LFB129:
 273:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 274:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 275:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      configure priority level of DMA channel
 276:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 277:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 278:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 279:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  priority: priority level of this channel
 280:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 281:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 282:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 283:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 284:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 285:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 286:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 287:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 288:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_priority_config(dma_channel_enum channelx, uint32_t priority)
 289:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 629              		.loc 1 289 1 is_stmt 1 view -0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 290:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     uint32_t ctl;
 634              		.loc 1 290 5 view .LVU142
 291:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 292:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* acquire DMA_CHxCTL register */
 293:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl = DMA_CHCTL(channelx);
 635              		.loc 1 293 5 view .LVU143
 636              		.loc 1 293 11 is_stmt 0 view .LVU144
 637 0000 00EB8000 		add	r0, r0, r0, lsl #2
 638              	.LVL34:
 639              		.loc 1 293 11 view .LVU145
 640 0004 8000     		lsls	r0, r0, #2
 641 0006 034A     		ldr	r2, .L49
 642              		.loc 1 293 9 view .LVU146
 643 0008 8358     		ldr	r3, [r0, r2]
 644              	.LVL35:
 294:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* assign regiser */
 295:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 645              		.loc 1 295 5 is_stmt 1 view .LVU147
 646              		.loc 1 295 9 is_stmt 0 view .LVU148
 647 000a 23F44053 		bic	r3, r3, #12288
 648              	.LVL36:
 296:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl |= priority;
 649              		.loc 1 296 5 is_stmt 1 view .LVU149
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 18


 650              		.loc 1 296 9 is_stmt 0 view .LVU150
 651 000e 0B43     		orrs	r3, r3, r1
 652              	.LVL37:
 297:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 653              		.loc 1 297 5 is_stmt 1 view .LVU151
 654              		.loc 1 297 25 is_stmt 0 view .LVU152
 655 0010 8350     		str	r3, [r0, r2]
 298:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 656              		.loc 1 298 1 view .LVU153
 657 0012 7047     		bx	lr
 658              	.L50:
 659              		.align	2
 660              	.L49:
 661 0014 08000240 		.word	1073872904
 662              		.cfi_endproc
 663              	.LFE129:
 665              		.section	.text.dma_memory_width_config,"ax",%progbits
 666              		.align	1
 667              		.global	dma_memory_width_config
 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 672              	dma_memory_width_config:
 673              	.LVL38:
 674              	.LFB130:
 299:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 300:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 301:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      configure transfer data width of memory
 302:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 303:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 304:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 305:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  mwidth: transfer data width of memory
 306:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 307:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data width of memory is 8-bit
 308:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data width of memory is 16-bit
 309:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data width of memory is 32-bit
 310:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 311:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 312:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 313:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_memory_width_config(dma_channel_enum channelx, uint32_t mwidth)
 314:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 675              		.loc 1 314 1 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 0
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              		@ link register save eliminated.
 315:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     uint32_t ctl;
 680              		.loc 1 315 5 view .LVU155
 316:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 317:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* acquire DMA_CHxCTL register */
 318:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl = DMA_CHCTL(channelx);
 681              		.loc 1 318 5 view .LVU156
 682              		.loc 1 318 11 is_stmt 0 view .LVU157
 683 0000 00EB8000 		add	r0, r0, r0, lsl #2
 684              	.LVL39:
 685              		.loc 1 318 11 view .LVU158
 686 0004 8000     		lsls	r0, r0, #2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 19


 687 0006 034A     		ldr	r2, .L52
 688              		.loc 1 318 9 view .LVU159
 689 0008 8358     		ldr	r3, [r0, r2]
 690              	.LVL40:
 319:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* assign regiser */
 320:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 691              		.loc 1 320 5 is_stmt 1 view .LVU160
 692              		.loc 1 320 9 is_stmt 0 view .LVU161
 693 000a 23F44063 		bic	r3, r3, #3072
 694              	.LVL41:
 321:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl |= mwidth;
 695              		.loc 1 321 5 is_stmt 1 view .LVU162
 696              		.loc 1 321 9 is_stmt 0 view .LVU163
 697 000e 0B43     		orrs	r3, r3, r1
 698              	.LVL42:
 322:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 699              		.loc 1 322 5 is_stmt 1 view .LVU164
 700              		.loc 1 322 25 is_stmt 0 view .LVU165
 701 0010 8350     		str	r3, [r0, r2]
 323:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 702              		.loc 1 323 1 view .LVU166
 703 0012 7047     		bx	lr
 704              	.L53:
 705              		.align	2
 706              	.L52:
 707 0014 08000240 		.word	1073872904
 708              		.cfi_endproc
 709              	.LFE130:
 711              		.section	.text.dma_periph_width_config,"ax",%progbits
 712              		.align	1
 713              		.global	dma_periph_width_config
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 718              	dma_periph_width_config:
 719              	.LVL43:
 720              	.LFB131:
 324:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 325:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 326:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      configure transfer data width of peripheral
 327:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel
 328:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 329:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 330:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  pwidth: transfer data width of peripheral
 331:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 332:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data width of peripheral is 8-bit
 333:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data width of peripheral is 16-bit
 334:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data width of peripheral is 32-bit
 335:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 336:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 337:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 338:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_periph_width_config(dma_channel_enum channelx, uint32_t pwidth)
 339:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 721              		.loc 1 339 1 is_stmt 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 0
 724              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 20


 725              		@ link register save eliminated.
 340:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     uint32_t ctl;
 726              		.loc 1 340 5 view .LVU168
 341:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 342:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* acquire DMA_CHxCTL register */
 343:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl = DMA_CHCTL(channelx);
 727              		.loc 1 343 5 view .LVU169
 728              		.loc 1 343 11 is_stmt 0 view .LVU170
 729 0000 00EB8000 		add	r0, r0, r0, lsl #2
 730              	.LVL44:
 731              		.loc 1 343 11 view .LVU171
 732 0004 8000     		lsls	r0, r0, #2
 733 0006 034A     		ldr	r2, .L55
 734              		.loc 1 343 9 view .LVU172
 735 0008 8358     		ldr	r3, [r0, r2]
 736              	.LVL45:
 344:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     /* assign regiser */
 345:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 737              		.loc 1 345 5 is_stmt 1 view .LVU173
 738              		.loc 1 345 9 is_stmt 0 view .LVU174
 739 000a 23F44073 		bic	r3, r3, #768
 740              	.LVL46:
 346:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     ctl |= pwidth;
 741              		.loc 1 346 5 is_stmt 1 view .LVU175
 742              		.loc 1 346 9 is_stmt 0 view .LVU176
 743 000e 0B43     		orrs	r3, r3, r1
 744              	.LVL47:
 347:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) = ctl;
 745              		.loc 1 347 5 is_stmt 1 view .LVU177
 746              		.loc 1 347 25 is_stmt 0 view .LVU178
 747 0010 8350     		str	r3, [r0, r2]
 348:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 748              		.loc 1 348 1 view .LVU179
 749 0012 7047     		bx	lr
 750              	.L56:
 751              		.align	2
 752              	.L55:
 753 0014 08000240 		.word	1073872904
 754              		.cfi_endproc
 755              	.LFE131:
 757              		.section	.text.dma_memory_increase_enable,"ax",%progbits
 758              		.align	1
 759              		.global	dma_memory_increase_enable
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 764              	dma_memory_increase_enable:
 765              	.LVL48:
 766              	.LFB132:
 349:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 350:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 351:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      enable next address increasement algorithm of memory
 352:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 353:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 354:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 355:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 356:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 21


 357:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 358:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_memory_increase_enable(dma_channel_enum channelx)
 359:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 767              		.loc 1 359 1 is_stmt 1 view -0
 768              		.cfi_startproc
 769              		@ args = 0, pretend = 0, frame = 0
 770              		@ frame_needed = 0, uses_anonymous_args = 0
 771              		@ link register save eliminated.
 360:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 772              		.loc 1 360 5 view .LVU181
 773              		.loc 1 360 25 is_stmt 0 view .LVU182
 774 0000 00EB8000 		add	r0, r0, r0, lsl #2
 775              	.LVL49:
 776              		.loc 1 360 25 view .LVU183
 777 0004 8000     		lsls	r0, r0, #2
 778 0006 034A     		ldr	r2, .L58
 779 0008 8358     		ldr	r3, [r0, r2]
 780 000a 43F08003 		orr	r3, r3, #128
 781 000e 8350     		str	r3, [r0, r2]
 361:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 782              		.loc 1 361 1 view .LVU184
 783 0010 7047     		bx	lr
 784              	.L59:
 785 0012 00BF     		.align	2
 786              	.L58:
 787 0014 08000240 		.word	1073872904
 788              		.cfi_endproc
 789              	.LFE132:
 791              		.section	.text.dma_memory_increase_disable,"ax",%progbits
 792              		.align	1
 793              		.global	dma_memory_increase_disable
 794              		.syntax unified
 795              		.thumb
 796              		.thumb_func
 798              	dma_memory_increase_disable:
 799              	.LVL50:
 800              	.LFB133:
 362:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 363:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 364:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      disable next address increasement algorithm of memory
 365:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 366:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 367:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 368:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 369:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 370:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 371:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_memory_increase_disable(dma_channel_enum channelx)
 372:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 801              		.loc 1 372 1 is_stmt 1 view -0
 802              		.cfi_startproc
 803              		@ args = 0, pretend = 0, frame = 0
 804              		@ frame_needed = 0, uses_anonymous_args = 0
 805              		@ link register save eliminated.
 373:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_MNAGA;
 806              		.loc 1 373 5 view .LVU186
 807              		.loc 1 373 25 is_stmt 0 view .LVU187
 808 0000 00EB8000 		add	r0, r0, r0, lsl #2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 22


 809              	.LVL51:
 810              		.loc 1 373 25 view .LVU188
 811 0004 8000     		lsls	r0, r0, #2
 812 0006 034A     		ldr	r2, .L61
 813 0008 8358     		ldr	r3, [r0, r2]
 814 000a 23F08003 		bic	r3, r3, #128
 815 000e 8350     		str	r3, [r0, r2]
 374:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 816              		.loc 1 374 1 view .LVU189
 817 0010 7047     		bx	lr
 818              	.L62:
 819 0012 00BF     		.align	2
 820              	.L61:
 821 0014 08000240 		.word	1073872904
 822              		.cfi_endproc
 823              	.LFE133:
 825              		.section	.text.dma_periph_increase_enable,"ax",%progbits
 826              		.align	1
 827              		.global	dma_periph_increase_enable
 828              		.syntax unified
 829              		.thumb
 830              		.thumb_func
 832              	dma_periph_increase_enable:
 833              	.LVL52:
 834              	.LFB134:
 375:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 376:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 377:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      enable next address increasement algorithm of peripheral
 378:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 379:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 380:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 381:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 382:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 383:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 384:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_periph_increase_enable(dma_channel_enum channelx)
 385:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 835              		.loc 1 385 1 is_stmt 1 view -0
 836              		.cfi_startproc
 837              		@ args = 0, pretend = 0, frame = 0
 838              		@ frame_needed = 0, uses_anonymous_args = 0
 839              		@ link register save eliminated.
 386:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 840              		.loc 1 386 5 view .LVU191
 841              		.loc 1 386 25 is_stmt 0 view .LVU192
 842 0000 00EB8000 		add	r0, r0, r0, lsl #2
 843              	.LVL53:
 844              		.loc 1 386 25 view .LVU193
 845 0004 8000     		lsls	r0, r0, #2
 846 0006 034A     		ldr	r2, .L64
 847 0008 8358     		ldr	r3, [r0, r2]
 848 000a 43F04003 		orr	r3, r3, #64
 849 000e 8350     		str	r3, [r0, r2]
 387:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 850              		.loc 1 387 1 view .LVU194
 851 0010 7047     		bx	lr
 852              	.L65:
 853 0012 00BF     		.align	2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 23


 854              	.L64:
 855 0014 08000240 		.word	1073872904
 856              		.cfi_endproc
 857              	.LFE134:
 859              		.section	.text.dma_periph_increase_disable,"ax",%progbits
 860              		.align	1
 861              		.global	dma_periph_increase_disable
 862              		.syntax unified
 863              		.thumb
 864              		.thumb_func
 866              	dma_periph_increase_disable:
 867              	.LVL54:
 868              	.LFB135:
 388:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 389:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 390:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      disable next address increasement algorithm of peripheral
 391:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 392:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 393:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 394:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 395:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 396:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 397:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_periph_increase_disable(dma_channel_enum channelx)
 398:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 869              		.loc 1 398 1 is_stmt 1 view -0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 0
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 873              		@ link register save eliminated.
 399:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) &= ~DMA_CHXCTL_PNAGA;
 874              		.loc 1 399 5 view .LVU196
 875              		.loc 1 399 25 is_stmt 0 view .LVU197
 876 0000 00EB8000 		add	r0, r0, r0, lsl #2
 877              	.LVL55:
 878              		.loc 1 399 25 view .LVU198
 879 0004 8000     		lsls	r0, r0, #2
 880 0006 034A     		ldr	r2, .L67
 881 0008 8358     		ldr	r3, [r0, r2]
 882 000a 23F04003 		bic	r3, r3, #64
 883 000e 8350     		str	r3, [r0, r2]
 400:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 884              		.loc 1 400 1 view .LVU199
 885 0010 7047     		bx	lr
 886              	.L68:
 887 0012 00BF     		.align	2
 888              	.L67:
 889 0014 08000240 		.word	1073872904
 890              		.cfi_endproc
 891              	.LFE135:
 893              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 894              		.align	1
 895              		.global	dma_transfer_direction_config
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 900              	dma_transfer_direction_config:
 901              	.LVL56:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 24


 902              	.LFB136:
 401:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 402:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 403:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      configure the direction of data transfer on the channel
 404:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 405:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 406:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 407:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  direction: specify the direction of  data transfer
 408:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 409:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 410:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
 411:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 412:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 413:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 414:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_transfer_direction_config(dma_channel_enum channelx, uint32_t direction)
 415:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 903              		.loc 1 415 1 is_stmt 1 view -0
 904              		.cfi_startproc
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 0, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 416:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction) {
 908              		.loc 1 416 5 view .LVU201
 909              		.loc 1 416 7 is_stmt 0 view .LVU202
 910 0000 41B9     		cbnz	r1, .L70
 417:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 911              		.loc 1 417 9 is_stmt 1 view .LVU203
 912              		.loc 1 417 29 is_stmt 0 view .LVU204
 913 0002 00EB8000 		add	r0, r0, r0, lsl #2
 914              	.LVL57:
 915              		.loc 1 417 29 view .LVU205
 916 0006 8000     		lsls	r0, r0, #2
 917 0008 074A     		ldr	r2, .L72
 918 000a 8358     		ldr	r3, [r0, r2]
 919 000c 23F01003 		bic	r3, r3, #16
 920 0010 8350     		str	r3, [r0, r2]
 921 0012 7047     		bx	lr
 922              	.LVL58:
 923              	.L70:
 418:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 419:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         DMA_CHCTL(channelx) |= DMA_CHXCTL_DIR;
 924              		.loc 1 419 9 is_stmt 1 view .LVU206
 925              		.loc 1 419 29 is_stmt 0 view .LVU207
 926 0014 00EB8000 		add	r0, r0, r0, lsl #2
 927              	.LVL59:
 928              		.loc 1 419 29 view .LVU208
 929 0018 8000     		lsls	r0, r0, #2
 930 001a 034A     		ldr	r2, .L72
 931 001c 8358     		ldr	r3, [r0, r2]
 932 001e 43F01003 		orr	r3, r3, #16
 933 0022 8350     		str	r3, [r0, r2]
 420:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 421:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 934              		.loc 1 421 1 view .LVU209
 935 0024 7047     		bx	lr
 936              	.L73:
 937 0026 00BF     		.align	2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 25


 938              	.L72:
 939 0028 08000240 		.word	1073872904
 940              		.cfi_endproc
 941              	.LFE136:
 943              		.section	.text.dma_flag_get,"ax",%progbits
 944              		.align	1
 945              		.global	dma_flag_get
 946              		.syntax unified
 947              		.thumb
 948              		.thumb_func
 950              	dma_flag_get:
 951              	.LVL60:
 952              	.LFB137:
 422:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 423:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 424:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      check DMA flag is set or not
 425:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 426:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 427:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 428:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  flag: specify get which flag
 429:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 430:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 431:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 432:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 433:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 434:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 435:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     FlagStatus: SET or RESET
 436:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 437:lib/GD32F3x0/Source/gd32f3x0_dma.c **** FlagStatus dma_flag_get(dma_channel_enum channelx, uint32_t flag)
 438:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 953              		.loc 1 438 1 is_stmt 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957              		@ link register save eliminated.
 439:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     FlagStatus reval;
 958              		.loc 1 439 5 view .LVU211
 440:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 441:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     if(RESET != (DMA_INTF & DMA_FLAG_ADD(flag, channelx))) {
 959              		.loc 1 441 5 view .LVU212
 960              		.loc 1 441 18 is_stmt 0 view .LVU213
 961 0000 044B     		ldr	r3, .L77
 962 0002 1B68     		ldr	r3, [r3]
 963              		.loc 1 441 29 view .LVU214
 964 0004 8000     		lsls	r0, r0, #2
 965              	.LVL61:
 966              		.loc 1 441 29 view .LVU215
 967 0006 8140     		lsls	r1, r1, r0
 968              	.LVL62:
 969              		.loc 1 441 7 view .LVU216
 970 0008 0B42     		tst	r3, r1
 971 000a 01D0     		beq	.L76
 442:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         reval = SET;
 972              		.loc 1 442 15 view .LVU217
 973 000c 0120     		movs	r0, #1
 974 000e 7047     		bx	lr
 975              	.L76:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 26


 443:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 444:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         reval = RESET;
 976              		.loc 1 444 15 view .LVU218
 977 0010 0020     		movs	r0, #0
 978              	.LVL63:
 445:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 446:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 447:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     return reval;
 979              		.loc 1 447 5 is_stmt 1 view .LVU219
 448:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 980              		.loc 1 448 1 is_stmt 0 view .LVU220
 981 0012 7047     		bx	lr
 982              	.L78:
 983              		.align	2
 984              	.L77:
 985 0014 00000240 		.word	1073872896
 986              		.cfi_endproc
 987              	.LFE137:
 989              		.section	.text.dma_flag_clear,"ax",%progbits
 990              		.align	1
 991              		.global	dma_flag_clear
 992              		.syntax unified
 993              		.thumb
 994              		.thumb_func
 996              	dma_flag_clear:
 997              	.LVL64:
 998              	.LFB138:
 449:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 450:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 451:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      clear DMA a channel flag
 452:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 453:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 454:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 455:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  flag: specify get which flag
 456:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 457:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 458:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 459:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 460:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 461:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 462:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 463:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 464:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_flag_clear(dma_channel_enum channelx, uint32_t flag)
 465:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 999              		.loc 1 465 1 is_stmt 1 view -0
 1000              		.cfi_startproc
 1001              		@ args = 0, pretend = 0, frame = 0
 1002              		@ frame_needed = 0, uses_anonymous_args = 0
 1003              		@ link register save eliminated.
 466:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(flag, channelx);
 1004              		.loc 1 466 5 view .LVU222
 1005              		.loc 1 466 14 is_stmt 0 view .LVU223
 1006 0000 034A     		ldr	r2, .L80
 1007 0002 5368     		ldr	r3, [r2, #4]
 1008              		.loc 1 466 17 view .LVU224
 1009 0004 8000     		lsls	r0, r0, #2
 1010              	.LVL65:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 27


 1011              		.loc 1 466 17 view .LVU225
 1012 0006 8140     		lsls	r1, r1, r0
 1013              	.LVL66:
 1014              		.loc 1 466 14 view .LVU226
 1015 0008 0B43     		orrs	r3, r3, r1
 1016 000a 5360     		str	r3, [r2, #4]
 467:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 1017              		.loc 1 467 1 view .LVU227
 1018 000c 7047     		bx	lr
 1019              	.L81:
 1020 000e 00BF     		.align	2
 1021              	.L80:
 1022 0010 00000240 		.word	1073872896
 1023              		.cfi_endproc
 1024              	.LFE138:
 1026              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1027              		.align	1
 1028              		.global	dma_interrupt_enable
 1029              		.syntax unified
 1030              		.thumb
 1031              		.thumb_func
 1033              	dma_interrupt_enable:
 1034              	.LVL67:
 1035              	.LFB139:
 468:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 469:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 470:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      enable DMA interrupt
 471:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 472:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 473:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 474:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  source: specify which interrupt to enable
 475:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 476:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 477:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 478:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 479:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 480:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 481:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 482:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_interrupt_enable(dma_channel_enum channelx, uint32_t source)
 483:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 1036              		.loc 1 483 1 is_stmt 1 view -0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 0
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 1040              		@ link register save eliminated.
 484:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) |= source;
 1041              		.loc 1 484 5 view .LVU229
 1042              		.loc 1 484 25 is_stmt 0 view .LVU230
 1043 0000 00EB8000 		add	r0, r0, r0, lsl #2
 1044              	.LVL68:
 1045              		.loc 1 484 25 view .LVU231
 1046 0004 8000     		lsls	r0, r0, #2
 1047 0006 024A     		ldr	r2, .L83
 1048 0008 8358     		ldr	r3, [r0, r2]
 1049 000a 0B43     		orrs	r3, r3, r1
 1050 000c 8350     		str	r3, [r0, r2]
 485:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 28


 1051              		.loc 1 485 1 view .LVU232
 1052 000e 7047     		bx	lr
 1053              	.L84:
 1054              		.align	2
 1055              	.L83:
 1056 0010 08000240 		.word	1073872904
 1057              		.cfi_endproc
 1058              	.LFE139:
 1060              		.section	.text.dma_interrupt_disable,"ax",%progbits
 1061              		.align	1
 1062              		.global	dma_interrupt_disable
 1063              		.syntax unified
 1064              		.thumb
 1065              		.thumb_func
 1067              	dma_interrupt_disable:
 1068              	.LVL69:
 1069              	.LFB140:
 486:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 487:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 488:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      disable DMA interrupt
 489:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to set
 490:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 491:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 492:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  source: specify which interrupt to disable
 493:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 494:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 495:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 496:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 497:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 498:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 499:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 500:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_interrupt_disable(dma_channel_enum channelx, uint32_t source)
 501:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 1070              		.loc 1 501 1 is_stmt 1 view -0
 1071              		.cfi_startproc
 1072              		@ args = 0, pretend = 0, frame = 0
 1073              		@ frame_needed = 0, uses_anonymous_args = 0
 1074              		@ link register save eliminated.
 502:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_CHCTL(channelx) &= ~source;
 1075              		.loc 1 502 5 view .LVU234
 1076              		.loc 1 502 25 is_stmt 0 view .LVU235
 1077 0000 00EB8000 		add	r0, r0, r0, lsl #2
 1078              	.LVL70:
 1079              		.loc 1 502 25 view .LVU236
 1080 0004 8000     		lsls	r0, r0, #2
 1081 0006 034A     		ldr	r2, .L86
 1082 0008 8358     		ldr	r3, [r0, r2]
 1083 000a 23EA0103 		bic	r3, r3, r1
 1084 000e 8350     		str	r3, [r0, r2]
 503:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 1085              		.loc 1 503 1 view .LVU237
 1086 0010 7047     		bx	lr
 1087              	.L87:
 1088 0012 00BF     		.align	2
 1089              	.L86:
 1090 0014 08000240 		.word	1073872904
 1091              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 29


 1092              	.LFE140:
 1094              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1095              		.align	1
 1096              		.global	dma_interrupt_flag_get
 1097              		.syntax unified
 1098              		.thumb
 1099              		.thumb_func
 1101              	dma_interrupt_flag_get:
 1102              	.LVL71:
 1103              	.LFB141:
 504:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 505:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 506:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not
 507:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 508:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 509:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 510:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  flag: specify get which flag
 511:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 512:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_FLAG_FTF: transfer finish flag of channel
 513:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag of channel
 514:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_FLAG_ERR: error flag of channel
 515:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 516:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     FlagStatus: SET or RESET
 517:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 518:lib/GD32F3x0/Source/gd32f3x0_dma.c **** FlagStatus dma_interrupt_flag_get(dma_channel_enum channelx, uint32_t flag)
 519:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 1104              		.loc 1 519 1 is_stmt 1 view -0
 1105              		.cfi_startproc
 1106              		@ args = 0, pretend = 0, frame = 0
 1107              		@ frame_needed = 0, uses_anonymous_args = 0
 1108              		@ link register save eliminated.
 520:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1109              		.loc 1 520 5 view .LVU239
 521:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 522:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     switch(flag) {
 1110              		.loc 1 522 5 view .LVU240
 1111 0000 0429     		cmp	r1, #4
 1112 0002 14D0     		beq	.L89
 1113 0004 0829     		cmp	r1, #8
 1114 0006 1ED0     		beq	.L90
 1115 0008 0229     		cmp	r1, #2
 1116 000a 01D0     		beq	.L96
 523:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     case DMA_INT_FLAG_FTF:
 524:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 525:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 526:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 527:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     case DMA_INT_FLAG_HTF:
 528:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 529:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 530:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 531:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     case DMA_INT_FLAG_ERR:
 532:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_flag = DMA_INTF & DMA_FLAG_ADD(flag, channelx);
 533:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 534:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 535:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     default:
 536:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 537:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 30


 538:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 539:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     if(interrupt_flag && interrupt_enable) {
 540:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         return SET;
 541:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 542:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         return RESET;
 1117              		.loc 1 542 16 is_stmt 0 view .LVU241
 1118 000c 0020     		movs	r0, #0
 1119              	.LVL72:
 1120              		.loc 1 542 16 view .LVU242
 1121 000e 7047     		bx	lr
 1122              	.LVL73:
 1123              	.L96:
 524:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 1124              		.loc 1 524 9 is_stmt 1 view .LVU243
 524:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 1125              		.loc 1 524 26 is_stmt 0 view .LVU244
 1126 0010 154B     		ldr	r3, .L97
 1127 0012 1A68     		ldr	r2, [r3]
 524:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 1128              		.loc 1 524 37 view .LVU245
 1129 0014 8300     		lsls	r3, r0, #2
 1130 0016 9940     		lsls	r1, r1, r3
 1131              	.LVL74:
 524:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_FTFIE;
 1132              		.loc 1 524 24 view .LVU246
 1133 0018 1140     		ands	r1, r1, r2
 1134              	.LVL75:
 525:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1135              		.loc 1 525 9 is_stmt 1 view .LVU247
 525:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1136              		.loc 1 525 28 is_stmt 0 view .LVU248
 1137 001a 1844     		add	r0, r0, r3
 1138              	.LVL76:
 525:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1139              		.loc 1 525 28 view .LVU249
 1140 001c 8000     		lsls	r0, r0, #2
 1141 001e 134B     		ldr	r3, .L97+4
 1142 0020 C358     		ldr	r3, [r0, r3]
 525:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1143              		.loc 1 525 26 view .LVU250
 1144 0022 03F00203 		and	r3, r3, #2
 1145              	.LVL77:
 526:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     case DMA_INT_FLAG_HTF:
 1146              		.loc 1 526 9 is_stmt 1 view .LVU251
 1147              	.L92:
 539:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         return SET;
 1148              		.loc 1 539 5 view .LVU252
 539:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         return SET;
 1149              		.loc 1 539 7 is_stmt 0 view .LVU253
 1150 0026 D1B1     		cbz	r1, .L94
 539:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         return SET;
 1151              		.loc 1 539 23 discriminator 1 view .LVU254
 1152 0028 DBB9     		cbnz	r3, .L95
 1153              		.loc 1 542 16 view .LVU255
 1154 002a 0020     		movs	r0, #0
 1155 002c 7047     		bx	lr
 1156              	.LVL78:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 31


 1157              	.L89:
 528:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1158              		.loc 1 528 9 is_stmt 1 view .LVU256
 528:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1159              		.loc 1 528 26 is_stmt 0 view .LVU257
 1160 002e 0E4B     		ldr	r3, .L97
 1161 0030 1A68     		ldr	r2, [r3]
 528:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1162              		.loc 1 528 37 view .LVU258
 1163 0032 8300     		lsls	r3, r0, #2
 1164 0034 9940     		lsls	r1, r1, r3
 1165              	.LVL79:
 528:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_HTFIE;
 1166              		.loc 1 528 24 view .LVU259
 1167 0036 1140     		ands	r1, r1, r2
 1168              	.LVL80:
 529:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1169              		.loc 1 529 9 is_stmt 1 view .LVU260
 529:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1170              		.loc 1 529 28 is_stmt 0 view .LVU261
 1171 0038 1844     		add	r0, r0, r3
 1172              	.LVL81:
 529:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1173              		.loc 1 529 28 view .LVU262
 1174 003a 8000     		lsls	r0, r0, #2
 1175 003c 0B4B     		ldr	r3, .L97+4
 1176 003e C358     		ldr	r3, [r0, r3]
 529:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1177              		.loc 1 529 26 view .LVU263
 1178 0040 03F00403 		and	r3, r3, #4
 1179              	.LVL82:
 530:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     case DMA_INT_FLAG_ERR:
 1180              		.loc 1 530 9 is_stmt 1 view .LVU264
 1181 0044 EFE7     		b	.L92
 1182              	.LVL83:
 1183              	.L90:
 532:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1184              		.loc 1 532 9 view .LVU265
 532:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1185              		.loc 1 532 26 is_stmt 0 view .LVU266
 1186 0046 084B     		ldr	r3, .L97
 1187 0048 1A68     		ldr	r2, [r3]
 532:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1188              		.loc 1 532 37 view .LVU267
 1189 004a 8300     		lsls	r3, r0, #2
 1190 004c 9940     		lsls	r1, r1, r3
 1191              	.LVL84:
 532:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         interrupt_enable = DMA_CHCTL(channelx) & DMA_CHXCTL_ERRIE;
 1192              		.loc 1 532 24 view .LVU268
 1193 004e 1140     		ands	r1, r1, r2
 1194              	.LVL85:
 533:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1195              		.loc 1 533 9 is_stmt 1 view .LVU269
 533:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1196              		.loc 1 533 28 is_stmt 0 view .LVU270
 1197 0050 1844     		add	r0, r0, r3
 1198              	.LVL86:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 32


 533:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1199              		.loc 1 533 28 view .LVU271
 1200 0052 8000     		lsls	r0, r0, #2
 1201 0054 054B     		ldr	r3, .L97+4
 1202 0056 C358     		ldr	r3, [r0, r3]
 533:lib/GD32F3x0/Source/gd32f3x0_dma.c ****         break;
 1203              		.loc 1 533 26 view .LVU272
 1204 0058 03F00803 		and	r3, r3, #8
 1205              	.LVL87:
 534:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     default:
 1206              		.loc 1 534 9 is_stmt 1 view .LVU273
 1207 005c E3E7     		b	.L92
 1208              	.L94:
 1209              		.loc 1 542 16 is_stmt 0 view .LVU274
 1210 005e 0020     		movs	r0, #0
 1211 0060 7047     		bx	lr
 1212              	.L95:
 540:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     } else {
 1213              		.loc 1 540 16 view .LVU275
 1214 0062 0120     		movs	r0, #1
 1215              	.LVL88:
 543:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     }
 544:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 1216              		.loc 1 544 1 view .LVU276
 1217 0064 7047     		bx	lr
 1218              	.L98:
 1219 0066 00BF     		.align	2
 1220              	.L97:
 1221 0068 00000240 		.word	1073872896
 1222 006c 08000240 		.word	1073872904
 1223              		.cfi_endproc
 1224              	.LFE141:
 1226              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 1227              		.align	1
 1228              		.global	dma_interrupt_flag_clear
 1229              		.syntax unified
 1230              		.thumb
 1231              		.thumb_func
 1233              	dma_interrupt_flag_clear:
 1234              	.LVL89:
 1235              	.LFB142:
 545:lib/GD32F3x0/Source/gd32f3x0_dma.c **** 
 546:lib/GD32F3x0/Source/gd32f3x0_dma.c **** /*!
 547:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \brief      clear DMA a channel interrupt flag
 548:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 549:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 550:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_CHx(x=0..6)
 551:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[in]  flag: specify get which flag
 552:lib/GD32F3x0/Source/gd32f3x0_dma.c ****                 only one parameter can be selected which is shown as below:
 553:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 554:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_FLAG_FTF: transfer finish flag of channel
 555:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag of channel
 556:lib/GD32F3x0/Source/gd32f3x0_dma.c ****       \arg        DMA_INT_FLAG_ERR: error flag of channel
 557:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \param[out] none
 558:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     \retval     none
 559:lib/GD32F3x0/Source/gd32f3x0_dma.c **** */
 560:lib/GD32F3x0/Source/gd32f3x0_dma.c **** void dma_interrupt_flag_clear(dma_channel_enum channelx, uint32_t flag)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 33


 561:lib/GD32F3x0/Source/gd32f3x0_dma.c **** {
 1236              		.loc 1 561 1 is_stmt 1 view -0
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 0
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240              		@ link register save eliminated.
 562:lib/GD32F3x0/Source/gd32f3x0_dma.c ****     DMA_INTC |= DMA_FLAG_ADD(flag, channelx);
 1241              		.loc 1 562 5 view .LVU278
 1242              		.loc 1 562 14 is_stmt 0 view .LVU279
 1243 0000 034A     		ldr	r2, .L100
 1244 0002 5368     		ldr	r3, [r2, #4]
 1245              		.loc 1 562 17 view .LVU280
 1246 0004 8000     		lsls	r0, r0, #2
 1247              	.LVL90:
 1248              		.loc 1 562 17 view .LVU281
 1249 0006 8140     		lsls	r1, r1, r0
 1250              	.LVL91:
 1251              		.loc 1 562 14 view .LVU282
 1252 0008 0B43     		orrs	r3, r3, r1
 1253 000a 5360     		str	r3, [r2, #4]
 563:lib/GD32F3x0/Source/gd32f3x0_dma.c **** }
 1254              		.loc 1 563 1 view .LVU283
 1255 000c 7047     		bx	lr
 1256              	.L101:
 1257 000e 00BF     		.align	2
 1258              	.L100:
 1259 0010 00000240 		.word	1073872896
 1260              		.cfi_endproc
 1261              	.LFE142:
 1263              		.text
 1264              	.Letext0:
 1265              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 1266              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 1267              		.file 4 "lib/CMSIS/GD/GD32F3x0/Include/gd32f3x0.h"
 1268              		.file 5 "lib/GD32F3x0/Include/gd32f3x0_dma.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 34


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f3x0_dma.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:18     .text.dma_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:24     .text.dma_deinit:0000000000000000 dma_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:84     .text.dma_deinit:0000000000000038 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:90     .text.dma_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:96     .text.dma_struct_para_init:0000000000000000 dma_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:138    .text.dma_circulation_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:144    .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:167    .text.dma_circulation_enable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:172    .text.dma_circulation_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:178    .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:201    .text.dma_circulation_disable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:206    .text.dma_memory_to_memory_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:212    .text.dma_memory_to_memory_enable:0000000000000000 dma_memory_to_memory_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:235    .text.dma_memory_to_memory_enable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:240    .text.dma_memory_to_memory_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:246    .text.dma_memory_to_memory_disable:0000000000000000 dma_memory_to_memory_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:269    .text.dma_memory_to_memory_disable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:274    .text.dma_channel_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:280    .text.dma_channel_enable:0000000000000000 dma_channel_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:303    .text.dma_channel_enable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:308    .text.dma_channel_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:314    .text.dma_channel_disable:0000000000000000 dma_channel_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:337    .text.dma_channel_disable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:342    .text.dma_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:348    .text.dma_init:0000000000000000 dma_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:483    .text.dma_init:0000000000000080 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:488    .text.dma_periph_address_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:494    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:515    .text.dma_periph_address_config:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:520    .text.dma_memory_address_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:526    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:547    .text.dma_memory_address_config:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:552    .text.dma_transfer_number_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:558    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:582    .text.dma_transfer_number_config:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:587    .text.dma_transfer_number_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:593    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:615    .text.dma_transfer_number_get:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:620    .text.dma_priority_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:626    .text.dma_priority_config:0000000000000000 dma_priority_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:661    .text.dma_priority_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:666    .text.dma_memory_width_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:672    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:707    .text.dma_memory_width_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:712    .text.dma_periph_width_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:718    .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:753    .text.dma_periph_width_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:758    .text.dma_memory_increase_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:764    .text.dma_memory_increase_enable:0000000000000000 dma_memory_increase_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:787    .text.dma_memory_increase_enable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:792    .text.dma_memory_increase_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:798    .text.dma_memory_increase_disable:0000000000000000 dma_memory_increase_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:821    .text.dma_memory_increase_disable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:826    .text.dma_periph_increase_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:832    .text.dma_periph_increase_enable:0000000000000000 dma_periph_increase_enable
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s 			page 35


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:855    .text.dma_periph_increase_enable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:860    .text.dma_periph_increase_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:866    .text.dma_periph_increase_disable:0000000000000000 dma_periph_increase_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:889    .text.dma_periph_increase_disable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:894    .text.dma_transfer_direction_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:900    .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:939    .text.dma_transfer_direction_config:0000000000000028 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:944    .text.dma_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:950    .text.dma_flag_get:0000000000000000 dma_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:985    .text.dma_flag_get:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:990    .text.dma_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:996    .text.dma_flag_clear:0000000000000000 dma_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1022   .text.dma_flag_clear:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1027   .text.dma_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1033   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1056   .text.dma_interrupt_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1061   .text.dma_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1067   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1090   .text.dma_interrupt_disable:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1095   .text.dma_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1101   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1221   .text.dma_interrupt_flag_get:0000000000000068 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1227   .text.dma_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1233   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoiDWee.s:1259   .text.dma_interrupt_flag_clear:0000000000000010 $d

NO UNDEFINED SYMBOLS
