{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 02:23:58 2018 " "Info: Processing started: Sun Dec 02 02:23:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlUnit -c controlUnit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off controlUnit -c controlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(129) " "Warning (10273): Verilog HDL warning at controlUnit.v(129): extended using \"x\" or \"z\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Info: Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 condlogic " "Info: Found entity 2: condlogic" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 condcheck " "Info: Found entity 3: condcheck" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 decoder " "Info: Found entity 4: decoder" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 76 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 flopenr " "Info: Found entity 5: flopenr" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 144 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlUnit " "Info: Elaborating entity \"controlUnit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dec " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:dec\"" {  } { { "controlUnit.v" "dec" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(92) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(92): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controls controlUnit.v(92) " "Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(92): inferring latch(es) for variable \"controls\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controlUnit.v(117) " "Warning (10272): Verilog HDL Case Statement warning at controlUnit.v(117): case item expression covers a value already covered by a previous case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 117 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl controlUnit.v(110) " "Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(110): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 110 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] controlUnit.v(135) " "Info (10041): Inferred latch for \"ALUControl\[0\]\" at controlUnit.v(135)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] controlUnit.v(135) " "Info (10041): Inferred latch for \"ALUControl\[1\]\" at controlUnit.v(135)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[0\] controlUnit.v(92) " "Info (10041): Inferred latch for \"controls\[0\]\" at controlUnit.v(92)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[1\] controlUnit.v(92) " "Info (10041): Inferred latch for \"controls\[1\]\" at controlUnit.v(92)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[2\] controlUnit.v(92) " "Info (10041): Inferred latch for \"controls\[2\]\" at controlUnit.v(92)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[3\] controlUnit.v(92) " "Info (10041): Inferred latch for \"controls\[3\]\" at controlUnit.v(92)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[4\] controlUnit.v(92) " "Info (10041): Inferred latch for \"controls\[4\]\" at controlUnit.v(92)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[5\] controlUnit.v(92) " "Info (10041): Inferred latch for \"controls\[5\]\" at controlUnit.v(92)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[6\] controlUnit.v(92) " "Info (10041): Inferred latch for \"controls\[6\]\" at controlUnit.v(92)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[7\] controlUnit.v(92) " "Info (10041): Inferred latch for \"controls\[7\]\" at controlUnit.v(92)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[8\] controlUnit.v(92) " "Info (10041): Inferred latch for \"controls\[8\]\" at controlUnit.v(92)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controls\[9\] controlUnit.v(92) " "Info (10041): Inferred latch for \"controls\[9\]\" at controlUnit.v(92)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic condlogic:cl " "Info: Elaborating entity \"condlogic\" for hierarchy \"condlogic:cl\"" {  } { { "controlUnit.v" "cl" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr condlogic:cl\|flopenr:flagreg1 " "Info: Elaborating entity \"flopenr\" for hierarchy \"condlogic:cl\|flopenr:flagreg1\"" {  } { { "controlUnit.v" "flagreg1" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck condlogic:cl\|condcheck:cc " "Info: Elaborating entity \"condcheck\" for hierarchy \"condlogic:cl\|condcheck:cc\"" {  } { { "controlUnit.v" "cc" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "decoder:dec\|controls\[7\] decoder:dec\|controls\[8\] " "Info: Duplicate LATCH primitive \"decoder:dec\|controls\[7\]\" merged with LATCH primitive \"decoder:dec\|controls\[8\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "decoder:dec\|controls\[1\] decoder:dec\|controls\[8\] " "Info: Duplicate LATCH primitive \"decoder:dec\|controls\[1\]\" merged with LATCH primitive \"decoder:dec\|controls\[8\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 86 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "decoder:dec\|controls\[2\] decoder:dec\|controls\[9\] " "Info: Duplicate LATCH primitive \"decoder:dec\|controls\[2\]\" merged with LATCH primitive \"decoder:dec\|controls\[9\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "decoder:dec\|controls\[4\] decoder:dec\|controls\[6\] " "Info: Duplicate LATCH primitive \"decoder:dec\|controls\[4\]\" merged with LATCH primitive \"decoder:dec\|controls\[6\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder:dec\|controls\[8\] " "Warning: Latch decoder:dec\|controls\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr\[27\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder:dec\|controls\[9\] " "Warning: Latch decoder:dec\|controls\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr\[26\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder:dec\|controls\[3\] " "Warning: Latch decoder:dec\|controls\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr\[27\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 86 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder:dec\|controls\[6\] " "Warning: Latch decoder:dec\|controls\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr\[26\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder:dec\|controls\[5\] " "Warning: Latch decoder:dec\|controls\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr\[26\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 92 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder:dec\|ALUControl\[0\] " "Warning: Latch decoder:dec\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[23\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr\[23\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 135 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder:dec\|ALUControl\[1\] " "Warning: Latch decoder:dec\|ALUControl\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[24\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr\[24\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 135 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decoder:dec\|controls\[0\] " "Warning: Latch decoder:dec\|controls\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr\[26\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 86 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.map.smsg " "Info: Generated suppressed messages file C:/GitRepository/arm-system-module/ControlUnit/controlUnit.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[16\] " "Warning (15610): No output dependent on input pin \"Instr\[16\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[17\] " "Warning (15610): No output dependent on input pin \"Instr\[17\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[18\] " "Warning (15610): No output dependent on input pin \"Instr\[18\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[19\] " "Warning (15610): No output dependent on input pin \"Instr\[19\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[21\] " "Warning (15610): No output dependent on input pin \"Instr\[21\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instr\[22\] " "Warning (15610): No output dependent on input pin \"Instr\[22\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Info: Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 02:23:59 2018 " "Info: Processing ended: Sun Dec 02 02:23:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
