# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Generator SSS.srcs/sources_1/ip/clk_wiz_0" \
"../../../../Generator SSS.srcs/sources_1/new/triangle_controller.v" \
"../../../../Generator SSS.srcs/sim_1/new/sim_triangle_controller.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
