
*** Running vivado
    with args -log system_system_ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_system_ila_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 411.941 ; gain = 201.418
INFO: [Synth 8-638] synthesizing module 'system_system_ila_0' [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_system_ila_0/synth/system_system_ila_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'bd_0203' [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_system_ila_0/bd_0/hdl/bd_0203.vhd:34]
INFO: [Synth 8-638] synthesizing module 'bd_0203_g_inst_0' [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_system_ila_0/bd_0/ip/ip_1/synth/bd_0203_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_0203_g_inst_0_gigantic_mux' [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_system_ila_0/bd_0/ip/ip_1/bd_0203_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_0203_g_inst_0_gigantic_mux' (1#1) [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_system_ila_0/bd_0/ip/ip_1/bd_0203_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_0203_g_inst_0' (2#1) [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_system_ila_0/bd_0/ip/ip_1/synth/bd_0203_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_0203_ila_lib_0' [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_system_ila_0/bd_0/ip/ip_0/synth/bd_0203_ila_lib_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_0203_ila_lib_0' (48#1) [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_system_ila_0/bd_0/ip/ip_0/synth/bd_0203_ila_lib_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'bd_0203' (49#1) [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_system_ila_0/bd_0/hdl/bd_0203.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'system_system_ila_0' (50#1) [d:/Projects/2018/Zybo-Z7-20-pcam-5c/src/bd/system/ip/system_system_ila_0/synth/system_system_ila_0.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 730.375 ; gain = 519.852
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 730.375 ; gain = 519.852
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 827.121 ; gain = 0.719
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:34 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:35 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:38 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:44 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:55 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:56 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:56 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 827.121 ; gain = 616.598
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 827.121 ; gain = 616.598

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    38|
|2     |CFGLUT5  |   110|
|3     |LUT1     |    20|
|4     |LUT2     |    50|
|5     |LUT3     |   109|
|6     |LUT4     |   151|
|7     |LUT5     |   110|
|8     |LUT6     |   480|
|9     |MUXF7    |    16|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     2|
|12    |SRL16E   |    77|
|13    |SRLC16E  |     2|
|14    |SRLC32E  |    17|
|15    |FDRE     |  1503|
|16    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:57 . Memory (MB): peak = 827.121 ; gain = 616.598
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:50 . Memory (MB): peak = 827.121 ; gain = 503.621
