Command: /home/sjp/Desktop/ibex/ibex/dv/uvm/my_core/./work_lib/simv -sv_lib libcosim_dpi -l ./log/.log +ntb_random_seed_automatic
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Oct 21 20:05 2025
NOTE: automatic random seed used: 1164096590
UVM_INFO /usr/software/vcs2018/vcs/O-2018.09-SP2/etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'test.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
UVM_INFO ./tb/mem_test.sv(109) @ 100000: reporter [DONE] Total written bytes = 0
handle exists
base addr = 80000000 

UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x80000000] = 0x93
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x80000001] = 0x2
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x80000002] = 0x80
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x80000003] = 0x1
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x80000004] = 0x13
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x80000005] = 0x3
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x80000006] = 0xc0
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x80000007] = 0x0
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x80000008] = 0x23
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x80000009] = 0xa2
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x8000000a] = 0x62
UVM_INFO ./tb/mem_test.sv(89) @ 100000: reporter [load mem to cosim] Init mem [0x8000000b] = 0x0
you success1
you success2
$finish called from file "./tb/mem_test.sv", line 144.
$finish at simulation time               100000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 100000 ps
CPU Time:      0.230 seconds;       Data structure size:   0.4Mb
Tue Oct 21 20:05:57 2025
